
MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016c0c  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08016edc  08016edc  00017edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017108  08017108  00018108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017110  08017110  00018110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017114  08017114  00018114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000158  24000000  08017118  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dma_buffer   00001000  24000160  08017270  00019160  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00012360  24001160  08018270  0001a160  2**2
                  ALLOC
  9 .usb_data     00000000  30000000  30000000  0001a160  2**0
                  CONTENTS
 10 ._user_heap_stack 00004000  240134c0  240134c0  0001a4c0  2**0
                  ALLOC
 11 .RAM_D2       00000000  30000000  30000000  0001a160  2**0
                  CONTENTS
 12 .usb_data     00000000  30000000  30000000  0001a160  2**0
                  CONTENTS
 13 .ARM.attributes 0000002e  00000000  00000000  0001a160  2**0
                  CONTENTS, READONLY
 14 .debug_info   0003c208  00000000  00000000  0001a18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00006acb  00000000  00000000  00056396  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002ce0  00000000  00000000  0005ce68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000022c8  00000000  00000000  0005fb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00009779  00000000  00000000  00061e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003928b  00000000  00000000  0006b589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00186f01  00000000  00000000  000a4814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0022b715  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000c824  00000000  00000000  0022b758  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000099  00000000  00000000  00237f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24001160 	.word	0x24001160
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08016ec4 	.word	0x08016ec4

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24001164 	.word	0x24001164
 800030c:	08016ec4 	.word	0x08016ec4

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f2:	f000 ff79 	bl	80015e8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f6:	f001 ffd3 	bl	80026a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fa:	f000 f885 	bl	8000808 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006fe:	f000 f8f3 	bl	80008e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000702:	f000 fe0d 	bl	8001320 <MX_GPIO_Init>
  MX_DMA_Init();
 8000706:	f000 fdcb 	bl	80012a0 <MX_DMA_Init>
  MX_PSSI_Init();
 800070a:	f000 fae7 	bl	8000cdc <MX_PSSI_Init>
  MX_ADC1_Init();
 800070e:	f000 f93b 	bl	8000988 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000712:	f000 f9b7 	bl	8000a84 <MX_ADC2_Init>
  MX_SPI1_Init();
 8000716:	f000 fb07 	bl	8000d28 <MX_SPI1_Init>
  MX_SPI2_Init();
 800071a:	f000 fb5b 	bl	8000dd4 <MX_SPI2_Init>
  MX_SPI3_Init();
 800071e:	f000 fbaf 	bl	8000e80 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000722:	f000 fc03 	bl	8000f2c <MX_TIM1_Init>
  MX_UART8_Init();
 8000726:	f000 fd6f 	bl	8001208 <MX_UART8_Init>
  MX_FDCAN1_Init();
 800072a:	f000 fa15 	bl	8000b58 <MX_FDCAN1_Init>
  MX_TIM15_Init();
 800072e:	f000 fc8d 	bl	800104c <MX_TIM15_Init>
  MX_UART4_Init();
 8000732:	f000 fd1d 	bl	8001170 <MX_UART4_Init>
  MX_OCTOSPI1_Init();
 8000736:	f000 fa73 	bl	8000c20 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073a:	4b23      	ldr	r3, [pc, #140]	@ (80007c8 <main+0xdc>)
 800073c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000740:	4a21      	ldr	r2, [pc, #132]	@ (80007c8 <main+0xdc>)
 8000742:	f043 0302 	orr.w	r3, r3, #2
 8000746:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800074a:	4b1f      	ldr	r3, [pc, #124]	@ (80007c8 <main+0xdc>)
 800074c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000750:	f003 0302 	and.w	r3, r3, #2
 8000754:	607b      	str	r3, [r7, #4]
 8000756:	687b      	ldr	r3, [r7, #4]
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000758:	2100      	movs	r1, #0
 800075a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 800075e:	f002 f81f 	bl	80027a0 <HAL_SYSCFG_AnalogSwitchConfig>
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000762:	2100      	movs	r1, #0
 8000764:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000768:	f002 f81a 	bl	80027a0 <HAL_SYSCFG_AnalogSwitchConfig>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800076c:	f012 fb50 	bl	8012e10 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000770:	4a16      	ldr	r2, [pc, #88]	@ (80007cc <main+0xe0>)
 8000772:	2100      	movs	r1, #0
 8000774:	4816      	ldr	r0, [pc, #88]	@ (80007d0 <main+0xe4>)
 8000776:	f012 fb95 	bl	8012ea4 <osThreadNew>
 800077a:	4603      	mov	r3, r0
 800077c:	4a15      	ldr	r2, [pc, #84]	@ (80007d4 <main+0xe8>)
 800077e:	6013      	str	r3, [r2, #0]

  /* creation of task_Acquisitio */
  task_AcquisitioHandle = osThreadNew(StartAcquisition, NULL, &task_Acquisitio_attributes);
 8000780:	4a15      	ldr	r2, [pc, #84]	@ (80007d8 <main+0xec>)
 8000782:	2100      	movs	r1, #0
 8000784:	4815      	ldr	r0, [pc, #84]	@ (80007dc <main+0xf0>)
 8000786:	f012 fb8d 	bl	8012ea4 <osThreadNew>
 800078a:	4603      	mov	r3, r0
 800078c:	4a14      	ldr	r2, [pc, #80]	@ (80007e0 <main+0xf4>)
 800078e:	6013      	str	r3, [r2, #0]

  /* creation of task_Comms */
  task_CommsHandle = osThreadNew(StartComms, NULL, &task_Comms_attributes);
 8000790:	4a14      	ldr	r2, [pc, #80]	@ (80007e4 <main+0xf8>)
 8000792:	2100      	movs	r1, #0
 8000794:	4814      	ldr	r0, [pc, #80]	@ (80007e8 <main+0xfc>)
 8000796:	f012 fb85 	bl	8012ea4 <osThreadNew>
 800079a:	4603      	mov	r3, r0
 800079c:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <main+0x100>)
 800079e:	6013      	str	r3, [r2, #0]

  /* creation of task_Control */
  task_ControlHandle = osThreadNew(StartControl, NULL, &task_Control_attributes);
 80007a0:	4a13      	ldr	r2, [pc, #76]	@ (80007f0 <main+0x104>)
 80007a2:	2100      	movs	r1, #0
 80007a4:	4813      	ldr	r0, [pc, #76]	@ (80007f4 <main+0x108>)
 80007a6:	f012 fb7d 	bl	8012ea4 <osThreadNew>
 80007aa:	4603      	mov	r3, r0
 80007ac:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <main+0x10c>)
 80007ae:	6013      	str	r3, [r2, #0]

  /* creation of task_GUI */
  task_GUIHandle = osThreadNew(StartGUI, NULL, &task_GUI_attributes);
 80007b0:	4a12      	ldr	r2, [pc, #72]	@ (80007fc <main+0x110>)
 80007b2:	2100      	movs	r1, #0
 80007b4:	4812      	ldr	r0, [pc, #72]	@ (8000800 <main+0x114>)
 80007b6:	f012 fb75 	bl	8012ea4 <osThreadNew>
 80007ba:	4603      	mov	r3, r0
 80007bc:	4a11      	ldr	r2, [pc, #68]	@ (8000804 <main+0x118>)
 80007be:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007c0:	f012 fb4a 	bl	8012e58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <main+0xd8>
 80007c8:	58024400 	.word	0x58024400
 80007cc:	08016fe0 	.word	0x08016fe0
 80007d0:	08001555 	.word	0x08001555
 80007d4:	24001940 	.word	0x24001940
 80007d8:	08017004 	.word	0x08017004
 80007dc:	0800157d 	.word	0x0800157d
 80007e0:	24001944 	.word	0x24001944
 80007e4:	08017028 	.word	0x08017028
 80007e8:	0800158d 	.word	0x0800158d
 80007ec:	24001948 	.word	0x24001948
 80007f0:	0801704c 	.word	0x0801704c
 80007f4:	080015c9 	.word	0x080015c9
 80007f8:	2400194c 	.word	0x2400194c
 80007fc:	08017070 	.word	0x08017070
 8000800:	080015d9 	.word	0x080015d9
 8000804:	24001950 	.word	0x24001950

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b09c      	sub	sp, #112	@ 0x70
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000812:	224c      	movs	r2, #76	@ 0x4c
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f015 fe78 	bl	801650c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2220      	movs	r2, #32
 8000820:	2100      	movs	r1, #0
 8000822:	4618      	mov	r0, r3
 8000824:	f015 fe72 	bl	801650c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000828:	2002      	movs	r0, #2
 800082a:	f008 fd5f 	bl	80092ec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800082e:	2300      	movs	r3, #0
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	4b2b      	ldr	r3, [pc, #172]	@ (80008e0 <SystemClock_Config+0xd8>)
 8000834:	699b      	ldr	r3, [r3, #24]
 8000836:	4a2a      	ldr	r2, [pc, #168]	@ (80008e0 <SystemClock_Config+0xd8>)
 8000838:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800083c:	6193      	str	r3, [r2, #24]
 800083e:	4b28      	ldr	r3, [pc, #160]	@ (80008e0 <SystemClock_Config+0xd8>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800084a:	bf00      	nop
 800084c:	4b24      	ldr	r3, [pc, #144]	@ (80008e0 <SystemClock_Config+0xd8>)
 800084e:	699b      	ldr	r3, [r3, #24]
 8000850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000854:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000858:	d1f8      	bne.n	800084c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800085a:	2301      	movs	r3, #1
 800085c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800085e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000862:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000864:	2302      	movs	r3, #2
 8000866:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000868:	2302      	movs	r3, #2
 800086a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800086c:	2305      	movs	r3, #5
 800086e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 110;
 8000870:	236e      	movs	r3, #110	@ 0x6e
 8000872:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000874:	2301      	movs	r3, #1
 8000876:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000878:	2305      	movs	r3, #5
 800087a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800087c:	2302      	movs	r3, #2
 800087e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000880:	2308      	movs	r3, #8
 8000882:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000884:	2300      	movs	r3, #0
 8000886:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000888:	2300      	movs	r3, #0
 800088a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000890:	4618      	mov	r0, r3
 8000892:	f008 fd75 	bl	8009380 <HAL_RCC_OscConfig>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800089c:	f000 fefe 	bl	800169c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a0:	233f      	movs	r3, #63	@ 0x3f
 80008a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a4:	2303      	movs	r3, #3
 80008a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008a8:	2300      	movs	r3, #0
 80008aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008ac:	2308      	movs	r3, #8
 80008ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008b0:	2340      	movs	r3, #64	@ 0x40
 80008b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008b4:	2340      	movs	r3, #64	@ 0x40
 80008b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008be:	2340      	movs	r3, #64	@ 0x40
 80008c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	2103      	movs	r1, #3
 80008c6:	4618      	mov	r0, r3
 80008c8:	f009 f934 	bl	8009b34 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80008d2:	f000 fee3 	bl	800169c <Error_Handler>
  }
}
 80008d6:	bf00      	nop
 80008d8:	3770      	adds	r7, #112	@ 0x70
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	58024800 	.word	0x58024800
 80008e4:	00000000 	.word	0x00000000

080008e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b0ae      	sub	sp, #184	@ 0xb8
 80008ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008ee:	463b      	mov	r3, r7
 80008f0:	22b8      	movs	r2, #184	@ 0xb8
 80008f2:	2100      	movs	r1, #0
 80008f4:	4618      	mov	r0, r3
 80008f6:	f015 fe09 	bl	801650c <memset>

  /** Initializes the peripherals clock */
  /* Added RCC_PERIPHCLK_USB */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_ADC
 80008fa:	a321      	add	r3, pc, #132	@ (adr r3, 8000980 <PeriphCommonClock_Config+0x98>)
 80008fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000900:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI3|RCC_PERIPHCLK_SPI2
                              |RCC_PERIPHCLK_SPI1|RCC_PERIPHCLK_UART8
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_USB;

  /* PLL2 (Existing settings) */
  PeriphClkInitStruct.PLL2.PLL2M = 5;
 8000904:	2305      	movs	r3, #5
 8000906:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 96;
 8000908:	2360      	movs	r3, #96	@ 0x60
 800090a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 800090c:	2304      	movs	r3, #4
 800090e:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 6;
 8000910:	2306      	movs	r3, #6
 8000912:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 4;
 8000914:	2304      	movs	r3, #4
 8000916:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 8000918:	2380      	movs	r3, #128	@ 0x80
 800091a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800091c:	2300      	movs	r3, #0
 800091e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24

  /* PATCH: PLL3 for USB (48 MHz) */
  PeriphClkInitStruct.PLL3.PLL3M = 5;
 8000924:	2305      	movs	r3, #5
 8000926:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 96;
 8000928:	2360      	movs	r3, #96	@ 0x60
 800092a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;
 800092c:	2302      	movs	r3, #2
 800092e:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 10; // 5MHz * 96 / 10 = 48 MHz
 8000930:	230a      	movs	r3, #10
 8000932:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000934:	2302      	movs	r3, #2
 8000936:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8000938:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800093c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800093e:	2300      	movs	r3, #0
 8000940:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000942:	2300      	movs	r3, #0
 8000944:	647b      	str	r3, [r7, #68]	@ 0x44

  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 8000946:	2320      	movs	r3, #32
 8000948:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 800094a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800094e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PLL2;
 8000950:	2301      	movs	r3, #1
 8000952:	677b      	str	r3, [r7, #116]	@ 0x74
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000954:	2300      	movs	r3, #0
 8000956:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3; // Select PLL3Q
 800095a:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800095e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000962:	463b      	mov	r3, r7
 8000964:	4618      	mov	r0, r3
 8000966:	f009 fcb3 	bl	800a2d0 <HAL_RCCEx_PeriphCLKConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <PeriphCommonClock_Config+0x8c>
  {
    Error_Handler();
 8000970:	f000 fe94 	bl	800169c <Error_Handler>
  }
}
 8000974:	bf00      	nop
 8000976:	37b8      	adds	r7, #184	@ 0xb8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	f3af 8000 	nop.w
 8000980:	020c1002 	.word	0x020c1002
 8000984:	00000000 	.word	0x00000000

08000988 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b08c      	sub	sp, #48	@ 0x30
 800098c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800098e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]
 8000998:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800099a:	463b      	mov	r3, r7
 800099c:	2224      	movs	r2, #36	@ 0x24
 800099e:	2100      	movs	r1, #0
 80009a0:	4618      	mov	r0, r3
 80009a2:	f015 fdb3 	bl	801650c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80009a6:	4b34      	ldr	r3, [pc, #208]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009a8:	4a34      	ldr	r2, [pc, #208]	@ (8000a7c <MX_ADC1_Init+0xf4>)
 80009aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80009ac:	4b32      	ldr	r3, [pc, #200]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009ae:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80009b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80009b4:	4b30      	ldr	r3, [pc, #192]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80009ba:	4b2f      	ldr	r3, [pc, #188]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009c0:	4b2d      	ldr	r3, [pc, #180]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009c2:	2204      	movs	r2, #4
 80009c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80009c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80009cc:	4b2a      	ldr	r3, [pc, #168]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80009d2:	4b29      	ldr	r3, [pc, #164]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009d4:	2201      	movs	r2, #1
 80009d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80009d8:	4b27      	ldr	r3, [pc, #156]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009da:	2200      	movs	r2, #0
 80009dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80009e0:	4b25      	ldr	r3, [pc, #148]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009e2:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 80009e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80009e8:	4b23      	ldr	r3, [pc, #140]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80009ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80009f0:	4b21      	ldr	r3, [pc, #132]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009f6:	4b20      	ldr	r3, [pc, #128]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000a02:	4b1d      	ldr	r3, [pc, #116]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a10:	4819      	ldr	r0, [pc, #100]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 8000a12:	f002 f95b 	bl	8002ccc <HAL_ADC_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000a1c:	f000 fe3e 	bl	800169c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000a20:	2300      	movs	r3, #0
 8000a22:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000a24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4813      	ldr	r0, [pc, #76]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 8000a2c:	f003 f93e 	bl	8003cac <HAL_ADCEx_MultiModeConfigChannel>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000a36:	f000 fe31 	bl	800169c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000a3a:	4b11      	ldr	r3, [pc, #68]	@ (8000a80 <MX_ADC1_Init+0xf8>)
 8000a3c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a3e:	2306      	movs	r3, #6
 8000a40:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a42:	2300      	movs	r3, #0
 8000a44:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a46:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a4a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a4c:	2304      	movs	r3, #4
 8000a4e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a54:	2300      	movs	r3, #0
 8000a56:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a5a:	463b      	mov	r3, r7
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	4806      	ldr	r0, [pc, #24]	@ (8000a78 <MX_ADC1_Init+0xf0>)
 8000a60:	f002 fb3c 	bl	80030dc <HAL_ADC_ConfigChannel>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000a6a:	f000 fe17 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a6e:	bf00      	nop
 8000a70:	3730      	adds	r7, #48	@ 0x30
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	2400117c 	.word	0x2400117c
 8000a7c:	40022000 	.word	0x40022000
 8000a80:	10c00010 	.word	0x10c00010

08000a84 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b08a      	sub	sp, #40	@ 0x28
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2224      	movs	r2, #36	@ 0x24
 8000a8e:	2100      	movs	r1, #0
 8000a90:	4618      	mov	r0, r3
 8000a92:	f015 fd3b 	bl	801650c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000a96:	4b2d      	ldr	r3, [pc, #180]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000a98:	4a2d      	ldr	r2, [pc, #180]	@ (8000b50 <MX_ADC2_Init+0xcc>)
 8000a9a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000a9c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000a9e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000aa2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000aa4:	4b29      	ldr	r3, [pc, #164]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000aaa:	4b28      	ldr	r3, [pc, #160]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ab0:	4b26      	ldr	r3, [pc, #152]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ab2:	2204      	movs	r2, #4
 8000ab4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000ab6:	4b25      	ldr	r3, [pc, #148]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000abc:	4b23      	ldr	r3, [pc, #140]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000ac2:	4b22      	ldr	r3, [pc, #136]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000ac8:	4b20      	ldr	r3, [pc, #128]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000ad0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ad2:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8000ad6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000ad8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ada:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ade:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ae6:	4b19      	ldr	r3, [pc, #100]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000aec:	4b17      	ldr	r3, [pc, #92]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000afa:	4b14      	ldr	r3, [pc, #80]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000b00:	4812      	ldr	r0, [pc, #72]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000b02:	f002 f8e3 	bl	8002ccc <HAL_ADC_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8000b0c:	f000 fdc6 	bl	800169c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000b10:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <MX_ADC2_Init+0xd0>)
 8000b12:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b14:	2306      	movs	r3, #6
 8000b16:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b1c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000b20:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b22:	2304      	movs	r3, #4
 8000b24:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <MX_ADC2_Init+0xc8>)
 8000b36:	f002 fad1 	bl	80030dc <HAL_ADC_ConfigChannel>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_ADC2_Init+0xc0>
  {
    Error_Handler();
 8000b40:	f000 fdac 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000b44:	bf00      	nop
 8000b46:	3728      	adds	r7, #40	@ 0x28
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	240011ec 	.word	0x240011ec
 8000b50:	40022100 	.word	0x40022100
 8000b54:	21800100 	.word	0x21800100

08000b58 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000b5c:	4b2e      	ldr	r3, [pc, #184]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b5e:	4a2f      	ldr	r2, [pc, #188]	@ (8000c1c <MX_FDCAN1_Init+0xc4>)
 8000b60:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000b62:	4b2d      	ldr	r3, [pc, #180]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b68:	4b2b      	ldr	r3, [pc, #172]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000b74:	4b28      	ldr	r3, [pc, #160]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000b7a:	4b27      	ldr	r3, [pc, #156]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000b80:	4b25      	ldr	r3, [pc, #148]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b82:	2210      	movs	r2, #16
 8000b84:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000b86:	4b24      	ldr	r3, [pc, #144]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000b8c:	4b22      	ldr	r3, [pc, #136]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000b92:	4b21      	ldr	r3, [pc, #132]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000b98:	4b1f      	ldr	r3, [pc, #124]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000baa:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bac:	2201      	movs	r2, #1
 8000bae:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000bb0:	4b19      	ldr	r3, [pc, #100]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000bb6:	4b18      	ldr	r3, [pc, #96]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000bbc:	4b16      	ldr	r3, [pc, #88]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000bc2:	4b15      	ldr	r3, [pc, #84]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000bc8:	4b13      	ldr	r3, [pc, #76]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bca:	2204      	movs	r2, #4
 8000bcc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000bce:	4b12      	ldr	r3, [pc, #72]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000bd4:	4b10      	ldr	r3, [pc, #64]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bd6:	2204      	movs	r2, #4
 8000bd8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000bda:	4b0f      	ldr	r3, [pc, #60]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000be0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000be2:	2204      	movs	r2, #4
 8000be4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000be6:	4b0c      	ldr	r3, [pc, #48]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000bec:	4b0a      	ldr	r3, [pc, #40]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000bf2:	4b09      	ldr	r3, [pc, #36]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000bf8:	4b07      	ldr	r3, [pc, #28]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000c00:	2204      	movs	r2, #4
 8000c02:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c04:	4804      	ldr	r0, [pc, #16]	@ (8000c18 <MX_FDCAN1_Init+0xc0>)
 8000c06:	f005 f98f 	bl	8005f28 <HAL_FDCAN_Init>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000c10:	f000 fd44 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000c14:	bf00      	nop
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	240012d4 	.word	0x240012d4
 8000c1c:	4000a000 	.word	0x4000a000

08000c20 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b086      	sub	sp, #24
 8000c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000c26:	463b      	mov	r3, r7
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	60da      	str	r2, [r3, #12]
 8000c32:	611a      	str	r2, [r3, #16]
 8000c34:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000c36:	4b27      	ldr	r3, [pc, #156]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c38:	4a27      	ldr	r2, [pc, #156]	@ (8000cd8 <MX_OCTOSPI1_Init+0xb8>)
 8000c3a:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000c3c:	4b25      	ldr	r3, [pc, #148]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000c42:	4b24      	ldr	r3, [pc, #144]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000c48:	4b22      	ldr	r3, [pc, #136]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000c4e:	4b21      	ldr	r3, [pc, #132]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c50:	2220      	movs	r2, #32
 8000c52:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000c54:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000c5a:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000c60:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000c66:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 8000c6c:	4b19      	ldr	r3, [pc, #100]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000c72:	4b18      	ldr	r3, [pc, #96]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 8000c78:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8000c7e:	4b15      	ldr	r3, [pc, #84]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000c84:	4b13      	ldr	r3, [pc, #76]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c86:	2208      	movs	r2, #8
 8000c88:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8000c8a:	4b12      	ldr	r3, [pc, #72]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8000c90:	4b10      	ldr	r3, [pc, #64]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000c96:	480f      	ldr	r0, [pc, #60]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000c98:	f006 f99a 	bl	8006fd0 <HAL_OSPI_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 8000ca2:	f000 fcfb 	bl	800169c <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 8000caa:	2301      	movs	r3, #1
 8000cac:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000cae:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000cb2:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000cba:	4619      	mov	r1, r3
 8000cbc:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <MX_OCTOSPI1_Init+0xb4>)
 8000cbe:	f006 fa53 	bl	8007168 <HAL_OSPIM_Config>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 8000cc8:	f000 fce8 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000ccc:	bf00      	nop
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	24001374 	.word	0x24001374
 8000cd8:	52005000 	.word	0x52005000

08000cdc <MX_PSSI_Init>:
  * @brief PSSI Initialization Function
  * @param None
  * @retval None
  */
static void MX_PSSI_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END PSSI_Init 0 */

  /* USER CODE BEGIN PSSI_Init 1 */

  /* USER CODE END PSSI_Init 1 */
  hpssi.Instance = PSSI;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000ce2:	4a10      	ldr	r2, [pc, #64]	@ (8000d24 <MX_PSSI_Init+0x48>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hpssi.Init.DataWidth = HAL_PSSI_8BITS;
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	605a      	str	r2, [r3, #4]
  hpssi.Init.BusWidth = HAL_PSSI_8LINES;
 8000cec:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  hpssi.Init.ControlSignal = HAL_PSSI_DE_RDY_DISABLE;
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
  hpssi.Init.ClockPolarity = HAL_PSSI_FALLING_EDGE;
 8000cf8:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	611a      	str	r2, [r3, #16]
  hpssi.Init.DataEnablePolarity = HAL_PSSI_DEPOL_ACTIVE_LOW;
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	615a      	str	r2, [r3, #20]
  hpssi.Init.ReadyPolarity = HAL_PSSI_RDYPOL_ACTIVE_LOW;
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	619a      	str	r2, [r3, #24]
  if (HAL_PSSI_Init(&hpssi) != HAL_OK)
 8000d0a:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <MX_PSSI_Init+0x44>)
 8000d0c:	f008 faaa 	bl	8009264 <HAL_PSSI_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_PSSI_Init+0x3e>
  {
    Error_Handler();
 8000d16:	f000 fcc1 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN PSSI_Init 2 */

  /* USER CODE END PSSI_Init 2 */

}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	240013d0 	.word	0x240013d0
 8000d24:	48020400 	.word	0x48020400

08000d28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d2c:	4b27      	ldr	r3, [pc, #156]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d2e:	4a28      	ldr	r2, [pc, #160]	@ (8000dd0 <MX_SPI1_Init+0xa8>)
 8000d30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d32:	4b26      	ldr	r3, [pc, #152]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d34:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000d3a:	4b24      	ldr	r3, [pc, #144]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d3c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d40:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d42:	4b22      	ldr	r3, [pc, #136]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d44:	2203      	movs	r2, #3
 8000d46:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d48:	4b20      	ldr	r3, [pc, #128]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d54:	4b1d      	ldr	r3, [pc, #116]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d56:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d5a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d62:	4b1a      	ldr	r3, [pc, #104]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d68:	4b18      	ldr	r3, [pc, #96]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d6e:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000d74:	4b15      	ldr	r3, [pc, #84]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d7a:	4b14      	ldr	r3, [pc, #80]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d7c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d80:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000d82:	4b12      	ldr	r3, [pc, #72]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d88:	4b10      	ldr	r3, [pc, #64]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d94:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000da0:	4b0a      	ldr	r3, [pc, #40]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000da6:	4b09      	ldr	r3, [pc, #36]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000dac:	4b07      	ldr	r3, [pc, #28]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000db2:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000db8:	4804      	ldr	r0, [pc, #16]	@ (8000dcc <MX_SPI1_Init+0xa4>)
 8000dba:	f00b fe6f 	bl	800ca9c <HAL_SPI_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8000dc4:	f000 fc6a 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000dc8:	bf00      	nop
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	24001408 	.word	0x24001408
 8000dd0:	40013000 	.word	0x40013000

08000dd4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000dd8:	4b27      	ldr	r3, [pc, #156]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000dda:	4a28      	ldr	r2, [pc, #160]	@ (8000e7c <MX_SPI2_Init+0xa8>)
 8000ddc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000dde:	4b26      	ldr	r3, [pc, #152]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000de0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000de4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000de6:	4b24      	ldr	r3, [pc, #144]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000dec:	4b22      	ldr	r3, [pc, #136]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000dee:	2203      	movs	r2, #3
 8000df0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000df2:	4b21      	ldr	r3, [pc, #132]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000df8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e00:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000e04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000e06:	4b1c      	ldr	r3, [pc, #112]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e12:	4b19      	ldr	r3, [pc, #100]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e18:	4b17      	ldr	r3, [pc, #92]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000e1e:	4b16      	ldr	r3, [pc, #88]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e24:	4b14      	ldr	r3, [pc, #80]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e26:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e2a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000e2c:	4b12      	ldr	r3, [pc, #72]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000e32:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000e3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000e44:	4b0c      	ldr	r3, [pc, #48]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000e50:	4b09      	ldr	r3, [pc, #36]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000e56:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000e5c:	4b06      	ldr	r3, [pc, #24]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e62:	4805      	ldr	r0, [pc, #20]	@ (8000e78 <MX_SPI2_Init+0xa4>)
 8000e64:	f00b fe1a 	bl	800ca9c <HAL_SPI_Init>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000e6e:	f000 fc15 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	24001490 	.word	0x24001490
 8000e7c:	40003800 	.word	0x40003800

08000e80 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000e84:	4b27      	ldr	r3, [pc, #156]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000e86:	4a28      	ldr	r2, [pc, #160]	@ (8000f28 <MX_SPI3_Init+0xa8>)
 8000e88:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000e8a:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000e8c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000e90:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000e92:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000e94:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e98:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000e9a:	4b22      	ldr	r3, [pc, #136]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000e9c:	2203      	movs	r2, #3
 8000e9e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ea0:	4b20      	ldr	r3, [pc, #128]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000eac:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000eae:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000eb2:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ec0:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ed2:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ed4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ed8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000eda:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ee0:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000efe:	4b09      	ldr	r3, [pc, #36]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000f04:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	@ (8000f24 <MX_SPI3_Init+0xa4>)
 8000f12:	f00b fdc3 	bl	800ca9c <HAL_SPI_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8000f1c:	f000 fbbe 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	24001518 	.word	0x24001518
 8000f28:	40003c00 	.word	0x40003c00

08000f2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b098      	sub	sp, #96	@ 0x60
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f32:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000f36:	2200      	movs	r2, #0
 8000f38:	601a      	str	r2, [r3, #0]
 8000f3a:	605a      	str	r2, [r3, #4]
 8000f3c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f3e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]
 8000f4e:	615a      	str	r2, [r3, #20]
 8000f50:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f52:	1d3b      	adds	r3, r7, #4
 8000f54:	2234      	movs	r2, #52	@ 0x34
 8000f56:	2100      	movs	r1, #0
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f015 fad7 	bl	801650c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000f5e:	4b39      	ldr	r3, [pc, #228]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f60:	4a39      	ldr	r2, [pc, #228]	@ (8001048 <MX_TIM1_Init+0x11c>)
 8000f62:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000f64:	4b37      	ldr	r3, [pc, #220]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f6a:	4b36      	ldr	r3, [pc, #216]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000f70:	4b34      	ldr	r3, [pc, #208]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f76:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f78:	4b32      	ldr	r3, [pc, #200]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f7e:	4b31      	ldr	r3, [pc, #196]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f84:	4b2f      	ldr	r3, [pc, #188]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000f8a:	482e      	ldr	r0, [pc, #184]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000f8c:	f00c fa66 	bl	800d45c <HAL_TIM_PWM_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000f96:	f000 fb81 	bl	800169c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f9a:	2320      	movs	r3, #32
 8000f9c:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000fa6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000faa:	4619      	mov	r1, r3
 8000fac:	4825      	ldr	r0, [pc, #148]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000fae:	f00d f871 	bl	800e094 <HAL_TIMEx_MasterConfigSynchronization>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000fb8:	f000 fb70 	bl	800169c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fbc:	2360      	movs	r3, #96	@ 0x60
 8000fbe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fd8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000fdc:	2208      	movs	r2, #8
 8000fde:	4619      	mov	r1, r3
 8000fe0:	4818      	ldr	r0, [pc, #96]	@ (8001044 <MX_TIM1_Init+0x118>)
 8000fe2:	f00c fb99 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000fec:	f000 fb56 	bl	800169c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001004:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001008:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800100e:	2300      	movs	r3, #0
 8001010:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001012:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001016:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001018:	2300      	movs	r3, #0
 800101a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800101c:	2300      	movs	r3, #0
 800101e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001020:	1d3b      	adds	r3, r7, #4
 8001022:	4619      	mov	r1, r3
 8001024:	4807      	ldr	r0, [pc, #28]	@ (8001044 <MX_TIM1_Init+0x118>)
 8001026:	f00d f8d1 	bl	800e1cc <HAL_TIMEx_ConfigBreakDeadTime>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d001      	beq.n	8001034 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001030:	f000 fb34 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001034:	4803      	ldr	r0, [pc, #12]	@ (8001044 <MX_TIM1_Init+0x118>)
 8001036:	f001 f84f 	bl	80020d8 <HAL_TIM_MspPostInit>

}
 800103a:	bf00      	nop
 800103c:	3760      	adds	r7, #96	@ 0x60
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	24001780 	.word	0x24001780
 8001048:	40010000 	.word	0x40010000

0800104c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b098      	sub	sp, #96	@ 0x60
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001052:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800105e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	611a      	str	r2, [r3, #16]
 800106e:	615a      	str	r2, [r3, #20]
 8001070:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001072:	1d3b      	adds	r3, r7, #4
 8001074:	2234      	movs	r2, #52	@ 0x34
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f015 fa47 	bl	801650c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800107e:	4b3a      	ldr	r3, [pc, #232]	@ (8001168 <MX_TIM15_Init+0x11c>)
 8001080:	4a3a      	ldr	r2, [pc, #232]	@ (800116c <MX_TIM15_Init+0x120>)
 8001082:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001084:	4b38      	ldr	r3, [pc, #224]	@ (8001168 <MX_TIM15_Init+0x11c>)
 8001086:	2200      	movs	r2, #0
 8001088:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800108a:	4b37      	ldr	r3, [pc, #220]	@ (8001168 <MX_TIM15_Init+0x11c>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001090:	4b35      	ldr	r3, [pc, #212]	@ (8001168 <MX_TIM15_Init+0x11c>)
 8001092:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001096:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001098:	4b33      	ldr	r3, [pc, #204]	@ (8001168 <MX_TIM15_Init+0x11c>)
 800109a:	2200      	movs	r2, #0
 800109c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800109e:	4b32      	ldr	r3, [pc, #200]	@ (8001168 <MX_TIM15_Init+0x11c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010a4:	4b30      	ldr	r3, [pc, #192]	@ (8001168 <MX_TIM15_Init+0x11c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 80010aa:	482f      	ldr	r0, [pc, #188]	@ (8001168 <MX_TIM15_Init+0x11c>)
 80010ac:	f00c f9d6 	bl	800d45c <HAL_TIM_PWM_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 80010b6:	f000 faf1 	bl	800169c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ba:	2300      	movs	r3, #0
 80010bc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010be:	2300      	movs	r3, #0
 80010c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80010c2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010c6:	4619      	mov	r1, r3
 80010c8:	4827      	ldr	r0, [pc, #156]	@ (8001168 <MX_TIM15_Init+0x11c>)
 80010ca:	f00c ffe3 	bl	800e094 <HAL_TIMEx_MasterConfigSynchronization>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 80010d4:	f000 fae2 	bl	800169c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010d8:	2360      	movs	r3, #96	@ 0x60
 80010da:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80010dc:	2300      	movs	r3, #0
 80010de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010e0:	2300      	movs	r3, #0
 80010e2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80010e4:	2300      	movs	r3, #0
 80010e6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80010ec:	2300      	movs	r3, #0
 80010ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80010f0:	2300      	movs	r3, #0
 80010f2:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80010f4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80010f8:	2200      	movs	r2, #0
 80010fa:	4619      	mov	r1, r3
 80010fc:	481a      	ldr	r0, [pc, #104]	@ (8001168 <MX_TIM15_Init+0x11c>)
 80010fe:	f00c fb0b 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 8001108:	f000 fac8 	bl	800169c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800110c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001110:	2204      	movs	r2, #4
 8001112:	4619      	mov	r1, r3
 8001114:	4814      	ldr	r0, [pc, #80]	@ (8001168 <MX_TIM15_Init+0x11c>)
 8001116:	f00c faff 	bl	800d718 <HAL_TIM_PWM_ConfigChannel>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 8001120:	f000 fabc 	bl	800169c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001124:	2300      	movs	r3, #0
 8001126:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001128:	2300      	movs	r3, #0
 800112a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001138:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800113c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001142:	2300      	movs	r3, #0
 8001144:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	4619      	mov	r1, r3
 800114a:	4807      	ldr	r0, [pc, #28]	@ (8001168 <MX_TIM15_Init+0x11c>)
 800114c:	f00d f83e 	bl	800e1cc <HAL_TIMEx_ConfigBreakDeadTime>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 8001156:	f000 faa1 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 800115a:	4803      	ldr	r0, [pc, #12]	@ (8001168 <MX_TIM15_Init+0x11c>)
 800115c:	f000 ffbc 	bl	80020d8 <HAL_TIM_MspPostInit>

}
 8001160:	bf00      	nop
 8001162:	3760      	adds	r7, #96	@ 0x60
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	240017cc 	.word	0x240017cc
 800116c:	40014000 	.word	0x40014000

08001170 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001174:	4b22      	ldr	r3, [pc, #136]	@ (8001200 <MX_UART4_Init+0x90>)
 8001176:	4a23      	ldr	r2, [pc, #140]	@ (8001204 <MX_UART4_Init+0x94>)
 8001178:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800117a:	4b21      	ldr	r3, [pc, #132]	@ (8001200 <MX_UART4_Init+0x90>)
 800117c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001180:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001182:	4b1f      	ldr	r3, [pc, #124]	@ (8001200 <MX_UART4_Init+0x90>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001188:	4b1d      	ldr	r3, [pc, #116]	@ (8001200 <MX_UART4_Init+0x90>)
 800118a:	2200      	movs	r2, #0
 800118c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800118e:	4b1c      	ldr	r3, [pc, #112]	@ (8001200 <MX_UART4_Init+0x90>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001194:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <MX_UART4_Init+0x90>)
 8001196:	220c      	movs	r2, #12
 8001198:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800119a:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <MX_UART4_Init+0x90>)
 800119c:	2200      	movs	r2, #0
 800119e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a0:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <MX_UART4_Init+0x90>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011a6:	4b16      	ldr	r3, [pc, #88]	@ (8001200 <MX_UART4_Init+0x90>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011ac:	4b14      	ldr	r3, [pc, #80]	@ (8001200 <MX_UART4_Init+0x90>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011b2:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <MX_UART4_Init+0x90>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80011b8:	4811      	ldr	r0, [pc, #68]	@ (8001200 <MX_UART4_Init+0x90>)
 80011ba:	f00d f8b1 	bl	800e320 <HAL_UART_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80011c4:	f000 fa6a 	bl	800169c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011c8:	2100      	movs	r1, #0
 80011ca:	480d      	ldr	r0, [pc, #52]	@ (8001200 <MX_UART4_Init+0x90>)
 80011cc:	f00e f9bd 	bl	800f54a <HAL_UARTEx_SetTxFifoThreshold>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80011d6:	f000 fa61 	bl	800169c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011da:	2100      	movs	r1, #0
 80011dc:	4808      	ldr	r0, [pc, #32]	@ (8001200 <MX_UART4_Init+0x90>)
 80011de:	f00e f9f2 	bl	800f5c6 <HAL_UARTEx_SetRxFifoThreshold>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80011e8:	f000 fa58 	bl	800169c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_UART4_Init+0x90>)
 80011ee:	f00e f973 	bl	800f4d8 <HAL_UARTEx_DisableFifoMode>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80011f8:	f000 fa50 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	24001818 	.word	0x24001818
 8001204:	40004c00 	.word	0x40004c00

08001208 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 800120c:	4b22      	ldr	r3, [pc, #136]	@ (8001298 <MX_UART8_Init+0x90>)
 800120e:	4a23      	ldr	r2, [pc, #140]	@ (800129c <MX_UART8_Init+0x94>)
 8001210:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8001212:	4b21      	ldr	r3, [pc, #132]	@ (8001298 <MX_UART8_Init+0x90>)
 8001214:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001218:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800121a:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <MX_UART8_Init+0x90>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8001220:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <MX_UART8_Init+0x90>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8001226:	4b1c      	ldr	r3, [pc, #112]	@ (8001298 <MX_UART8_Init+0x90>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 800122c:	4b1a      	ldr	r3, [pc, #104]	@ (8001298 <MX_UART8_Init+0x90>)
 800122e:	220c      	movs	r2, #12
 8001230:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001232:	4b19      	ldr	r3, [pc, #100]	@ (8001298 <MX_UART8_Init+0x90>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8001238:	4b17      	ldr	r3, [pc, #92]	@ (8001298 <MX_UART8_Init+0x90>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800123e:	4b16      	ldr	r3, [pc, #88]	@ (8001298 <MX_UART8_Init+0x90>)
 8001240:	2200      	movs	r2, #0
 8001242:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001244:	4b14      	ldr	r3, [pc, #80]	@ (8001298 <MX_UART8_Init+0x90>)
 8001246:	2200      	movs	r2, #0
 8001248:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800124a:	4b13      	ldr	r3, [pc, #76]	@ (8001298 <MX_UART8_Init+0x90>)
 800124c:	2200      	movs	r2, #0
 800124e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8001250:	4811      	ldr	r0, [pc, #68]	@ (8001298 <MX_UART8_Init+0x90>)
 8001252:	f00d f865 	bl	800e320 <HAL_UART_Init>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 800125c:	f000 fa1e 	bl	800169c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001260:	2100      	movs	r1, #0
 8001262:	480d      	ldr	r0, [pc, #52]	@ (8001298 <MX_UART8_Init+0x90>)
 8001264:	f00e f971 	bl	800f54a <HAL_UARTEx_SetTxFifoThreshold>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 800126e:	f000 fa15 	bl	800169c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001272:	2100      	movs	r1, #0
 8001274:	4808      	ldr	r0, [pc, #32]	@ (8001298 <MX_UART8_Init+0x90>)
 8001276:	f00e f9a6 	bl	800f5c6 <HAL_UARTEx_SetRxFifoThreshold>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8001280:	f000 fa0c 	bl	800169c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001284:	4804      	ldr	r0, [pc, #16]	@ (8001298 <MX_UART8_Init+0x90>)
 8001286:	f00e f927 	bl	800f4d8 <HAL_UARTEx_DisableFifoMode>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001290:	f000 fa04 	bl	800169c <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001294:	bf00      	nop
 8001296:	bd80      	pop	{r7, pc}
 8001298:	240018ac 	.word	0x240018ac
 800129c:	40007c00 	.word	0x40007c00

080012a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012a6:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <MX_DMA_Init+0x7c>)
 80012a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012ac:	4a1b      	ldr	r2, [pc, #108]	@ (800131c <MX_DMA_Init+0x7c>)
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80012b6:	4b19      	ldr	r3, [pc, #100]	@ (800131c <MX_DMA_Init+0x7c>)
 80012b8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80012bc:	f003 0301 	and.w	r3, r3, #1
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80012c4:	2200      	movs	r2, #0
 80012c6:	2105      	movs	r1, #5
 80012c8:	200b      	movs	r0, #11
 80012ca:	f002 fe89 	bl	8003fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80012ce:	200b      	movs	r0, #11
 80012d0:	f002 fea0 	bl	8004014 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2105      	movs	r1, #5
 80012d8:	200c      	movs	r0, #12
 80012da:	f002 fe81 	bl	8003fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80012de:	200c      	movs	r0, #12
 80012e0:	f002 fe98 	bl	8004014 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2105      	movs	r1, #5
 80012e8:	200d      	movs	r0, #13
 80012ea:	f002 fe79 	bl	8003fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80012ee:	200d      	movs	r0, #13
 80012f0:	f002 fe90 	bl	8004014 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80012f4:	2200      	movs	r2, #0
 80012f6:	2105      	movs	r1, #5
 80012f8:	200e      	movs	r0, #14
 80012fa:	f002 fe71 	bl	8003fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80012fe:	200e      	movs	r0, #14
 8001300:	f002 fe88 	bl	8004014 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001304:	2200      	movs	r2, #0
 8001306:	2105      	movs	r1, #5
 8001308:	200f      	movs	r0, #15
 800130a:	f002 fe69 	bl	8003fe0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800130e:	200f      	movs	r0, #15
 8001310:	f002 fe80 	bl	8004014 <HAL_NVIC_EnableIRQ>

}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	58024400 	.word	0x58024400

08001320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08c      	sub	sp, #48	@ 0x30
 8001324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001336:	4b75      	ldr	r3, [pc, #468]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001338:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133c:	4a73      	ldr	r2, [pc, #460]	@ (800150c <MX_GPIO_Init+0x1ec>)
 800133e:	f043 0310 	orr.w	r3, r3, #16
 8001342:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001346:	4b71      	ldr	r3, [pc, #452]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001348:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134c:	f003 0310 	and.w	r3, r3, #16
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001354:	4b6d      	ldr	r3, [pc, #436]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001356:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800135a:	4a6c      	ldr	r2, [pc, #432]	@ (800150c <MX_GPIO_Init+0x1ec>)
 800135c:	f043 0304 	orr.w	r3, r3, #4
 8001360:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001364:	4b69      	ldr	r3, [pc, #420]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001366:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800136a:	f003 0304 	and.w	r3, r3, #4
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001372:	4b66      	ldr	r3, [pc, #408]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001378:	4a64      	ldr	r2, [pc, #400]	@ (800150c <MX_GPIO_Init+0x1ec>)
 800137a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001382:	4b62      	ldr	r3, [pc, #392]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001384:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	4b5e      	ldr	r3, [pc, #376]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001392:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001396:	4a5d      	ldr	r2, [pc, #372]	@ (800150c <MX_GPIO_Init+0x1ec>)
 8001398:	f043 0301 	orr.w	r3, r3, #1
 800139c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a0:	4b5a      	ldr	r3, [pc, #360]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	4b57      	ldr	r3, [pc, #348]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b4:	4a55      	ldr	r2, [pc, #340]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013b6:	f043 0302 	orr.w	r3, r3, #2
 80013ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013be:	4b53      	ldr	r3, [pc, #332]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013cc:	4b4f      	ldr	r3, [pc, #316]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013d2:	4a4e      	ldr	r2, [pc, #312]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013d4:	f043 0308 	orr.w	r3, r3, #8
 80013d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013dc:	4b4b      	ldr	r3, [pc, #300]	@ (800150c <MX_GPIO_Init+0x1ec>)
 80013de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013e2:	f003 0308 	and.w	r3, r3, #8
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 80013ea:	2200      	movs	r2, #0
 80013ec:	f24c 7198 	movw	r1, #51096	@ 0xc798
 80013f0:	4847      	ldr	r0, [pc, #284]	@ (8001510 <MX_GPIO_Init+0x1f0>)
 80013f2:	f005 fdb9 	bl	8006f68 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 80013fc:	4845      	ldr	r0, [pc, #276]	@ (8001514 <MX_GPIO_Init+0x1f4>)
 80013fe:	f005 fdb3 	bl	8006f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001402:	2200      	movs	r2, #0
 8001404:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001408:	4843      	ldr	r0, [pc, #268]	@ (8001518 <MX_GPIO_Init+0x1f8>)
 800140a:	f005 fdad 	bl	8006f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800140e:	f241 0304 	movw	r3, #4100	@ 0x1004
 8001412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001414:	2300      	movs	r3, #0
 8001416:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001418:	2300      	movs	r3, #0
 800141a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800141c:	f107 031c 	add.w	r3, r7, #28
 8001420:	4619      	mov	r1, r3
 8001422:	483b      	ldr	r0, [pc, #236]	@ (8001510 <MX_GPIO_Init+0x1f0>)
 8001424:	f005 fbf8 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE4 PE7 PE8
                           PE9 PE10 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001428:	f24c 7398 	movw	r3, #51096	@ 0xc798
 800142c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142e:	2301      	movs	r3, #1
 8001430:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001432:	2300      	movs	r3, #0
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001436:	2300      	movs	r3, #0
 8001438:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800143a:	f107 031c 	add.w	r3, r7, #28
 800143e:	4619      	mov	r1, r3
 8001440:	4833      	ldr	r0, [pc, #204]	@ (8001510 <MX_GPIO_Init+0x1f0>)
 8001442:	f005 fbe9 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001446:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800144a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	4619      	mov	r1, r3
 800145a:	4830      	ldr	r0, [pc, #192]	@ (800151c <MX_GPIO_Init+0x1fc>)
 800145c:	f005 fbdc 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8001460:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 8001464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001472:	f107 031c 	add.w	r3, r7, #28
 8001476:	4619      	mov	r1, r3
 8001478:	4826      	ldr	r0, [pc, #152]	@ (8001514 <MX_GPIO_Init+0x1f4>)
 800147a:	f005 fbcd 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD10 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_2;
 800147e:	f240 6304 	movw	r3, #1540	@ 0x604
 8001482:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001484:	2300      	movs	r3, #0
 8001486:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	4619      	mov	r1, r3
 8001492:	4820      	ldr	r0, [pc, #128]	@ (8001514 <MX_GPIO_Init+0x1f4>)
 8001494:	f005 fbc0 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD11 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001498:	f44f 4368 	mov.w	r3, #59392	@ 0xe800
 800149c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800149e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	4619      	mov	r1, r3
 80014ae:	4819      	ldr	r0, [pc, #100]	@ (8001514 <MX_GPIO_Init+0x1f4>)
 80014b0:	f005 fbb2 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80014b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ba:	2301      	movs	r3, #1
 80014bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c6:	f107 031c 	add.w	r3, r7, #28
 80014ca:	4619      	mov	r1, r3
 80014cc:	4812      	ldr	r0, [pc, #72]	@ (8001518 <MX_GPIO_Init+0x1f8>)
 80014ce:	f005 fba3 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80014d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d8:	2300      	movs	r3, #0
 80014da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e0:	f107 031c 	add.w	r3, r7, #28
 80014e4:	4619      	mov	r1, r3
 80014e6:	480c      	ldr	r0, [pc, #48]	@ (8001518 <MX_GPIO_Init+0x1f8>)
 80014e8:	f005 fb96 	bl	8006c18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80014ec:	2350      	movs	r3, #80	@ 0x50
 80014ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014f0:	2303      	movs	r3, #3
 80014f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f8:	f107 031c 	add.w	r3, r7, #28
 80014fc:	4619      	mov	r1, r3
 80014fe:	4808      	ldr	r0, [pc, #32]	@ (8001520 <MX_GPIO_Init+0x200>)
 8001500:	f005 fb8a 	bl	8006c18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001504:	bf00      	nop
 8001506:	3730      	adds	r7, #48	@ 0x30
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	58024400 	.word	0x58024400
 8001510:	58021000 	.word	0x58021000
 8001514:	58020c00 	.word	0x58020c00
 8001518:	58020000 	.word	0x58020000
 800151c:	58020800 	.word	0x58020800
 8001520:	58020400 	.word	0x58020400

08001524 <USB_Print>:
 * @brief  Sends a string over USB CDC High Speed.
 * @param  str: Pointer to the string to send.
 * @retval 0 if success, 1 if busy/error.
 */
uint8_t USB_Print(char* str)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  uint8_t result =USBD_OK;
 800152c:	2300      	movs	r3, #0
 800152e:	73fb      	strb	r3, [r7, #15]
  uint16_t len = strlen(str);
 8001530:	6878      	ldr	r0, [r7, #4]
 8001532:	f7fe feed 	bl	8000310 <strlen>
 8001536:	4603      	mov	r3, r0
 8001538:	81bb      	strh	r3, [r7, #12]

  // Send the data using the High-Speed function
  // CDC_Transmit_HS is defined in usbd_cdc_if.c
  result = CDC_Transmit_HS((uint8_t*)str, len);
 800153a:	89bb      	ldrh	r3, [r7, #12]
 800153c:	4619      	mov	r1, r3
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f014 fad2 	bl	8015ae8 <CDC_Transmit_HS>
 8001544:	4603      	mov	r3, r0
 8001546:	73fb      	strb	r3, [r7, #15]

  return result;
 8001548:	7bfb      	ldrb	r3, [r7, #15]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800155c:	f014 fa04 	bl	8015968 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10); // Heartbeat LED
 8001560:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001564:	4804      	ldr	r0, [pc, #16]	@ (8001578 <StartDefaultTask+0x24>)
 8001566:	f005 fd18 	bl	8006f9a <HAL_GPIO_TogglePin>
	 osDelay(500);
 800156a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800156e:	f011 fd2b 	bl	8012fc8 <osDelay>
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10); // Heartbeat LED
 8001572:	bf00      	nop
 8001574:	e7f4      	b.n	8001560 <StartDefaultTask+0xc>
 8001576:	bf00      	nop
 8001578:	58020000 	.word	0x58020000

0800157c <StartAcquisition>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAcquisition */
void StartAcquisition(void *argument)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAcquisition */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001584:	2001      	movs	r0, #1
 8001586:	f011 fd1f 	bl	8012fc8 <osDelay>
 800158a:	e7fb      	b.n	8001584 <StartAcquisition+0x8>

0800158c <StartComms>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartComms */
void StartComms(void *argument)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b094      	sub	sp, #80	@ 0x50
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartComms */
  /* Infinite loop */
	char buffer[64];
	  int count = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	64fb      	str	r3, [r7, #76]	@ 0x4c

	  /* Infinite loop */
	  for(;;)
	  {
		// 1. Format a string
		sprintf(buffer, "Counter Value: %d\r\n", count++);
 8001598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800159a:	1c5a      	adds	r2, r3, #1
 800159c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800159e:	f107 0008 	add.w	r0, r7, #8
 80015a2:	461a      	mov	r2, r3
 80015a4:	4907      	ldr	r1, [pc, #28]	@ (80015c4 <StartComms+0x38>)
 80015a6:	f014 ff8f 	bl	80164c8 <siprintf>

		// 2. Send it
		uint8_t status = USB_Print(buffer);
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7ff ffb8 	bl	8001524 <USB_Print>
 80015b4:	4603      	mov	r3, r0
 80015b6:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
		if (status == USBD_BUSY) {
		   // Optional: Wait or retry
		}

		// 4. Wait 100ms
		osDelay(100);
 80015ba:	2064      	movs	r0, #100	@ 0x64
 80015bc:	f011 fd04 	bl	8012fc8 <osDelay>
	  {
 80015c0:	e7ea      	b.n	8001598 <StartComms+0xc>
 80015c2:	bf00      	nop
 80015c4:	08016f20 	.word	0x08016f20

080015c8 <StartControl>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControl */
void StartControl(void *argument)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControl */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015d0:	2001      	movs	r0, #1
 80015d2:	f011 fcf9 	bl	8012fc8 <osDelay>
 80015d6:	e7fb      	b.n	80015d0 <StartControl+0x8>

080015d8 <StartGUI>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGUI */
void StartGUI(void *argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGUI */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80015e0:	2001      	movs	r0, #1
 80015e2:	f011 fcf1 	bl	8012fc8 <osDelay>
 80015e6:	e7fb      	b.n	80015e0 <StartGUI+0x8>

080015e8 <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80015ee:	463b      	mov	r3, r7
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80015fa:	f002 fd19 	bl	8004030 <HAL_MPU_Disable>

  /* 1. Configure the Background Region (Allows access to everything by default) */
  /* Without this, the chip faults immediately because NO_ACCESS is the default */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80015fe:	2301      	movs	r3, #1
 8001600:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001602:	2300      	movs	r3, #0
 8001604:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001606:	2300      	movs	r3, #0
 8001608:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800160a:	231f      	movs	r3, #31
 800160c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800160e:	2387      	movs	r3, #135	@ 0x87
 8001610:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001612:	2300      	movs	r3, #0
 8001614:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // CHANGED from NO_ACCESS
 8001616:	2303      	movs	r3, #3
 8001618:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 800161a:	2300      	movs	r3, #0
 800161c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800161e:	2300      	movs	r3, #0
 8001620:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8001622:	2301      	movs	r3, #1
 8001624:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8001626:	2301      	movs	r3, #1
 8001628:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800162a:	463b      	mov	r3, r7
 800162c:	4618      	mov	r0, r3
 800162e:	f002 fd37 	bl	80040a0 <HAL_MPU_ConfigRegion>

  /* 2. Configure RAM_D2 (0x30000000) as Non-Cacheable for USB/DMA */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001632:	2301      	movs	r3, #1
 8001634:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1; // Use Region 1
 8001636:	2301      	movs	r3, #1
 8001638:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 800163a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 800163e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB; // Matches your Linker Script
 8001640:	230e      	movs	r3, #14
 8001642:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001644:	2300      	movs	r3, #0
 8001646:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001648:	2301      	movs	r3, #1
 800164a:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 800164c:	2303      	movs	r3, #3
 800164e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001650:	2301      	movs	r3, #1
 8001652:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001654:	2301      	movs	r3, #1
 8001656:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE; // CRITICAL: No Cache
 8001658:	2300      	movs	r3, #0
 800165a:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001660:	463b      	mov	r3, r7
 8001662:	4618      	mov	r0, r3
 8001664:	f002 fd1c 	bl	80040a0 <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001668:	2004      	movs	r0, #4
 800166a:	f002 fcf9 	bl	8004060 <HAL_MPU_Enable>
}
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
	...

08001678 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a04      	ldr	r2, [pc, #16]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d101      	bne.n	800168e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800168a:	f001 f845 	bl	8002718 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40001000 	.word	0x40001000

0800169c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016a0:	b672      	cpsid	i
}
 80016a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016a4:	bf00      	nop
 80016a6:	e7fd      	b.n	80016a4 <Error_Handler+0x8>

080016a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ae:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <HAL_MspInit+0x38>)
 80016b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016b4:	4a0a      	ldr	r2, [pc, #40]	@ (80016e0 <HAL_MspInit+0x38>)
 80016b6:	f043 0302 	orr.w	r3, r3, #2
 80016ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <HAL_MspInit+0x38>)
 80016c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016cc:	2200      	movs	r2, #0
 80016ce:	210f      	movs	r1, #15
 80016d0:	f06f 0001 	mvn.w	r0, #1
 80016d4:	f002 fc84 	bl	8003fe0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016d8:	bf00      	nop
 80016da:	3708      	adds	r7, #8
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	58024400 	.word	0x58024400

080016e4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b08c      	sub	sp, #48	@ 0x30
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ec:	f107 031c 	add.w	r3, r7, #28
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4a5f      	ldr	r2, [pc, #380]	@ (8001880 <HAL_ADC_MspInit+0x19c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d17f      	bne.n	8001806 <HAL_ADC_MspInit+0x122>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001706:	4b5f      	ldr	r3, [pc, #380]	@ (8001884 <HAL_ADC_MspInit+0x1a0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	3301      	adds	r3, #1
 800170c:	4a5d      	ldr	r2, [pc, #372]	@ (8001884 <HAL_ADC_MspInit+0x1a0>)
 800170e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001710:	4b5c      	ldr	r3, [pc, #368]	@ (8001884 <HAL_ADC_MspInit+0x1a0>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b01      	cmp	r3, #1
 8001716:	d10e      	bne.n	8001736 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001718:	4b5b      	ldr	r3, [pc, #364]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 800171a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800171e:	4a5a      	ldr	r2, [pc, #360]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001720:	f043 0320 	orr.w	r3, r3, #32
 8001724:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001728:	4b57      	ldr	r3, [pc, #348]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 800172a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800172e:	f003 0320 	and.w	r3, r3, #32
 8001732:	61bb      	str	r3, [r7, #24]
 8001734:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	4b54      	ldr	r3, [pc, #336]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800173c:	4a52      	ldr	r2, [pc, #328]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 800173e:	f043 0304 	orr.w	r3, r3, #4
 8001742:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001746:	4b50      	ldr	r3, [pc, #320]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800174c:	f003 0304 	and.w	r3, r3, #4
 8001750:	617b      	str	r3, [r7, #20]
 8001752:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	4b4c      	ldr	r3, [pc, #304]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001756:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800175a:	4a4b      	ldr	r2, [pc, #300]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001764:	4b48      	ldr	r3, [pc, #288]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001766:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_INP11
    PA0     ------> ADC1_INP16
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001772:	2312      	movs	r3, #18
 8001774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001776:	2303      	movs	r3, #3
 8001778:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177a:	2300      	movs	r3, #0
 800177c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800177e:	f107 031c 	add.w	r3, r7, #28
 8001782:	4619      	mov	r1, r3
 8001784:	4841      	ldr	r0, [pc, #260]	@ (800188c <HAL_ADC_MspInit+0x1a8>)
 8001786:	f005 fa47 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800178a:	2301      	movs	r3, #1
 800178c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800178e:	2303      	movs	r3, #3
 8001790:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001792:	2300      	movs	r3, #0
 8001794:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001796:	f107 031c 	add.w	r3, r7, #28
 800179a:	4619      	mov	r1, r3
 800179c:	483c      	ldr	r0, [pc, #240]	@ (8001890 <HAL_ADC_MspInit+0x1ac>)
 800179e:	f005 fa3b 	bl	8006c18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80017a2:	4b3c      	ldr	r3, [pc, #240]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017a4:	4a3c      	ldr	r2, [pc, #240]	@ (8001898 <HAL_ADC_MspInit+0x1b4>)
 80017a6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017a8:	4b3a      	ldr	r3, [pc, #232]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017aa:	2209      	movs	r2, #9
 80017ac:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ae:	4b39      	ldr	r3, [pc, #228]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b4:	4b37      	ldr	r3, [pc, #220]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017ba:	4b36      	ldr	r3, [pc, #216]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017c0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017c2:	4b34      	ldr	r3, [pc, #208]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017c4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017c8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017ca:	4b32      	ldr	r3, [pc, #200]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017d0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017d2:	4b30      	ldr	r3, [pc, #192]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80017da:	4b2e      	ldr	r3, [pc, #184]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017dc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017e0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017e8:	482a      	ldr	r0, [pc, #168]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017ea:	f002 fc99 	bl	8004120 <HAL_DMA_Init>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 80017f4:	f7ff ff52 	bl	800169c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a26      	ldr	r2, [pc, #152]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 80017fc:	659a      	str	r2, [r3, #88]	@ 0x58
 80017fe:	4a25      	ldr	r2, [pc, #148]	@ (8001894 <HAL_ADC_MspInit+0x1b0>)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001804:	e037      	b.n	8001876 <HAL_ADC_MspInit+0x192>
  else if(hadc->Instance==ADC2)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a24      	ldr	r2, [pc, #144]	@ (800189c <HAL_ADC_MspInit+0x1b8>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d132      	bne.n	8001876 <HAL_ADC_MspInit+0x192>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001810:	4b1c      	ldr	r3, [pc, #112]	@ (8001884 <HAL_ADC_MspInit+0x1a0>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	3301      	adds	r3, #1
 8001816:	4a1b      	ldr	r2, [pc, #108]	@ (8001884 <HAL_ADC_MspInit+0x1a0>)
 8001818:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800181a:	4b1a      	ldr	r3, [pc, #104]	@ (8001884 <HAL_ADC_MspInit+0x1a0>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d10e      	bne.n	8001840 <HAL_ADC_MspInit+0x15c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001822:	4b19      	ldr	r3, [pc, #100]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001824:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001828:	4a17      	ldr	r2, [pc, #92]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 800182a:	f043 0320 	orr.w	r3, r3, #32
 800182e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001832:	4b15      	ldr	r3, [pc, #84]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001834:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001838:	f003 0320 	and.w	r3, r3, #32
 800183c:	60fb      	str	r3, [r7, #12]
 800183e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001840:	4b11      	ldr	r3, [pc, #68]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001846:	4a10      	ldr	r2, [pc, #64]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001848:	f043 0304 	orr.w	r3, r3, #4
 800184c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001850:	4b0d      	ldr	r3, [pc, #52]	@ (8001888 <HAL_ADC_MspInit+0x1a4>)
 8001852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001856:	f003 0304 	and.w	r3, r3, #4
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800185e:	2320      	movs	r3, #32
 8001860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001862:	2303      	movs	r3, #3
 8001864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001866:	2300      	movs	r3, #0
 8001868:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186a:	f107 031c 	add.w	r3, r7, #28
 800186e:	4619      	mov	r1, r3
 8001870:	4806      	ldr	r0, [pc, #24]	@ (800188c <HAL_ADC_MspInit+0x1a8>)
 8001872:	f005 f9d1 	bl	8006c18 <HAL_GPIO_Init>
}
 8001876:	bf00      	nop
 8001878:	3730      	adds	r7, #48	@ 0x30
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40022000 	.word	0x40022000
 8001884:	24001954 	.word	0x24001954
 8001888:	58024400 	.word	0x58024400
 800188c:	58020800 	.word	0x58020800
 8001890:	58020000 	.word	0x58020000
 8001894:	2400125c 	.word	0x2400125c
 8001898:	40020010 	.word	0x40020010
 800189c:	40022100 	.word	0x40022100

080018a0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b0b8      	sub	sp, #224	@ 0xe0
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a8:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
 80018b2:	609a      	str	r2, [r3, #8]
 80018b4:	60da      	str	r2, [r3, #12]
 80018b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018b8:	f107 0310 	add.w	r3, r7, #16
 80018bc:	22b8      	movs	r2, #184	@ 0xb8
 80018be:	2100      	movs	r1, #0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f014 fe23 	bl	801650c <memset>
  if(hfdcan->Instance==FDCAN1)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a2b      	ldr	r2, [pc, #172]	@ (8001978 <HAL_FDCAN_MspInit+0xd8>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d14e      	bne.n	800196e <HAL_FDCAN_MspInit+0xce>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80018d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80018d4:	f04f 0300 	mov.w	r3, #0
 80018d8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80018dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80018e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	4618      	mov	r0, r3
 80018e8:	f008 fcf2 	bl	800a2d0 <HAL_RCCEx_PeriphCLKConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 80018f2:	f7ff fed3 	bl	800169c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80018f6:	4b21      	ldr	r3, [pc, #132]	@ (800197c <HAL_FDCAN_MspInit+0xdc>)
 80018f8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80018fc:	4a1f      	ldr	r2, [pc, #124]	@ (800197c <HAL_FDCAN_MspInit+0xdc>)
 80018fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001902:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001906:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <HAL_FDCAN_MspInit+0xdc>)
 8001908:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800190c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001914:	4b19      	ldr	r3, [pc, #100]	@ (800197c <HAL_FDCAN_MspInit+0xdc>)
 8001916:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800191a:	4a18      	ldr	r2, [pc, #96]	@ (800197c <HAL_FDCAN_MspInit+0xdc>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001924:	4b15      	ldr	r3, [pc, #84]	@ (800197c <HAL_FDCAN_MspInit+0xdc>)
 8001926:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001932:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001936:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193a:	2302      	movs	r3, #2
 800193c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001946:	2300      	movs	r3, #0
 8001948:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800194c:	2309      	movs	r3, #9
 800194e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001952:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001956:	4619      	mov	r1, r3
 8001958:	4809      	ldr	r0, [pc, #36]	@ (8001980 <HAL_FDCAN_MspInit+0xe0>)
 800195a:	f005 f95d 	bl	8006c18 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2105      	movs	r1, #5
 8001962:	2013      	movs	r0, #19
 8001964:	f002 fb3c 	bl	8003fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001968:	2013      	movs	r0, #19
 800196a:	f002 fb53 	bl	8004014 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800196e:	bf00      	nop
 8001970:	37e0      	adds	r7, #224	@ 0xe0
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	4000a000 	.word	0x4000a000
 800197c:	58024400 	.word	0x58024400
 8001980:	58020000 	.word	0x58020000

08001984 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08e      	sub	sp, #56	@ 0x38
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a61      	ldr	r2, [pc, #388]	@ (8001b28 <HAL_OSPI_MspInit+0x1a4>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	f040 80bc 	bne.w	8001b20 <HAL_OSPI_MspInit+0x19c>
  {
    /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

    /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 80019a8:	4b60      	ldr	r3, [pc, #384]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019ae:	4a5f      	ldr	r2, [pc, #380]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80019b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80019b8:	4b5c      	ldr	r3, [pc, #368]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019c2:	623b      	str	r3, [r7, #32]
 80019c4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 80019c6:	4b59      	ldr	r3, [pc, #356]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019c8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019cc:	4a57      	ldr	r2, [pc, #348]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019d2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80019d6:	4b55      	ldr	r3, [pc, #340]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019d8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019e0:	61fb      	str	r3, [r7, #28]
 80019e2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e4:	4b51      	ldr	r3, [pc, #324]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ea:	4a50      	ldr	r2, [pc, #320]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019f4:	4b4d      	ldr	r3, [pc, #308]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 80019f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019fa:	f003 0301 	and.w	r3, r3, #1
 80019fe:	61bb      	str	r3, [r7, #24]
 8001a00:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a02:	4b4a      	ldr	r3, [pc, #296]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a08:	4a48      	ldr	r2, [pc, #288]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a0a:	f043 0302 	orr.w	r3, r3, #2
 8001a0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a12:	4b46      	ldr	r3, [pc, #280]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a20:	4b42      	ldr	r3, [pc, #264]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a26:	4a41      	ldr	r2, [pc, #260]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a28:	f043 0310 	orr.w	r3, r3, #16
 8001a2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a30:	4b3e      	ldr	r3, [pc, #248]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a36:	f003 0310 	and.w	r3, r3, #16
 8001a3a:	613b      	str	r3, [r7, #16]
 8001a3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a44:	4a39      	ldr	r2, [pc, #228]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a46:	f043 0308 	orr.w	r3, r3, #8
 8001a4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a4e:	4b37      	ldr	r3, [pc, #220]	@ (8001b2c <HAL_OSPI_MspInit+0x1a8>)
 8001a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a54:	f003 0308 	and.w	r3, r3, #8
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB2     ------> OCTOSPIM_P1_CLK
    PE11     ------> OCTOSPIM_P1_NCS
    PD12     ------> OCTOSPIM_P1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a5c:	2302      	movs	r3, #2
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001a6c:	2309      	movs	r3, #9
 8001a6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a74:	4619      	mov	r1, r3
 8001a76:	482e      	ldr	r0, [pc, #184]	@ (8001b30 <HAL_OSPI_MspInit+0x1ac>)
 8001a78:	f005 f8ce 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a7c:	2304      	movs	r3, #4
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a80:	2302      	movs	r3, #2
 8001a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 8001a8c:	2306      	movs	r3, #6
 8001a8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a94:	4619      	mov	r1, r3
 8001a96:	4826      	ldr	r0, [pc, #152]	@ (8001b30 <HAL_OSPI_MspInit+0x1ac>)
 8001a98:	f005 f8be 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001a9c:	2380      	movs	r3, #128	@ 0x80
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001aac:	230a      	movs	r3, #10
 8001aae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	481e      	ldr	r0, [pc, #120]	@ (8001b30 <HAL_OSPI_MspInit+0x1ac>)
 8001ab8:	f005 f8ae 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001abc:	2304      	movs	r3, #4
 8001abe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001acc:	2309      	movs	r3, #9
 8001ace:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4817      	ldr	r0, [pc, #92]	@ (8001b34 <HAL_OSPI_MspInit+0x1b0>)
 8001ad8:	f005 f89e 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001adc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aea:	2303      	movs	r3, #3
 8001aec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 8001aee:	230b      	movs	r3, #11
 8001af0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001af2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af6:	4619      	mov	r1, r3
 8001af8:	480f      	ldr	r0, [pc, #60]	@ (8001b38 <HAL_OSPI_MspInit+0x1b4>)
 8001afa:	f005 f88d 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001afe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001b10:	2309      	movs	r3, #9
 8001b12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4808      	ldr	r0, [pc, #32]	@ (8001b3c <HAL_OSPI_MspInit+0x1b8>)
 8001b1c:	f005 f87c 	bl	8006c18 <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001b20:	bf00      	nop
 8001b22:	3738      	adds	r7, #56	@ 0x38
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	52005000 	.word	0x52005000
 8001b2c:	58024400 	.word	0x58024400
 8001b30:	58020000 	.word	0x58020000
 8001b34:	58020400 	.word	0x58020400
 8001b38:	58021000 	.word	0x58021000
 8001b3c:	58020c00 	.word	0x58020c00

08001b40 <HAL_PSSI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpssi: PSSI handle pointer
  * @retval None
  */
void HAL_PSSI_MspInit(PSSI_HandleTypeDef* hpssi)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b08c      	sub	sp, #48	@ 0x30
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	601a      	str	r2, [r3, #0]
 8001b50:	605a      	str	r2, [r3, #4]
 8001b52:	609a      	str	r2, [r3, #8]
 8001b54:	60da      	str	r2, [r3, #12]
 8001b56:	611a      	str	r2, [r3, #16]
  if(hpssi->Instance==PSSI)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a4a      	ldr	r2, [pc, #296]	@ (8001c88 <HAL_PSSI_MspInit+0x148>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	f040 808d 	bne.w	8001c7e <HAL_PSSI_MspInit+0x13e>
  {
    /* USER CODE BEGIN PSSI_MspInit 0 */

    /* USER CODE END PSSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8001b64:	4b49      	ldr	r3, [pc, #292]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001b66:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b6a:	4a48      	ldr	r2, [pc, #288]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8001b74:	4b45      	ldr	r3, [pc, #276]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001b76:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	61bb      	str	r3, [r7, #24]
 8001b80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b82:	4b42      	ldr	r3, [pc, #264]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b88:	4a40      	ldr	r2, [pc, #256]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001b8a:	f043 0301 	orr.w	r3, r3, #1
 8001b8e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b92:	4b3e      	ldr	r3, [pc, #248]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b98:	f003 0301 	and.w	r3, r3, #1
 8001b9c:	617b      	str	r3, [r7, #20]
 8001b9e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ba0:	4b3a      	ldr	r3, [pc, #232]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001ba2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba6:	4a39      	ldr	r2, [pc, #228]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001ba8:	f043 0304 	orr.w	r3, r3, #4
 8001bac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bb0:	4b36      	ldr	r3, [pc, #216]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bb6:	f003 0304 	and.w	r3, r3, #4
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001bbe:	4b33      	ldr	r3, [pc, #204]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bc4:	4a31      	ldr	r2, [pc, #196]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001bc6:	f043 0308 	orr.w	r3, r3, #8
 8001bca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bce:	4b2f      	ldr	r3, [pc, #188]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bd4:	f003 0308 	and.w	r3, r3, #8
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bdc:	4b2b      	ldr	r3, [pc, #172]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001bde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be2:	4a2a      	ldr	r2, [pc, #168]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bec:	4b27      	ldr	r3, [pc, #156]	@ (8001c8c <HAL_PSSI_MspInit+0x14c>)
 8001bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
    PD3     ------> PSSI_D5
    PB7     ------> PSSI_RDY
    PB8     ------> PSSI_D6
    PB9     ------> PSSI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001bfa:	2350      	movs	r3, #80	@ 0x50
 8001bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfe:	2302      	movs	r3, #2
 8001c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c06:	2300      	movs	r3, #0
 8001c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c0a:	230d      	movs	r3, #13
 8001c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c0e:	f107 031c 	add.w	r3, r7, #28
 8001c12:	4619      	mov	r1, r3
 8001c14:	481e      	ldr	r0, [pc, #120]	@ (8001c90 <HAL_PSSI_MspInit+0x150>)
 8001c16:	f004 ffff 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001c1a:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
 8001c1e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c20:	2302      	movs	r3, #2
 8001c22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c24:	2300      	movs	r3, #0
 8001c26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c2c:	230d      	movs	r3, #13
 8001c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	4817      	ldr	r0, [pc, #92]	@ (8001c94 <HAL_PSSI_MspInit+0x154>)
 8001c38:	f004 ffee 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c3c:	2308      	movs	r3, #8
 8001c3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c44:	2300      	movs	r3, #0
 8001c46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c4c:	230d      	movs	r3, #13
 8001c4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c50:	f107 031c 	add.w	r3, r7, #28
 8001c54:	4619      	mov	r1, r3
 8001c56:	4810      	ldr	r0, [pc, #64]	@ (8001c98 <HAL_PSSI_MspInit+0x158>)
 8001c58:	f004 ffde 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c5c:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001c60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c62:	2302      	movs	r3, #2
 8001c64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001c6e:	230d      	movs	r3, #13
 8001c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c72:	f107 031c 	add.w	r3, r7, #28
 8001c76:	4619      	mov	r1, r3
 8001c78:	4808      	ldr	r0, [pc, #32]	@ (8001c9c <HAL_PSSI_MspInit+0x15c>)
 8001c7a:	f004 ffcd 	bl	8006c18 <HAL_GPIO_Init>

    /* USER CODE END PSSI_MspInit 1 */

  }

}
 8001c7e:	bf00      	nop
 8001c80:	3730      	adds	r7, #48	@ 0x30
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	48020400 	.word	0x48020400
 8001c8c:	58024400 	.word	0x58024400
 8001c90:	58020000 	.word	0x58020000
 8001c94:	58020800 	.word	0x58020800
 8001c98:	58020c00 	.word	0x58020c00
 8001c9c:	58020400 	.word	0x58020400

08001ca0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b090      	sub	sp, #64	@ 0x40
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001cac:	2200      	movs	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
 8001cb0:	605a      	str	r2, [r3, #4]
 8001cb2:	609a      	str	r2, [r3, #8]
 8001cb4:	60da      	str	r2, [r3, #12]
 8001cb6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4aa0      	ldr	r2, [pc, #640]	@ (8001f40 <HAL_SPI_MspInit+0x2a0>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	f040 8084 	bne.w	8001dcc <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001cc4:	4b9f      	ldr	r3, [pc, #636]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001cc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cca:	4a9e      	ldr	r2, [pc, #632]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001ccc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cd0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cd4:	4b9b      	ldr	r3, [pc, #620]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001cd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cda:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce2:	4b98      	ldr	r3, [pc, #608]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ce8:	4a96      	ldr	r2, [pc, #600]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001cea:	f043 0308 	orr.w	r3, r3, #8
 8001cee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cf2:	4b94      	ldr	r3, [pc, #592]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf8:	f003 0308 	and.w	r3, r3, #8
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d00:	4b90      	ldr	r3, [pc, #576]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d06:	4a8f      	ldr	r2, [pc, #572]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d10:	4b8c      	ldr	r3, [pc, #560]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	623b      	str	r3, [r7, #32]
 8001d1c:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d1e:	2380      	movs	r3, #128	@ 0x80
 8001d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d2e:	2305      	movs	r3, #5
 8001d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d32:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d36:	4619      	mov	r1, r3
 8001d38:	4883      	ldr	r0, [pc, #524]	@ (8001f48 <HAL_SPI_MspInit+0x2a8>)
 8001d3a:	f004 ff6d 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d3e:	2308      	movs	r3, #8
 8001d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d42:	2302      	movs	r3, #2
 8001d44:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d46:	2300      	movs	r3, #0
 8001d48:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d4e:	2305      	movs	r3, #5
 8001d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d52:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001d56:	4619      	mov	r1, r3
 8001d58:	487c      	ldr	r0, [pc, #496]	@ (8001f4c <HAL_SPI_MspInit+0x2ac>)
 8001d5a:	f004 ff5d 	bl	8006c18 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream1;
 8001d5e:	4b7c      	ldr	r3, [pc, #496]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d60:	4a7c      	ldr	r2, [pc, #496]	@ (8001f54 <HAL_SPI_MspInit+0x2b4>)
 8001d62:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001d64:	4b7a      	ldr	r3, [pc, #488]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d66:	2226      	movs	r2, #38	@ 0x26
 8001d68:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d6a:	4b79      	ldr	r3, [pc, #484]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d6c:	2240      	movs	r2, #64	@ 0x40
 8001d6e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d70:	4b77      	ldr	r3, [pc, #476]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d76:	4b76      	ldr	r3, [pc, #472]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d7c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d7e:	4b74      	ldr	r3, [pc, #464]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d84:	4b72      	ldr	r3, [pc, #456]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001d8a:	4b71      	ldr	r3, [pc, #452]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001d90:	4b6f      	ldr	r3, [pc, #444]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d92:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001d96:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d98:	4b6d      	ldr	r3, [pc, #436]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001d9e:	486c      	ldr	r0, [pc, #432]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001da0:	f002 f9be 	bl	8004120 <HAL_DMA_Init>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8001daa:	f7ff fc77 	bl	800169c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4a67      	ldr	r2, [pc, #412]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001db2:	679a      	str	r2, [r3, #120]	@ 0x78
 8001db4:	4a66      	ldr	r2, [pc, #408]	@ (8001f50 <HAL_SPI_MspInit+0x2b0>)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2105      	movs	r1, #5
 8001dbe:	2023      	movs	r0, #35	@ 0x23
 8001dc0:	f002 f90e 	bl	8003fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001dc4:	2023      	movs	r0, #35	@ 0x23
 8001dc6:	f002 f925 	bl	8004014 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001dca:	e13c      	b.n	8002046 <HAL_SPI_MspInit+0x3a6>
  else if(hspi->Instance==SPI2)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a61      	ldr	r2, [pc, #388]	@ (8001f58 <HAL_SPI_MspInit+0x2b8>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	f040 80cc 	bne.w	8001f70 <HAL_SPI_MspInit+0x2d0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001dda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dde:	4a59      	ldr	r2, [pc, #356]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001de0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001de4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001de8:	4b56      	ldr	r3, [pc, #344]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001dea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001dee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001df2:	61fb      	str	r3, [r7, #28]
 8001df4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df6:	4b53      	ldr	r3, [pc, #332]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001df8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dfc:	4a51      	ldr	r2, [pc, #324]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001dfe:	f043 0302 	orr.w	r3, r3, #2
 8001e02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e06:	4b4f      	ldr	r3, [pc, #316]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e14:	4b4b      	ldr	r3, [pc, #300]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001e16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e1a:	4a4a      	ldr	r2, [pc, #296]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e24:	4b47      	ldr	r3, [pc, #284]	@ (8001f44 <HAL_SPI_MspInit+0x2a4>)
 8001e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e32:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e38:	2302      	movs	r3, #2
 8001e3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e40:	2300      	movs	r3, #0
 8001e42:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e44:	2305      	movs	r3, #5
 8001e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	483f      	ldr	r0, [pc, #252]	@ (8001f4c <HAL_SPI_MspInit+0x2ac>)
 8001e50:	f004 fee2 	bl	8006c18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e62:	2300      	movs	r3, #0
 8001e64:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e66:	2305      	movs	r3, #5
 8001e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e6a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e6e:	4619      	mov	r1, r3
 8001e70:	483a      	ldr	r0, [pc, #232]	@ (8001f5c <HAL_SPI_MspInit+0x2bc>)
 8001e72:	f004 fed1 	bl	8006c18 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream2;
 8001e76:	4b3a      	ldr	r3, [pc, #232]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e78:	4a3a      	ldr	r2, [pc, #232]	@ (8001f64 <HAL_SPI_MspInit+0x2c4>)
 8001e7a:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001e7c:	4b38      	ldr	r3, [pc, #224]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e7e:	2227      	movs	r2, #39	@ 0x27
 8001e80:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e82:	4b37      	ldr	r3, [pc, #220]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e88:	4b35      	ldr	r3, [pc, #212]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e8e:	4b34      	ldr	r3, [pc, #208]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e94:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e96:	4b32      	ldr	r3, [pc, #200]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e9c:	4b30      	ldr	r3, [pc, #192]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001ea2:	4b2f      	ldr	r3, [pc, #188]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001eaa:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001eae:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001eb6:	482a      	ldr	r0, [pc, #168]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001eb8:	f002 f932 	bl	8004120 <HAL_DMA_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <HAL_SPI_MspInit+0x226>
      Error_Handler();
 8001ec2:	f7ff fbeb 	bl	800169c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4a25      	ldr	r2, [pc, #148]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001eca:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001ecc:	4a24      	ldr	r2, [pc, #144]	@ (8001f60 <HAL_SPI_MspInit+0x2c0>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi2_tx.Instance = DMA1_Stream3;
 8001ed2:	4b25      	ldr	r3, [pc, #148]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001ed4:	4a25      	ldr	r2, [pc, #148]	@ (8001f6c <HAL_SPI_MspInit+0x2cc>)
 8001ed6:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8001ed8:	4b23      	ldr	r3, [pc, #140]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001eda:	2228      	movs	r2, #40	@ 0x28
 8001edc:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ede:	4b22      	ldr	r3, [pc, #136]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001ee0:	2240      	movs	r2, #64	@ 0x40
 8001ee2:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee4:	4b20      	ldr	r3, [pc, #128]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001eea:	4b1f      	ldr	r3, [pc, #124]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001eec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ef0:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ef2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001efe:	4b1a      	ldr	r3, [pc, #104]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001f04:	4b18      	ldr	r3, [pc, #96]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001f06:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f0a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f0c:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001f12:	4815      	ldr	r0, [pc, #84]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001f14:	f002 f904 	bl	8004120 <HAL_DMA_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <HAL_SPI_MspInit+0x282>
      Error_Handler();
 8001f1e:	f7ff fbbd 	bl	800169c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a10      	ldr	r2, [pc, #64]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001f26:	679a      	str	r2, [r3, #120]	@ 0x78
 8001f28:	4a0f      	ldr	r2, [pc, #60]	@ (8001f68 <HAL_SPI_MspInit+0x2c8>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2105      	movs	r1, #5
 8001f32:	2024      	movs	r0, #36	@ 0x24
 8001f34:	f002 f854 	bl	8003fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001f38:	2024      	movs	r0, #36	@ 0x24
 8001f3a:	f002 f86b 	bl	8004014 <HAL_NVIC_EnableIRQ>
}
 8001f3e:	e082      	b.n	8002046 <HAL_SPI_MspInit+0x3a6>
 8001f40:	40013000 	.word	0x40013000
 8001f44:	58024400 	.word	0x58024400
 8001f48:	58020c00 	.word	0x58020c00
 8001f4c:	58020400 	.word	0x58020400
 8001f50:	240015a0 	.word	0x240015a0
 8001f54:	40020028 	.word	0x40020028
 8001f58:	40003800 	.word	0x40003800
 8001f5c:	58020000 	.word	0x58020000
 8001f60:	24001618 	.word	0x24001618
 8001f64:	40020040 	.word	0x40020040
 8001f68:	24001690 	.word	0x24001690
 8001f6c:	40020058 	.word	0x40020058
  else if(hspi->Instance==SPI3)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a36      	ldr	r2, [pc, #216]	@ (8002050 <HAL_SPI_MspInit+0x3b0>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d165      	bne.n	8002046 <HAL_SPI_MspInit+0x3a6>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001f7a:	4b36      	ldr	r3, [pc, #216]	@ (8002054 <HAL_SPI_MspInit+0x3b4>)
 8001f7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f80:	4a34      	ldr	r2, [pc, #208]	@ (8002054 <HAL_SPI_MspInit+0x3b4>)
 8001f82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f86:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f8a:	4b32      	ldr	r3, [pc, #200]	@ (8002054 <HAL_SPI_MspInit+0x3b4>)
 8001f8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f98:	4b2e      	ldr	r3, [pc, #184]	@ (8002054 <HAL_SPI_MspInit+0x3b4>)
 8001f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <HAL_SPI_MspInit+0x3b4>)
 8001fa0:	f043 0304 	orr.w	r3, r3, #4
 8001fa4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8002054 <HAL_SPI_MspInit+0x3b4>)
 8001faa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	60fb      	str	r3, [r7, #12]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001fb6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001fc8:	2306      	movs	r3, #6
 8001fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fcc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4821      	ldr	r0, [pc, #132]	@ (8002058 <HAL_SPI_MspInit+0x3b8>)
 8001fd4:	f004 fe20 	bl	8006c18 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream4;
 8001fd8:	4b20      	ldr	r3, [pc, #128]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8001fda:	4a21      	ldr	r2, [pc, #132]	@ (8002060 <HAL_SPI_MspInit+0x3c0>)
 8001fdc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Request = DMA_REQUEST_SPI3_TX;
 8001fde:	4b1f      	ldr	r3, [pc, #124]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8001fe0:	223e      	movs	r2, #62	@ 0x3e
 8001fe2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8001fe6:	2240      	movs	r2, #64	@ 0x40
 8001fe8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fea:	4b1c      	ldr	r3, [pc, #112]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8001ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ff6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ff8:	4b18      	ldr	r3, [pc, #96]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8001ffa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ffe:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002000:	4b16      	ldr	r3, [pc, #88]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8002002:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002006:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8002008:	4b14      	ldr	r3, [pc, #80]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 800200a:	2200      	movs	r2, #0
 800200c:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800200e:	4b13      	ldr	r3, [pc, #76]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8002010:	2200      	movs	r2, #0
 8002012:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002014:	4b11      	ldr	r3, [pc, #68]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8002016:	2200      	movs	r2, #0
 8002018:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 800201a:	4810      	ldr	r0, [pc, #64]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 800201c:	f002 f880 	bl	8004120 <HAL_DMA_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <HAL_SPI_MspInit+0x38a>
      Error_Handler();
 8002026:	f7ff fb39 	bl	800169c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi3_tx);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a0b      	ldr	r2, [pc, #44]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 800202e:	679a      	str	r2, [r3, #120]	@ 0x78
 8002030:	4a0a      	ldr	r2, [pc, #40]	@ (800205c <HAL_SPI_MspInit+0x3bc>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002036:	2200      	movs	r2, #0
 8002038:	2105      	movs	r1, #5
 800203a:	2033      	movs	r0, #51	@ 0x33
 800203c:	f001 ffd0 	bl	8003fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002040:	2033      	movs	r0, #51	@ 0x33
 8002042:	f001 ffe7 	bl	8004014 <HAL_NVIC_EnableIRQ>
}
 8002046:	bf00      	nop
 8002048:	3740      	adds	r7, #64	@ 0x40
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40003c00 	.word	0x40003c00
 8002054:	58024400 	.word	0x58024400
 8002058:	58020800 	.word	0x58020800
 800205c:	24001708 	.word	0x24001708
 8002060:	40020070 	.word	0x40020070

08002064 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a16      	ldr	r2, [pc, #88]	@ (80020cc <HAL_TIM_PWM_MspInit+0x68>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d10f      	bne.n	8002096 <HAL_TIM_PWM_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002076:	4b16      	ldr	r3, [pc, #88]	@ (80020d0 <HAL_TIM_PWM_MspInit+0x6c>)
 8002078:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800207c:	4a14      	ldr	r2, [pc, #80]	@ (80020d0 <HAL_TIM_PWM_MspInit+0x6c>)
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002086:	4b12      	ldr	r3, [pc, #72]	@ (80020d0 <HAL_TIM_PWM_MspInit+0x6c>)
 8002088:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002094:	e013      	b.n	80020be <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM15)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a0e      	ldr	r2, [pc, #56]	@ (80020d4 <HAL_TIM_PWM_MspInit+0x70>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d10e      	bne.n	80020be <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80020a0:	4b0b      	ldr	r3, [pc, #44]	@ (80020d0 <HAL_TIM_PWM_MspInit+0x6c>)
 80020a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020a6:	4a0a      	ldr	r2, [pc, #40]	@ (80020d0 <HAL_TIM_PWM_MspInit+0x6c>)
 80020a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020b0:	4b07      	ldr	r3, [pc, #28]	@ (80020d0 <HAL_TIM_PWM_MspInit+0x6c>)
 80020b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020ba:	60bb      	str	r3, [r7, #8]
 80020bc:	68bb      	ldr	r3, [r7, #8]
}
 80020be:	bf00      	nop
 80020c0:	3714      	adds	r7, #20
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40010000 	.word	0x40010000
 80020d0:	58024400 	.word	0x58024400
 80020d4:	40014000 	.word	0x40014000

080020d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	@ 0x28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e0:	f107 0314 	add.w	r3, r7, #20
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]
 80020e8:	605a      	str	r2, [r3, #4]
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	60da      	str	r2, [r3, #12]
 80020ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a25      	ldr	r2, [pc, #148]	@ (800218c <HAL_TIM_MspPostInit+0xb4>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d120      	bne.n	800213c <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020fa:	4b25      	ldr	r3, [pc, #148]	@ (8002190 <HAL_TIM_MspPostInit+0xb8>)
 80020fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002100:	4a23      	ldr	r2, [pc, #140]	@ (8002190 <HAL_TIM_MspPostInit+0xb8>)
 8002102:	f043 0310 	orr.w	r3, r3, #16
 8002106:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800210a:	4b21      	ldr	r3, [pc, #132]	@ (8002190 <HAL_TIM_MspPostInit+0xb8>)
 800210c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	613b      	str	r3, [r7, #16]
 8002116:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002118:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800211c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800211e:	2302      	movs	r3, #2
 8002120:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002122:	2300      	movs	r3, #0
 8002124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002126:	2300      	movs	r3, #0
 8002128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800212a:	2301      	movs	r3, #1
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800212e:	f107 0314 	add.w	r3, r7, #20
 8002132:	4619      	mov	r1, r3
 8002134:	4817      	ldr	r0, [pc, #92]	@ (8002194 <HAL_TIM_MspPostInit+0xbc>)
 8002136:	f004 fd6f 	bl	8006c18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 800213a:	e023      	b.n	8002184 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM15)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a15      	ldr	r2, [pc, #84]	@ (8002198 <HAL_TIM_MspPostInit+0xc0>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d11e      	bne.n	8002184 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002146:	4b12      	ldr	r3, [pc, #72]	@ (8002190 <HAL_TIM_MspPostInit+0xb8>)
 8002148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800214c:	4a10      	ldr	r2, [pc, #64]	@ (8002190 <HAL_TIM_MspPostInit+0xb8>)
 800214e:	f043 0310 	orr.w	r3, r3, #16
 8002152:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002156:	4b0e      	ldr	r3, [pc, #56]	@ (8002190 <HAL_TIM_MspPostInit+0xb8>)
 8002158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	60fb      	str	r3, [r7, #12]
 8002162:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002164:	2360      	movs	r3, #96	@ 0x60
 8002166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002168:	2302      	movs	r3, #2
 800216a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216c:	2300      	movs	r3, #0
 800216e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002170:	2300      	movs	r3, #0
 8002172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002174:	2304      	movs	r3, #4
 8002176:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002178:	f107 0314 	add.w	r3, r7, #20
 800217c:	4619      	mov	r1, r3
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <HAL_TIM_MspPostInit+0xbc>)
 8002180:	f004 fd4a 	bl	8006c18 <HAL_GPIO_Init>
}
 8002184:	bf00      	nop
 8002186:	3728      	adds	r7, #40	@ 0x28
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40010000 	.word	0x40010000
 8002190:	58024400 	.word	0x58024400
 8002194:	58021000 	.word	0x58021000
 8002198:	40014000 	.word	0x40014000

0800219c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08c      	sub	sp, #48	@ 0x30
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a4:	f107 031c 	add.w	r3, r7, #28
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	605a      	str	r2, [r3, #4]
 80021ae:	609a      	str	r2, [r3, #8]
 80021b0:	60da      	str	r2, [r3, #12]
 80021b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a34      	ldr	r2, [pc, #208]	@ (800228c <HAL_UART_MspInit+0xf0>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d12e      	bne.n	800221c <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80021be:	4b34      	ldr	r3, [pc, #208]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 80021c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021c4:	4a32      	ldr	r2, [pc, #200]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 80021c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80021ca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80021ce:	4b30      	ldr	r3, [pc, #192]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 80021d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80021d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80021d8:	61bb      	str	r3, [r7, #24]
 80021da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 80021de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 80021e4:	f043 0308 	orr.w	r3, r3, #8
 80021e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021ec:	4b28      	ldr	r3, [pc, #160]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 80021ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021f2:	f003 0308 	and.w	r3, r3, #8
 80021f6:	617b      	str	r3, [r7, #20]
 80021f8:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80021fa:	2303      	movs	r3, #3
 80021fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fe:	2302      	movs	r3, #2
 8002200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002202:	2300      	movs	r3, #0
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002206:	2300      	movs	r3, #0
 8002208:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800220a:	2308      	movs	r3, #8
 800220c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800220e:	f107 031c 	add.w	r3, r7, #28
 8002212:	4619      	mov	r1, r3
 8002214:	481f      	ldr	r0, [pc, #124]	@ (8002294 <HAL_UART_MspInit+0xf8>)
 8002216:	f004 fcff 	bl	8006c18 <HAL_GPIO_Init>
    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }

}
 800221a:	e032      	b.n	8002282 <HAL_UART_MspInit+0xe6>
  else if(huart->Instance==UART8)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a1d      	ldr	r2, [pc, #116]	@ (8002298 <HAL_UART_MspInit+0xfc>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d12d      	bne.n	8002282 <HAL_UART_MspInit+0xe6>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002226:	4b1a      	ldr	r3, [pc, #104]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 8002228:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800222c:	4a18      	ldr	r2, [pc, #96]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 800222e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002232:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002236:	4b16      	ldr	r3, [pc, #88]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 8002238:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800223c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002244:	4b12      	ldr	r3, [pc, #72]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 8002246:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800224a:	4a11      	ldr	r2, [pc, #68]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 800224c:	f043 0310 	orr.w	r3, r3, #16
 8002250:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002254:	4b0e      	ldr	r3, [pc, #56]	@ (8002290 <HAL_UART_MspInit+0xf4>)
 8002256:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002262:	2303      	movs	r3, #3
 8002264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002266:	2302      	movs	r3, #2
 8002268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226a:	2300      	movs	r3, #0
 800226c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226e:	2300      	movs	r3, #0
 8002270:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8002272:	2308      	movs	r3, #8
 8002274:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002276:	f107 031c 	add.w	r3, r7, #28
 800227a:	4619      	mov	r1, r3
 800227c:	4807      	ldr	r0, [pc, #28]	@ (800229c <HAL_UART_MspInit+0x100>)
 800227e:	f004 fccb 	bl	8006c18 <HAL_GPIO_Init>
}
 8002282:	bf00      	nop
 8002284:	3730      	adds	r7, #48	@ 0x30
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	40004c00 	.word	0x40004c00
 8002290:	58024400 	.word	0x58024400
 8002294:	58020c00 	.word	0x58020c00
 8002298:	40007c00 	.word	0x40007c00
 800229c:	58021000 	.word	0x58021000

080022a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b090      	sub	sp, #64	@ 0x40
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b0f      	cmp	r3, #15
 80022ac:	d827      	bhi.n	80022fe <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	2036      	movs	r0, #54	@ 0x36
 80022b4:	f001 fe94 	bl	8003fe0 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022b8:	2036      	movs	r0, #54	@ 0x36
 80022ba:	f001 feab 	bl	8004014 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80022be:	4a29      	ldr	r2, [pc, #164]	@ (8002364 <HAL_InitTick+0xc4>)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80022c4:	4b28      	ldr	r3, [pc, #160]	@ (8002368 <HAL_InitTick+0xc8>)
 80022c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022ca:	4a27      	ldr	r2, [pc, #156]	@ (8002368 <HAL_InitTick+0xc8>)
 80022cc:	f043 0310 	orr.w	r3, r3, #16
 80022d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022d4:	4b24      	ldr	r3, [pc, #144]	@ (8002368 <HAL_InitTick+0xc8>)
 80022d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022da:	f003 0310 	and.w	r3, r3, #16
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022e2:	f107 0210 	add.w	r2, r7, #16
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	4611      	mov	r1, r2
 80022ec:	4618      	mov	r0, r3
 80022ee:	f007 ffad 	bl	800a24c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80022f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80022f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d106      	bne.n	800230a <HAL_InitTick+0x6a>
 80022fc:	e001      	b.n	8002302 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e02b      	b.n	800235a <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002302:	f007 ff77 	bl	800a1f4 <HAL_RCC_GetPCLK1Freq>
 8002306:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8002308:	e004      	b.n	8002314 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800230a:	f007 ff73 	bl	800a1f4 <HAL_RCC_GetPCLK1Freq>
 800230e:	4603      	mov	r3, r0
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002316:	4a15      	ldr	r2, [pc, #84]	@ (800236c <HAL_InitTick+0xcc>)
 8002318:	fba2 2303 	umull	r2, r3, r2, r3
 800231c:	0c9b      	lsrs	r3, r3, #18
 800231e:	3b01      	subs	r3, #1
 8002320:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002322:	4b13      	ldr	r3, [pc, #76]	@ (8002370 <HAL_InitTick+0xd0>)
 8002324:	4a13      	ldr	r2, [pc, #76]	@ (8002374 <HAL_InitTick+0xd4>)
 8002326:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002328:	4b11      	ldr	r3, [pc, #68]	@ (8002370 <HAL_InitTick+0xd0>)
 800232a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800232e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002330:	4a0f      	ldr	r2, [pc, #60]	@ (8002370 <HAL_InitTick+0xd0>)
 8002332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002334:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002336:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <HAL_InitTick+0xd0>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800233c:	4b0c      	ldr	r3, [pc, #48]	@ (8002370 <HAL_InitTick+0xd0>)
 800233e:	2200      	movs	r2, #0
 8002340:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002342:	480b      	ldr	r0, [pc, #44]	@ (8002370 <HAL_InitTick+0xd0>)
 8002344:	f00a ffa3 	bl	800d28e <HAL_TIM_Base_Init>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d104      	bne.n	8002358 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800234e:	4808      	ldr	r0, [pc, #32]	@ (8002370 <HAL_InitTick+0xd0>)
 8002350:	f00a fffe 	bl	800d350 <HAL_TIM_Base_Start_IT>
 8002354:	4603      	mov	r3, r0
 8002356:	e000      	b.n	800235a <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
}
 800235a:	4618      	mov	r0, r3
 800235c:	3740      	adds	r7, #64	@ 0x40
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	24000008 	.word	0x24000008
 8002368:	58024400 	.word	0x58024400
 800236c:	431bde83 	.word	0x431bde83
 8002370:	24001958 	.word	0x24001958
 8002374:	40001000 	.word	0x40001000

08002378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800237c:	bf00      	nop
 800237e:	e7fd      	b.n	800237c <NMI_Handler+0x4>

08002380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002384:	bf00      	nop
 8002386:	e7fd      	b.n	8002384 <HardFault_Handler+0x4>

08002388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800238c:	bf00      	nop
 800238e:	e7fd      	b.n	800238c <MemManage_Handler+0x4>

08002390 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002394:	bf00      	nop
 8002396:	e7fd      	b.n	8002394 <BusFault_Handler+0x4>

08002398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <UsageFault_Handler+0x4>

080023a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023b4:	4802      	ldr	r0, [pc, #8]	@ (80023c0 <DMA1_Stream0_IRQHandler+0x10>)
 80023b6:	f002 fc51 	bl	8004c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	2400125c 	.word	0x2400125c

080023c4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80023c8:	4802      	ldr	r0, [pc, #8]	@ (80023d4 <DMA1_Stream1_IRQHandler+0x10>)
 80023ca:	f002 fc47 	bl	8004c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	240015a0 	.word	0x240015a0

080023d8 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023dc:	4802      	ldr	r0, [pc, #8]	@ (80023e8 <DMA1_Stream2_IRQHandler+0x10>)
 80023de:	f002 fc3d 	bl	8004c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	24001618 	.word	0x24001618

080023ec <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80023f0:	4802      	ldr	r0, [pc, #8]	@ (80023fc <DMA1_Stream3_IRQHandler+0x10>)
 80023f2:	f002 fc33 	bl	8004c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	24001690 	.word	0x24001690

08002400 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8002404:	4802      	ldr	r0, [pc, #8]	@ (8002410 <DMA1_Stream4_IRQHandler+0x10>)
 8002406:	f002 fc29 	bl	8004c5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	24001708 	.word	0x24001708

08002414 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002418:	4802      	ldr	r0, [pc, #8]	@ (8002424 <FDCAN1_IT0_IRQHandler+0x10>)
 800241a:	f003 ff63 	bl	80062e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	240012d4 	.word	0x240012d4

08002428 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800242c:	4802      	ldr	r0, [pc, #8]	@ (8002438 <SPI1_IRQHandler+0x10>)
 800242e:	f00a fc59 	bl	800cce4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	24001408 	.word	0x24001408

0800243c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002440:	4802      	ldr	r0, [pc, #8]	@ (800244c <SPI2_IRQHandler+0x10>)
 8002442:	f00a fc4f 	bl	800cce4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	24001490 	.word	0x24001490

08002450 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002454:	4802      	ldr	r0, [pc, #8]	@ (8002460 <SPI3_IRQHandler+0x10>)
 8002456:	f00a fc45 	bl	800cce4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	24001518 	.word	0x24001518

08002464 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002468:	4802      	ldr	r0, [pc, #8]	@ (8002474 <TIM6_DAC_IRQHandler+0x10>)
 800246a:	f00b f84e 	bl	800d50a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	24001958 	.word	0x24001958

08002478 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <OTG_HS_IRQHandler+0x10>)
 800247e:	f005 fd92 	bl	8007fa6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	24012c74 	.word	0x24012c74

0800248c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002494:	4a14      	ldr	r2, [pc, #80]	@ (80024e8 <_sbrk+0x5c>)
 8002496:	4b15      	ldr	r3, [pc, #84]	@ (80024ec <_sbrk+0x60>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a0:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a8:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <_sbrk+0x64>)
 80024aa:	4a12      	ldr	r2, [pc, #72]	@ (80024f4 <_sbrk+0x68>)
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ae:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d207      	bcs.n	80024cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024bc:	f014 f88c 	bl	80165d8 <__errno>
 80024c0:	4603      	mov	r3, r0
 80024c2:	220c      	movs	r2, #12
 80024c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e009      	b.n	80024e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024cc:	4b08      	ldr	r3, [pc, #32]	@ (80024f0 <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d2:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	@ (80024f0 <_sbrk+0x64>)
 80024dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	24050000 	.word	0x24050000
 80024ec:	00002000 	.word	0x00002000
 80024f0:	240019a4 	.word	0x240019a4
 80024f4:	240134c0 	.word	0x240134c0

080024f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80024fc:	4b3e      	ldr	r3, [pc, #248]	@ (80025f8 <SystemInit+0x100>)
 80024fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002502:	4a3d      	ldr	r2, [pc, #244]	@ (80025f8 <SystemInit+0x100>)
 8002504:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002508:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800250c:	4b3b      	ldr	r3, [pc, #236]	@ (80025fc <SystemInit+0x104>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 030f 	and.w	r3, r3, #15
 8002514:	2b06      	cmp	r3, #6
 8002516:	d807      	bhi.n	8002528 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002518:	4b38      	ldr	r3, [pc, #224]	@ (80025fc <SystemInit+0x104>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f023 030f 	bic.w	r3, r3, #15
 8002520:	4a36      	ldr	r2, [pc, #216]	@ (80025fc <SystemInit+0x104>)
 8002522:	f043 0307 	orr.w	r3, r3, #7
 8002526:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002528:	4b35      	ldr	r3, [pc, #212]	@ (8002600 <SystemInit+0x108>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a34      	ldr	r2, [pc, #208]	@ (8002600 <SystemInit+0x108>)
 800252e:	f043 0301 	orr.w	r3, r3, #1
 8002532:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002534:	4b32      	ldr	r3, [pc, #200]	@ (8002600 <SystemInit+0x108>)
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800253a:	4b31      	ldr	r3, [pc, #196]	@ (8002600 <SystemInit+0x108>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	4930      	ldr	r1, [pc, #192]	@ (8002600 <SystemInit+0x108>)
 8002540:	4b30      	ldr	r3, [pc, #192]	@ (8002604 <SystemInit+0x10c>)
 8002542:	4013      	ands	r3, r2
 8002544:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002546:	4b2d      	ldr	r3, [pc, #180]	@ (80025fc <SystemInit+0x104>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0308 	and.w	r3, r3, #8
 800254e:	2b00      	cmp	r3, #0
 8002550:	d007      	beq.n	8002562 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002552:	4b2a      	ldr	r3, [pc, #168]	@ (80025fc <SystemInit+0x104>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 030f 	bic.w	r3, r3, #15
 800255a:	4a28      	ldr	r2, [pc, #160]	@ (80025fc <SystemInit+0x104>)
 800255c:	f043 0307 	orr.w	r3, r3, #7
 8002560:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002562:	4b27      	ldr	r3, [pc, #156]	@ (8002600 <SystemInit+0x108>)
 8002564:	2200      	movs	r2, #0
 8002566:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002568:	4b25      	ldr	r3, [pc, #148]	@ (8002600 <SystemInit+0x108>)
 800256a:	2200      	movs	r2, #0
 800256c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800256e:	4b24      	ldr	r3, [pc, #144]	@ (8002600 <SystemInit+0x108>)
 8002570:	2200      	movs	r2, #0
 8002572:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002574:	4b22      	ldr	r3, [pc, #136]	@ (8002600 <SystemInit+0x108>)
 8002576:	4a24      	ldr	r2, [pc, #144]	@ (8002608 <SystemInit+0x110>)
 8002578:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800257a:	4b21      	ldr	r3, [pc, #132]	@ (8002600 <SystemInit+0x108>)
 800257c:	4a23      	ldr	r2, [pc, #140]	@ (800260c <SystemInit+0x114>)
 800257e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002580:	4b1f      	ldr	r3, [pc, #124]	@ (8002600 <SystemInit+0x108>)
 8002582:	4a23      	ldr	r2, [pc, #140]	@ (8002610 <SystemInit+0x118>)
 8002584:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <SystemInit+0x108>)
 8002588:	2200      	movs	r2, #0
 800258a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800258c:	4b1c      	ldr	r3, [pc, #112]	@ (8002600 <SystemInit+0x108>)
 800258e:	4a20      	ldr	r2, [pc, #128]	@ (8002610 <SystemInit+0x118>)
 8002590:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002592:	4b1b      	ldr	r3, [pc, #108]	@ (8002600 <SystemInit+0x108>)
 8002594:	2200      	movs	r2, #0
 8002596:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002598:	4b19      	ldr	r3, [pc, #100]	@ (8002600 <SystemInit+0x108>)
 800259a:	4a1d      	ldr	r2, [pc, #116]	@ (8002610 <SystemInit+0x118>)
 800259c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800259e:	4b18      	ldr	r3, [pc, #96]	@ (8002600 <SystemInit+0x108>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025a4:	4b16      	ldr	r3, [pc, #88]	@ (8002600 <SystemInit+0x108>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a15      	ldr	r2, [pc, #84]	@ (8002600 <SystemInit+0x108>)
 80025aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80025b0:	4b13      	ldr	r3, [pc, #76]	@ (8002600 <SystemInit+0x108>)
 80025b2:	2200      	movs	r2, #0
 80025b4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80025b6:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <SystemInit+0x108>)
 80025b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80025bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d113      	bne.n	80025ec <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80025c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002600 <SystemInit+0x108>)
 80025c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80025ca:	4a0d      	ldr	r2, [pc, #52]	@ (8002600 <SystemInit+0x108>)
 80025cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80025d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002614 <SystemInit+0x11c>)
 80025d6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80025da:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80025dc:	4b08      	ldr	r3, [pc, #32]	@ (8002600 <SystemInit+0x108>)
 80025de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80025e2:	4a07      	ldr	r2, [pc, #28]	@ (8002600 <SystemInit+0x108>)
 80025e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	e000ed00 	.word	0xe000ed00
 80025fc:	52002000 	.word	0x52002000
 8002600:	58024400 	.word	0x58024400
 8002604:	eaf6ed7f 	.word	0xeaf6ed7f
 8002608:	02020200 	.word	0x02020200
 800260c:	01ff0000 	.word	0x01ff0000
 8002610:	01010280 	.word	0x01010280
 8002614:	52004000 	.word	0x52004000

08002618 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 800261c:	4b09      	ldr	r3, [pc, #36]	@ (8002644 <ExitRun0Mode+0x2c>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	4a08      	ldr	r2, [pc, #32]	@ (8002644 <ExitRun0Mode+0x2c>)
 8002622:	f043 0302 	orr.w	r3, r3, #2
 8002626:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8002628:	bf00      	nop
 800262a:	4b06      	ldr	r3, [pc, #24]	@ (8002644 <ExitRun0Mode+0x2c>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d0f9      	beq.n	800262a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8002636:	bf00      	nop
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	58024800 	.word	0x58024800

08002648 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002648:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002684 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 800264c:	f7ff ffe4 	bl	8002618 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002650:	f7ff ff52 	bl	80024f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002654:	480c      	ldr	r0, [pc, #48]	@ (8002688 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002656:	490d      	ldr	r1, [pc, #52]	@ (800268c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002658:	4a0d      	ldr	r2, [pc, #52]	@ (8002690 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800265a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800265c:	e002      	b.n	8002664 <LoopCopyDataInit>

0800265e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800265e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002662:	3304      	adds	r3, #4

08002664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002668:	d3f9      	bcc.n	800265e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800266a:	4a0a      	ldr	r2, [pc, #40]	@ (8002694 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800266c:	4c0a      	ldr	r4, [pc, #40]	@ (8002698 <LoopFillZerobss+0x22>)
  movs r3, #0
 800266e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002670:	e001      	b.n	8002676 <LoopFillZerobss>

08002672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002674:	3204      	adds	r2, #4

08002676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002678:	d3fb      	bcc.n	8002672 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800267a:	f013 ffb3 	bl	80165e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800267e:	f7fe f835 	bl	80006ec <main>
  bx  lr
 8002682:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002684:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002688:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800268c:	24000158 	.word	0x24000158
  ldr r2, =_sidata
 8002690:	08017118 	.word	0x08017118
  ldr r2, =_sbss
 8002694:	24001160 	.word	0x24001160
  ldr r4, =_ebss
 8002698:	240134c0 	.word	0x240134c0

0800269c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800269c:	e7fe      	b.n	800269c <ADC3_IRQHandler>
	...

080026a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026a6:	2003      	movs	r0, #3
 80026a8:	f001 fc8f 	bl	8003fca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80026ac:	f007 fbf8 	bl	8009ea0 <HAL_RCC_GetSysClockFreq>
 80026b0:	4602      	mov	r2, r0
 80026b2:	4b15      	ldr	r3, [pc, #84]	@ (8002708 <HAL_Init+0x68>)
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	0a1b      	lsrs	r3, r3, #8
 80026b8:	f003 030f 	and.w	r3, r3, #15
 80026bc:	4913      	ldr	r1, [pc, #76]	@ (800270c <HAL_Init+0x6c>)
 80026be:	5ccb      	ldrb	r3, [r1, r3]
 80026c0:	f003 031f 	and.w	r3, r3, #31
 80026c4:	fa22 f303 	lsr.w	r3, r2, r3
 80026c8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80026ca:	4b0f      	ldr	r3, [pc, #60]	@ (8002708 <HAL_Init+0x68>)
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	4a0e      	ldr	r2, [pc, #56]	@ (800270c <HAL_Init+0x6c>)
 80026d4:	5cd3      	ldrb	r3, [r2, r3]
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	fa22 f303 	lsr.w	r3, r2, r3
 80026e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002710 <HAL_Init+0x70>)
 80026e2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80026e4:	4a0b      	ldr	r2, [pc, #44]	@ (8002714 <HAL_Init+0x74>)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ea:	2000      	movs	r0, #0
 80026ec:	f7ff fdd8 	bl	80022a0 <HAL_InitTick>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d001      	beq.n	80026fa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e002      	b.n	8002700 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80026fa:	f7fe ffd5 	bl	80016a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3708      	adds	r7, #8
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	58024400 	.word	0x58024400
 800270c:	08017094 	.word	0x08017094
 8002710:	24000004 	.word	0x24000004
 8002714:	24000000 	.word	0x24000000

08002718 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800271c:	4b06      	ldr	r3, [pc, #24]	@ (8002738 <HAL_IncTick+0x20>)
 800271e:	781b      	ldrb	r3, [r3, #0]
 8002720:	461a      	mov	r2, r3
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <HAL_IncTick+0x24>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4413      	add	r3, r2
 8002728:	4a04      	ldr	r2, [pc, #16]	@ (800273c <HAL_IncTick+0x24>)
 800272a:	6013      	str	r3, [r2, #0]
}
 800272c:	bf00      	nop
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	2400000c 	.word	0x2400000c
 800273c:	240019a8 	.word	0x240019a8

08002740 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  return uwTick;
 8002744:	4b03      	ldr	r3, [pc, #12]	@ (8002754 <HAL_GetTick+0x14>)
 8002746:	681b      	ldr	r3, [r3, #0]
}
 8002748:	4618      	mov	r0, r3
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	240019a8 	.word	0x240019a8

08002758 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002760:	f7ff ffee 	bl	8002740 <HAL_GetTick>
 8002764:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002770:	d005      	beq.n	800277e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002772:	4b0a      	ldr	r3, [pc, #40]	@ (800279c <HAL_Delay+0x44>)
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	461a      	mov	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4413      	add	r3, r2
 800277c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800277e:	bf00      	nop
 8002780:	f7ff ffde 	bl	8002740 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	429a      	cmp	r2, r3
 800278e:	d8f7      	bhi.n	8002780 <HAL_Delay+0x28>
  {
  }
}
 8002790:	bf00      	nop
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	2400000c 	.word	0x2400000c

080027a0 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 80027aa:	4b07      	ldr	r3, [pc, #28]	@ (80027c8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	43db      	mvns	r3, r3
 80027b2:	401a      	ands	r2, r3
 80027b4:	4904      	ldr	r1, [pc, #16]	@ (80027c8 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	604b      	str	r3, [r1, #4]
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	58000400 	.word	0x58000400

080027cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b083      	sub	sp, #12
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	431a      	orrs	r2, r3
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	609a      	str	r2, [r3, #8]
}
 80027e6:	bf00      	nop
 80027e8:	370c      	adds	r7, #12
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	431a      	orrs	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	609a      	str	r2, [r3, #8]
}
 800280c:	bf00      	nop
 800280e:	370c      	adds	r7, #12
 8002810:	46bd      	mov	sp, r7
 8002812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002816:	4770      	bx	lr

08002818 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a18      	ldr	r2, [pc, #96]	@ (80028a4 <LL_ADC_SetChannelPreselection+0x70>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d027      	beq.n	8002896 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800284c:	2b00      	cmp	r3, #0
 800284e:	d107      	bne.n	8002860 <LL_ADC_SetChannelPreselection+0x2c>
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	0e9b      	lsrs	r3, r3, #26
 8002854:	f003 031f 	and.w	r3, r3, #31
 8002858:	2201      	movs	r2, #1
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	e015      	b.n	800288c <LL_ADC_SetChannelPreselection+0x58>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8002876:	2320      	movs	r3, #32
 8002878:	e003      	b.n	8002882 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	fab3 f383 	clz	r3, r3
 8002880:	b2db      	uxtb	r3, r3
 8002882:	f003 031f 	and.w	r3, r3, #31
 8002886:	2201      	movs	r2, #1
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	687a      	ldr	r2, [r7, #4]
 800288e:	69d2      	ldr	r2, [r2, #28]
 8002890:	431a      	orrs	r2, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8002896:	bf00      	nop
 8002898:	371c      	adds	r7, #28
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	58026000 	.word	0x58026000

080028a8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b087      	sub	sp, #28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
 80028b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	3360      	adds	r3, #96	@ 0x60
 80028ba:	461a      	mov	r2, r3
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	4a10      	ldr	r2, [pc, #64]	@ (8002908 <LL_ADC_SetOffset+0x60>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d10b      	bne.n	80028e4 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	4313      	orrs	r3, r2
 80028da:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80028e2:	e00b      	b.n	80028fc <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	430b      	orrs	r3, r1
 80028f6:	431a      	orrs	r2, r3
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	601a      	str	r2, [r3, #0]
}
 80028fc:	bf00      	nop
 80028fe:	371c      	adds	r7, #28
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	58026000 	.word	0x58026000

0800290c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	3360      	adds	r3, #96	@ 0x60
 800291a:	461a      	mov	r2, r3
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	4413      	add	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800292c:	4618      	mov	r0, r3
 800292e:	3714      	adds	r7, #20
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800294c:	68bb      	ldr	r3, [r7, #8]
 800294e:	f003 031f 	and.w	r3, r3, #31
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	fa01 f303 	lsl.w	r3, r1, r3
 8002958:	431a      	orrs	r2, r3
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	611a      	str	r2, [r3, #16]
}
 800295e:	bf00      	nop
 8002960:	3714      	adds	r7, #20
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
	...

0800296c <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 800296c:	b480      	push	{r7}
 800296e:	b087      	sub	sp, #28
 8002970:	af00      	add	r7, sp, #0
 8002972:	60f8      	str	r0, [r7, #12]
 8002974:	60b9      	str	r1, [r7, #8]
 8002976:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4a0c      	ldr	r2, [pc, #48]	@ (80029ac <LL_ADC_SetOffsetSignedSaturation+0x40>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d00e      	beq.n	800299e <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3360      	adds	r3, #96	@ 0x60
 8002984:	461a      	mov	r2, r3
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4413      	add	r3, r2
 800298c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	431a      	orrs	r2, r3
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	601a      	str	r2, [r3, #0]
  }
}
 800299e:	bf00      	nop
 80029a0:	371c      	adds	r7, #28
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	58026000 	.word	0x58026000

080029b0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b087      	sub	sp, #28
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	60f8      	str	r0, [r7, #12]
 80029b8:	60b9      	str	r1, [r7, #8]
 80029ba:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4a0c      	ldr	r2, [pc, #48]	@ (80029f0 <LL_ADC_SetOffsetSaturation+0x40>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d10e      	bne.n	80029e2 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	3360      	adds	r3, #96	@ 0x60
 80029c8:	461a      	mov	r2, r3
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	431a      	orrs	r2, r3
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80029e2:	bf00      	nop
 80029e4:	371c      	adds	r7, #28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop
 80029f0:	58026000 	.word	0x58026000

080029f4 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b087      	sub	sp, #28
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	4a0c      	ldr	r2, [pc, #48]	@ (8002a34 <LL_ADC_SetOffsetSign+0x40>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d10e      	bne.n	8002a26 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	3360      	adds	r3, #96	@ 0x60
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	4413      	add	r3, r2
 8002a14:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	431a      	orrs	r2, r3
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002a26:	bf00      	nop
 8002a28:	371c      	adds	r7, #28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	58026000 	.word	0x58026000

08002a38 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b087      	sub	sp, #28
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3360      	adds	r3, #96	@ 0x60
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4a0c      	ldr	r2, [pc, #48]	@ (8002a88 <LL_ADC_SetOffsetState+0x50>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d108      	bne.n	8002a6c <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	431a      	orrs	r2, r3
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002a6a:	e007      	b.n	8002a7c <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	601a      	str	r2, [r3, #0]
}
 8002a7c:	bf00      	nop
 8002a7e:	371c      	adds	r7, #28
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr
 8002a88:	58026000 	.word	0x58026000

08002a8c <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b087      	sub	sp, #28
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	60f8      	str	r0, [r7, #12]
 8002a94:	60b9      	str	r1, [r7, #8]
 8002a96:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	3330      	adds	r3, #48	@ 0x30
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	0a1b      	lsrs	r3, r3, #8
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	f003 030c 	and.w	r3, r3, #12
 8002aa8:	4413      	add	r3, r2
 8002aaa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002aac:	697b      	ldr	r3, [r7, #20]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 031f 	and.w	r3, r3, #31
 8002ab6:	211f      	movs	r1, #31
 8002ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8002abc:	43db      	mvns	r3, r3
 8002abe:	401a      	ands	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	0e9b      	lsrs	r3, r3, #26
 8002ac4:	f003 011f 	and.w	r1, r3, #31
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002ad8:	bf00      	nop
 8002ada:	371c      	adds	r7, #28
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr

08002ae4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	60f8      	str	r0, [r7, #12]
 8002aec:	60b9      	str	r1, [r7, #8]
 8002aee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	3314      	adds	r3, #20
 8002af4:	461a      	mov	r2, r3
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	0e5b      	lsrs	r3, r3, #25
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	f003 0304 	and.w	r3, r3, #4
 8002b00:	4413      	add	r3, r2
 8002b02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	0d1b      	lsrs	r3, r3, #20
 8002b0c:	f003 031f 	and.w	r3, r3, #31
 8002b10:	2107      	movs	r1, #7
 8002b12:	fa01 f303 	lsl.w	r3, r1, r3
 8002b16:	43db      	mvns	r3, r3
 8002b18:	401a      	ands	r2, r3
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	0d1b      	lsrs	r3, r3, #20
 8002b1e:	f003 031f 	and.w	r3, r3, #31
 8002b22:	6879      	ldr	r1, [r7, #4]
 8002b24:	fa01 f303 	lsl.w	r3, r1, r3
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b2e:	bf00      	nop
 8002b30:	371c      	adds	r7, #28
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
	...

08002b3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b085      	sub	sp, #20
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4a1a      	ldr	r2, [pc, #104]	@ (8002bb4 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d115      	bne.n	8002b7c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b5c:	43db      	mvns	r3, r3
 8002b5e:	401a      	ands	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f003 0318 	and.w	r3, r3, #24
 8002b66:	4914      	ldr	r1, [pc, #80]	@ (8002bb8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002b68:	40d9      	lsrs	r1, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	400b      	ands	r3, r1
 8002b6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b72:	431a      	orrs	r2, r3
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002b7a:	e014      	b.n	8002ba6 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	401a      	ands	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f003 0318 	and.w	r3, r3, #24
 8002b92:	4909      	ldr	r1, [pc, #36]	@ (8002bb8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002b94:	40d9      	lsrs	r1, r3
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	400b      	ands	r3, r1
 8002b9a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	58026000 	.word	0x58026000
 8002bb8:	000fffff 	.word	0x000fffff

08002bbc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689a      	ldr	r2, [r3, #8]
 8002bc8:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <LL_ADC_DisableDeepPowerDown+0x20>)
 8002bca:	4013      	ands	r3, r2
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6093      	str	r3, [r2, #8]
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	5fffffc0 	.word	0x5fffffc0

08002be0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002bf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002bf4:	d101      	bne.n	8002bfa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	370c      	adds	r7, #12
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	4b05      	ldr	r3, [pc, #20]	@ (8002c2c <LL_ADC_EnableInternalRegulator+0x24>)
 8002c16:	4013      	ands	r3, r2
 8002c18:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	6fffffc0 	.word	0x6fffffc0

08002c30 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002c44:	d101      	bne.n	8002c4a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c46:	2301      	movs	r3, #1
 8002c48:	e000      	b.n	8002c4c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 0301 	and.w	r3, r3, #1
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <LL_ADC_IsEnabled+0x18>
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e000      	b.n	8002c72 <LL_ADC_IsEnabled+0x1a>
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f003 0304 	and.w	r3, r3, #4
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	d101      	bne.n	8002c96 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 0308 	and.w	r3, r3, #8
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	d101      	bne.n	8002cbc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e000      	b.n	8002cbe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
	...

08002ccc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ccc:	b590      	push	{r4, r7, lr}
 8002cce:	b089      	sub	sp, #36	@ 0x24
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e1ee      	b.n	80030c4 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	691b      	ldr	r3, [r3, #16]
 8002cea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d109      	bne.n	8002d08 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f7fe fcf5 	bl	80016e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff ff67 	bl	8002be0 <LL_ADC_IsDeepPowerDownEnabled>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d004      	beq.n	8002d22 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff ff4d 	bl	8002bbc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff ff82 	bl	8002c30 <LL_ADC_IsInternalRegulatorEnabled>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d114      	bne.n	8002d5c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff ff66 	bl	8002c08 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d3c:	4b8e      	ldr	r3, [pc, #568]	@ (8002f78 <HAL_ADC_Init+0x2ac>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	099b      	lsrs	r3, r3, #6
 8002d42:	4a8e      	ldr	r2, [pc, #568]	@ (8002f7c <HAL_ADC_Init+0x2b0>)
 8002d44:	fba2 2303 	umull	r2, r3, r2, r3
 8002d48:	099b      	lsrs	r3, r3, #6
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d4e:	e002      	b.n	8002d56 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	3b01      	subs	r3, #1
 8002d54:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1f9      	bne.n	8002d50 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff65 	bl	8002c30 <LL_ADC_IsInternalRegulatorEnabled>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10d      	bne.n	8002d88 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d70:	f043 0210 	orr.w	r2, r3, #16
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d7c:	f043 0201 	orr.w	r2, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f7ff ff76 	bl	8002c7e <LL_ADC_REG_IsConversionOngoing>
 8002d92:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d98:	f003 0310 	and.w	r3, r3, #16
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	f040 8188 	bne.w	80030b2 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f040 8184 	bne.w	80030b2 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dae:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002db2:	f043 0202 	orr.w	r2, r3, #2
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff ff4a 	bl	8002c58 <LL_ADC_IsEnabled>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d136      	bne.n	8002e38 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a6c      	ldr	r2, [pc, #432]	@ (8002f80 <HAL_ADC_Init+0x2b4>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d004      	beq.n	8002dde <HAL_ADC_Init+0x112>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a6a      	ldr	r2, [pc, #424]	@ (8002f84 <HAL_ADC_Init+0x2b8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d10e      	bne.n	8002dfc <HAL_ADC_Init+0x130>
 8002dde:	4868      	ldr	r0, [pc, #416]	@ (8002f80 <HAL_ADC_Init+0x2b4>)
 8002de0:	f7ff ff3a 	bl	8002c58 <LL_ADC_IsEnabled>
 8002de4:	4604      	mov	r4, r0
 8002de6:	4867      	ldr	r0, [pc, #412]	@ (8002f84 <HAL_ADC_Init+0x2b8>)
 8002de8:	f7ff ff36 	bl	8002c58 <LL_ADC_IsEnabled>
 8002dec:	4603      	mov	r3, r0
 8002dee:	4323      	orrs	r3, r4
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	bf0c      	ite	eq
 8002df4:	2301      	moveq	r3, #1
 8002df6:	2300      	movne	r3, #0
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	e008      	b.n	8002e0e <HAL_ADC_Init+0x142>
 8002dfc:	4862      	ldr	r0, [pc, #392]	@ (8002f88 <HAL_ADC_Init+0x2bc>)
 8002dfe:	f7ff ff2b 	bl	8002c58 <LL_ADC_IsEnabled>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	bf0c      	ite	eq
 8002e08:	2301      	moveq	r3, #1
 8002e0a:	2300      	movne	r3, #0
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d012      	beq.n	8002e38 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a5a      	ldr	r2, [pc, #360]	@ (8002f80 <HAL_ADC_Init+0x2b4>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d004      	beq.n	8002e26 <HAL_ADC_Init+0x15a>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a58      	ldr	r2, [pc, #352]	@ (8002f84 <HAL_ADC_Init+0x2b8>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d101      	bne.n	8002e2a <HAL_ADC_Init+0x15e>
 8002e26:	4a59      	ldr	r2, [pc, #356]	@ (8002f8c <HAL_ADC_Init+0x2c0>)
 8002e28:	e000      	b.n	8002e2c <HAL_ADC_Init+0x160>
 8002e2a:	4a59      	ldr	r2, [pc, #356]	@ (8002f90 <HAL_ADC_Init+0x2c4>)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	4619      	mov	r1, r3
 8002e32:	4610      	mov	r0, r2
 8002e34:	f7ff fcca 	bl	80027cc <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a52      	ldr	r2, [pc, #328]	@ (8002f88 <HAL_ADC_Init+0x2bc>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d129      	bne.n	8002e96 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	7e5b      	ldrb	r3, [r3, #25]
 8002e46:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002e4c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002e52:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d013      	beq.n	8002e84 <HAL_ADC_Init+0x1b8>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	2b0c      	cmp	r3, #12
 8002e62:	d00d      	beq.n	8002e80 <HAL_ADC_Init+0x1b4>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	2b1c      	cmp	r3, #28
 8002e6a:	d007      	beq.n	8002e7c <HAL_ADC_Init+0x1b0>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	2b18      	cmp	r3, #24
 8002e72:	d101      	bne.n	8002e78 <HAL_ADC_Init+0x1ac>
 8002e74:	2318      	movs	r3, #24
 8002e76:	e006      	b.n	8002e86 <HAL_ADC_Init+0x1ba>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	e004      	b.n	8002e86 <HAL_ADC_Init+0x1ba>
 8002e7c:	2310      	movs	r3, #16
 8002e7e:	e002      	b.n	8002e86 <HAL_ADC_Init+0x1ba>
 8002e80:	2308      	movs	r3, #8
 8002e82:	e000      	b.n	8002e86 <HAL_ADC_Init+0x1ba>
 8002e84:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002e86:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002e8e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002e90:	4313      	orrs	r3, r2
 8002e92:	61bb      	str	r3, [r7, #24]
 8002e94:	e00e      	b.n	8002eb4 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	7e5b      	ldrb	r3, [r3, #25]
 8002e9a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002ea0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002ea6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eae:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d106      	bne.n	8002ecc <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	045b      	lsls	r3, r3, #17
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d009      	beq.n	8002ee8 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a26      	ldr	r2, [pc, #152]	@ (8002f88 <HAL_ADC_Init+0x2bc>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d115      	bne.n	8002f1e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68da      	ldr	r2, [r3, #12]
 8002ef8:	4b26      	ldr	r3, [pc, #152]	@ (8002f94 <HAL_ADC_Init+0x2c8>)
 8002efa:	4013      	ands	r3, r2
 8002efc:	687a      	ldr	r2, [r7, #4]
 8002efe:	6812      	ldr	r2, [r2, #0]
 8002f00:	69b9      	ldr	r1, [r7, #24]
 8002f02:	430b      	orrs	r3, r1
 8002f04:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	430a      	orrs	r2, r1
 8002f1a:	611a      	str	r2, [r3, #16]
 8002f1c:	e009      	b.n	8002f32 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	4b1c      	ldr	r3, [pc, #112]	@ (8002f98 <HAL_ADC_Init+0x2cc>)
 8002f26:	4013      	ands	r3, r2
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	69b9      	ldr	r1, [r7, #24]
 8002f2e:	430b      	orrs	r3, r1
 8002f30:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fea1 	bl	8002c7e <LL_ADC_REG_IsConversionOngoing>
 8002f3c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff feae 	bl	8002ca4 <LL_ADC_INJ_IsConversionOngoing>
 8002f48:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	f040 808e 	bne.w	800306e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f040 808a 	bne.w	800306e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f88 <HAL_ADC_Init+0x2bc>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d11b      	bne.n	8002f9c <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	7e1b      	ldrb	r3, [r3, #24]
 8002f68:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002f70:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
 8002f76:	e018      	b.n	8002faa <HAL_ADC_Init+0x2de>
 8002f78:	24000000 	.word	0x24000000
 8002f7c:	053e2d63 	.word	0x053e2d63
 8002f80:	40022000 	.word	0x40022000
 8002f84:	40022100 	.word	0x40022100
 8002f88:	58026000 	.word	0x58026000
 8002f8c:	40022300 	.word	0x40022300
 8002f90:	58026300 	.word	0x58026300
 8002f94:	fff04007 	.word	0xfff04007
 8002f98:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	7e1b      	ldrb	r3, [r3, #24]
 8002fa0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	68da      	ldr	r2, [r3, #12]
 8002fb0:	4b46      	ldr	r3, [pc, #280]	@ (80030cc <HAL_ADC_Init+0x400>)
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	69b9      	ldr	r1, [r7, #24]
 8002fba:	430b      	orrs	r3, r1
 8002fbc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d137      	bne.n	8003038 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fcc:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a3f      	ldr	r2, [pc, #252]	@ (80030d0 <HAL_ADC_Init+0x404>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d116      	bne.n	8003006 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	691a      	ldr	r2, [r3, #16]
 8002fde:	4b3d      	ldr	r3, [pc, #244]	@ (80030d4 <HAL_ADC_Init+0x408>)
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002fea:	4311      	orrs	r1, r2
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002ff0:	4311      	orrs	r1, r2
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	431a      	orrs	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0201 	orr.w	r2, r2, #1
 8003002:	611a      	str	r2, [r3, #16]
 8003004:	e020      	b.n	8003048 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	4b32      	ldr	r3, [pc, #200]	@ (80030d8 <HAL_ADC_Init+0x40c>)
 800300e:	4013      	ands	r3, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003014:	3a01      	subs	r2, #1
 8003016:	0411      	lsls	r1, r2, #16
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800301c:	4311      	orrs	r1, r2
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003022:	4311      	orrs	r1, r2
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003028:	430a      	orrs	r2, r1
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f042 0201 	orr.w	r2, r2, #1
 8003034:	611a      	str	r2, [r3, #16]
 8003036:	e007      	b.n	8003048 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691a      	ldr	r2, [r3, #16]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	430a      	orrs	r2, r1
 800305c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a1b      	ldr	r2, [pc, #108]	@ (80030d0 <HAL_ADC_Init+0x404>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d002      	beq.n	800306e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 fd0b 	bl	8003a84 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d10c      	bne.n	8003090 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307c:	f023 010f 	bic.w	r1, r3, #15
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	1e5a      	subs	r2, r3, #1
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	430a      	orrs	r2, r1
 800308c:	631a      	str	r2, [r3, #48]	@ 0x30
 800308e:	e007      	b.n	80030a0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f022 020f 	bic.w	r2, r2, #15
 800309e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030a4:	f023 0303 	bic.w	r3, r3, #3
 80030a8:	f043 0201 	orr.w	r2, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	661a      	str	r2, [r3, #96]	@ 0x60
 80030b0:	e007      	b.n	80030c2 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030b6:	f043 0210 	orr.w	r2, r3, #16
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3724      	adds	r7, #36	@ 0x24
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd90      	pop	{r4, r7, pc}
 80030cc:	ffffbffc 	.word	0xffffbffc
 80030d0:	58026000 	.word	0x58026000
 80030d4:	fc00f81f 	.word	0xfc00f81f
 80030d8:	fc00f81e 	.word	0xfc00f81e

080030dc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030dc:	b590      	push	{r4, r7, lr}
 80030de:	b0a5      	sub	sp, #148	@ 0x94
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030f6:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4aa4      	ldr	r2, [pc, #656]	@ (8003390 <HAL_ADC_ConfigChannel+0x2b4>)
 80030fe:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003106:	2b01      	cmp	r3, #1
 8003108:	d102      	bne.n	8003110 <HAL_ADC_ConfigChannel+0x34>
 800310a:	2302      	movs	r3, #2
 800310c:	f000 bca2 	b.w	8003a54 <HAL_ADC_ConfigChannel+0x978>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2201      	movs	r2, #1
 8003114:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff fdae 	bl	8002c7e <LL_ADC_REG_IsConversionOngoing>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	f040 8486 	bne.w	8003a36 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	db31      	blt.n	8003196 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a97      	ldr	r2, [pc, #604]	@ (8003394 <HAL_ADC_ConfigChannel+0x2b8>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d02c      	beq.n	8003196 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003144:	2b00      	cmp	r3, #0
 8003146:	d108      	bne.n	800315a <HAL_ADC_ConfigChannel+0x7e>
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	0e9b      	lsrs	r3, r3, #26
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	2201      	movs	r2, #1
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	e016      	b.n	8003188 <HAL_ADC_ConfigChannel+0xac>
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003160:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003162:	fa93 f3a3 	rbit	r3, r3
 8003166:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003168:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800316a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800316c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8003172:	2320      	movs	r3, #32
 8003174:	e003      	b.n	800317e <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8003176:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003178:	fab3 f383 	clz	r3, r3
 800317c:	b2db      	uxtb	r3, r3
 800317e:	f003 031f 	and.w	r3, r3, #31
 8003182:	2201      	movs	r2, #1
 8003184:	fa02 f303 	lsl.w	r3, r2, r3
 8003188:	687a      	ldr	r2, [r7, #4]
 800318a:	6812      	ldr	r2, [r2, #0]
 800318c:	69d1      	ldr	r1, [r2, #28]
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6812      	ldr	r2, [r2, #0]
 8003192:	430b      	orrs	r3, r1
 8003194:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	6859      	ldr	r1, [r3, #4]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	f7ff fc72 	bl	8002a8c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7ff fd66 	bl	8002c7e <LL_ADC_REG_IsConversionOngoing>
 80031b2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff fd72 	bl	8002ca4 <LL_ADC_INJ_IsConversionOngoing>
 80031c0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80031c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f040 824a 	bne.w	8003662 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80031ce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f040 8245 	bne.w	8003662 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6818      	ldr	r0, [r3, #0]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	6819      	ldr	r1, [r3, #0]
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	461a      	mov	r2, r3
 80031e6:	f7ff fc7d 	bl	8002ae4 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a69      	ldr	r2, [pc, #420]	@ (8003394 <HAL_ADC_ConfigChannel+0x2b8>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d10d      	bne.n	8003210 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	695a      	ldr	r2, [r3, #20]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	08db      	lsrs	r3, r3, #3
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800320e:	e032      	b.n	8003276 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003210:	4b61      	ldr	r3, [pc, #388]	@ (8003398 <HAL_ADC_ConfigChannel+0x2bc>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800321c:	d10b      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x15a>
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	695a      	ldr	r2, [r3, #20]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	089b      	lsrs	r3, r3, #2
 800322a:	f003 0307 	and.w	r3, r3, #7
 800322e:	005b      	lsls	r3, r3, #1
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	e01d      	b.n	8003272 <HAL_ADC_ConfigChannel+0x196>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	f003 0310 	and.w	r3, r3, #16
 8003240:	2b00      	cmp	r3, #0
 8003242:	d10b      	bne.n	800325c <HAL_ADC_ConfigChannel+0x180>
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	695a      	ldr	r2, [r3, #20]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	089b      	lsrs	r3, r3, #2
 8003250:	f003 0307 	and.w	r3, r3, #7
 8003254:	005b      	lsls	r3, r3, #1
 8003256:	fa02 f303 	lsl.w	r3, r2, r3
 800325a:	e00a      	b.n	8003272 <HAL_ADC_ConfigChannel+0x196>
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	695a      	ldr	r2, [r3, #20]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	089b      	lsrs	r3, r3, #2
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	2b04      	cmp	r3, #4
 800327c:	d048      	beq.n	8003310 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6818      	ldr	r0, [r3, #0]
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	6919      	ldr	r1, [r3, #16]
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800328e:	f7ff fb0b 	bl	80028a8 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a3f      	ldr	r2, [pc, #252]	@ (8003394 <HAL_ADC_ConfigChannel+0x2b8>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d119      	bne.n	80032d0 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6818      	ldr	r0, [r3, #0]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	6919      	ldr	r1, [r3, #16]
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	69db      	ldr	r3, [r3, #28]
 80032a8:	461a      	mov	r2, r3
 80032aa:	f7ff fba3 	bl	80029f4 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	6919      	ldr	r1, [r3, #16]
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d102      	bne.n	80032c6 <HAL_ADC_ConfigChannel+0x1ea>
 80032c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032c4:	e000      	b.n	80032c8 <HAL_ADC_ConfigChannel+0x1ec>
 80032c6:	2300      	movs	r3, #0
 80032c8:	461a      	mov	r2, r3
 80032ca:	f7ff fb71 	bl	80029b0 <LL_ADC_SetOffsetSaturation>
 80032ce:	e1c8      	b.n	8003662 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6818      	ldr	r0, [r3, #0]
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	6919      	ldr	r1, [r3, #16]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d102      	bne.n	80032e8 <HAL_ADC_ConfigChannel+0x20c>
 80032e2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80032e6:	e000      	b.n	80032ea <HAL_ADC_ConfigChannel+0x20e>
 80032e8:	2300      	movs	r3, #0
 80032ea:	461a      	mov	r2, r3
 80032ec:	f7ff fb3e 	bl	800296c <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6818      	ldr	r0, [r3, #0]
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	6919      	ldr	r1, [r3, #16]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	7e1b      	ldrb	r3, [r3, #24]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d102      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x22a>
 8003300:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003304:	e000      	b.n	8003308 <HAL_ADC_ConfigChannel+0x22c>
 8003306:	2300      	movs	r3, #0
 8003308:	461a      	mov	r2, r3
 800330a:	f7ff fb15 	bl	8002938 <LL_ADC_SetDataRightShift>
 800330e:	e1a8      	b.n	8003662 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a1f      	ldr	r2, [pc, #124]	@ (8003394 <HAL_ADC_ConfigChannel+0x2b8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	f040 815b 	bne.w	80035d2 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	2100      	movs	r1, #0
 8003322:	4618      	mov	r0, r3
 8003324:	f7ff faf2 	bl	800290c <LL_ADC_GetOffsetChannel>
 8003328:	4603      	mov	r3, r0
 800332a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10a      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x26c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2100      	movs	r1, #0
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff fae7 	bl	800290c <LL_ADC_GetOffsetChannel>
 800333e:	4603      	mov	r3, r0
 8003340:	0e9b      	lsrs	r3, r3, #26
 8003342:	f003 021f 	and.w	r2, r3, #31
 8003346:	e017      	b.n	8003378 <HAL_ADC_ConfigChannel+0x29c>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f7ff fadc 	bl	800290c <LL_ADC_GetOffsetChannel>
 8003354:	4603      	mov	r3, r0
 8003356:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800335a:	fa93 f3a3 	rbit	r3, r3
 800335e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003360:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003362:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003364:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800336a:	2320      	movs	r3, #32
 800336c:	e003      	b.n	8003376 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 800336e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003370:	fab3 f383 	clz	r3, r3
 8003374:	b2db      	uxtb	r3, r3
 8003376:	461a      	mov	r2, r3
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003380:	2b00      	cmp	r3, #0
 8003382:	d10b      	bne.n	800339c <HAL_ADC_ConfigChannel+0x2c0>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	0e9b      	lsrs	r3, r3, #26
 800338a:	f003 031f 	and.w	r3, r3, #31
 800338e:	e017      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x2e4>
 8003390:	47ff0000 	.word	0x47ff0000
 8003394:	58026000 	.word	0x58026000
 8003398:	5c001000 	.word	0x5c001000
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80033a4:	fa93 f3a3 	rbit	r3, r3
 80033a8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80033aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033ac:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80033ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d101      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80033b4:	2320      	movs	r3, #32
 80033b6:	e003      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80033b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80033ba:	fab3 f383 	clz	r3, r3
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d106      	bne.n	80033d2 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	2200      	movs	r2, #0
 80033ca:	2100      	movs	r1, #0
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7ff fb33 	bl	8002a38 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	2101      	movs	r1, #1
 80033d8:	4618      	mov	r0, r3
 80033da:	f7ff fa97 	bl	800290c <LL_ADC_GetOffsetChannel>
 80033de:	4603      	mov	r3, r0
 80033e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10a      	bne.n	80033fe <HAL_ADC_ConfigChannel+0x322>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	2101      	movs	r1, #1
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7ff fa8c 	bl	800290c <LL_ADC_GetOffsetChannel>
 80033f4:	4603      	mov	r3, r0
 80033f6:	0e9b      	lsrs	r3, r3, #26
 80033f8:	f003 021f 	and.w	r2, r3, #31
 80033fc:	e017      	b.n	800342e <HAL_ADC_ConfigChannel+0x352>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	2101      	movs	r1, #1
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff fa81 	bl	800290c <LL_ADC_GetOffsetChannel>
 800340a:	4603      	mov	r3, r0
 800340c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003410:	fa93 f3a3 	rbit	r3, r3
 8003414:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003418:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800341a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800341c:	2b00      	cmp	r3, #0
 800341e:	d101      	bne.n	8003424 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8003420:	2320      	movs	r3, #32
 8003422:	e003      	b.n	800342c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003424:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003426:	fab3 f383 	clz	r3, r3
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003436:	2b00      	cmp	r3, #0
 8003438:	d105      	bne.n	8003446 <HAL_ADC_ConfigChannel+0x36a>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	0e9b      	lsrs	r3, r3, #26
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	e011      	b.n	800346a <HAL_ADC_ConfigChannel+0x38e>
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800344e:	fa93 f3a3 	rbit	r3, r3
 8003452:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003454:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003456:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003458:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800345e:	2320      	movs	r3, #32
 8003460:	e003      	b.n	800346a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003462:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003464:	fab3 f383 	clz	r3, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	429a      	cmp	r2, r3
 800346c:	d106      	bne.n	800347c <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2200      	movs	r2, #0
 8003474:	2101      	movs	r1, #1
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff fade 	bl	8002a38 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2102      	movs	r1, #2
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff fa42 	bl	800290c <LL_ADC_GetOffsetChannel>
 8003488:	4603      	mov	r3, r0
 800348a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10a      	bne.n	80034a8 <HAL_ADC_ConfigChannel+0x3cc>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2102      	movs	r1, #2
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff fa37 	bl	800290c <LL_ADC_GetOffsetChannel>
 800349e:	4603      	mov	r3, r0
 80034a0:	0e9b      	lsrs	r3, r3, #26
 80034a2:	f003 021f 	and.w	r2, r3, #31
 80034a6:	e017      	b.n	80034d8 <HAL_ADC_ConfigChannel+0x3fc>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2102      	movs	r1, #2
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7ff fa2c 	bl	800290c <LL_ADC_GetOffsetChannel>
 80034b4:	4603      	mov	r3, r0
 80034b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ba:	fa93 f3a3 	rbit	r3, r3
 80034be:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80034c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80034c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80034ca:	2320      	movs	r3, #32
 80034cc:	e003      	b.n	80034d6 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80034ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034d0:	fab3 f383 	clz	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	461a      	mov	r2, r3
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d105      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x414>
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	0e9b      	lsrs	r3, r3, #26
 80034ea:	f003 031f 	and.w	r3, r3, #31
 80034ee:	e011      	b.n	8003514 <HAL_ADC_ConfigChannel+0x438>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f8:	fa93 f3a3 	rbit	r3, r3
 80034fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80034fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003500:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003508:	2320      	movs	r3, #32
 800350a:	e003      	b.n	8003514 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 800350c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800350e:	fab3 f383 	clz	r3, r3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	429a      	cmp	r2, r3
 8003516:	d106      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2200      	movs	r2, #0
 800351e:	2102      	movs	r1, #2
 8003520:	4618      	mov	r0, r3
 8003522:	f7ff fa89 	bl	8002a38 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2103      	movs	r1, #3
 800352c:	4618      	mov	r0, r3
 800352e:	f7ff f9ed 	bl	800290c <LL_ADC_GetOffsetChannel>
 8003532:	4603      	mov	r3, r0
 8003534:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003538:	2b00      	cmp	r3, #0
 800353a:	d10a      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x476>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2103      	movs	r1, #3
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff f9e2 	bl	800290c <LL_ADC_GetOffsetChannel>
 8003548:	4603      	mov	r3, r0
 800354a:	0e9b      	lsrs	r3, r3, #26
 800354c:	f003 021f 	and.w	r2, r3, #31
 8003550:	e017      	b.n	8003582 <HAL_ADC_ConfigChannel+0x4a6>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	2103      	movs	r1, #3
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff f9d7 	bl	800290c <LL_ADC_GetOffsetChannel>
 800355e:	4603      	mov	r3, r0
 8003560:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	6a3b      	ldr	r3, [r7, #32]
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	61fb      	str	r3, [r7, #28]
  return result;
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003574:	2320      	movs	r3, #32
 8003576:	e003      	b.n	8003580 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	fab3 f383 	clz	r3, r3
 800357e:	b2db      	uxtb	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800358a:	2b00      	cmp	r3, #0
 800358c:	d105      	bne.n	800359a <HAL_ADC_ConfigChannel+0x4be>
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	0e9b      	lsrs	r3, r3, #26
 8003594:	f003 031f 	and.w	r3, r3, #31
 8003598:	e011      	b.n	80035be <HAL_ADC_ConfigChannel+0x4e2>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	fa93 f3a3 	rbit	r3, r3
 80035a6:	613b      	str	r3, [r7, #16]
  return result;
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80035ac:	69bb      	ldr	r3, [r7, #24]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80035b2:	2320      	movs	r3, #32
 80035b4:	e003      	b.n	80035be <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	fab3 f383 	clz	r3, r3
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	429a      	cmp	r2, r3
 80035c0:	d14f      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2200      	movs	r2, #0
 80035c8:	2103      	movs	r1, #3
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7ff fa34 	bl	8002a38 <LL_ADC_SetOffsetState>
 80035d0:	e047      	b.n	8003662 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035d8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	069b      	lsls	r3, r3, #26
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d107      	bne.n	80035f6 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80035f4:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	069b      	lsls	r3, r3, #26
 8003606:	429a      	cmp	r2, r3
 8003608:	d107      	bne.n	800361a <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003618:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003620:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	069b      	lsls	r3, r3, #26
 800362a:	429a      	cmp	r2, r3
 800362c:	d107      	bne.n	800363e <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800363c:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003644:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	069b      	lsls	r3, r3, #26
 800364e:	429a      	cmp	r2, r3
 8003650:	d107      	bne.n	8003662 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003660:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff faf6 	bl	8002c58 <LL_ADC_IsEnabled>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	f040 81ea 	bne.w	8003a48 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6818      	ldr	r0, [r3, #0]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	6819      	ldr	r1, [r3, #0]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	461a      	mov	r2, r3
 8003682:	f7ff fa5b 	bl	8002b3c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	4a7a      	ldr	r2, [pc, #488]	@ (8003874 <HAL_ADC_ConfigChannel+0x798>)
 800368c:	4293      	cmp	r3, r2
 800368e:	f040 80e0 	bne.w	8003852 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4977      	ldr	r1, [pc, #476]	@ (8003878 <HAL_ADC_ConfigChannel+0x79c>)
 800369c:	428b      	cmp	r3, r1
 800369e:	d147      	bne.n	8003730 <HAL_ADC_ConfigChannel+0x654>
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4975      	ldr	r1, [pc, #468]	@ (800387c <HAL_ADC_ConfigChannel+0x7a0>)
 80036a6:	428b      	cmp	r3, r1
 80036a8:	d040      	beq.n	800372c <HAL_ADC_ConfigChannel+0x650>
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4974      	ldr	r1, [pc, #464]	@ (8003880 <HAL_ADC_ConfigChannel+0x7a4>)
 80036b0:	428b      	cmp	r3, r1
 80036b2:	d039      	beq.n	8003728 <HAL_ADC_ConfigChannel+0x64c>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4972      	ldr	r1, [pc, #456]	@ (8003884 <HAL_ADC_ConfigChannel+0x7a8>)
 80036ba:	428b      	cmp	r3, r1
 80036bc:	d032      	beq.n	8003724 <HAL_ADC_ConfigChannel+0x648>
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4971      	ldr	r1, [pc, #452]	@ (8003888 <HAL_ADC_ConfigChannel+0x7ac>)
 80036c4:	428b      	cmp	r3, r1
 80036c6:	d02b      	beq.n	8003720 <HAL_ADC_ConfigChannel+0x644>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	496f      	ldr	r1, [pc, #444]	@ (800388c <HAL_ADC_ConfigChannel+0x7b0>)
 80036ce:	428b      	cmp	r3, r1
 80036d0:	d024      	beq.n	800371c <HAL_ADC_ConfigChannel+0x640>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	496e      	ldr	r1, [pc, #440]	@ (8003890 <HAL_ADC_ConfigChannel+0x7b4>)
 80036d8:	428b      	cmp	r3, r1
 80036da:	d01d      	beq.n	8003718 <HAL_ADC_ConfigChannel+0x63c>
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	496c      	ldr	r1, [pc, #432]	@ (8003894 <HAL_ADC_ConfigChannel+0x7b8>)
 80036e2:	428b      	cmp	r3, r1
 80036e4:	d016      	beq.n	8003714 <HAL_ADC_ConfigChannel+0x638>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	496b      	ldr	r1, [pc, #428]	@ (8003898 <HAL_ADC_ConfigChannel+0x7bc>)
 80036ec:	428b      	cmp	r3, r1
 80036ee:	d00f      	beq.n	8003710 <HAL_ADC_ConfigChannel+0x634>
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4969      	ldr	r1, [pc, #420]	@ (800389c <HAL_ADC_ConfigChannel+0x7c0>)
 80036f6:	428b      	cmp	r3, r1
 80036f8:	d008      	beq.n	800370c <HAL_ADC_ConfigChannel+0x630>
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4968      	ldr	r1, [pc, #416]	@ (80038a0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003700:	428b      	cmp	r3, r1
 8003702:	d101      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x62c>
 8003704:	4b67      	ldr	r3, [pc, #412]	@ (80038a4 <HAL_ADC_ConfigChannel+0x7c8>)
 8003706:	e0a0      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003708:	2300      	movs	r3, #0
 800370a:	e09e      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 800370c:	4b66      	ldr	r3, [pc, #408]	@ (80038a8 <HAL_ADC_ConfigChannel+0x7cc>)
 800370e:	e09c      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003710:	4b66      	ldr	r3, [pc, #408]	@ (80038ac <HAL_ADC_ConfigChannel+0x7d0>)
 8003712:	e09a      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003714:	4b60      	ldr	r3, [pc, #384]	@ (8003898 <HAL_ADC_ConfigChannel+0x7bc>)
 8003716:	e098      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003718:	4b5e      	ldr	r3, [pc, #376]	@ (8003894 <HAL_ADC_ConfigChannel+0x7b8>)
 800371a:	e096      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 800371c:	4b64      	ldr	r3, [pc, #400]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7d4>)
 800371e:	e094      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003720:	4b64      	ldr	r3, [pc, #400]	@ (80038b4 <HAL_ADC_ConfigChannel+0x7d8>)
 8003722:	e092      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003724:	4b64      	ldr	r3, [pc, #400]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7dc>)
 8003726:	e090      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003728:	4b64      	ldr	r3, [pc, #400]	@ (80038bc <HAL_ADC_ConfigChannel+0x7e0>)
 800372a:	e08e      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 800372c:	2301      	movs	r3, #1
 800372e:	e08c      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4962      	ldr	r1, [pc, #392]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7e4>)
 8003736:	428b      	cmp	r3, r1
 8003738:	d140      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x6e0>
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	494f      	ldr	r1, [pc, #316]	@ (800387c <HAL_ADC_ConfigChannel+0x7a0>)
 8003740:	428b      	cmp	r3, r1
 8003742:	d039      	beq.n	80037b8 <HAL_ADC_ConfigChannel+0x6dc>
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	494d      	ldr	r1, [pc, #308]	@ (8003880 <HAL_ADC_ConfigChannel+0x7a4>)
 800374a:	428b      	cmp	r3, r1
 800374c:	d032      	beq.n	80037b4 <HAL_ADC_ConfigChannel+0x6d8>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	494c      	ldr	r1, [pc, #304]	@ (8003884 <HAL_ADC_ConfigChannel+0x7a8>)
 8003754:	428b      	cmp	r3, r1
 8003756:	d02b      	beq.n	80037b0 <HAL_ADC_ConfigChannel+0x6d4>
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	494a      	ldr	r1, [pc, #296]	@ (8003888 <HAL_ADC_ConfigChannel+0x7ac>)
 800375e:	428b      	cmp	r3, r1
 8003760:	d024      	beq.n	80037ac <HAL_ADC_ConfigChannel+0x6d0>
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4949      	ldr	r1, [pc, #292]	@ (800388c <HAL_ADC_ConfigChannel+0x7b0>)
 8003768:	428b      	cmp	r3, r1
 800376a:	d01d      	beq.n	80037a8 <HAL_ADC_ConfigChannel+0x6cc>
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4947      	ldr	r1, [pc, #284]	@ (8003890 <HAL_ADC_ConfigChannel+0x7b4>)
 8003772:	428b      	cmp	r3, r1
 8003774:	d016      	beq.n	80037a4 <HAL_ADC_ConfigChannel+0x6c8>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4946      	ldr	r1, [pc, #280]	@ (8003894 <HAL_ADC_ConfigChannel+0x7b8>)
 800377c:	428b      	cmp	r3, r1
 800377e:	d00f      	beq.n	80037a0 <HAL_ADC_ConfigChannel+0x6c4>
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4944      	ldr	r1, [pc, #272]	@ (8003898 <HAL_ADC_ConfigChannel+0x7bc>)
 8003786:	428b      	cmp	r3, r1
 8003788:	d008      	beq.n	800379c <HAL_ADC_ConfigChannel+0x6c0>
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4944      	ldr	r1, [pc, #272]	@ (80038a0 <HAL_ADC_ConfigChannel+0x7c4>)
 8003790:	428b      	cmp	r3, r1
 8003792:	d101      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x6bc>
 8003794:	4b43      	ldr	r3, [pc, #268]	@ (80038a4 <HAL_ADC_ConfigChannel+0x7c8>)
 8003796:	e058      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003798:	2300      	movs	r3, #0
 800379a:	e056      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 800379c:	4b43      	ldr	r3, [pc, #268]	@ (80038ac <HAL_ADC_ConfigChannel+0x7d0>)
 800379e:	e054      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037a0:	4b3d      	ldr	r3, [pc, #244]	@ (8003898 <HAL_ADC_ConfigChannel+0x7bc>)
 80037a2:	e052      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003894 <HAL_ADC_ConfigChannel+0x7b8>)
 80037a6:	e050      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037a8:	4b41      	ldr	r3, [pc, #260]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7d4>)
 80037aa:	e04e      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037ac:	4b41      	ldr	r3, [pc, #260]	@ (80038b4 <HAL_ADC_ConfigChannel+0x7d8>)
 80037ae:	e04c      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037b0:	4b41      	ldr	r3, [pc, #260]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7dc>)
 80037b2:	e04a      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037b4:	4b41      	ldr	r3, [pc, #260]	@ (80038bc <HAL_ADC_ConfigChannel+0x7e0>)
 80037b6:	e048      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037b8:	2301      	movs	r3, #1
 80037ba:	e046      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4940      	ldr	r1, [pc, #256]	@ (80038c4 <HAL_ADC_ConfigChannel+0x7e8>)
 80037c2:	428b      	cmp	r3, r1
 80037c4:	d140      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x76c>
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	492c      	ldr	r1, [pc, #176]	@ (800387c <HAL_ADC_ConfigChannel+0x7a0>)
 80037cc:	428b      	cmp	r3, r1
 80037ce:	d039      	beq.n	8003844 <HAL_ADC_ConfigChannel+0x768>
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	492a      	ldr	r1, [pc, #168]	@ (8003880 <HAL_ADC_ConfigChannel+0x7a4>)
 80037d6:	428b      	cmp	r3, r1
 80037d8:	d032      	beq.n	8003840 <HAL_ADC_ConfigChannel+0x764>
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4929      	ldr	r1, [pc, #164]	@ (8003884 <HAL_ADC_ConfigChannel+0x7a8>)
 80037e0:	428b      	cmp	r3, r1
 80037e2:	d02b      	beq.n	800383c <HAL_ADC_ConfigChannel+0x760>
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4927      	ldr	r1, [pc, #156]	@ (8003888 <HAL_ADC_ConfigChannel+0x7ac>)
 80037ea:	428b      	cmp	r3, r1
 80037ec:	d024      	beq.n	8003838 <HAL_ADC_ConfigChannel+0x75c>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4926      	ldr	r1, [pc, #152]	@ (800388c <HAL_ADC_ConfigChannel+0x7b0>)
 80037f4:	428b      	cmp	r3, r1
 80037f6:	d01d      	beq.n	8003834 <HAL_ADC_ConfigChannel+0x758>
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4924      	ldr	r1, [pc, #144]	@ (8003890 <HAL_ADC_ConfigChannel+0x7b4>)
 80037fe:	428b      	cmp	r3, r1
 8003800:	d016      	beq.n	8003830 <HAL_ADC_ConfigChannel+0x754>
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4923      	ldr	r1, [pc, #140]	@ (8003894 <HAL_ADC_ConfigChannel+0x7b8>)
 8003808:	428b      	cmp	r3, r1
 800380a:	d00f      	beq.n	800382c <HAL_ADC_ConfigChannel+0x750>
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4926      	ldr	r1, [pc, #152]	@ (80038ac <HAL_ADC_ConfigChannel+0x7d0>)
 8003812:	428b      	cmp	r3, r1
 8003814:	d008      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x74c>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	492b      	ldr	r1, [pc, #172]	@ (80038c8 <HAL_ADC_ConfigChannel+0x7ec>)
 800381c:	428b      	cmp	r3, r1
 800381e:	d101      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x748>
 8003820:	4b2a      	ldr	r3, [pc, #168]	@ (80038cc <HAL_ADC_ConfigChannel+0x7f0>)
 8003822:	e012      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003824:	2300      	movs	r3, #0
 8003826:	e010      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003828:	4b27      	ldr	r3, [pc, #156]	@ (80038c8 <HAL_ADC_ConfigChannel+0x7ec>)
 800382a:	e00e      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 800382c:	4b1a      	ldr	r3, [pc, #104]	@ (8003898 <HAL_ADC_ConfigChannel+0x7bc>)
 800382e:	e00c      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003830:	4b18      	ldr	r3, [pc, #96]	@ (8003894 <HAL_ADC_ConfigChannel+0x7b8>)
 8003832:	e00a      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003834:	4b1e      	ldr	r3, [pc, #120]	@ (80038b0 <HAL_ADC_ConfigChannel+0x7d4>)
 8003836:	e008      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003838:	4b1e      	ldr	r3, [pc, #120]	@ (80038b4 <HAL_ADC_ConfigChannel+0x7d8>)
 800383a:	e006      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 800383c:	4b1e      	ldr	r3, [pc, #120]	@ (80038b8 <HAL_ADC_ConfigChannel+0x7dc>)
 800383e:	e004      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003840:	4b1e      	ldr	r3, [pc, #120]	@ (80038bc <HAL_ADC_ConfigChannel+0x7e0>)
 8003842:	e002      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003844:	2301      	movs	r3, #1
 8003846:	e000      	b.n	800384a <HAL_ADC_ConfigChannel+0x76e>
 8003848:	2300      	movs	r3, #0
 800384a:	4619      	mov	r1, r3
 800384c:	4610      	mov	r0, r2
 800384e:	f7fe fff1 	bl	8002834 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	2b00      	cmp	r3, #0
 8003858:	f280 80f6 	bge.w	8003a48 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a05      	ldr	r2, [pc, #20]	@ (8003878 <HAL_ADC_ConfigChannel+0x79c>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d004      	beq.n	8003870 <HAL_ADC_ConfigChannel+0x794>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a15      	ldr	r2, [pc, #84]	@ (80038c0 <HAL_ADC_ConfigChannel+0x7e4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d131      	bne.n	80038d4 <HAL_ADC_ConfigChannel+0x7f8>
 8003870:	4b17      	ldr	r3, [pc, #92]	@ (80038d0 <HAL_ADC_ConfigChannel+0x7f4>)
 8003872:	e030      	b.n	80038d6 <HAL_ADC_ConfigChannel+0x7fa>
 8003874:	47ff0000 	.word	0x47ff0000
 8003878:	40022000 	.word	0x40022000
 800387c:	04300002 	.word	0x04300002
 8003880:	08600004 	.word	0x08600004
 8003884:	0c900008 	.word	0x0c900008
 8003888:	10c00010 	.word	0x10c00010
 800388c:	14f00020 	.word	0x14f00020
 8003890:	2a000400 	.word	0x2a000400
 8003894:	2e300800 	.word	0x2e300800
 8003898:	32601000 	.word	0x32601000
 800389c:	43210000 	.word	0x43210000
 80038a0:	4b840000 	.word	0x4b840000
 80038a4:	4fb80000 	.word	0x4fb80000
 80038a8:	47520000 	.word	0x47520000
 80038ac:	36902000 	.word	0x36902000
 80038b0:	25b00200 	.word	0x25b00200
 80038b4:	21800100 	.word	0x21800100
 80038b8:	1d500080 	.word	0x1d500080
 80038bc:	19200040 	.word	0x19200040
 80038c0:	40022100 	.word	0x40022100
 80038c4:	58026000 	.word	0x58026000
 80038c8:	3ac04000 	.word	0x3ac04000
 80038cc:	3ef08000 	.word	0x3ef08000
 80038d0:	40022300 	.word	0x40022300
 80038d4:	4b61      	ldr	r3, [pc, #388]	@ (8003a5c <HAL_ADC_ConfigChannel+0x980>)
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fe ff9e 	bl	8002818 <LL_ADC_GetCommonPathInternalCh>
 80038dc:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a5f      	ldr	r2, [pc, #380]	@ (8003a60 <HAL_ADC_ConfigChannel+0x984>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d004      	beq.n	80038f2 <HAL_ADC_ConfigChannel+0x816>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a5d      	ldr	r2, [pc, #372]	@ (8003a64 <HAL_ADC_ConfigChannel+0x988>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d10e      	bne.n	8003910 <HAL_ADC_ConfigChannel+0x834>
 80038f2:	485b      	ldr	r0, [pc, #364]	@ (8003a60 <HAL_ADC_ConfigChannel+0x984>)
 80038f4:	f7ff f9b0 	bl	8002c58 <LL_ADC_IsEnabled>
 80038f8:	4604      	mov	r4, r0
 80038fa:	485a      	ldr	r0, [pc, #360]	@ (8003a64 <HAL_ADC_ConfigChannel+0x988>)
 80038fc:	f7ff f9ac 	bl	8002c58 <LL_ADC_IsEnabled>
 8003900:	4603      	mov	r3, r0
 8003902:	4323      	orrs	r3, r4
 8003904:	2b00      	cmp	r3, #0
 8003906:	bf0c      	ite	eq
 8003908:	2301      	moveq	r3, #1
 800390a:	2300      	movne	r3, #0
 800390c:	b2db      	uxtb	r3, r3
 800390e:	e008      	b.n	8003922 <HAL_ADC_ConfigChannel+0x846>
 8003910:	4855      	ldr	r0, [pc, #340]	@ (8003a68 <HAL_ADC_ConfigChannel+0x98c>)
 8003912:	f7ff f9a1 	bl	8002c58 <LL_ADC_IsEnabled>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	bf0c      	ite	eq
 800391c:	2301      	moveq	r3, #1
 800391e:	2300      	movne	r3, #0
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d07d      	beq.n	8003a22 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a50      	ldr	r2, [pc, #320]	@ (8003a6c <HAL_ADC_ConfigChannel+0x990>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d130      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x8b6>
 8003930:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003932:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d12b      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a4a      	ldr	r2, [pc, #296]	@ (8003a68 <HAL_ADC_ConfigChannel+0x98c>)
 8003940:	4293      	cmp	r3, r2
 8003942:	f040 8081 	bne.w	8003a48 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a45      	ldr	r2, [pc, #276]	@ (8003a60 <HAL_ADC_ConfigChannel+0x984>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d004      	beq.n	800395a <HAL_ADC_ConfigChannel+0x87e>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a43      	ldr	r2, [pc, #268]	@ (8003a64 <HAL_ADC_ConfigChannel+0x988>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d101      	bne.n	800395e <HAL_ADC_ConfigChannel+0x882>
 800395a:	4a45      	ldr	r2, [pc, #276]	@ (8003a70 <HAL_ADC_ConfigChannel+0x994>)
 800395c:	e000      	b.n	8003960 <HAL_ADC_ConfigChannel+0x884>
 800395e:	4a3f      	ldr	r2, [pc, #252]	@ (8003a5c <HAL_ADC_ConfigChannel+0x980>)
 8003960:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003962:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003966:	4619      	mov	r1, r3
 8003968:	4610      	mov	r0, r2
 800396a:	f7fe ff42 	bl	80027f2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800396e:	4b41      	ldr	r3, [pc, #260]	@ (8003a74 <HAL_ADC_ConfigChannel+0x998>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	099b      	lsrs	r3, r3, #6
 8003974:	4a40      	ldr	r2, [pc, #256]	@ (8003a78 <HAL_ADC_ConfigChannel+0x99c>)
 8003976:	fba2 2303 	umull	r2, r3, r2, r3
 800397a:	099b      	lsrs	r3, r3, #6
 800397c:	3301      	adds	r3, #1
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003982:	e002      	b.n	800398a <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	3b01      	subs	r3, #1
 8003988:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1f9      	bne.n	8003984 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003990:	e05a      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a39      	ldr	r2, [pc, #228]	@ (8003a7c <HAL_ADC_ConfigChannel+0x9a0>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d11e      	bne.n	80039da <HAL_ADC_ConfigChannel+0x8fe>
 800399c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800399e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d119      	bne.n	80039da <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a2f      	ldr	r2, [pc, #188]	@ (8003a68 <HAL_ADC_ConfigChannel+0x98c>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d14b      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a60 <HAL_ADC_ConfigChannel+0x984>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d004      	beq.n	80039c4 <HAL_ADC_ConfigChannel+0x8e8>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a29      	ldr	r2, [pc, #164]	@ (8003a64 <HAL_ADC_ConfigChannel+0x988>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d101      	bne.n	80039c8 <HAL_ADC_ConfigChannel+0x8ec>
 80039c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003a70 <HAL_ADC_ConfigChannel+0x994>)
 80039c6:	e000      	b.n	80039ca <HAL_ADC_ConfigChannel+0x8ee>
 80039c8:	4a24      	ldr	r2, [pc, #144]	@ (8003a5c <HAL_ADC_ConfigChannel+0x980>)
 80039ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039cc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039d0:	4619      	mov	r1, r3
 80039d2:	4610      	mov	r0, r2
 80039d4:	f7fe ff0d 	bl	80027f2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80039d8:	e036      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a28      	ldr	r2, [pc, #160]	@ (8003a80 <HAL_ADC_ConfigChannel+0x9a4>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d131      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
 80039e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80039e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d12c      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a1d      	ldr	r2, [pc, #116]	@ (8003a68 <HAL_ADC_ConfigChannel+0x98c>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d127      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4a18      	ldr	r2, [pc, #96]	@ (8003a60 <HAL_ADC_ConfigChannel+0x984>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d004      	beq.n	8003a0c <HAL_ADC_ConfigChannel+0x930>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a17      	ldr	r2, [pc, #92]	@ (8003a64 <HAL_ADC_ConfigChannel+0x988>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d101      	bne.n	8003a10 <HAL_ADC_ConfigChannel+0x934>
 8003a0c:	4a18      	ldr	r2, [pc, #96]	@ (8003a70 <HAL_ADC_ConfigChannel+0x994>)
 8003a0e:	e000      	b.n	8003a12 <HAL_ADC_ConfigChannel+0x936>
 8003a10:	4a12      	ldr	r2, [pc, #72]	@ (8003a5c <HAL_ADC_ConfigChannel+0x980>)
 8003a12:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a14:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a18:	4619      	mov	r1, r3
 8003a1a:	4610      	mov	r0, r2
 8003a1c:	f7fe fee9 	bl	80027f2 <LL_ADC_SetCommonPathInternalCh>
 8003a20:	e012      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a26:	f043 0220 	orr.w	r2, r3, #32
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003a34:	e008      	b.n	8003a48 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a3a:	f043 0220 	orr.w	r2, r3, #32
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003a50:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3794      	adds	r7, #148	@ 0x94
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd90      	pop	{r4, r7, pc}
 8003a5c:	58026300 	.word	0x58026300
 8003a60:	40022000 	.word	0x40022000
 8003a64:	40022100 	.word	0x40022100
 8003a68:	58026000 	.word	0x58026000
 8003a6c:	c7520000 	.word	0xc7520000
 8003a70:	40022300 	.word	0x40022300
 8003a74:	24000000 	.word	0x24000000
 8003a78:	053e2d63 	.word	0x053e2d63
 8003a7c:	c3210000 	.word	0xc3210000
 8003a80:	cb840000 	.word	0xcb840000

08003a84 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b084      	sub	sp, #16
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a6c      	ldr	r2, [pc, #432]	@ (8003c44 <ADC_ConfigureBoostMode+0x1c0>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d004      	beq.n	8003aa0 <ADC_ConfigureBoostMode+0x1c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a6b      	ldr	r2, [pc, #428]	@ (8003c48 <ADC_ConfigureBoostMode+0x1c4>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d109      	bne.n	8003ab4 <ADC_ConfigureBoostMode+0x30>
 8003aa0:	4b6a      	ldr	r3, [pc, #424]	@ (8003c4c <ADC_ConfigureBoostMode+0x1c8>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	bf14      	ite	ne
 8003aac:	2301      	movne	r3, #1
 8003aae:	2300      	moveq	r3, #0
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	e008      	b.n	8003ac6 <ADC_ConfigureBoostMode+0x42>
 8003ab4:	4b66      	ldr	r3, [pc, #408]	@ (8003c50 <ADC_ConfigureBoostMode+0x1cc>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	bf14      	ite	ne
 8003ac0:	2301      	movne	r3, #1
 8003ac2:	2300      	moveq	r3, #0
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d01c      	beq.n	8003b04 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003aca:	f006 fb63 	bl	800a194 <HAL_RCC_GetHCLKFreq>
 8003ace:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ad8:	d010      	beq.n	8003afc <ADC_ConfigureBoostMode+0x78>
 8003ada:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ade:	d873      	bhi.n	8003bc8 <ADC_ConfigureBoostMode+0x144>
 8003ae0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ae4:	d002      	beq.n	8003aec <ADC_ConfigureBoostMode+0x68>
 8003ae6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003aea:	d16d      	bne.n	8003bc8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	0c1b      	lsrs	r3, r3, #16
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003af8:	60fb      	str	r3, [r7, #12]
        break;
 8003afa:	e068      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	60fb      	str	r3, [r7, #12]
        break;
 8003b02:	e064      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003b04:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003b08:	f04f 0100 	mov.w	r1, #0
 8003b0c:	f007 fd80 	bl	800b610 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b10:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003b1a:	d051      	beq.n	8003bc0 <ADC_ConfigureBoostMode+0x13c>
 8003b1c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003b20:	d854      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b22:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003b26:	d047      	beq.n	8003bb8 <ADC_ConfigureBoostMode+0x134>
 8003b28:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003b2c:	d84e      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b2e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003b32:	d03d      	beq.n	8003bb0 <ADC_ConfigureBoostMode+0x12c>
 8003b34:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003b38:	d848      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b3a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b3e:	d033      	beq.n	8003ba8 <ADC_ConfigureBoostMode+0x124>
 8003b40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003b44:	d842      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b46:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003b4a:	d029      	beq.n	8003ba0 <ADC_ConfigureBoostMode+0x11c>
 8003b4c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003b50:	d83c      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b52:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003b56:	d01a      	beq.n	8003b8e <ADC_ConfigureBoostMode+0x10a>
 8003b58:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003b5c:	d836      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b5e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003b62:	d014      	beq.n	8003b8e <ADC_ConfigureBoostMode+0x10a>
 8003b64:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003b68:	d830      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b6e:	d00e      	beq.n	8003b8e <ADC_ConfigureBoostMode+0x10a>
 8003b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b74:	d82a      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b76:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003b7a:	d008      	beq.n	8003b8e <ADC_ConfigureBoostMode+0x10a>
 8003b7c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003b80:	d824      	bhi.n	8003bcc <ADC_ConfigureBoostMode+0x148>
 8003b82:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b86:	d002      	beq.n	8003b8e <ADC_ConfigureBoostMode+0x10a>
 8003b88:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003b8c:	d11e      	bne.n	8003bcc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	0c9b      	lsrs	r3, r3, #18
 8003b94:	005b      	lsls	r3, r3, #1
 8003b96:	68fa      	ldr	r2, [r7, #12]
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	60fb      	str	r3, [r7, #12]
        break;
 8003b9e:	e016      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	091b      	lsrs	r3, r3, #4
 8003ba4:	60fb      	str	r3, [r7, #12]
        break;
 8003ba6:	e012      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	095b      	lsrs	r3, r3, #5
 8003bac:	60fb      	str	r3, [r7, #12]
        break;
 8003bae:	e00e      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	099b      	lsrs	r3, r3, #6
 8003bb4:	60fb      	str	r3, [r7, #12]
        break;
 8003bb6:	e00a      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	09db      	lsrs	r3, r3, #7
 8003bbc:	60fb      	str	r3, [r7, #12]
        break;
 8003bbe:	e006      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	0a1b      	lsrs	r3, r3, #8
 8003bc4:	60fb      	str	r3, [r7, #12]
        break;
 8003bc6:	e002      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
        break;
 8003bc8:	bf00      	nop
 8003bca:	e000      	b.n	8003bce <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003bcc:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	085b      	lsrs	r3, r3, #1
 8003bd2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	4a1f      	ldr	r2, [pc, #124]	@ (8003c54 <ADC_ConfigureBoostMode+0x1d0>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d808      	bhi.n	8003bee <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003bea:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003bec:	e025      	b.n	8003c3a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	4a19      	ldr	r2, [pc, #100]	@ (8003c58 <ADC_ConfigureBoostMode+0x1d4>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d80a      	bhi.n	8003c0c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c08:	609a      	str	r2, [r3, #8]
}
 8003c0a:	e016      	b.n	8003c3a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4a13      	ldr	r2, [pc, #76]	@ (8003c5c <ADC_ConfigureBoostMode+0x1d8>)
 8003c10:	4293      	cmp	r3, r2
 8003c12:	d80a      	bhi.n	8003c2a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c26:	609a      	str	r2, [r3, #8]
}
 8003c28:	e007      	b.n	8003c3a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003c38:	609a      	str	r2, [r3, #8]
}
 8003c3a:	bf00      	nop
 8003c3c:	3710      	adds	r7, #16
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	bf00      	nop
 8003c44:	40022000 	.word	0x40022000
 8003c48:	40022100 	.word	0x40022100
 8003c4c:	40022300 	.word	0x40022300
 8003c50:	58026300 	.word	0x58026300
 8003c54:	005f5e10 	.word	0x005f5e10
 8003c58:	00bebc20 	.word	0x00bebc20
 8003c5c:	017d7840 	.word	0x017d7840

08003c60 <LL_ADC_IsEnabled>:
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d101      	bne.n	8003c78 <LL_ADC_IsEnabled+0x18>
 8003c74:	2301      	movs	r3, #1
 8003c76:	e000      	b.n	8003c7a <LL_ADC_IsEnabled+0x1a>
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <LL_ADC_REG_IsConversionOngoing>:
{
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 0304 	and.w	r3, r3, #4
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d101      	bne.n	8003c9e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e000      	b.n	8003ca0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003cac:	b590      	push	{r4, r7, lr}
 8003cae:	b0a3      	sub	sp, #140	@ 0x8c
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d101      	bne.n	8003cca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e0c1      	b.n	8003e4e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a5e      	ldr	r2, [pc, #376]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d102      	bne.n	8003cea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003ce4:	4b5d      	ldr	r3, [pc, #372]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	e001      	b.n	8003cee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003cea:	2300      	movs	r3, #0
 8003cec:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d10b      	bne.n	8003d0c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cf8:	f043 0220 	orr.w	r2, r3, #32
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e0a0      	b.n	8003e4e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7ff ffb9 	bl	8003c86 <LL_ADC_REG_IsConversionOngoing>
 8003d14:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff ffb2 	bl	8003c86 <LL_ADC_REG_IsConversionOngoing>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	f040 8081 	bne.w	8003e2c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003d2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d17c      	bne.n	8003e2c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a48      	ldr	r2, [pc, #288]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d004      	beq.n	8003d46 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a46      	ldr	r2, [pc, #280]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d101      	bne.n	8003d4a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003d46:	4b46      	ldr	r3, [pc, #280]	@ (8003e60 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003d48:	e000      	b.n	8003d4c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003d4a:	4b46      	ldr	r3, [pc, #280]	@ (8003e64 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003d4c:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d039      	beq.n	8003dca <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003d56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	431a      	orrs	r2, r3
 8003d64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003d66:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a3a      	ldr	r2, [pc, #232]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d004      	beq.n	8003d7c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a39      	ldr	r2, [pc, #228]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d10e      	bne.n	8003d9a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003d7c:	4836      	ldr	r0, [pc, #216]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003d7e:	f7ff ff6f 	bl	8003c60 <LL_ADC_IsEnabled>
 8003d82:	4604      	mov	r4, r0
 8003d84:	4835      	ldr	r0, [pc, #212]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003d86:	f7ff ff6b 	bl	8003c60 <LL_ADC_IsEnabled>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	4323      	orrs	r3, r4
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	bf0c      	ite	eq
 8003d92:	2301      	moveq	r3, #1
 8003d94:	2300      	movne	r3, #0
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	e008      	b.n	8003dac <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003d9a:	4833      	ldr	r0, [pc, #204]	@ (8003e68 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003d9c:	f7ff ff60 	bl	8003c60 <LL_ADC_IsEnabled>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	bf0c      	ite	eq
 8003da6:	2301      	moveq	r3, #1
 8003da8:	2300      	movne	r3, #0
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d047      	beq.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003db0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	4b2d      	ldr	r3, [pc, #180]	@ (8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003db6:	4013      	ands	r3, r2
 8003db8:	683a      	ldr	r2, [r7, #0]
 8003dba:	6811      	ldr	r1, [r2, #0]
 8003dbc:	683a      	ldr	r2, [r7, #0]
 8003dbe:	6892      	ldr	r2, [r2, #8]
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	431a      	orrs	r2, r3
 8003dc4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003dc6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003dc8:	e03a      	b.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003dca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003dd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003dd4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a1f      	ldr	r2, [pc, #124]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d004      	beq.n	8003dea <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a1d      	ldr	r2, [pc, #116]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d10e      	bne.n	8003e08 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8003dea:	481b      	ldr	r0, [pc, #108]	@ (8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003dec:	f7ff ff38 	bl	8003c60 <LL_ADC_IsEnabled>
 8003df0:	4604      	mov	r4, r0
 8003df2:	481a      	ldr	r0, [pc, #104]	@ (8003e5c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003df4:	f7ff ff34 	bl	8003c60 <LL_ADC_IsEnabled>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	4323      	orrs	r3, r4
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	bf0c      	ite	eq
 8003e00:	2301      	moveq	r3, #1
 8003e02:	2300      	movne	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	e008      	b.n	8003e1a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003e08:	4817      	ldr	r0, [pc, #92]	@ (8003e68 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003e0a:	f7ff ff29 	bl	8003c60 <LL_ADC_IsEnabled>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	bf0c      	ite	eq
 8003e14:	2301      	moveq	r3, #1
 8003e16:	2300      	movne	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d010      	beq.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e1e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003e28:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e2a:	e009      	b.n	8003e40 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e30:	f043 0220 	orr.w	r2, r3, #32
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003e3e:	e000      	b.n	8003e42 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e40:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003e4a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	378c      	adds	r7, #140	@ 0x8c
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd90      	pop	{r4, r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40022000 	.word	0x40022000
 8003e5c:	40022100 	.word	0x40022100
 8003e60:	40022300 	.word	0x40022300
 8003e64:	58026300 	.word	0x58026300
 8003e68:	58026000 	.word	0x58026000
 8003e6c:	fffff0e0 	.word	0xfffff0e0

08003e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b085      	sub	sp, #20
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f003 0307 	and.w	r3, r3, #7
 8003e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e80:	4b0b      	ldr	r3, [pc, #44]	@ (8003eb0 <__NVIC_SetPriorityGrouping+0x40>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003e98:	4b06      	ldr	r3, [pc, #24]	@ (8003eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e9e:	4a04      	ldr	r2, [pc, #16]	@ (8003eb0 <__NVIC_SetPriorityGrouping+0x40>)
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	60d3      	str	r3, [r2, #12]
}
 8003ea4:	bf00      	nop
 8003ea6:	3714      	adds	r7, #20
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr
 8003eb0:	e000ed00 	.word	0xe000ed00
 8003eb4:	05fa0000 	.word	0x05fa0000

08003eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ebc:	4b04      	ldr	r3, [pc, #16]	@ (8003ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	0a1b      	lsrs	r3, r3, #8
 8003ec2:	f003 0307 	and.w	r3, r3, #7
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr
 8003ed0:	e000ed00 	.word	0xe000ed00

08003ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003ede:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	db0b      	blt.n	8003efe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ee6:	88fb      	ldrh	r3, [r7, #6]
 8003ee8:	f003 021f 	and.w	r2, r3, #31
 8003eec:	4907      	ldr	r1, [pc, #28]	@ (8003f0c <__NVIC_EnableIRQ+0x38>)
 8003eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ef2:	095b      	lsrs	r3, r3, #5
 8003ef4:	2001      	movs	r0, #1
 8003ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8003efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	e000e100 	.word	0xe000e100

08003f10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	4603      	mov	r3, r0
 8003f18:	6039      	str	r1, [r7, #0]
 8003f1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003f1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	db0a      	blt.n	8003f3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	b2da      	uxtb	r2, r3
 8003f28:	490c      	ldr	r1, [pc, #48]	@ (8003f5c <__NVIC_SetPriority+0x4c>)
 8003f2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f2e:	0112      	lsls	r2, r2, #4
 8003f30:	b2d2      	uxtb	r2, r2
 8003f32:	440b      	add	r3, r1
 8003f34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f38:	e00a      	b.n	8003f50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	b2da      	uxtb	r2, r3
 8003f3e:	4908      	ldr	r1, [pc, #32]	@ (8003f60 <__NVIC_SetPriority+0x50>)
 8003f40:	88fb      	ldrh	r3, [r7, #6]
 8003f42:	f003 030f 	and.w	r3, r3, #15
 8003f46:	3b04      	subs	r3, #4
 8003f48:	0112      	lsls	r2, r2, #4
 8003f4a:	b2d2      	uxtb	r2, r2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	761a      	strb	r2, [r3, #24]
}
 8003f50:	bf00      	nop
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	e000e100 	.word	0xe000e100
 8003f60:	e000ed00 	.word	0xe000ed00

08003f64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b089      	sub	sp, #36	@ 0x24
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f003 0307 	and.w	r3, r3, #7
 8003f76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	f1c3 0307 	rsb	r3, r3, #7
 8003f7e:	2b04      	cmp	r3, #4
 8003f80:	bf28      	it	cs
 8003f82:	2304      	movcs	r3, #4
 8003f84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	3304      	adds	r3, #4
 8003f8a:	2b06      	cmp	r3, #6
 8003f8c:	d902      	bls.n	8003f94 <NVIC_EncodePriority+0x30>
 8003f8e:	69fb      	ldr	r3, [r7, #28]
 8003f90:	3b03      	subs	r3, #3
 8003f92:	e000      	b.n	8003f96 <NVIC_EncodePriority+0x32>
 8003f94:	2300      	movs	r3, #0
 8003f96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f98:	f04f 32ff 	mov.w	r2, #4294967295
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa2:	43da      	mvns	r2, r3
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	401a      	ands	r2, r3
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fac:	f04f 31ff 	mov.w	r1, #4294967295
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	fa01 f303 	lsl.w	r3, r1, r3
 8003fb6:	43d9      	mvns	r1, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fbc:	4313      	orrs	r3, r2
         );
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3724      	adds	r7, #36	@ 0x24
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc8:	4770      	bx	lr

08003fca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7ff ff4c 	bl	8003e70 <__NVIC_SetPriorityGrouping>
}
 8003fd8:	bf00      	nop
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}

08003fe0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	60b9      	str	r1, [r7, #8]
 8003fea:	607a      	str	r2, [r7, #4]
 8003fec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fee:	f7ff ff63 	bl	8003eb8 <__NVIC_GetPriorityGrouping>
 8003ff2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	6978      	ldr	r0, [r7, #20]
 8003ffa:	f7ff ffb3 	bl	8003f64 <NVIC_EncodePriority>
 8003ffe:	4602      	mov	r2, r0
 8004000:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004004:	4611      	mov	r1, r2
 8004006:	4618      	mov	r0, r3
 8004008:	f7ff ff82 	bl	8003f10 <__NVIC_SetPriority>
}
 800400c:	bf00      	nop
 800400e:	3718      	adds	r7, #24
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800401e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004022:	4618      	mov	r0, r3
 8004024:	f7ff ff56 	bl	8003ed4 <__NVIC_EnableIRQ>
}
 8004028:	bf00      	nop
 800402a:	3708      	adds	r7, #8
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}

08004030 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004034:	f3bf 8f5f 	dmb	sy
}
 8004038:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800403a:	4b07      	ldr	r3, [pc, #28]	@ (8004058 <HAL_MPU_Disable+0x28>)
 800403c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403e:	4a06      	ldr	r2, [pc, #24]	@ (8004058 <HAL_MPU_Disable+0x28>)
 8004040:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004044:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8004046:	4b05      	ldr	r3, [pc, #20]	@ (800405c <HAL_MPU_Disable+0x2c>)
 8004048:	2200      	movs	r2, #0
 800404a:	605a      	str	r2, [r3, #4]
}
 800404c:	bf00      	nop
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	e000ed00 	.word	0xe000ed00
 800405c:	e000ed90 	.word	0xe000ed90

08004060 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004068:	4a0b      	ldr	r2, [pc, #44]	@ (8004098 <HAL_MPU_Enable+0x38>)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f043 0301 	orr.w	r3, r3, #1
 8004070:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004072:	4b0a      	ldr	r3, [pc, #40]	@ (800409c <HAL_MPU_Enable+0x3c>)
 8004074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004076:	4a09      	ldr	r2, [pc, #36]	@ (800409c <HAL_MPU_Enable+0x3c>)
 8004078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800407c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800407e:	f3bf 8f4f 	dsb	sy
}
 8004082:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004084:	f3bf 8f6f 	isb	sy
}
 8004088:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800408a:	bf00      	nop
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
 8004096:	bf00      	nop
 8004098:	e000ed90 	.word	0xe000ed90
 800409c:	e000ed00 	.word	0xe000ed00

080040a0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	785a      	ldrb	r2, [r3, #1]
 80040ac:	4b1b      	ldr	r3, [pc, #108]	@ (800411c <HAL_MPU_ConfigRegion+0x7c>)
 80040ae:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80040b0:	4b1a      	ldr	r3, [pc, #104]	@ (800411c <HAL_MPU_ConfigRegion+0x7c>)
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	4a19      	ldr	r2, [pc, #100]	@ (800411c <HAL_MPU_ConfigRegion+0x7c>)
 80040b6:	f023 0301 	bic.w	r3, r3, #1
 80040ba:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80040bc:	4a17      	ldr	r2, [pc, #92]	@ (800411c <HAL_MPU_ConfigRegion+0x7c>)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	7b1b      	ldrb	r3, [r3, #12]
 80040c8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	7adb      	ldrb	r3, [r3, #11]
 80040ce:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80040d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	7a9b      	ldrb	r3, [r3, #10]
 80040d6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80040d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	7b5b      	ldrb	r3, [r3, #13]
 80040de:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80040e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	7b9b      	ldrb	r3, [r3, #14]
 80040e6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80040e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	7bdb      	ldrb	r3, [r3, #15]
 80040ee:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80040f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	7a5b      	ldrb	r3, [r3, #9]
 80040f6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80040f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	7a1b      	ldrb	r3, [r3, #8]
 80040fe:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004100:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	7812      	ldrb	r2, [r2, #0]
 8004106:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004108:	4a04      	ldr	r2, [pc, #16]	@ (800411c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800410a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800410c:	6113      	str	r3, [r2, #16]
}
 800410e:	bf00      	nop
 8004110:	370c      	adds	r7, #12
 8004112:	46bd      	mov	sp, r7
 8004114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop
 800411c:	e000ed90 	.word	0xe000ed90

08004120 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b086      	sub	sp, #24
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004128:	f7fe fb0a 	bl	8002740 <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e312      	b.n	800475e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a66      	ldr	r2, [pc, #408]	@ (80042d8 <HAL_DMA_Init+0x1b8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d04a      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a65      	ldr	r2, [pc, #404]	@ (80042dc <HAL_DMA_Init+0x1bc>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d045      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a63      	ldr	r2, [pc, #396]	@ (80042e0 <HAL_DMA_Init+0x1c0>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d040      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4a62      	ldr	r2, [pc, #392]	@ (80042e4 <HAL_DMA_Init+0x1c4>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d03b      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a60      	ldr	r2, [pc, #384]	@ (80042e8 <HAL_DMA_Init+0x1c8>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d036      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a5f      	ldr	r2, [pc, #380]	@ (80042ec <HAL_DMA_Init+0x1cc>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d031      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a5d      	ldr	r2, [pc, #372]	@ (80042f0 <HAL_DMA_Init+0x1d0>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d02c      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a5c      	ldr	r2, [pc, #368]	@ (80042f4 <HAL_DMA_Init+0x1d4>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d027      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a5a      	ldr	r2, [pc, #360]	@ (80042f8 <HAL_DMA_Init+0x1d8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d022      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	4a59      	ldr	r2, [pc, #356]	@ (80042fc <HAL_DMA_Init+0x1dc>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d01d      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4a57      	ldr	r2, [pc, #348]	@ (8004300 <HAL_DMA_Init+0x1e0>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d018      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a56      	ldr	r2, [pc, #344]	@ (8004304 <HAL_DMA_Init+0x1e4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d013      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a54      	ldr	r2, [pc, #336]	@ (8004308 <HAL_DMA_Init+0x1e8>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d00e      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	4a53      	ldr	r2, [pc, #332]	@ (800430c <HAL_DMA_Init+0x1ec>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d009      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a51      	ldr	r2, [pc, #324]	@ (8004310 <HAL_DMA_Init+0x1f0>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d004      	beq.n	80041d8 <HAL_DMA_Init+0xb8>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a50      	ldr	r2, [pc, #320]	@ (8004314 <HAL_DMA_Init+0x1f4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d101      	bne.n	80041dc <HAL_DMA_Init+0xbc>
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <HAL_DMA_Init+0xbe>
 80041dc:	2300      	movs	r3, #0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 813c 	beq.w	800445c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2202      	movs	r2, #2
 80041e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a37      	ldr	r2, [pc, #220]	@ (80042d8 <HAL_DMA_Init+0x1b8>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d04a      	beq.n	8004294 <HAL_DMA_Init+0x174>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	4a36      	ldr	r2, [pc, #216]	@ (80042dc <HAL_DMA_Init+0x1bc>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d045      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a34      	ldr	r2, [pc, #208]	@ (80042e0 <HAL_DMA_Init+0x1c0>)
 800420e:	4293      	cmp	r3, r2
 8004210:	d040      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a33      	ldr	r2, [pc, #204]	@ (80042e4 <HAL_DMA_Init+0x1c4>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d03b      	beq.n	8004294 <HAL_DMA_Init+0x174>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a31      	ldr	r2, [pc, #196]	@ (80042e8 <HAL_DMA_Init+0x1c8>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d036      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a30      	ldr	r2, [pc, #192]	@ (80042ec <HAL_DMA_Init+0x1cc>)
 800422c:	4293      	cmp	r3, r2
 800422e:	d031      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a2e      	ldr	r2, [pc, #184]	@ (80042f0 <HAL_DMA_Init+0x1d0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d02c      	beq.n	8004294 <HAL_DMA_Init+0x174>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	4a2d      	ldr	r2, [pc, #180]	@ (80042f4 <HAL_DMA_Init+0x1d4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d027      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a2b      	ldr	r2, [pc, #172]	@ (80042f8 <HAL_DMA_Init+0x1d8>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d022      	beq.n	8004294 <HAL_DMA_Init+0x174>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a2a      	ldr	r2, [pc, #168]	@ (80042fc <HAL_DMA_Init+0x1dc>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d01d      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a28      	ldr	r2, [pc, #160]	@ (8004300 <HAL_DMA_Init+0x1e0>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d018      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a27      	ldr	r2, [pc, #156]	@ (8004304 <HAL_DMA_Init+0x1e4>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d013      	beq.n	8004294 <HAL_DMA_Init+0x174>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a25      	ldr	r2, [pc, #148]	@ (8004308 <HAL_DMA_Init+0x1e8>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00e      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a24      	ldr	r2, [pc, #144]	@ (800430c <HAL_DMA_Init+0x1ec>)
 800427c:	4293      	cmp	r3, r2
 800427e:	d009      	beq.n	8004294 <HAL_DMA_Init+0x174>
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a22      	ldr	r2, [pc, #136]	@ (8004310 <HAL_DMA_Init+0x1f0>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d004      	beq.n	8004294 <HAL_DMA_Init+0x174>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a21      	ldr	r2, [pc, #132]	@ (8004314 <HAL_DMA_Init+0x1f4>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d108      	bne.n	80042a6 <HAL_DMA_Init+0x186>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f022 0201 	bic.w	r2, r2, #1
 80042a2:	601a      	str	r2, [r3, #0]
 80042a4:	e007      	b.n	80042b6 <HAL_DMA_Init+0x196>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0201 	bic.w	r2, r2, #1
 80042b4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80042b6:	e02f      	b.n	8004318 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042b8:	f7fe fa42 	bl	8002740 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b05      	cmp	r3, #5
 80042c4:	d928      	bls.n	8004318 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2220      	movs	r2, #32
 80042ca:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2203      	movs	r2, #3
 80042d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e242      	b.n	800475e <HAL_DMA_Init+0x63e>
 80042d8:	40020010 	.word	0x40020010
 80042dc:	40020028 	.word	0x40020028
 80042e0:	40020040 	.word	0x40020040
 80042e4:	40020058 	.word	0x40020058
 80042e8:	40020070 	.word	0x40020070
 80042ec:	40020088 	.word	0x40020088
 80042f0:	400200a0 	.word	0x400200a0
 80042f4:	400200b8 	.word	0x400200b8
 80042f8:	40020410 	.word	0x40020410
 80042fc:	40020428 	.word	0x40020428
 8004300:	40020440 	.word	0x40020440
 8004304:	40020458 	.word	0x40020458
 8004308:	40020470 	.word	0x40020470
 800430c:	40020488 	.word	0x40020488
 8004310:	400204a0 	.word	0x400204a0
 8004314:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1c8      	bne.n	80042b8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800432e:	697a      	ldr	r2, [r7, #20]
 8004330:	4b83      	ldr	r3, [pc, #524]	@ (8004540 <HAL_DMA_Init+0x420>)
 8004332:	4013      	ands	r3, r2
 8004334:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800433e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800434a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004356:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004368:	2b04      	cmp	r3, #4
 800436a:	d107      	bne.n	800437c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004374:	4313      	orrs	r3, r2
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	4313      	orrs	r3, r2
 800437a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	2b28      	cmp	r3, #40	@ 0x28
 8004382:	d903      	bls.n	800438c <HAL_DMA_Init+0x26c>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	2b2e      	cmp	r3, #46	@ 0x2e
 800438a:	d91f      	bls.n	80043cc <HAL_DMA_Init+0x2ac>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b3e      	cmp	r3, #62	@ 0x3e
 8004392:	d903      	bls.n	800439c <HAL_DMA_Init+0x27c>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2b42      	cmp	r3, #66	@ 0x42
 800439a:	d917      	bls.n	80043cc <HAL_DMA_Init+0x2ac>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	2b46      	cmp	r3, #70	@ 0x46
 80043a2:	d903      	bls.n	80043ac <HAL_DMA_Init+0x28c>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	2b48      	cmp	r3, #72	@ 0x48
 80043aa:	d90f      	bls.n	80043cc <HAL_DMA_Init+0x2ac>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	2b4e      	cmp	r3, #78	@ 0x4e
 80043b2:	d903      	bls.n	80043bc <HAL_DMA_Init+0x29c>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2b52      	cmp	r3, #82	@ 0x52
 80043ba:	d907      	bls.n	80043cc <HAL_DMA_Init+0x2ac>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2b73      	cmp	r3, #115	@ 0x73
 80043c2:	d905      	bls.n	80043d0 <HAL_DMA_Init+0x2b0>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	2b77      	cmp	r3, #119	@ 0x77
 80043ca:	d801      	bhi.n	80043d0 <HAL_DMA_Init+0x2b0>
 80043cc:	2301      	movs	r3, #1
 80043ce:	e000      	b.n	80043d2 <HAL_DMA_Init+0x2b2>
 80043d0:	2300      	movs	r3, #0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043dc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	697a      	ldr	r2, [r7, #20]
 80043e4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f023 0307 	bic.w	r3, r3, #7
 80043f4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fa:	697a      	ldr	r2, [r7, #20]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004404:	2b04      	cmp	r3, #4
 8004406:	d117      	bne.n	8004438 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	4313      	orrs	r3, r2
 8004410:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00e      	beq.n	8004438 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f001 fbfa 	bl	8005c14 <DMA_CheckFifoParam>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d008      	beq.n	8004438 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2240      	movs	r2, #64	@ 0x40
 800442a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e192      	b.n	800475e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	697a      	ldr	r2, [r7, #20]
 800443e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f001 fb35 	bl	8005ab0 <DMA_CalcBaseAndBitshift>
 8004446:	4603      	mov	r3, r0
 8004448:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800444e:	f003 031f 	and.w	r3, r3, #31
 8004452:	223f      	movs	r2, #63	@ 0x3f
 8004454:	409a      	lsls	r2, r3
 8004456:	68bb      	ldr	r3, [r7, #8]
 8004458:	609a      	str	r2, [r3, #8]
 800445a:	e0c8      	b.n	80045ee <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a38      	ldr	r2, [pc, #224]	@ (8004544 <HAL_DMA_Init+0x424>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d022      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a37      	ldr	r2, [pc, #220]	@ (8004548 <HAL_DMA_Init+0x428>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d01d      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	4a35      	ldr	r2, [pc, #212]	@ (800454c <HAL_DMA_Init+0x42c>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d018      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a34      	ldr	r2, [pc, #208]	@ (8004550 <HAL_DMA_Init+0x430>)
 8004480:	4293      	cmp	r3, r2
 8004482:	d013      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	4a32      	ldr	r2, [pc, #200]	@ (8004554 <HAL_DMA_Init+0x434>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00e      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	4a31      	ldr	r2, [pc, #196]	@ (8004558 <HAL_DMA_Init+0x438>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d009      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a2f      	ldr	r2, [pc, #188]	@ (800455c <HAL_DMA_Init+0x43c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d004      	beq.n	80044ac <HAL_DMA_Init+0x38c>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	4a2e      	ldr	r2, [pc, #184]	@ (8004560 <HAL_DMA_Init+0x440>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d101      	bne.n	80044b0 <HAL_DMA_Init+0x390>
 80044ac:	2301      	movs	r3, #1
 80044ae:	e000      	b.n	80044b2 <HAL_DMA_Init+0x392>
 80044b0:	2300      	movs	r3, #0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f000 8092 	beq.w	80045dc <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a21      	ldr	r2, [pc, #132]	@ (8004544 <HAL_DMA_Init+0x424>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d021      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a20      	ldr	r2, [pc, #128]	@ (8004548 <HAL_DMA_Init+0x428>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d01c      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a1e      	ldr	r2, [pc, #120]	@ (800454c <HAL_DMA_Init+0x42c>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d017      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a1d      	ldr	r2, [pc, #116]	@ (8004550 <HAL_DMA_Init+0x430>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d012      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a1b      	ldr	r2, [pc, #108]	@ (8004554 <HAL_DMA_Init+0x434>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00d      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a1a      	ldr	r2, [pc, #104]	@ (8004558 <HAL_DMA_Init+0x438>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d008      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a18      	ldr	r2, [pc, #96]	@ (800455c <HAL_DMA_Init+0x43c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d003      	beq.n	8004506 <HAL_DMA_Init+0x3e6>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a17      	ldr	r2, [pc, #92]	@ (8004560 <HAL_DMA_Init+0x440>)
 8004504:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2202      	movs	r2, #2
 800450a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	4b10      	ldr	r3, [pc, #64]	@ (8004564 <HAL_DMA_Init+0x444>)
 8004522:	4013      	ands	r3, r2
 8004524:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	2b40      	cmp	r3, #64	@ 0x40
 800452c:	d01c      	beq.n	8004568 <HAL_DMA_Init+0x448>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	2b80      	cmp	r3, #128	@ 0x80
 8004534:	d102      	bne.n	800453c <HAL_DMA_Init+0x41c>
 8004536:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800453a:	e016      	b.n	800456a <HAL_DMA_Init+0x44a>
 800453c:	2300      	movs	r3, #0
 800453e:	e014      	b.n	800456a <HAL_DMA_Init+0x44a>
 8004540:	fe10803f 	.word	0xfe10803f
 8004544:	58025408 	.word	0x58025408
 8004548:	5802541c 	.word	0x5802541c
 800454c:	58025430 	.word	0x58025430
 8004550:	58025444 	.word	0x58025444
 8004554:	58025458 	.word	0x58025458
 8004558:	5802546c 	.word	0x5802546c
 800455c:	58025480 	.word	0x58025480
 8004560:	58025494 	.word	0x58025494
 8004564:	fffe000f 	.word	0xfffe000f
 8004568:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	68d2      	ldr	r2, [r2, #12]
 800456e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004570:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691b      	ldr	r3, [r3, #16]
 8004576:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004578:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	695b      	ldr	r3, [r3, #20]
 800457e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004580:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	699b      	ldr	r3, [r3, #24]
 8004586:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004588:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004590:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004598:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	4b6e      	ldr	r3, [pc, #440]	@ (8004768 <HAL_DMA_Init+0x648>)
 80045b0:	4413      	add	r3, r2
 80045b2:	4a6e      	ldr	r2, [pc, #440]	@ (800476c <HAL_DMA_Init+0x64c>)
 80045b4:	fba2 2303 	umull	r2, r3, r2, r3
 80045b8:	091b      	lsrs	r3, r3, #4
 80045ba:	009a      	lsls	r2, r3, #2
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f001 fa75 	bl	8005ab0 <DMA_CalcBaseAndBitshift>
 80045c6:	4603      	mov	r3, r0
 80045c8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045ce:	f003 031f 	and.w	r3, r3, #31
 80045d2:	2201      	movs	r2, #1
 80045d4:	409a      	lsls	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	605a      	str	r2, [r3, #4]
 80045da:	e008      	b.n	80045ee <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2240      	movs	r2, #64	@ 0x40
 80045e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2203      	movs	r2, #3
 80045e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e0b7      	b.n	800475e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a5f      	ldr	r2, [pc, #380]	@ (8004770 <HAL_DMA_Init+0x650>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d072      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a5d      	ldr	r2, [pc, #372]	@ (8004774 <HAL_DMA_Init+0x654>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d06d      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a5c      	ldr	r2, [pc, #368]	@ (8004778 <HAL_DMA_Init+0x658>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d068      	beq.n	80046de <HAL_DMA_Init+0x5be>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a5a      	ldr	r2, [pc, #360]	@ (800477c <HAL_DMA_Init+0x65c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d063      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a59      	ldr	r2, [pc, #356]	@ (8004780 <HAL_DMA_Init+0x660>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d05e      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a57      	ldr	r2, [pc, #348]	@ (8004784 <HAL_DMA_Init+0x664>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d059      	beq.n	80046de <HAL_DMA_Init+0x5be>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a56      	ldr	r2, [pc, #344]	@ (8004788 <HAL_DMA_Init+0x668>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d054      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a54      	ldr	r2, [pc, #336]	@ (800478c <HAL_DMA_Init+0x66c>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d04f      	beq.n	80046de <HAL_DMA_Init+0x5be>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a53      	ldr	r2, [pc, #332]	@ (8004790 <HAL_DMA_Init+0x670>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d04a      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a51      	ldr	r2, [pc, #324]	@ (8004794 <HAL_DMA_Init+0x674>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d045      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a50      	ldr	r2, [pc, #320]	@ (8004798 <HAL_DMA_Init+0x678>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d040      	beq.n	80046de <HAL_DMA_Init+0x5be>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a4e      	ldr	r2, [pc, #312]	@ (800479c <HAL_DMA_Init+0x67c>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d03b      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a4d      	ldr	r2, [pc, #308]	@ (80047a0 <HAL_DMA_Init+0x680>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d036      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a4b      	ldr	r2, [pc, #300]	@ (80047a4 <HAL_DMA_Init+0x684>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d031      	beq.n	80046de <HAL_DMA_Init+0x5be>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a4a      	ldr	r2, [pc, #296]	@ (80047a8 <HAL_DMA_Init+0x688>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d02c      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a48      	ldr	r2, [pc, #288]	@ (80047ac <HAL_DMA_Init+0x68c>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d027      	beq.n	80046de <HAL_DMA_Init+0x5be>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a47      	ldr	r2, [pc, #284]	@ (80047b0 <HAL_DMA_Init+0x690>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d022      	beq.n	80046de <HAL_DMA_Init+0x5be>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a45      	ldr	r2, [pc, #276]	@ (80047b4 <HAL_DMA_Init+0x694>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d01d      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a44      	ldr	r2, [pc, #272]	@ (80047b8 <HAL_DMA_Init+0x698>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d018      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a42      	ldr	r2, [pc, #264]	@ (80047bc <HAL_DMA_Init+0x69c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d013      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	4a41      	ldr	r2, [pc, #260]	@ (80047c0 <HAL_DMA_Init+0x6a0>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d00e      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a3f      	ldr	r2, [pc, #252]	@ (80047c4 <HAL_DMA_Init+0x6a4>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d009      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a3e      	ldr	r2, [pc, #248]	@ (80047c8 <HAL_DMA_Init+0x6a8>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d004      	beq.n	80046de <HAL_DMA_Init+0x5be>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a3c      	ldr	r2, [pc, #240]	@ (80047cc <HAL_DMA_Init+0x6ac>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d101      	bne.n	80046e2 <HAL_DMA_Init+0x5c2>
 80046de:	2301      	movs	r3, #1
 80046e0:	e000      	b.n	80046e4 <HAL_DMA_Init+0x5c4>
 80046e2:	2300      	movs	r3, #0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d032      	beq.n	800474e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f001 fb0f 	bl	8005d0c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	2b80      	cmp	r3, #128	@ 0x80
 80046f4:	d102      	bne.n	80046fc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004704:	b2d2      	uxtb	r2, r2
 8004706:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004710:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d010      	beq.n	800473c <HAL_DMA_Init+0x61c>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	2b08      	cmp	r3, #8
 8004720:	d80c      	bhi.n	800473c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004722:	6878      	ldr	r0, [r7, #4]
 8004724:	f001 fb8c 	bl	8005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800472c:	2200      	movs	r2, #0
 800472e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004738:	605a      	str	r2, [r3, #4]
 800473a:	e008      	b.n	800474e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2201      	movs	r2, #1
 8004758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3718      	adds	r7, #24
 8004762:	46bd      	mov	sp, r7
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	a7fdabf8 	.word	0xa7fdabf8
 800476c:	cccccccd 	.word	0xcccccccd
 8004770:	40020010 	.word	0x40020010
 8004774:	40020028 	.word	0x40020028
 8004778:	40020040 	.word	0x40020040
 800477c:	40020058 	.word	0x40020058
 8004780:	40020070 	.word	0x40020070
 8004784:	40020088 	.word	0x40020088
 8004788:	400200a0 	.word	0x400200a0
 800478c:	400200b8 	.word	0x400200b8
 8004790:	40020410 	.word	0x40020410
 8004794:	40020428 	.word	0x40020428
 8004798:	40020440 	.word	0x40020440
 800479c:	40020458 	.word	0x40020458
 80047a0:	40020470 	.word	0x40020470
 80047a4:	40020488 	.word	0x40020488
 80047a8:	400204a0 	.word	0x400204a0
 80047ac:	400204b8 	.word	0x400204b8
 80047b0:	58025408 	.word	0x58025408
 80047b4:	5802541c 	.word	0x5802541c
 80047b8:	58025430 	.word	0x58025430
 80047bc:	58025444 	.word	0x58025444
 80047c0:	58025458 	.word	0x58025458
 80047c4:	5802546c 	.word	0x5802546c
 80047c8:	58025480 	.word	0x58025480
 80047cc:	58025494 	.word	0x58025494

080047d0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e237      	b.n	8004c52 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d004      	beq.n	80047f8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2280      	movs	r2, #128	@ 0x80
 80047f2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e22c      	b.n	8004c52 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a5c      	ldr	r2, [pc, #368]	@ (8004970 <HAL_DMA_Abort_IT+0x1a0>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d04a      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a5b      	ldr	r2, [pc, #364]	@ (8004974 <HAL_DMA_Abort_IT+0x1a4>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d045      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a59      	ldr	r2, [pc, #356]	@ (8004978 <HAL_DMA_Abort_IT+0x1a8>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d040      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a58      	ldr	r2, [pc, #352]	@ (800497c <HAL_DMA_Abort_IT+0x1ac>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d03b      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a56      	ldr	r2, [pc, #344]	@ (8004980 <HAL_DMA_Abort_IT+0x1b0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d036      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a55      	ldr	r2, [pc, #340]	@ (8004984 <HAL_DMA_Abort_IT+0x1b4>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d031      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a53      	ldr	r2, [pc, #332]	@ (8004988 <HAL_DMA_Abort_IT+0x1b8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d02c      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a52      	ldr	r2, [pc, #328]	@ (800498c <HAL_DMA_Abort_IT+0x1bc>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d027      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a50      	ldr	r2, [pc, #320]	@ (8004990 <HAL_DMA_Abort_IT+0x1c0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d022      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a4f      	ldr	r2, [pc, #316]	@ (8004994 <HAL_DMA_Abort_IT+0x1c4>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d01d      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a4d      	ldr	r2, [pc, #308]	@ (8004998 <HAL_DMA_Abort_IT+0x1c8>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d018      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a4c      	ldr	r2, [pc, #304]	@ (800499c <HAL_DMA_Abort_IT+0x1cc>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d013      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a4a      	ldr	r2, [pc, #296]	@ (80049a0 <HAL_DMA_Abort_IT+0x1d0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00e      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a49      	ldr	r2, [pc, #292]	@ (80049a4 <HAL_DMA_Abort_IT+0x1d4>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d009      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a47      	ldr	r2, [pc, #284]	@ (80049a8 <HAL_DMA_Abort_IT+0x1d8>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d004      	beq.n	8004898 <HAL_DMA_Abort_IT+0xc8>
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a46      	ldr	r2, [pc, #280]	@ (80049ac <HAL_DMA_Abort_IT+0x1dc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d101      	bne.n	800489c <HAL_DMA_Abort_IT+0xcc>
 8004898:	2301      	movs	r3, #1
 800489a:	e000      	b.n	800489e <HAL_DMA_Abort_IT+0xce>
 800489c:	2300      	movs	r3, #0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 8086 	beq.w	80049b0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2204      	movs	r2, #4
 80048a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a2f      	ldr	r2, [pc, #188]	@ (8004970 <HAL_DMA_Abort_IT+0x1a0>)
 80048b2:	4293      	cmp	r3, r2
 80048b4:	d04a      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a2e      	ldr	r2, [pc, #184]	@ (8004974 <HAL_DMA_Abort_IT+0x1a4>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d045      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004978 <HAL_DMA_Abort_IT+0x1a8>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d040      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a2b      	ldr	r2, [pc, #172]	@ (800497c <HAL_DMA_Abort_IT+0x1ac>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d03b      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a29      	ldr	r2, [pc, #164]	@ (8004980 <HAL_DMA_Abort_IT+0x1b0>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d036      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a28      	ldr	r2, [pc, #160]	@ (8004984 <HAL_DMA_Abort_IT+0x1b4>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d031      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a26      	ldr	r2, [pc, #152]	@ (8004988 <HAL_DMA_Abort_IT+0x1b8>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d02c      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a25      	ldr	r2, [pc, #148]	@ (800498c <HAL_DMA_Abort_IT+0x1bc>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d027      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a23      	ldr	r2, [pc, #140]	@ (8004990 <HAL_DMA_Abort_IT+0x1c0>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d022      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a22      	ldr	r2, [pc, #136]	@ (8004994 <HAL_DMA_Abort_IT+0x1c4>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d01d      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a20      	ldr	r2, [pc, #128]	@ (8004998 <HAL_DMA_Abort_IT+0x1c8>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d018      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a1f      	ldr	r2, [pc, #124]	@ (800499c <HAL_DMA_Abort_IT+0x1cc>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d013      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a1d      	ldr	r2, [pc, #116]	@ (80049a0 <HAL_DMA_Abort_IT+0x1d0>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d00e      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a1c      	ldr	r2, [pc, #112]	@ (80049a4 <HAL_DMA_Abort_IT+0x1d4>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d009      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a1a      	ldr	r2, [pc, #104]	@ (80049a8 <HAL_DMA_Abort_IT+0x1d8>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d004      	beq.n	800494c <HAL_DMA_Abort_IT+0x17c>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a19      	ldr	r2, [pc, #100]	@ (80049ac <HAL_DMA_Abort_IT+0x1dc>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d108      	bne.n	800495e <HAL_DMA_Abort_IT+0x18e>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 0201 	bic.w	r2, r2, #1
 800495a:	601a      	str	r2, [r3, #0]
 800495c:	e178      	b.n	8004c50 <HAL_DMA_Abort_IT+0x480>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0201 	bic.w	r2, r2, #1
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e16f      	b.n	8004c50 <HAL_DMA_Abort_IT+0x480>
 8004970:	40020010 	.word	0x40020010
 8004974:	40020028 	.word	0x40020028
 8004978:	40020040 	.word	0x40020040
 800497c:	40020058 	.word	0x40020058
 8004980:	40020070 	.word	0x40020070
 8004984:	40020088 	.word	0x40020088
 8004988:	400200a0 	.word	0x400200a0
 800498c:	400200b8 	.word	0x400200b8
 8004990:	40020410 	.word	0x40020410
 8004994:	40020428 	.word	0x40020428
 8004998:	40020440 	.word	0x40020440
 800499c:	40020458 	.word	0x40020458
 80049a0:	40020470 	.word	0x40020470
 80049a4:	40020488 	.word	0x40020488
 80049a8:	400204a0 	.word	0x400204a0
 80049ac:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f022 020e 	bic.w	r2, r2, #14
 80049be:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a6c      	ldr	r2, [pc, #432]	@ (8004b78 <HAL_DMA_Abort_IT+0x3a8>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d04a      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a6b      	ldr	r2, [pc, #428]	@ (8004b7c <HAL_DMA_Abort_IT+0x3ac>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d045      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a69      	ldr	r2, [pc, #420]	@ (8004b80 <HAL_DMA_Abort_IT+0x3b0>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d040      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a68      	ldr	r2, [pc, #416]	@ (8004b84 <HAL_DMA_Abort_IT+0x3b4>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d03b      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a66      	ldr	r2, [pc, #408]	@ (8004b88 <HAL_DMA_Abort_IT+0x3b8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d036      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a65      	ldr	r2, [pc, #404]	@ (8004b8c <HAL_DMA_Abort_IT+0x3bc>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d031      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a63      	ldr	r2, [pc, #396]	@ (8004b90 <HAL_DMA_Abort_IT+0x3c0>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d02c      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a62      	ldr	r2, [pc, #392]	@ (8004b94 <HAL_DMA_Abort_IT+0x3c4>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d027      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a60      	ldr	r2, [pc, #384]	@ (8004b98 <HAL_DMA_Abort_IT+0x3c8>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d022      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a5f      	ldr	r2, [pc, #380]	@ (8004b9c <HAL_DMA_Abort_IT+0x3cc>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d01d      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4a5d      	ldr	r2, [pc, #372]	@ (8004ba0 <HAL_DMA_Abort_IT+0x3d0>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d018      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4a5c      	ldr	r2, [pc, #368]	@ (8004ba4 <HAL_DMA_Abort_IT+0x3d4>)
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d013      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a5a      	ldr	r2, [pc, #360]	@ (8004ba8 <HAL_DMA_Abort_IT+0x3d8>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00e      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a59      	ldr	r2, [pc, #356]	@ (8004bac <HAL_DMA_Abort_IT+0x3dc>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d009      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a57      	ldr	r2, [pc, #348]	@ (8004bb0 <HAL_DMA_Abort_IT+0x3e0>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d004      	beq.n	8004a60 <HAL_DMA_Abort_IT+0x290>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a56      	ldr	r2, [pc, #344]	@ (8004bb4 <HAL_DMA_Abort_IT+0x3e4>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d108      	bne.n	8004a72 <HAL_DMA_Abort_IT+0x2a2>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0201 	bic.w	r2, r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]
 8004a70:	e007      	b.n	8004a82 <HAL_DMA_Abort_IT+0x2b2>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 0201 	bic.w	r2, r2, #1
 8004a80:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a3c      	ldr	r2, [pc, #240]	@ (8004b78 <HAL_DMA_Abort_IT+0x3a8>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d072      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a3a      	ldr	r2, [pc, #232]	@ (8004b7c <HAL_DMA_Abort_IT+0x3ac>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d06d      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a39      	ldr	r2, [pc, #228]	@ (8004b80 <HAL_DMA_Abort_IT+0x3b0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d068      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a37      	ldr	r2, [pc, #220]	@ (8004b84 <HAL_DMA_Abort_IT+0x3b4>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d063      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a36      	ldr	r2, [pc, #216]	@ (8004b88 <HAL_DMA_Abort_IT+0x3b8>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d05e      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a34      	ldr	r2, [pc, #208]	@ (8004b8c <HAL_DMA_Abort_IT+0x3bc>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d059      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a33      	ldr	r2, [pc, #204]	@ (8004b90 <HAL_DMA_Abort_IT+0x3c0>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d054      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a31      	ldr	r2, [pc, #196]	@ (8004b94 <HAL_DMA_Abort_IT+0x3c4>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d04f      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a30      	ldr	r2, [pc, #192]	@ (8004b98 <HAL_DMA_Abort_IT+0x3c8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d04a      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a2e      	ldr	r2, [pc, #184]	@ (8004b9c <HAL_DMA_Abort_IT+0x3cc>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d045      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a2d      	ldr	r2, [pc, #180]	@ (8004ba0 <HAL_DMA_Abort_IT+0x3d0>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d040      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a2b      	ldr	r2, [pc, #172]	@ (8004ba4 <HAL_DMA_Abort_IT+0x3d4>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d03b      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a2a      	ldr	r2, [pc, #168]	@ (8004ba8 <HAL_DMA_Abort_IT+0x3d8>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d036      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a28      	ldr	r2, [pc, #160]	@ (8004bac <HAL_DMA_Abort_IT+0x3dc>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d031      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a27      	ldr	r2, [pc, #156]	@ (8004bb0 <HAL_DMA_Abort_IT+0x3e0>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d02c      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a25      	ldr	r2, [pc, #148]	@ (8004bb4 <HAL_DMA_Abort_IT+0x3e4>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d027      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a24      	ldr	r2, [pc, #144]	@ (8004bb8 <HAL_DMA_Abort_IT+0x3e8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d022      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a22      	ldr	r2, [pc, #136]	@ (8004bbc <HAL_DMA_Abort_IT+0x3ec>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d01d      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a21      	ldr	r2, [pc, #132]	@ (8004bc0 <HAL_DMA_Abort_IT+0x3f0>)
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	d018      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a1f      	ldr	r2, [pc, #124]	@ (8004bc4 <HAL_DMA_Abort_IT+0x3f4>)
 8004b46:	4293      	cmp	r3, r2
 8004b48:	d013      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004bc8 <HAL_DMA_Abort_IT+0x3f8>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d00e      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a1c      	ldr	r2, [pc, #112]	@ (8004bcc <HAL_DMA_Abort_IT+0x3fc>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d009      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a1b      	ldr	r2, [pc, #108]	@ (8004bd0 <HAL_DMA_Abort_IT+0x400>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d004      	beq.n	8004b72 <HAL_DMA_Abort_IT+0x3a2>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a19      	ldr	r2, [pc, #100]	@ (8004bd4 <HAL_DMA_Abort_IT+0x404>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d132      	bne.n	8004bd8 <HAL_DMA_Abort_IT+0x408>
 8004b72:	2301      	movs	r3, #1
 8004b74:	e031      	b.n	8004bda <HAL_DMA_Abort_IT+0x40a>
 8004b76:	bf00      	nop
 8004b78:	40020010 	.word	0x40020010
 8004b7c:	40020028 	.word	0x40020028
 8004b80:	40020040 	.word	0x40020040
 8004b84:	40020058 	.word	0x40020058
 8004b88:	40020070 	.word	0x40020070
 8004b8c:	40020088 	.word	0x40020088
 8004b90:	400200a0 	.word	0x400200a0
 8004b94:	400200b8 	.word	0x400200b8
 8004b98:	40020410 	.word	0x40020410
 8004b9c:	40020428 	.word	0x40020428
 8004ba0:	40020440 	.word	0x40020440
 8004ba4:	40020458 	.word	0x40020458
 8004ba8:	40020470 	.word	0x40020470
 8004bac:	40020488 	.word	0x40020488
 8004bb0:	400204a0 	.word	0x400204a0
 8004bb4:	400204b8 	.word	0x400204b8
 8004bb8:	58025408 	.word	0x58025408
 8004bbc:	5802541c 	.word	0x5802541c
 8004bc0:	58025430 	.word	0x58025430
 8004bc4:	58025444 	.word	0x58025444
 8004bc8:	58025458 	.word	0x58025458
 8004bcc:	5802546c 	.word	0x5802546c
 8004bd0:	58025480 	.word	0x58025480
 8004bd4:	58025494 	.word	0x58025494
 8004bd8:	2300      	movs	r3, #0
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d028      	beq.n	8004c30 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004be8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004bec:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bf8:	f003 031f 	and.w	r3, r3, #31
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	409a      	lsls	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004c0c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00c      	beq.n	8004c30 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004c24:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004c2e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2201      	movs	r2, #1
 8004c34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d003      	beq.n	8004c50 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop

08004c5c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b08a      	sub	sp, #40	@ 0x28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004c64:	2300      	movs	r3, #0
 8004c66:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004c68:	4b67      	ldr	r3, [pc, #412]	@ (8004e08 <HAL_DMA_IRQHandler+0x1ac>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a67      	ldr	r2, [pc, #412]	@ (8004e0c <HAL_DMA_IRQHandler+0x1b0>)
 8004c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c72:	0a9b      	lsrs	r3, r3, #10
 8004c74:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c7a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c80:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a5f      	ldr	r2, [pc, #380]	@ (8004e10 <HAL_DMA_IRQHandler+0x1b4>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d04a      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a5d      	ldr	r2, [pc, #372]	@ (8004e14 <HAL_DMA_IRQHandler+0x1b8>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d045      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a5c      	ldr	r2, [pc, #368]	@ (8004e18 <HAL_DMA_IRQHandler+0x1bc>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d040      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a5a      	ldr	r2, [pc, #360]	@ (8004e1c <HAL_DMA_IRQHandler+0x1c0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d03b      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a59      	ldr	r2, [pc, #356]	@ (8004e20 <HAL_DMA_IRQHandler+0x1c4>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d036      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a57      	ldr	r2, [pc, #348]	@ (8004e24 <HAL_DMA_IRQHandler+0x1c8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d031      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a56      	ldr	r2, [pc, #344]	@ (8004e28 <HAL_DMA_IRQHandler+0x1cc>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d02c      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a54      	ldr	r2, [pc, #336]	@ (8004e2c <HAL_DMA_IRQHandler+0x1d0>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d027      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a53      	ldr	r2, [pc, #332]	@ (8004e30 <HAL_DMA_IRQHandler+0x1d4>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d022      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a51      	ldr	r2, [pc, #324]	@ (8004e34 <HAL_DMA_IRQHandler+0x1d8>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d01d      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a50      	ldr	r2, [pc, #320]	@ (8004e38 <HAL_DMA_IRQHandler+0x1dc>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d018      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	4a4e      	ldr	r2, [pc, #312]	@ (8004e3c <HAL_DMA_IRQHandler+0x1e0>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d013      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a4d      	ldr	r2, [pc, #308]	@ (8004e40 <HAL_DMA_IRQHandler+0x1e4>)
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d00e      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a4b      	ldr	r2, [pc, #300]	@ (8004e44 <HAL_DMA_IRQHandler+0x1e8>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d009      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a4a      	ldr	r2, [pc, #296]	@ (8004e48 <HAL_DMA_IRQHandler+0x1ec>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d004      	beq.n	8004d2e <HAL_DMA_IRQHandler+0xd2>
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a48      	ldr	r2, [pc, #288]	@ (8004e4c <HAL_DMA_IRQHandler+0x1f0>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d101      	bne.n	8004d32 <HAL_DMA_IRQHandler+0xd6>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e000      	b.n	8004d34 <HAL_DMA_IRQHandler+0xd8>
 8004d32:	2300      	movs	r3, #0
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f000 842b 	beq.w	8005590 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d3e:	f003 031f 	and.w	r3, r3, #31
 8004d42:	2208      	movs	r2, #8
 8004d44:	409a      	lsls	r2, r3
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	4013      	ands	r3, r2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 80a2 	beq.w	8004e94 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a2e      	ldr	r2, [pc, #184]	@ (8004e10 <HAL_DMA_IRQHandler+0x1b4>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d04a      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a2d      	ldr	r2, [pc, #180]	@ (8004e14 <HAL_DMA_IRQHandler+0x1b8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d045      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a2b      	ldr	r2, [pc, #172]	@ (8004e18 <HAL_DMA_IRQHandler+0x1bc>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d040      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a2a      	ldr	r2, [pc, #168]	@ (8004e1c <HAL_DMA_IRQHandler+0x1c0>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d03b      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a28      	ldr	r2, [pc, #160]	@ (8004e20 <HAL_DMA_IRQHandler+0x1c4>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d036      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a27      	ldr	r2, [pc, #156]	@ (8004e24 <HAL_DMA_IRQHandler+0x1c8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d031      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a25      	ldr	r2, [pc, #148]	@ (8004e28 <HAL_DMA_IRQHandler+0x1cc>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d02c      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a24      	ldr	r2, [pc, #144]	@ (8004e2c <HAL_DMA_IRQHandler+0x1d0>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d027      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a22      	ldr	r2, [pc, #136]	@ (8004e30 <HAL_DMA_IRQHandler+0x1d4>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d022      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a21      	ldr	r2, [pc, #132]	@ (8004e34 <HAL_DMA_IRQHandler+0x1d8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d01d      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e38 <HAL_DMA_IRQHandler+0x1dc>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d018      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e3c <HAL_DMA_IRQHandler+0x1e0>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d013      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8004e40 <HAL_DMA_IRQHandler+0x1e4>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d00e      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8004e44 <HAL_DMA_IRQHandler+0x1e8>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d009      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a19      	ldr	r2, [pc, #100]	@ (8004e48 <HAL_DMA_IRQHandler+0x1ec>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d004      	beq.n	8004df0 <HAL_DMA_IRQHandler+0x194>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a18      	ldr	r2, [pc, #96]	@ (8004e4c <HAL_DMA_IRQHandler+0x1f0>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d12f      	bne.n	8004e50 <HAL_DMA_IRQHandler+0x1f4>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0304 	and.w	r3, r3, #4
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	bf14      	ite	ne
 8004dfe:	2301      	movne	r3, #1
 8004e00:	2300      	moveq	r3, #0
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	e02e      	b.n	8004e64 <HAL_DMA_IRQHandler+0x208>
 8004e06:	bf00      	nop
 8004e08:	24000000 	.word	0x24000000
 8004e0c:	1b4e81b5 	.word	0x1b4e81b5
 8004e10:	40020010 	.word	0x40020010
 8004e14:	40020028 	.word	0x40020028
 8004e18:	40020040 	.word	0x40020040
 8004e1c:	40020058 	.word	0x40020058
 8004e20:	40020070 	.word	0x40020070
 8004e24:	40020088 	.word	0x40020088
 8004e28:	400200a0 	.word	0x400200a0
 8004e2c:	400200b8 	.word	0x400200b8
 8004e30:	40020410 	.word	0x40020410
 8004e34:	40020428 	.word	0x40020428
 8004e38:	40020440 	.word	0x40020440
 8004e3c:	40020458 	.word	0x40020458
 8004e40:	40020470 	.word	0x40020470
 8004e44:	40020488 	.word	0x40020488
 8004e48:	400204a0 	.word	0x400204a0
 8004e4c:	400204b8 	.word	0x400204b8
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0308 	and.w	r3, r3, #8
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	bf14      	ite	ne
 8004e5e:	2301      	movne	r3, #1
 8004e60:	2300      	moveq	r3, #0
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d015      	beq.n	8004e94 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0204 	bic.w	r2, r2, #4
 8004e76:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7c:	f003 031f 	and.w	r3, r3, #31
 8004e80:	2208      	movs	r2, #8
 8004e82:	409a      	lsls	r2, r3
 8004e84:	6a3b      	ldr	r3, [r7, #32]
 8004e86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e8c:	f043 0201 	orr.w	r2, r3, #1
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e98:	f003 031f 	and.w	r3, r3, #31
 8004e9c:	69ba      	ldr	r2, [r7, #24]
 8004e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004ea2:	f003 0301 	and.w	r3, r3, #1
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d06e      	beq.n	8004f88 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a69      	ldr	r2, [pc, #420]	@ (8005054 <HAL_DMA_IRQHandler+0x3f8>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d04a      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a67      	ldr	r2, [pc, #412]	@ (8005058 <HAL_DMA_IRQHandler+0x3fc>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d045      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a66      	ldr	r2, [pc, #408]	@ (800505c <HAL_DMA_IRQHandler+0x400>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d040      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a64      	ldr	r2, [pc, #400]	@ (8005060 <HAL_DMA_IRQHandler+0x404>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d03b      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4a63      	ldr	r2, [pc, #396]	@ (8005064 <HAL_DMA_IRQHandler+0x408>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d036      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a61      	ldr	r2, [pc, #388]	@ (8005068 <HAL_DMA_IRQHandler+0x40c>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d031      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a60      	ldr	r2, [pc, #384]	@ (800506c <HAL_DMA_IRQHandler+0x410>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d02c      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a5e      	ldr	r2, [pc, #376]	@ (8005070 <HAL_DMA_IRQHandler+0x414>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d027      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a5d      	ldr	r2, [pc, #372]	@ (8005074 <HAL_DMA_IRQHandler+0x418>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d022      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a5b      	ldr	r2, [pc, #364]	@ (8005078 <HAL_DMA_IRQHandler+0x41c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d01d      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a5a      	ldr	r2, [pc, #360]	@ (800507c <HAL_DMA_IRQHandler+0x420>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d018      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a58      	ldr	r2, [pc, #352]	@ (8005080 <HAL_DMA_IRQHandler+0x424>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d013      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a57      	ldr	r2, [pc, #348]	@ (8005084 <HAL_DMA_IRQHandler+0x428>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d00e      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a55      	ldr	r2, [pc, #340]	@ (8005088 <HAL_DMA_IRQHandler+0x42c>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d009      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a54      	ldr	r2, [pc, #336]	@ (800508c <HAL_DMA_IRQHandler+0x430>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d004      	beq.n	8004f4a <HAL_DMA_IRQHandler+0x2ee>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a52      	ldr	r2, [pc, #328]	@ (8005090 <HAL_DMA_IRQHandler+0x434>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d10a      	bne.n	8004f60 <HAL_DMA_IRQHandler+0x304>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	bf14      	ite	ne
 8004f58:	2301      	movne	r3, #1
 8004f5a:	2300      	moveq	r3, #0
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	e003      	b.n	8004f68 <HAL_DMA_IRQHandler+0x30c>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	2300      	movs	r3, #0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00d      	beq.n	8004f88 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	2201      	movs	r2, #1
 8004f76:	409a      	lsls	r2, r3
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f80:	f043 0202 	orr.w	r2, r3, #2
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f8c:	f003 031f 	and.w	r3, r3, #31
 8004f90:	2204      	movs	r2, #4
 8004f92:	409a      	lsls	r2, r3
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	4013      	ands	r3, r2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 808f 	beq.w	80050bc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a2c      	ldr	r2, [pc, #176]	@ (8005054 <HAL_DMA_IRQHandler+0x3f8>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d04a      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a2a      	ldr	r2, [pc, #168]	@ (8005058 <HAL_DMA_IRQHandler+0x3fc>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d045      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a29      	ldr	r2, [pc, #164]	@ (800505c <HAL_DMA_IRQHandler+0x400>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d040      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a27      	ldr	r2, [pc, #156]	@ (8005060 <HAL_DMA_IRQHandler+0x404>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d03b      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a26      	ldr	r2, [pc, #152]	@ (8005064 <HAL_DMA_IRQHandler+0x408>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d036      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	4a24      	ldr	r2, [pc, #144]	@ (8005068 <HAL_DMA_IRQHandler+0x40c>)
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d031      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a23      	ldr	r2, [pc, #140]	@ (800506c <HAL_DMA_IRQHandler+0x410>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d02c      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a21      	ldr	r2, [pc, #132]	@ (8005070 <HAL_DMA_IRQHandler+0x414>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d027      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4a20      	ldr	r2, [pc, #128]	@ (8005074 <HAL_DMA_IRQHandler+0x418>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d022      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8005078 <HAL_DMA_IRQHandler+0x41c>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d01d      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a1d      	ldr	r2, [pc, #116]	@ (800507c <HAL_DMA_IRQHandler+0x420>)
 8005008:	4293      	cmp	r3, r2
 800500a:	d018      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <HAL_DMA_IRQHandler+0x424>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d013      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a1a      	ldr	r2, [pc, #104]	@ (8005084 <HAL_DMA_IRQHandler+0x428>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d00e      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a18      	ldr	r2, [pc, #96]	@ (8005088 <HAL_DMA_IRQHandler+0x42c>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d009      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a17      	ldr	r2, [pc, #92]	@ (800508c <HAL_DMA_IRQHandler+0x430>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d004      	beq.n	800503e <HAL_DMA_IRQHandler+0x3e2>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a15      	ldr	r2, [pc, #84]	@ (8005090 <HAL_DMA_IRQHandler+0x434>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d12a      	bne.n	8005094 <HAL_DMA_IRQHandler+0x438>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f003 0302 	and.w	r3, r3, #2
 8005048:	2b00      	cmp	r3, #0
 800504a:	bf14      	ite	ne
 800504c:	2301      	movne	r3, #1
 800504e:	2300      	moveq	r3, #0
 8005050:	b2db      	uxtb	r3, r3
 8005052:	e023      	b.n	800509c <HAL_DMA_IRQHandler+0x440>
 8005054:	40020010 	.word	0x40020010
 8005058:	40020028 	.word	0x40020028
 800505c:	40020040 	.word	0x40020040
 8005060:	40020058 	.word	0x40020058
 8005064:	40020070 	.word	0x40020070
 8005068:	40020088 	.word	0x40020088
 800506c:	400200a0 	.word	0x400200a0
 8005070:	400200b8 	.word	0x400200b8
 8005074:	40020410 	.word	0x40020410
 8005078:	40020428 	.word	0x40020428
 800507c:	40020440 	.word	0x40020440
 8005080:	40020458 	.word	0x40020458
 8005084:	40020470 	.word	0x40020470
 8005088:	40020488 	.word	0x40020488
 800508c:	400204a0 	.word	0x400204a0
 8005090:	400204b8 	.word	0x400204b8
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2300      	movs	r3, #0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00d      	beq.n	80050bc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a4:	f003 031f 	and.w	r3, r3, #31
 80050a8:	2204      	movs	r2, #4
 80050aa:	409a      	lsls	r2, r3
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050b4:	f043 0204 	orr.w	r2, r3, #4
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050c0:	f003 031f 	and.w	r3, r3, #31
 80050c4:	2210      	movs	r2, #16
 80050c6:	409a      	lsls	r2, r3
 80050c8:	69bb      	ldr	r3, [r7, #24]
 80050ca:	4013      	ands	r3, r2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f000 80a6 	beq.w	800521e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a85      	ldr	r2, [pc, #532]	@ (80052ec <HAL_DMA_IRQHandler+0x690>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d04a      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a83      	ldr	r2, [pc, #524]	@ (80052f0 <HAL_DMA_IRQHandler+0x694>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d045      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a82      	ldr	r2, [pc, #520]	@ (80052f4 <HAL_DMA_IRQHandler+0x698>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d040      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4a80      	ldr	r2, [pc, #512]	@ (80052f8 <HAL_DMA_IRQHandler+0x69c>)
 80050f6:	4293      	cmp	r3, r2
 80050f8:	d03b      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a7f      	ldr	r2, [pc, #508]	@ (80052fc <HAL_DMA_IRQHandler+0x6a0>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d036      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a7d      	ldr	r2, [pc, #500]	@ (8005300 <HAL_DMA_IRQHandler+0x6a4>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d031      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	4a7c      	ldr	r2, [pc, #496]	@ (8005304 <HAL_DMA_IRQHandler+0x6a8>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d02c      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a7a      	ldr	r2, [pc, #488]	@ (8005308 <HAL_DMA_IRQHandler+0x6ac>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d027      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a79      	ldr	r2, [pc, #484]	@ (800530c <HAL_DMA_IRQHandler+0x6b0>)
 8005128:	4293      	cmp	r3, r2
 800512a:	d022      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a77      	ldr	r2, [pc, #476]	@ (8005310 <HAL_DMA_IRQHandler+0x6b4>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d01d      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a76      	ldr	r2, [pc, #472]	@ (8005314 <HAL_DMA_IRQHandler+0x6b8>)
 800513c:	4293      	cmp	r3, r2
 800513e:	d018      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a74      	ldr	r2, [pc, #464]	@ (8005318 <HAL_DMA_IRQHandler+0x6bc>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d013      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a73      	ldr	r2, [pc, #460]	@ (800531c <HAL_DMA_IRQHandler+0x6c0>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d00e      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a71      	ldr	r2, [pc, #452]	@ (8005320 <HAL_DMA_IRQHandler+0x6c4>)
 800515a:	4293      	cmp	r3, r2
 800515c:	d009      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a70      	ldr	r2, [pc, #448]	@ (8005324 <HAL_DMA_IRQHandler+0x6c8>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d004      	beq.n	8005172 <HAL_DMA_IRQHandler+0x516>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a6e      	ldr	r2, [pc, #440]	@ (8005328 <HAL_DMA_IRQHandler+0x6cc>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d10a      	bne.n	8005188 <HAL_DMA_IRQHandler+0x52c>
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0308 	and.w	r3, r3, #8
 800517c:	2b00      	cmp	r3, #0
 800517e:	bf14      	ite	ne
 8005180:	2301      	movne	r3, #1
 8005182:	2300      	moveq	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	e009      	b.n	800519c <HAL_DMA_IRQHandler+0x540>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f003 0304 	and.w	r3, r3, #4
 8005192:	2b00      	cmp	r3, #0
 8005194:	bf14      	ite	ne
 8005196:	2301      	movne	r3, #1
 8005198:	2300      	moveq	r3, #0
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d03e      	beq.n	800521e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051a4:	f003 031f 	and.w	r3, r3, #31
 80051a8:	2210      	movs	r2, #16
 80051aa:	409a      	lsls	r2, r3
 80051ac:	6a3b      	ldr	r3, [r7, #32]
 80051ae:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d018      	beq.n	80051f0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d108      	bne.n	80051de <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d024      	beq.n	800521e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	4798      	blx	r3
 80051dc:	e01f      	b.n	800521e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d01b      	beq.n	800521e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	4798      	blx	r3
 80051ee:	e016      	b.n	800521e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d107      	bne.n	800520e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f022 0208 	bic.w	r2, r2, #8
 800520c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005212:	2b00      	cmp	r3, #0
 8005214:	d003      	beq.n	800521e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005222:	f003 031f 	and.w	r3, r3, #31
 8005226:	2220      	movs	r2, #32
 8005228:	409a      	lsls	r2, r3
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	4013      	ands	r3, r2
 800522e:	2b00      	cmp	r3, #0
 8005230:	f000 8110 	beq.w	8005454 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a2c      	ldr	r2, [pc, #176]	@ (80052ec <HAL_DMA_IRQHandler+0x690>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d04a      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a2b      	ldr	r2, [pc, #172]	@ (80052f0 <HAL_DMA_IRQHandler+0x694>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d045      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a29      	ldr	r2, [pc, #164]	@ (80052f4 <HAL_DMA_IRQHandler+0x698>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d040      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a28      	ldr	r2, [pc, #160]	@ (80052f8 <HAL_DMA_IRQHandler+0x69c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d03b      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a26      	ldr	r2, [pc, #152]	@ (80052fc <HAL_DMA_IRQHandler+0x6a0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d036      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a25      	ldr	r2, [pc, #148]	@ (8005300 <HAL_DMA_IRQHandler+0x6a4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d031      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a23      	ldr	r2, [pc, #140]	@ (8005304 <HAL_DMA_IRQHandler+0x6a8>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d02c      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a22      	ldr	r2, [pc, #136]	@ (8005308 <HAL_DMA_IRQHandler+0x6ac>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d027      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a20      	ldr	r2, [pc, #128]	@ (800530c <HAL_DMA_IRQHandler+0x6b0>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d022      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a1f      	ldr	r2, [pc, #124]	@ (8005310 <HAL_DMA_IRQHandler+0x6b4>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d01d      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a1d      	ldr	r2, [pc, #116]	@ (8005314 <HAL_DMA_IRQHandler+0x6b8>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d018      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005318 <HAL_DMA_IRQHandler+0x6bc>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d013      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a1a      	ldr	r2, [pc, #104]	@ (800531c <HAL_DMA_IRQHandler+0x6c0>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d00e      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a19      	ldr	r2, [pc, #100]	@ (8005320 <HAL_DMA_IRQHandler+0x6c4>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d009      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a17      	ldr	r2, [pc, #92]	@ (8005324 <HAL_DMA_IRQHandler+0x6c8>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d004      	beq.n	80052d4 <HAL_DMA_IRQHandler+0x678>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a16      	ldr	r2, [pc, #88]	@ (8005328 <HAL_DMA_IRQHandler+0x6cc>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d12b      	bne.n	800532c <HAL_DMA_IRQHandler+0x6d0>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f003 0310 	and.w	r3, r3, #16
 80052de:	2b00      	cmp	r3, #0
 80052e0:	bf14      	ite	ne
 80052e2:	2301      	movne	r3, #1
 80052e4:	2300      	moveq	r3, #0
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	e02a      	b.n	8005340 <HAL_DMA_IRQHandler+0x6e4>
 80052ea:	bf00      	nop
 80052ec:	40020010 	.word	0x40020010
 80052f0:	40020028 	.word	0x40020028
 80052f4:	40020040 	.word	0x40020040
 80052f8:	40020058 	.word	0x40020058
 80052fc:	40020070 	.word	0x40020070
 8005300:	40020088 	.word	0x40020088
 8005304:	400200a0 	.word	0x400200a0
 8005308:	400200b8 	.word	0x400200b8
 800530c:	40020410 	.word	0x40020410
 8005310:	40020428 	.word	0x40020428
 8005314:	40020440 	.word	0x40020440
 8005318:	40020458 	.word	0x40020458
 800531c:	40020470 	.word	0x40020470
 8005320:	40020488 	.word	0x40020488
 8005324:	400204a0 	.word	0x400204a0
 8005328:	400204b8 	.word	0x400204b8
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	bf14      	ite	ne
 800533a:	2301      	movne	r3, #1
 800533c:	2300      	moveq	r3, #0
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 8087 	beq.w	8005454 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800534a:	f003 031f 	and.w	r3, r3, #31
 800534e:	2220      	movs	r2, #32
 8005350:	409a      	lsls	r2, r3
 8005352:	6a3b      	ldr	r3, [r7, #32]
 8005354:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800535c:	b2db      	uxtb	r3, r3
 800535e:	2b04      	cmp	r3, #4
 8005360:	d139      	bne.n	80053d6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0216 	bic.w	r2, r2, #22
 8005370:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	695a      	ldr	r2, [r3, #20]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005380:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005386:	2b00      	cmp	r3, #0
 8005388:	d103      	bne.n	8005392 <HAL_DMA_IRQHandler+0x736>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800538e:	2b00      	cmp	r3, #0
 8005390:	d007      	beq.n	80053a2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0208 	bic.w	r2, r2, #8
 80053a0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053a6:	f003 031f 	and.w	r3, r3, #31
 80053aa:	223f      	movs	r2, #63	@ 0x3f
 80053ac:	409a      	lsls	r2, r3
 80053ae:	6a3b      	ldr	r3, [r7, #32]
 80053b0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f000 834a 	beq.w	8005a60 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	4798      	blx	r3
          }
          return;
 80053d4:	e344      	b.n	8005a60 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d018      	beq.n	8005416 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d108      	bne.n	8005404 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d02c      	beq.n	8005454 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	4798      	blx	r3
 8005402:	e027      	b.n	8005454 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005408:	2b00      	cmp	r3, #0
 800540a:	d023      	beq.n	8005454 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	4798      	blx	r3
 8005414:	e01e      	b.n	8005454 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005420:	2b00      	cmp	r3, #0
 8005422:	d10f      	bne.n	8005444 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0210 	bic.w	r2, r2, #16
 8005432:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005448:	2b00      	cmp	r3, #0
 800544a:	d003      	beq.n	8005454 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005458:	2b00      	cmp	r3, #0
 800545a:	f000 8306 	beq.w	8005a6a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 8088 	beq.w	800557c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2204      	movs	r2, #4
 8005470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a7a      	ldr	r2, [pc, #488]	@ (8005664 <HAL_DMA_IRQHandler+0xa08>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d04a      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a79      	ldr	r2, [pc, #484]	@ (8005668 <HAL_DMA_IRQHandler+0xa0c>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d045      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a77      	ldr	r2, [pc, #476]	@ (800566c <HAL_DMA_IRQHandler+0xa10>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d040      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a76      	ldr	r2, [pc, #472]	@ (8005670 <HAL_DMA_IRQHandler+0xa14>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d03b      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a74      	ldr	r2, [pc, #464]	@ (8005674 <HAL_DMA_IRQHandler+0xa18>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d036      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a73      	ldr	r2, [pc, #460]	@ (8005678 <HAL_DMA_IRQHandler+0xa1c>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d031      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a71      	ldr	r2, [pc, #452]	@ (800567c <HAL_DMA_IRQHandler+0xa20>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d02c      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4a70      	ldr	r2, [pc, #448]	@ (8005680 <HAL_DMA_IRQHandler+0xa24>)
 80054c0:	4293      	cmp	r3, r2
 80054c2:	d027      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a6e      	ldr	r2, [pc, #440]	@ (8005684 <HAL_DMA_IRQHandler+0xa28>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d022      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a6d      	ldr	r2, [pc, #436]	@ (8005688 <HAL_DMA_IRQHandler+0xa2c>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d01d      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a6b      	ldr	r2, [pc, #428]	@ (800568c <HAL_DMA_IRQHandler+0xa30>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d018      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a6a      	ldr	r2, [pc, #424]	@ (8005690 <HAL_DMA_IRQHandler+0xa34>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d013      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a68      	ldr	r2, [pc, #416]	@ (8005694 <HAL_DMA_IRQHandler+0xa38>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d00e      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a67      	ldr	r2, [pc, #412]	@ (8005698 <HAL_DMA_IRQHandler+0xa3c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d009      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a65      	ldr	r2, [pc, #404]	@ (800569c <HAL_DMA_IRQHandler+0xa40>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d004      	beq.n	8005514 <HAL_DMA_IRQHandler+0x8b8>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a64      	ldr	r2, [pc, #400]	@ (80056a0 <HAL_DMA_IRQHandler+0xa44>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d108      	bne.n	8005526 <HAL_DMA_IRQHandler+0x8ca>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0201 	bic.w	r2, r2, #1
 8005522:	601a      	str	r2, [r3, #0]
 8005524:	e007      	b.n	8005536 <HAL_DMA_IRQHandler+0x8da>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	3301      	adds	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800553e:	429a      	cmp	r2, r3
 8005540:	d307      	bcc.n	8005552 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1f2      	bne.n	8005536 <HAL_DMA_IRQHandler+0x8da>
 8005550:	e000      	b.n	8005554 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005552:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0301 	and.w	r3, r3, #1
 800555e:	2b00      	cmp	r3, #0
 8005560:	d004      	beq.n	800556c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2203      	movs	r2, #3
 8005566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800556a:	e003      	b.n	8005574 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005580:	2b00      	cmp	r3, #0
 8005582:	f000 8272 	beq.w	8005a6a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	4798      	blx	r3
 800558e:	e26c      	b.n	8005a6a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a43      	ldr	r2, [pc, #268]	@ (80056a4 <HAL_DMA_IRQHandler+0xa48>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d022      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a42      	ldr	r2, [pc, #264]	@ (80056a8 <HAL_DMA_IRQHandler+0xa4c>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d01d      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a40      	ldr	r2, [pc, #256]	@ (80056ac <HAL_DMA_IRQHandler+0xa50>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d018      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a3f      	ldr	r2, [pc, #252]	@ (80056b0 <HAL_DMA_IRQHandler+0xa54>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d013      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a3d      	ldr	r2, [pc, #244]	@ (80056b4 <HAL_DMA_IRQHandler+0xa58>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d00e      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a3c      	ldr	r2, [pc, #240]	@ (80056b8 <HAL_DMA_IRQHandler+0xa5c>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d009      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a3a      	ldr	r2, [pc, #232]	@ (80056bc <HAL_DMA_IRQHandler+0xa60>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d004      	beq.n	80055e0 <HAL_DMA_IRQHandler+0x984>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a39      	ldr	r2, [pc, #228]	@ (80056c0 <HAL_DMA_IRQHandler+0xa64>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d101      	bne.n	80055e4 <HAL_DMA_IRQHandler+0x988>
 80055e0:	2301      	movs	r3, #1
 80055e2:	e000      	b.n	80055e6 <HAL_DMA_IRQHandler+0x98a>
 80055e4:	2300      	movs	r3, #0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	f000 823f 	beq.w	8005a6a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	2204      	movs	r2, #4
 80055fe:	409a      	lsls	r2, r3
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	4013      	ands	r3, r2
 8005604:	2b00      	cmp	r3, #0
 8005606:	f000 80cd 	beq.w	80057a4 <HAL_DMA_IRQHandler+0xb48>
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 80c7 	beq.w	80057a4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800561a:	f003 031f 	and.w	r3, r3, #31
 800561e:	2204      	movs	r2, #4
 8005620:	409a      	lsls	r2, r3
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d049      	beq.n	80056c4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005636:	2b00      	cmp	r3, #0
 8005638:	d109      	bne.n	800564e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 8210 	beq.w	8005a64 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800564c:	e20a      	b.n	8005a64 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 8206 	beq.w	8005a64 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005660:	e200      	b.n	8005a64 <HAL_DMA_IRQHandler+0xe08>
 8005662:	bf00      	nop
 8005664:	40020010 	.word	0x40020010
 8005668:	40020028 	.word	0x40020028
 800566c:	40020040 	.word	0x40020040
 8005670:	40020058 	.word	0x40020058
 8005674:	40020070 	.word	0x40020070
 8005678:	40020088 	.word	0x40020088
 800567c:	400200a0 	.word	0x400200a0
 8005680:	400200b8 	.word	0x400200b8
 8005684:	40020410 	.word	0x40020410
 8005688:	40020428 	.word	0x40020428
 800568c:	40020440 	.word	0x40020440
 8005690:	40020458 	.word	0x40020458
 8005694:	40020470 	.word	0x40020470
 8005698:	40020488 	.word	0x40020488
 800569c:	400204a0 	.word	0x400204a0
 80056a0:	400204b8 	.word	0x400204b8
 80056a4:	58025408 	.word	0x58025408
 80056a8:	5802541c 	.word	0x5802541c
 80056ac:	58025430 	.word	0x58025430
 80056b0:	58025444 	.word	0x58025444
 80056b4:	58025458 	.word	0x58025458
 80056b8:	5802546c 	.word	0x5802546c
 80056bc:	58025480 	.word	0x58025480
 80056c0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	f003 0320 	and.w	r3, r3, #32
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d160      	bne.n	8005790 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a7f      	ldr	r2, [pc, #508]	@ (80058d0 <HAL_DMA_IRQHandler+0xc74>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d04a      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a7d      	ldr	r2, [pc, #500]	@ (80058d4 <HAL_DMA_IRQHandler+0xc78>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d045      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a7c      	ldr	r2, [pc, #496]	@ (80058d8 <HAL_DMA_IRQHandler+0xc7c>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d040      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a7a      	ldr	r2, [pc, #488]	@ (80058dc <HAL_DMA_IRQHandler+0xc80>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d03b      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a79      	ldr	r2, [pc, #484]	@ (80058e0 <HAL_DMA_IRQHandler+0xc84>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d036      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a77      	ldr	r2, [pc, #476]	@ (80058e4 <HAL_DMA_IRQHandler+0xc88>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d031      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a76      	ldr	r2, [pc, #472]	@ (80058e8 <HAL_DMA_IRQHandler+0xc8c>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d02c      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a74      	ldr	r2, [pc, #464]	@ (80058ec <HAL_DMA_IRQHandler+0xc90>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d027      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a73      	ldr	r2, [pc, #460]	@ (80058f0 <HAL_DMA_IRQHandler+0xc94>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d022      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a71      	ldr	r2, [pc, #452]	@ (80058f4 <HAL_DMA_IRQHandler+0xc98>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d01d      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a70      	ldr	r2, [pc, #448]	@ (80058f8 <HAL_DMA_IRQHandler+0xc9c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d018      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a6e      	ldr	r2, [pc, #440]	@ (80058fc <HAL_DMA_IRQHandler+0xca0>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d013      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a6d      	ldr	r2, [pc, #436]	@ (8005900 <HAL_DMA_IRQHandler+0xca4>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d00e      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a6b      	ldr	r2, [pc, #428]	@ (8005904 <HAL_DMA_IRQHandler+0xca8>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d009      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a6a      	ldr	r2, [pc, #424]	@ (8005908 <HAL_DMA_IRQHandler+0xcac>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d004      	beq.n	800576e <HAL_DMA_IRQHandler+0xb12>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a68      	ldr	r2, [pc, #416]	@ (800590c <HAL_DMA_IRQHandler+0xcb0>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d108      	bne.n	8005780 <HAL_DMA_IRQHandler+0xb24>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f022 0208 	bic.w	r2, r2, #8
 800577c:	601a      	str	r2, [r3, #0]
 800577e:	e007      	b.n	8005790 <HAL_DMA_IRQHandler+0xb34>
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 0204 	bic.w	r2, r2, #4
 800578e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005794:	2b00      	cmp	r3, #0
 8005796:	f000 8165 	beq.w	8005a64 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800579e:	6878      	ldr	r0, [r7, #4]
 80057a0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057a2:	e15f      	b.n	8005a64 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a8:	f003 031f 	and.w	r3, r3, #31
 80057ac:	2202      	movs	r2, #2
 80057ae:	409a      	lsls	r2, r3
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	4013      	ands	r3, r2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	f000 80c5 	beq.w	8005944 <HAL_DMA_IRQHandler+0xce8>
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	f000 80bf 	beq.w	8005944 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057ca:	f003 031f 	and.w	r3, r3, #31
 80057ce:	2202      	movs	r2, #2
 80057d0:	409a      	lsls	r2, r3
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057d6:	693b      	ldr	r3, [r7, #16]
 80057d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d018      	beq.n	8005812 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d109      	bne.n	80057fe <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	f000 813a 	beq.w	8005a68 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80057fc:	e134      	b.n	8005a68 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005802:	2b00      	cmp	r3, #0
 8005804:	f000 8130 	beq.w	8005a68 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005810:	e12a      	b.n	8005a68 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	f003 0320 	and.w	r3, r3, #32
 8005818:	2b00      	cmp	r3, #0
 800581a:	f040 8089 	bne.w	8005930 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a2b      	ldr	r2, [pc, #172]	@ (80058d0 <HAL_DMA_IRQHandler+0xc74>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d04a      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a29      	ldr	r2, [pc, #164]	@ (80058d4 <HAL_DMA_IRQHandler+0xc78>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d045      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a28      	ldr	r2, [pc, #160]	@ (80058d8 <HAL_DMA_IRQHandler+0xc7c>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d040      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a26      	ldr	r2, [pc, #152]	@ (80058dc <HAL_DMA_IRQHandler+0xc80>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d03b      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a25      	ldr	r2, [pc, #148]	@ (80058e0 <HAL_DMA_IRQHandler+0xc84>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d036      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a23      	ldr	r2, [pc, #140]	@ (80058e4 <HAL_DMA_IRQHandler+0xc88>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d031      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a22      	ldr	r2, [pc, #136]	@ (80058e8 <HAL_DMA_IRQHandler+0xc8c>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d02c      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a20      	ldr	r2, [pc, #128]	@ (80058ec <HAL_DMA_IRQHandler+0xc90>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d027      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a1f      	ldr	r2, [pc, #124]	@ (80058f0 <HAL_DMA_IRQHandler+0xc94>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d022      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a1d      	ldr	r2, [pc, #116]	@ (80058f4 <HAL_DMA_IRQHandler+0xc98>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d01d      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4a1c      	ldr	r2, [pc, #112]	@ (80058f8 <HAL_DMA_IRQHandler+0xc9c>)
 8005888:	4293      	cmp	r3, r2
 800588a:	d018      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a1a      	ldr	r2, [pc, #104]	@ (80058fc <HAL_DMA_IRQHandler+0xca0>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d013      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a19      	ldr	r2, [pc, #100]	@ (8005900 <HAL_DMA_IRQHandler+0xca4>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d00e      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4a17      	ldr	r2, [pc, #92]	@ (8005904 <HAL_DMA_IRQHandler+0xca8>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d009      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a16      	ldr	r2, [pc, #88]	@ (8005908 <HAL_DMA_IRQHandler+0xcac>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d004      	beq.n	80058be <HAL_DMA_IRQHandler+0xc62>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a14      	ldr	r2, [pc, #80]	@ (800590c <HAL_DMA_IRQHandler+0xcb0>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d128      	bne.n	8005910 <HAL_DMA_IRQHandler+0xcb4>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f022 0214 	bic.w	r2, r2, #20
 80058cc:	601a      	str	r2, [r3, #0]
 80058ce:	e027      	b.n	8005920 <HAL_DMA_IRQHandler+0xcc4>
 80058d0:	40020010 	.word	0x40020010
 80058d4:	40020028 	.word	0x40020028
 80058d8:	40020040 	.word	0x40020040
 80058dc:	40020058 	.word	0x40020058
 80058e0:	40020070 	.word	0x40020070
 80058e4:	40020088 	.word	0x40020088
 80058e8:	400200a0 	.word	0x400200a0
 80058ec:	400200b8 	.word	0x400200b8
 80058f0:	40020410 	.word	0x40020410
 80058f4:	40020428 	.word	0x40020428
 80058f8:	40020440 	.word	0x40020440
 80058fc:	40020458 	.word	0x40020458
 8005900:	40020470 	.word	0x40020470
 8005904:	40020488 	.word	0x40020488
 8005908:	400204a0 	.word	0x400204a0
 800590c:	400204b8 	.word	0x400204b8
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 020a 	bic.w	r2, r2, #10
 800591e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 8097 	beq.w	8005a68 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005942:	e091      	b.n	8005a68 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005948:	f003 031f 	and.w	r3, r3, #31
 800594c:	2208      	movs	r2, #8
 800594e:	409a      	lsls	r2, r3
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	4013      	ands	r3, r2
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 8088 	beq.w	8005a6a <HAL_DMA_IRQHandler+0xe0e>
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f003 0308 	and.w	r3, r3, #8
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8082 	beq.w	8005a6a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a41      	ldr	r2, [pc, #260]	@ (8005a70 <HAL_DMA_IRQHandler+0xe14>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d04a      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a3f      	ldr	r2, [pc, #252]	@ (8005a74 <HAL_DMA_IRQHandler+0xe18>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d045      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a3e      	ldr	r2, [pc, #248]	@ (8005a78 <HAL_DMA_IRQHandler+0xe1c>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d040      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a3c      	ldr	r2, [pc, #240]	@ (8005a7c <HAL_DMA_IRQHandler+0xe20>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d03b      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a3b      	ldr	r2, [pc, #236]	@ (8005a80 <HAL_DMA_IRQHandler+0xe24>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d036      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a39      	ldr	r2, [pc, #228]	@ (8005a84 <HAL_DMA_IRQHandler+0xe28>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d031      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a38      	ldr	r2, [pc, #224]	@ (8005a88 <HAL_DMA_IRQHandler+0xe2c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d02c      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a36      	ldr	r2, [pc, #216]	@ (8005a8c <HAL_DMA_IRQHandler+0xe30>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d027      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a35      	ldr	r2, [pc, #212]	@ (8005a90 <HAL_DMA_IRQHandler+0xe34>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d022      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a33      	ldr	r2, [pc, #204]	@ (8005a94 <HAL_DMA_IRQHandler+0xe38>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d01d      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a32      	ldr	r2, [pc, #200]	@ (8005a98 <HAL_DMA_IRQHandler+0xe3c>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d018      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a30      	ldr	r2, [pc, #192]	@ (8005a9c <HAL_DMA_IRQHandler+0xe40>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d013      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a2f      	ldr	r2, [pc, #188]	@ (8005aa0 <HAL_DMA_IRQHandler+0xe44>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00e      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a2d      	ldr	r2, [pc, #180]	@ (8005aa4 <HAL_DMA_IRQHandler+0xe48>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d009      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a2c      	ldr	r2, [pc, #176]	@ (8005aa8 <HAL_DMA_IRQHandler+0xe4c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d004      	beq.n	8005a06 <HAL_DMA_IRQHandler+0xdaa>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a2a      	ldr	r2, [pc, #168]	@ (8005aac <HAL_DMA_IRQHandler+0xe50>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d108      	bne.n	8005a18 <HAL_DMA_IRQHandler+0xdbc>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681a      	ldr	r2, [r3, #0]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f022 021c 	bic.w	r2, r2, #28
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	e007      	b.n	8005a28 <HAL_DMA_IRQHandler+0xdcc>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f022 020e 	bic.w	r2, r2, #14
 8005a26:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a2c:	f003 031f 	and.w	r3, r3, #31
 8005a30:	2201      	movs	r2, #1
 8005a32:	409a      	lsls	r2, r3
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d009      	beq.n	8005a6a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	4798      	blx	r3
 8005a5e:	e004      	b.n	8005a6a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005a60:	bf00      	nop
 8005a62:	e002      	b.n	8005a6a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a64:	bf00      	nop
 8005a66:	e000      	b.n	8005a6a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005a68:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005a6a:	3728      	adds	r7, #40	@ 0x28
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}
 8005a70:	40020010 	.word	0x40020010
 8005a74:	40020028 	.word	0x40020028
 8005a78:	40020040 	.word	0x40020040
 8005a7c:	40020058 	.word	0x40020058
 8005a80:	40020070 	.word	0x40020070
 8005a84:	40020088 	.word	0x40020088
 8005a88:	400200a0 	.word	0x400200a0
 8005a8c:	400200b8 	.word	0x400200b8
 8005a90:	40020410 	.word	0x40020410
 8005a94:	40020428 	.word	0x40020428
 8005a98:	40020440 	.word	0x40020440
 8005a9c:	40020458 	.word	0x40020458
 8005aa0:	40020470 	.word	0x40020470
 8005aa4:	40020488 	.word	0x40020488
 8005aa8:	400204a0 	.word	0x400204a0
 8005aac:	400204b8 	.word	0x400204b8

08005ab0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a42      	ldr	r2, [pc, #264]	@ (8005bc8 <DMA_CalcBaseAndBitshift+0x118>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d04a      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a41      	ldr	r2, [pc, #260]	@ (8005bcc <DMA_CalcBaseAndBitshift+0x11c>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d045      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a3f      	ldr	r2, [pc, #252]	@ (8005bd0 <DMA_CalcBaseAndBitshift+0x120>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d040      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a3e      	ldr	r2, [pc, #248]	@ (8005bd4 <DMA_CalcBaseAndBitshift+0x124>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d03b      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a3c      	ldr	r2, [pc, #240]	@ (8005bd8 <DMA_CalcBaseAndBitshift+0x128>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d036      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a3b      	ldr	r2, [pc, #236]	@ (8005bdc <DMA_CalcBaseAndBitshift+0x12c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d031      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a39      	ldr	r2, [pc, #228]	@ (8005be0 <DMA_CalcBaseAndBitshift+0x130>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d02c      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a38      	ldr	r2, [pc, #224]	@ (8005be4 <DMA_CalcBaseAndBitshift+0x134>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d027      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a36      	ldr	r2, [pc, #216]	@ (8005be8 <DMA_CalcBaseAndBitshift+0x138>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d022      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a35      	ldr	r2, [pc, #212]	@ (8005bec <DMA_CalcBaseAndBitshift+0x13c>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d01d      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a33      	ldr	r2, [pc, #204]	@ (8005bf0 <DMA_CalcBaseAndBitshift+0x140>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d018      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a32      	ldr	r2, [pc, #200]	@ (8005bf4 <DMA_CalcBaseAndBitshift+0x144>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d013      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a30      	ldr	r2, [pc, #192]	@ (8005bf8 <DMA_CalcBaseAndBitshift+0x148>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00e      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a2f      	ldr	r2, [pc, #188]	@ (8005bfc <DMA_CalcBaseAndBitshift+0x14c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d009      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a2d      	ldr	r2, [pc, #180]	@ (8005c00 <DMA_CalcBaseAndBitshift+0x150>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d004      	beq.n	8005b58 <DMA_CalcBaseAndBitshift+0xa8>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a2c      	ldr	r2, [pc, #176]	@ (8005c04 <DMA_CalcBaseAndBitshift+0x154>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d101      	bne.n	8005b5c <DMA_CalcBaseAndBitshift+0xac>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e000      	b.n	8005b5e <DMA_CalcBaseAndBitshift+0xae>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d024      	beq.n	8005bac <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	3b10      	subs	r3, #16
 8005b6a:	4a27      	ldr	r2, [pc, #156]	@ (8005c08 <DMA_CalcBaseAndBitshift+0x158>)
 8005b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b70:	091b      	lsrs	r3, r3, #4
 8005b72:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f003 0307 	and.w	r3, r3, #7
 8005b7a:	4a24      	ldr	r2, [pc, #144]	@ (8005c0c <DMA_CalcBaseAndBitshift+0x15c>)
 8005b7c:	5cd3      	ldrb	r3, [r2, r3]
 8005b7e:	461a      	mov	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b03      	cmp	r3, #3
 8005b88:	d908      	bls.n	8005b9c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	461a      	mov	r2, r3
 8005b90:	4b1f      	ldr	r3, [pc, #124]	@ (8005c10 <DMA_CalcBaseAndBitshift+0x160>)
 8005b92:	4013      	ands	r3, r2
 8005b94:	1d1a      	adds	r2, r3, #4
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	659a      	str	r2, [r3, #88]	@ 0x58
 8005b9a:	e00d      	b.n	8005bb8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8005c10 <DMA_CalcBaseAndBitshift+0x160>)
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005baa:	e005      	b.n	8005bb8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	3714      	adds	r7, #20
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc6:	4770      	bx	lr
 8005bc8:	40020010 	.word	0x40020010
 8005bcc:	40020028 	.word	0x40020028
 8005bd0:	40020040 	.word	0x40020040
 8005bd4:	40020058 	.word	0x40020058
 8005bd8:	40020070 	.word	0x40020070
 8005bdc:	40020088 	.word	0x40020088
 8005be0:	400200a0 	.word	0x400200a0
 8005be4:	400200b8 	.word	0x400200b8
 8005be8:	40020410 	.word	0x40020410
 8005bec:	40020428 	.word	0x40020428
 8005bf0:	40020440 	.word	0x40020440
 8005bf4:	40020458 	.word	0x40020458
 8005bf8:	40020470 	.word	0x40020470
 8005bfc:	40020488 	.word	0x40020488
 8005c00:	400204a0 	.word	0x400204a0
 8005c04:	400204b8 	.word	0x400204b8
 8005c08:	aaaaaaab 	.word	0xaaaaaaab
 8005c0c:	080170a4 	.word	0x080170a4
 8005c10:	fffffc00 	.word	0xfffffc00

08005c14 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	699b      	ldr	r3, [r3, #24]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d120      	bne.n	8005c6a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c2c:	2b03      	cmp	r3, #3
 8005c2e:	d858      	bhi.n	8005ce2 <DMA_CheckFifoParam+0xce>
 8005c30:	a201      	add	r2, pc, #4	@ (adr r2, 8005c38 <DMA_CheckFifoParam+0x24>)
 8005c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c36:	bf00      	nop
 8005c38:	08005c49 	.word	0x08005c49
 8005c3c:	08005c5b 	.word	0x08005c5b
 8005c40:	08005c49 	.word	0x08005c49
 8005c44:	08005ce3 	.word	0x08005ce3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d048      	beq.n	8005ce6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c58:	e045      	b.n	8005ce6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c5e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005c62:	d142      	bne.n	8005cea <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005c68:	e03f      	b.n	8005cea <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c72:	d123      	bne.n	8005cbc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	2b03      	cmp	r3, #3
 8005c7a:	d838      	bhi.n	8005cee <DMA_CheckFifoParam+0xda>
 8005c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005c84 <DMA_CheckFifoParam+0x70>)
 8005c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c82:	bf00      	nop
 8005c84:	08005c95 	.word	0x08005c95
 8005c88:	08005c9b 	.word	0x08005c9b
 8005c8c:	08005c95 	.word	0x08005c95
 8005c90:	08005cad 	.word	0x08005cad
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	73fb      	strb	r3, [r7, #15]
        break;
 8005c98:	e030      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d025      	beq.n	8005cf2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005caa:	e022      	b.n	8005cf2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cb0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005cb4:	d11f      	bne.n	8005cf6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005cba:	e01c      	b.n	8005cf6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d902      	bls.n	8005cca <DMA_CheckFifoParam+0xb6>
 8005cc4:	2b03      	cmp	r3, #3
 8005cc6:	d003      	beq.n	8005cd0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005cc8:	e018      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	73fb      	strb	r3, [r7, #15]
        break;
 8005cce:	e015      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00e      	beq.n	8005cfa <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005cdc:	2301      	movs	r3, #1
 8005cde:	73fb      	strb	r3, [r7, #15]
    break;
 8005ce0:	e00b      	b.n	8005cfa <DMA_CheckFifoParam+0xe6>
        break;
 8005ce2:	bf00      	nop
 8005ce4:	e00a      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        break;
 8005ce6:	bf00      	nop
 8005ce8:	e008      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        break;
 8005cea:	bf00      	nop
 8005cec:	e006      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        break;
 8005cee:	bf00      	nop
 8005cf0:	e004      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        break;
 8005cf2:	bf00      	nop
 8005cf4:	e002      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
        break;
 8005cf6:	bf00      	nop
 8005cf8:	e000      	b.n	8005cfc <DMA_CheckFifoParam+0xe8>
    break;
 8005cfa:	bf00      	nop
    }
  }

  return status;
 8005cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop

08005d0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a38      	ldr	r2, [pc, #224]	@ (8005e00 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d022      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a36      	ldr	r2, [pc, #216]	@ (8005e04 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d01d      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a35      	ldr	r2, [pc, #212]	@ (8005e08 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d018      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a33      	ldr	r2, [pc, #204]	@ (8005e0c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d013      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a32      	ldr	r2, [pc, #200]	@ (8005e10 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d00e      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a30      	ldr	r2, [pc, #192]	@ (8005e14 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d009      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a2f      	ldr	r2, [pc, #188]	@ (8005e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d004      	beq.n	8005d6a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a2d      	ldr	r2, [pc, #180]	@ (8005e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d101      	bne.n	8005d6e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d01a      	beq.n	8005daa <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	b2db      	uxtb	r3, r3
 8005d7a:	3b08      	subs	r3, #8
 8005d7c:	4a28      	ldr	r2, [pc, #160]	@ (8005e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d82:	091b      	lsrs	r3, r3, #4
 8005d84:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005d86:	68fa      	ldr	r2, [r7, #12]
 8005d88:	4b26      	ldr	r3, [pc, #152]	@ (8005e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005d8a:	4413      	add	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	461a      	mov	r2, r3
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	4a24      	ldr	r2, [pc, #144]	@ (8005e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005d98:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f003 031f 	and.w	r3, r3, #31
 8005da0:	2201      	movs	r2, #1
 8005da2:	409a      	lsls	r2, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005da8:	e024      	b.n	8005df4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	3b10      	subs	r3, #16
 8005db2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005db4:	fba2 2303 	umull	r2, r3, r2, r3
 8005db8:	091b      	lsrs	r3, r3, #4
 8005dba:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	4a1c      	ldr	r2, [pc, #112]	@ (8005e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d806      	bhi.n	8005dd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	4a1b      	ldr	r2, [pc, #108]	@ (8005e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d902      	bls.n	8005dd2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	3308      	adds	r3, #8
 8005dd0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	4b18      	ldr	r3, [pc, #96]	@ (8005e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005dd6:	4413      	add	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	461a      	mov	r2, r3
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	4a16      	ldr	r2, [pc, #88]	@ (8005e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005de4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f003 031f 	and.w	r3, r3, #31
 8005dec:	2201      	movs	r2, #1
 8005dee:	409a      	lsls	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005df4:	bf00      	nop
 8005df6:	3714      	adds	r7, #20
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfe:	4770      	bx	lr
 8005e00:	58025408 	.word	0x58025408
 8005e04:	5802541c 	.word	0x5802541c
 8005e08:	58025430 	.word	0x58025430
 8005e0c:	58025444 	.word	0x58025444
 8005e10:	58025458 	.word	0x58025458
 8005e14:	5802546c 	.word	0x5802546c
 8005e18:	58025480 	.word	0x58025480
 8005e1c:	58025494 	.word	0x58025494
 8005e20:	cccccccd 	.word	0xcccccccd
 8005e24:	16009600 	.word	0x16009600
 8005e28:	58025880 	.word	0x58025880
 8005e2c:	aaaaaaab 	.word	0xaaaaaaab
 8005e30:	400204b8 	.word	0x400204b8
 8005e34:	4002040f 	.word	0x4002040f
 8005e38:	10008200 	.word	0x10008200
 8005e3c:	40020880 	.word	0x40020880

08005e40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d04a      	beq.n	8005eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d847      	bhi.n	8005eec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a25      	ldr	r2, [pc, #148]	@ (8005ef8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d022      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a24      	ldr	r2, [pc, #144]	@ (8005efc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d01d      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a22      	ldr	r2, [pc, #136]	@ (8005f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d018      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a21      	ldr	r2, [pc, #132]	@ (8005f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d013      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a1f      	ldr	r2, [pc, #124]	@ (8005f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d00e      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a1e      	ldr	r2, [pc, #120]	@ (8005f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d009      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8005f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d004      	beq.n	8005eac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8005f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d101      	bne.n	8005eb0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005eac:	2301      	movs	r3, #1
 8005eae:	e000      	b.n	8005eb2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00a      	beq.n	8005ecc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005eb6:	68fa      	ldr	r2, [r7, #12]
 8005eb8:	4b17      	ldr	r3, [pc, #92]	@ (8005f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005eba:	4413      	add	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a15      	ldr	r2, [pc, #84]	@ (8005f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005ec8:	671a      	str	r2, [r3, #112]	@ 0x70
 8005eca:	e009      	b.n	8005ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	4b14      	ldr	r3, [pc, #80]	@ (8005f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	461a      	mov	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	4a11      	ldr	r2, [pc, #68]	@ (8005f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005ede:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	409a      	lsls	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005eec:	bf00      	nop
 8005eee:	3714      	adds	r7, #20
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr
 8005ef8:	58025408 	.word	0x58025408
 8005efc:	5802541c 	.word	0x5802541c
 8005f00:	58025430 	.word	0x58025430
 8005f04:	58025444 	.word	0x58025444
 8005f08:	58025458 	.word	0x58025458
 8005f0c:	5802546c 	.word	0x5802546c
 8005f10:	58025480 	.word	0x58025480
 8005f14:	58025494 	.word	0x58025494
 8005f18:	1600963f 	.word	0x1600963f
 8005f1c:	58025940 	.word	0x58025940
 8005f20:	1000823f 	.word	0x1000823f
 8005f24:	40020940 	.word	0x40020940

08005f28 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b098      	sub	sp, #96	@ 0x60
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8005f30:	4a84      	ldr	r2, [pc, #528]	@ (8006144 <HAL_FDCAN_Init+0x21c>)
 8005f32:	f107 030c 	add.w	r3, r7, #12
 8005f36:	4611      	mov	r1, r2
 8005f38:	224c      	movs	r2, #76	@ 0x4c
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f010 fb78 	bl	8016630 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e1c6      	b.n	80062d8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a7e      	ldr	r2, [pc, #504]	@ (8006148 <HAL_FDCAN_Init+0x220>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d106      	bne.n	8005f62 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8005f68:	b2db      	uxtb	r3, r3
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d106      	bne.n	8005f7c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f7fb fc92 	bl	80018a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699a      	ldr	r2, [r3, #24]
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0210 	bic.w	r2, r2, #16
 8005f8a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f8c:	f7fc fbd8 	bl	8002740 <HAL_GetTick>
 8005f90:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005f92:	e014      	b.n	8005fbe <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005f94:	f7fc fbd4 	bl	8002740 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b0a      	cmp	r3, #10
 8005fa0:	d90d      	bls.n	8005fbe <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fa8:	f043 0201 	orr.w	r2, r3, #1
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2203      	movs	r2, #3
 8005fb6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e18c      	b.n	80062d8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	f003 0308 	and.w	r3, r3, #8
 8005fc8:	2b08      	cmp	r3, #8
 8005fca:	d0e3      	beq.n	8005f94 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	699a      	ldr	r2, [r3, #24]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0201 	orr.w	r2, r2, #1
 8005fda:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005fdc:	f7fc fbb0 	bl	8002740 <HAL_GetTick>
 8005fe0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005fe2:	e014      	b.n	800600e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005fe4:	f7fc fbac 	bl	8002740 <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b0a      	cmp	r3, #10
 8005ff0:	d90d      	bls.n	800600e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ff8:	f043 0201 	orr.w	r2, r3, #1
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2203      	movs	r2, #3
 8006006:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e164      	b.n	80062d8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	699b      	ldr	r3, [r3, #24]
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	2b00      	cmp	r3, #0
 800601a:	d0e3      	beq.n	8005fe4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	699a      	ldr	r2, [r3, #24]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0202 	orr.w	r2, r2, #2
 800602a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	7c1b      	ldrb	r3, [r3, #16]
 8006030:	2b01      	cmp	r3, #1
 8006032:	d108      	bne.n	8006046 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	699a      	ldr	r2, [r3, #24]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006042:	619a      	str	r2, [r3, #24]
 8006044:	e007      	b.n	8006056 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	699a      	ldr	r2, [r3, #24]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006054:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	7c5b      	ldrb	r3, [r3, #17]
 800605a:	2b01      	cmp	r3, #1
 800605c:	d108      	bne.n	8006070 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	699a      	ldr	r2, [r3, #24]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800606c:	619a      	str	r2, [r3, #24]
 800606e:	e007      	b.n	8006080 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	699a      	ldr	r2, [r3, #24]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800607e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	7c9b      	ldrb	r3, [r3, #18]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d108      	bne.n	800609a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	699a      	ldr	r2, [r3, #24]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006096:	619a      	str	r2, [r3, #24]
 8006098:	e007      	b.n	80060aa <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699a      	ldr	r2, [r3, #24]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80060a8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689a      	ldr	r2, [r3, #8]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	430a      	orrs	r2, r1
 80060be:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	699a      	ldr	r2, [r3, #24]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80060ce:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	691a      	ldr	r2, [r3, #16]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f022 0210 	bic.w	r2, r2, #16
 80060de:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d108      	bne.n	80060fa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	699a      	ldr	r2, [r3, #24]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0204 	orr.w	r2, r2, #4
 80060f6:	619a      	str	r2, [r3, #24]
 80060f8:	e030      	b.n	800615c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d02c      	beq.n	800615c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	2b02      	cmp	r3, #2
 8006108:	d020      	beq.n	800614c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	699a      	ldr	r2, [r3, #24]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006118:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	691a      	ldr	r2, [r3, #16]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f042 0210 	orr.w	r2, r2, #16
 8006128:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	2b03      	cmp	r3, #3
 8006130:	d114      	bne.n	800615c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	699a      	ldr	r2, [r3, #24]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f042 0220 	orr.w	r2, r2, #32
 8006140:	619a      	str	r2, [r3, #24]
 8006142:	e00b      	b.n	800615c <HAL_FDCAN_Init+0x234>
 8006144:	08016f34 	.word	0x08016f34
 8006148:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	699a      	ldr	r2, [r3, #24]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f042 0220 	orr.w	r2, r2, #32
 800615a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	3b01      	subs	r3, #1
 8006162:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	69db      	ldr	r3, [r3, #28]
 8006168:	3b01      	subs	r3, #1
 800616a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800616c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006174:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	3b01      	subs	r3, #1
 800617e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006184:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006186:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006190:	d115      	bne.n	80061be <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006196:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619c:	3b01      	subs	r3, #1
 800619e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80061a0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061a6:	3b01      	subs	r3, #1
 80061a8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80061aa:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061b2:	3b01      	subs	r3, #1
 80061b4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80061ba:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80061bc:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00a      	beq.n	80061dc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	430a      	orrs	r2, r1
 80061d8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e4:	4413      	add	r3, r2
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d011      	beq.n	800620e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80061f2:	f023 0107 	bic.w	r1, r3, #7
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061fa:	009b      	lsls	r3, r3, #2
 80061fc:	3360      	adds	r3, #96	@ 0x60
 80061fe:	443b      	add	r3, r7
 8006200:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	430a      	orrs	r2, r1
 800620a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006212:	2b00      	cmp	r3, #0
 8006214:	d011      	beq.n	800623a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800621e:	f023 0107 	bic.w	r1, r3, #7
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	3360      	adds	r3, #96	@ 0x60
 800622a:	443b      	add	r3, r7
 800622c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	430a      	orrs	r2, r1
 8006236:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800623e:	2b00      	cmp	r3, #0
 8006240:	d012      	beq.n	8006268 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800624a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	3360      	adds	r3, #96	@ 0x60
 8006256:	443b      	add	r3, r7
 8006258:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800625c:	011a      	lsls	r2, r3, #4
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	430a      	orrs	r2, r1
 8006264:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800626c:	2b00      	cmp	r3, #0
 800626e:	d012      	beq.n	8006296 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006278:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	3360      	adds	r3, #96	@ 0x60
 8006284:	443b      	add	r3, r7
 8006286:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800628a:	021a      	lsls	r2, r3, #8
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a11      	ldr	r2, [pc, #68]	@ (80062e0 <HAL_FDCAN_Init+0x3b8>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d107      	bne.n	80062b0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	689a      	ldr	r2, [r3, #8]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f022 0203 	bic.w	r2, r2, #3
 80062ae:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2200      	movs	r2, #0
 80062b4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 fb1f 	bl	800690c <FDCAN_CalcultateRamBlockAddresses>
 80062ce:	4603      	mov	r3, r0
 80062d0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80062d4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3760      	adds	r7, #96	@ 0x60
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	4000a000 	.word	0x4000a000

080062e4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b096      	sub	sp, #88	@ 0x58
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 80062ec:	4b9a      	ldr	r3, [pc, #616]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	079b      	lsls	r3, r3, #30
 80062f2:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80062f4:	4b98      	ldr	r3, [pc, #608]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 80062f6:	695b      	ldr	r3, [r3, #20]
 80062f8:	079b      	lsls	r3, r3, #30
 80062fa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062fc:	4013      	ands	r3, r2
 80062fe:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006306:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800630a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006312:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006314:	4013      	ands	r3, r2
 8006316:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800631e:	f003 030f 	and.w	r3, r3, #15
 8006322:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800632a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800632c:	4013      	ands	r3, r2
 800632e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006336:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800633a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006342:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006344:	4013      	ands	r3, r2
 8006346:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800634e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8006352:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800635a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800635c:	4013      	ands	r3, r2
 800635e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006366:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 800636a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006372:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006374:	4013      	ands	r3, r2
 8006376:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006386:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8006388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800638a:	0a1b      	lsrs	r3, r3, #8
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b00      	cmp	r3, #0
 8006392:	d010      	beq.n	80063b6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8006394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006396:	0a1b      	lsrs	r3, r3, #8
 8006398:	f003 0301 	and.w	r3, r3, #1
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00a      	beq.n	80063b6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80063a8:	651a      	str	r2, [r3, #80]	@ 0x50
 80063aa:	4b6b      	ldr	r3, [pc, #428]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 80063ac:	2200      	movs	r2, #0
 80063ae:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 fa5f 	bl	8006874 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80063b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80063b8:	0a9b      	lsrs	r3, r3, #10
 80063ba:	f003 0301 	and.w	r3, r3, #1
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d01d      	beq.n	80063fe <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80063c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c4:	0a9b      	lsrs	r3, r3, #10
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d017      	beq.n	80063fe <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80063d6:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80063e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063e2:	4013      	ands	r3, r2
 80063e4:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80063ee:	651a      	str	r2, [r3, #80]	@ 0x50
 80063f0:	4b59      	ldr	r3, [pc, #356]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80063f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 fa12 	bl	8006822 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80063fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006400:	2b00      	cmp	r3, #0
 8006402:	d00d      	beq.n	8006420 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800640a:	4b54      	ldr	r3, [pc, #336]	@ (800655c <HAL_FDCAN_IRQHandler+0x278>)
 800640c:	400b      	ands	r3, r1
 800640e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006410:	4a51      	ldr	r2, [pc, #324]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 8006412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006414:	0f9b      	lsrs	r3, r3, #30
 8006416:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8006418:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 f9c0 	bl	80067a0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00d      	beq.n	8006442 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681a      	ldr	r2, [r3, #0]
 800642a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800642c:	4b4b      	ldr	r3, [pc, #300]	@ (800655c <HAL_FDCAN_IRQHandler+0x278>)
 800642e:	400b      	ands	r3, r1
 8006430:	6513      	str	r3, [r2, #80]	@ 0x50
 8006432:	4a49      	ldr	r2, [pc, #292]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 8006434:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006436:	0f9b      	lsrs	r3, r3, #30
 8006438:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800643a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f000 f9ba 	bl	80067b6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00d      	beq.n	8006464 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681a      	ldr	r2, [r3, #0]
 800644c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800644e:	4b43      	ldr	r3, [pc, #268]	@ (800655c <HAL_FDCAN_IRQHandler+0x278>)
 8006450:	400b      	ands	r3, r1
 8006452:	6513      	str	r3, [r2, #80]	@ 0x50
 8006454:	4a40      	ldr	r2, [pc, #256]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 8006456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006458:	0f9b      	lsrs	r3, r3, #30
 800645a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800645c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f9b4 	bl	80067cc <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8006464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00d      	beq.n	8006486 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006470:	4b3a      	ldr	r3, [pc, #232]	@ (800655c <HAL_FDCAN_IRQHandler+0x278>)
 8006472:	400b      	ands	r3, r1
 8006474:	6513      	str	r3, [r2, #80]	@ 0x50
 8006476:	4a38      	ldr	r2, [pc, #224]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 8006478:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800647a:	0f9b      	lsrs	r3, r3, #30
 800647c:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800647e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006480:	6878      	ldr	r0, [r7, #4]
 8006482:	f000 f9ae 	bl	80067e2 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8006486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006488:	0adb      	lsrs	r3, r3, #11
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b00      	cmp	r3, #0
 8006490:	d010      	beq.n	80064b4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006494:	0adb      	lsrs	r3, r3, #11
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b00      	cmp	r3, #0
 800649c:	d00a      	beq.n	80064b4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80064a6:	651a      	str	r2, [r3, #80]	@ 0x50
 80064a8:	4b2b      	ldr	r3, [pc, #172]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 80064aa:	2200      	movs	r2, #0
 80064ac:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f9a2 	bl	80067f8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80064b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b6:	0a5b      	lsrs	r3, r3, #9
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d01d      	beq.n	80064fc <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80064c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c2:	0a5b      	lsrs	r3, r3, #9
 80064c4:	f003 0301 	and.w	r3, r3, #1
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d017      	beq.n	80064fc <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80064d4:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e0:	4013      	ands	r3, r2
 80064e2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80064ec:	651a      	str	r2, [r3, #80]	@ 0x50
 80064ee:	4b1a      	ldr	r3, [pc, #104]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80064f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f000 f988 	bl	800680c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80064fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064fe:	0cdb      	lsrs	r3, r3, #19
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d010      	beq.n	800652a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8006508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800650a:	0cdb      	lsrs	r3, r3, #19
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00a      	beq.n	800652a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800651c:	651a      	str	r2, [r3, #80]	@ 0x50
 800651e:	4b0e      	ldr	r3, [pc, #56]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 8006520:	2200      	movs	r2, #0
 8006522:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f987 	bl	8006838 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800652a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800652c:	0c1b      	lsrs	r3, r3, #16
 800652e:	f003 0301 	and.w	r3, r3, #1
 8006532:	2b00      	cmp	r3, #0
 8006534:	d016      	beq.n	8006564 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8006536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006538:	0c1b      	lsrs	r3, r3, #16
 800653a:	f003 0301 	and.w	r3, r3, #1
 800653e:	2b00      	cmp	r3, #0
 8006540:	d010      	beq.n	8006564 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800654a:	651a      	str	r2, [r3, #80]	@ 0x50
 800654c:	4b02      	ldr	r3, [pc, #8]	@ (8006558 <HAL_FDCAN_IRQHandler+0x274>)
 800654e:	2200      	movs	r2, #0
 8006550:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	e004      	b.n	8006560 <HAL_FDCAN_IRQHandler+0x27c>
 8006556:	bf00      	nop
 8006558:	4000a800 	.word	0x4000a800
 800655c:	3fcfffff 	.word	0x3fcfffff
 8006560:	f000 f974 	bl	800684c <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8006564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006566:	0c9b      	lsrs	r3, r3, #18
 8006568:	f003 0301 	and.w	r3, r3, #1
 800656c:	2b00      	cmp	r3, #0
 800656e:	d010      	beq.n	8006592 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8006570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006572:	0c9b      	lsrs	r3, r3, #18
 8006574:	f003 0301 	and.w	r3, r3, #1
 8006578:	2b00      	cmp	r3, #0
 800657a:	d00a      	beq.n	8006592 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006584:	651a      	str	r2, [r3, #80]	@ 0x50
 8006586:	4b83      	ldr	r3, [pc, #524]	@ (8006794 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006588:	2200      	movs	r2, #0
 800658a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 f967 	bl	8006860 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8006592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006594:	0c5b      	lsrs	r3, r3, #17
 8006596:	f003 0301 	and.w	r3, r3, #1
 800659a:	2b00      	cmp	r3, #0
 800659c:	d015      	beq.n	80065ca <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800659e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065a0:	0c5b      	lsrs	r3, r3, #17
 80065a2:	f003 0301 	and.w	r3, r3, #1
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d00f      	beq.n	80065ca <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80065b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80065b4:	4b77      	ldr	r3, [pc, #476]	@ (8006794 <HAL_FDCAN_IRQHandler+0x4b0>)
 80065b6:	2200      	movs	r2, #0
 80065b8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80065ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d00d      	beq.n	80065ec <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065d6:	4b70      	ldr	r3, [pc, #448]	@ (8006798 <HAL_FDCAN_IRQHandler+0x4b4>)
 80065d8:	400b      	ands	r3, r1
 80065da:	6513      	str	r3, [r2, #80]	@ 0x50
 80065dc:	4a6d      	ldr	r2, [pc, #436]	@ (8006794 <HAL_FDCAN_IRQHandler+0x4b0>)
 80065de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80065e0:	0f9b      	lsrs	r3, r3, #30
 80065e2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80065e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 f958 	bl	800689c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80065ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d011      	beq.n	8006616 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065f8:	4b67      	ldr	r3, [pc, #412]	@ (8006798 <HAL_FDCAN_IRQHandler+0x4b4>)
 80065fa:	400b      	ands	r3, r1
 80065fc:	6513      	str	r3, [r2, #80]	@ 0x50
 80065fe:	4a65      	ldr	r2, [pc, #404]	@ (8006794 <HAL_FDCAN_IRQHandler+0x4b0>)
 8006600:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006602:	0f9b      	lsrs	r3, r3, #30
 8006604:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800660c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800660e:	431a      	orrs	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a60      	ldr	r2, [pc, #384]	@ (800679c <HAL_FDCAN_IRQHandler+0x4b8>)
 800661c:	4293      	cmp	r3, r2
 800661e:	f040 80ac 	bne.w	800677a <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f003 0303 	and.w	r3, r3, #3
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 80a4 	beq.w	800677a <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	685b      	ldr	r3, [r3, #4]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006644:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006646:	4013      	ands	r3, r2
 8006648:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006654:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800665e:	4013      	ands	r3, r2
 8006660:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800666c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006676:	4013      	ands	r3, r2
 8006678:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	6a1b      	ldr	r3, [r3, #32]
 8006680:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8006684:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800668c:	6a3a      	ldr	r2, [r7, #32]
 800668e:	4013      	ands	r3, r2
 8006690:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	6a1b      	ldr	r3, [r3, #32]
 8006698:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 800669c:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a4:	69fa      	ldr	r2, [r7, #28]
 80066a6:	4013      	ands	r3, r2
 80066a8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 80066ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d007      	beq.n	80066d0 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066c6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 80066c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f000 f8f1 	bl	80068b2 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 80066d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d007      	beq.n	80066e6 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066dc:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 80066de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 f8f1 	bl	80068c8 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 80066e6:	69bb      	ldr	r3, [r7, #24]
 80066e8:	099b      	lsrs	r3, r3, #6
 80066ea:	f003 0301 	and.w	r3, r3, #1
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d01a      	beq.n	8006728 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 80066f2:	697b      	ldr	r3, [r7, #20]
 80066f4:	099b      	lsrs	r3, r3, #6
 80066f6:	f003 0301 	and.w	r3, r3, #1
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d014      	beq.n	8006728 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006704:	0c1b      	lsrs	r3, r3, #16
 8006706:	b29b      	uxth	r3, r3
 8006708:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006710:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006714:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	2240      	movs	r2, #64	@ 0x40
 800671c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 800671e:	68fa      	ldr	r2, [r7, #12]
 8006720:	6939      	ldr	r1, [r7, #16]
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f000 f8db 	bl	80068de <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8006728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672a:	2b00      	cmp	r3, #0
 800672c:	d007      	beq.n	800673e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006734:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8006736:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 f8dc 	bl	80068f6 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 800673e:	6a3b      	ldr	r3, [r7, #32]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d00b      	beq.n	800675c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	6a3a      	ldr	r2, [r7, #32]
 800674a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006752:	6a3b      	ldr	r3, [r7, #32]
 8006754:	431a      	orrs	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d00b      	beq.n	800677a <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	685b      	ldr	r3, [r3, #4]
 8006766:	69fa      	ldr	r2, [r7, #28]
 8006768:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	431a      	orrs	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006780:	2b00      	cmp	r3, #0
 8006782:	d002      	beq.n	800678a <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 f87f 	bl	8006888 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800678a:	bf00      	nop
 800678c:	3758      	adds	r7, #88	@ 0x58
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	4000a800 	.word	0x4000a800
 8006798:	3fcfffff 	.word	0x3fcfffff
 800679c:	4000a000 	.word	0x4000a000

080067a0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80067aa:	bf00      	nop
 80067ac:	370c      	adds	r7, #12
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr

080067b6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80067b6:	b480      	push	{r7}
 80067b8:	b083      	sub	sp, #12
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	6078      	str	r0, [r7, #4]
 80067be:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80067d6:	bf00      	nop
 80067d8:	370c      	adds	r7, #12
 80067da:	46bd      	mov	sp, r7
 80067dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e0:	4770      	bx	lr

080067e2 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80067e2:	b480      	push	{r7}
 80067e4:	b083      	sub	sp, #12
 80067e6:	af00      	add	r7, sp, #0
 80067e8:	6078      	str	r0, [r7, #4]
 80067ea:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80067ec:	bf00      	nop
 80067ee:	370c      	adds	r7, #12
 80067f0:	46bd      	mov	sp, r7
 80067f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f6:	4770      	bx	lr

080067f8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8006800:	bf00      	nop
 8006802:	370c      	adds	r7, #12
 8006804:	46bd      	mov	sp, r7
 8006806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680a:	4770      	bx	lr

0800680c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
 8006814:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8006816:	bf00      	nop
 8006818:	370c      	adds	r7, #12
 800681a:	46bd      	mov	sp, r7
 800681c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006820:	4770      	bx	lr

08006822 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8006822:	b480      	push	{r7}
 8006824:	b083      	sub	sp, #12
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
 800682a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006838:	b480      	push	{r7}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800684c:	b480      	push	{r7}
 800684e:	b083      	sub	sp, #12
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8006854:	bf00      	nop
 8006856:	370c      	adds	r7, #12
 8006858:	46bd      	mov	sp, r7
 800685a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685e:	4770      	bx	lr

08006860 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006860:	b480      	push	{r7}
 8006862:	b083      	sub	sp, #12
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8006868:	bf00      	nop
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr

08006874 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800687c:	bf00      	nop
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8006890:	bf00      	nop
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
 80068a4:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80068a6:	bf00      	nop
 80068a8:	370c      	adds	r7, #12
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr

080068b2 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80068b2:	b480      	push	{r7}
 80068b4:	b083      	sub	sp, #12
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
 80068ba:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80068bc:	bf00      	nop
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 80068d2:	bf00      	nop
 80068d4:	370c      	adds	r7, #12
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr

080068de <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 80068de:	b480      	push	{r7}
 80068e0:	b085      	sub	sp, #20
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	60f8      	str	r0, [r7, #12]
 80068e6:	60b9      	str	r1, [r7, #8]
 80068e8:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 80068ea:	bf00      	nop
 80068ec:	3714      	adds	r7, #20
 80068ee:	46bd      	mov	sp, r7
 80068f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f4:	4770      	bx	lr

080068f6 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
 80068fe:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8006900:	bf00      	nop
 8006902:	370c      	adds	r7, #12
 8006904:	46bd      	mov	sp, r7
 8006906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690a:	4770      	bx	lr

0800690c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006918:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006922:	4ba7      	ldr	r3, [pc, #668]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006924:	4013      	ands	r3, r2
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	0091      	lsls	r1, r2, #2
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	6812      	ldr	r2, [r2, #0]
 800692e:	430b      	orrs	r3, r1
 8006930:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800693c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006944:	041a      	lsls	r2, r3, #16
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	430a      	orrs	r2, r1
 800694c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	4413      	add	r3, r2
 8006958:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006962:	4b97      	ldr	r3, [pc, #604]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006964:	4013      	ands	r3, r2
 8006966:	68ba      	ldr	r2, [r7, #8]
 8006968:	0091      	lsls	r1, r2, #2
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	6812      	ldr	r2, [r2, #0]
 800696e:	430b      	orrs	r3, r1
 8006970:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800697c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006984:	041a      	lsls	r2, r3, #16
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006994:	005b      	lsls	r3, r3, #1
 8006996:	68ba      	ldr	r2, [r7, #8]
 8006998:	4413      	add	r3, r2
 800699a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80069a4:	4b86      	ldr	r3, [pc, #536]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80069a6:	4013      	ands	r3, r2
 80069a8:	68ba      	ldr	r2, [r7, #8]
 80069aa:	0091      	lsls	r1, r2, #2
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	6812      	ldr	r2, [r2, #0]
 80069b0:	430b      	orrs	r3, r1
 80069b2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069be:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069c6:	041a      	lsls	r2, r3, #16
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	430a      	orrs	r2, r1
 80069ce:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80069da:	fb02 f303 	mul.w	r3, r2, r3
 80069de:	68ba      	ldr	r2, [r7, #8]
 80069e0:	4413      	add	r3, r2
 80069e2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80069ec:	4b74      	ldr	r3, [pc, #464]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80069ee:	4013      	ands	r3, r2
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	0091      	lsls	r1, r2, #2
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	6812      	ldr	r2, [r2, #0]
 80069f8:	430b      	orrs	r3, r1
 80069fa:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006a06:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a0e:	041a      	lsls	r2, r3, #16
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006a22:	fb02 f303 	mul.w	r3, r2, r3
 8006a26:	68ba      	ldr	r2, [r7, #8]
 8006a28:	4413      	add	r3, r2
 8006a2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8006a34:	4b62      	ldr	r3, [pc, #392]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006a36:	4013      	ands	r3, r2
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	0091      	lsls	r1, r2, #2
 8006a3c:	687a      	ldr	r2, [r7, #4]
 8006a3e:	6812      	ldr	r2, [r2, #0]
 8006a40:	430b      	orrs	r3, r1
 8006a42:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006a4e:	fb02 f303 	mul.w	r3, r2, r3
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	4413      	add	r3, r2
 8006a56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8006a60:	4b57      	ldr	r3, [pc, #348]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006a62:	4013      	ands	r3, r2
 8006a64:	68ba      	ldr	r2, [r7, #8]
 8006a66:	0091      	lsls	r1, r2, #2
 8006a68:	687a      	ldr	r2, [r7, #4]
 8006a6a:	6812      	ldr	r2, [r2, #0]
 8006a6c:	430b      	orrs	r3, r1
 8006a6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006a7a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a82:	041a      	lsls	r2, r3, #16
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a92:	005b      	lsls	r3, r3, #1
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	4413      	add	r3, r2
 8006a98:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006aa2:	4b47      	ldr	r3, [pc, #284]	@ (8006bc0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8006aa4:	4013      	ands	r3, r2
 8006aa6:	68ba      	ldr	r2, [r7, #8]
 8006aa8:	0091      	lsls	r1, r2, #2
 8006aaa:	687a      	ldr	r2, [r7, #4]
 8006aac:	6812      	ldr	r2, [r2, #0]
 8006aae:	430b      	orrs	r3, r1
 8006ab0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006abc:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ac4:	041a      	lsls	r2, r3, #16
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006ad8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ae0:	061a      	lsls	r2, r3, #24
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	430a      	orrs	r2, r1
 8006ae8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006af0:	4b34      	ldr	r3, [pc, #208]	@ (8006bc4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8006af2:	4413      	add	r3, r2
 8006af4:	009a      	lsls	r2, r3, #2
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	441a      	add	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b12:	00db      	lsls	r3, r3, #3
 8006b14:	441a      	add	r2, r3
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b22:	6879      	ldr	r1, [r7, #4]
 8006b24:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8006b26:	fb01 f303 	mul.w	r3, r1, r3
 8006b2a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8006b2c:	441a      	add	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b3a:	6879      	ldr	r1, [r7, #4]
 8006b3c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8006b3e:	fb01 f303 	mul.w	r3, r1, r3
 8006b42:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8006b44:	441a      	add	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b52:	6879      	ldr	r1, [r7, #4]
 8006b54:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8006b56:	fb01 f303 	mul.w	r3, r1, r3
 8006b5a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8006b5c:	441a      	add	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b6e:	00db      	lsls	r3, r3, #3
 8006b70:	441a      	add	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b82:	6879      	ldr	r1, [r7, #4]
 8006b84:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006b86:	fb01 f303 	mul.w	r3, r1, r3
 8006b8a:	009b      	lsls	r3, r3, #2
 8006b8c:	441a      	add	r2, r3
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8006ba2:	fb01 f303 	mul.w	r3, r1, r3
 8006ba6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8006ba8:	441a      	add	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb6:	4a04      	ldr	r2, [pc, #16]	@ (8006bc8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d915      	bls.n	8006be8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8006bbc:	e006      	b.n	8006bcc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8006bbe:	bf00      	nop
 8006bc0:	ffff0003 	.word	0xffff0003
 8006bc4:	10002b00 	.word	0x10002b00
 8006bc8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006bd2:	f043 0220 	orr.w	r2, r3, #32
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2203      	movs	r2, #3
 8006be0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e010      	b.n	8006c0a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006bec:	60fb      	str	r3, [r7, #12]
 8006bee:	e005      	b.n	8006bfc <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	3304      	adds	r3, #4
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c02:	68fa      	ldr	r2, [r7, #12]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d3f3      	bcc.n	8006bf0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3714      	adds	r7, #20
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
 8006c16:	bf00      	nop

08006c18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b089      	sub	sp, #36	@ 0x24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
 8006c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006c22:	2300      	movs	r3, #0
 8006c24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006c26:	4b86      	ldr	r3, [pc, #536]	@ (8006e40 <HAL_GPIO_Init+0x228>)
 8006c28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006c2a:	e18c      	b.n	8006f46 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	2101      	movs	r1, #1
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	fa01 f303 	lsl.w	r3, r1, r3
 8006c38:	4013      	ands	r3, r2
 8006c3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	f000 817e 	beq.w	8006f40 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	f003 0303 	and.w	r3, r3, #3
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d005      	beq.n	8006c5c <HAL_GPIO_Init+0x44>
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	685b      	ldr	r3, [r3, #4]
 8006c54:	f003 0303 	and.w	r3, r3, #3
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d130      	bne.n	8006cbe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006c62:	69fb      	ldr	r3, [r7, #28]
 8006c64:	005b      	lsls	r3, r3, #1
 8006c66:	2203      	movs	r2, #3
 8006c68:	fa02 f303 	lsl.w	r3, r2, r3
 8006c6c:	43db      	mvns	r3, r3
 8006c6e:	69ba      	ldr	r2, [r7, #24]
 8006c70:	4013      	ands	r3, r2
 8006c72:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	68da      	ldr	r2, [r3, #12]
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	005b      	lsls	r3, r3, #1
 8006c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c80:	69ba      	ldr	r2, [r7, #24]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	69ba      	ldr	r2, [r7, #24]
 8006c8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006c92:	2201      	movs	r2, #1
 8006c94:	69fb      	ldr	r3, [r7, #28]
 8006c96:	fa02 f303 	lsl.w	r3, r2, r3
 8006c9a:	43db      	mvns	r3, r3
 8006c9c:	69ba      	ldr	r2, [r7, #24]
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	091b      	lsrs	r3, r3, #4
 8006ca8:	f003 0201 	and.w	r2, r3, #1
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb2:	69ba      	ldr	r2, [r7, #24]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	69ba      	ldr	r2, [r7, #24]
 8006cbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	f003 0303 	and.w	r3, r3, #3
 8006cc6:	2b03      	cmp	r3, #3
 8006cc8:	d017      	beq.n	8006cfa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	005b      	lsls	r3, r3, #1
 8006cd4:	2203      	movs	r2, #3
 8006cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8006cda:	43db      	mvns	r3, r3
 8006cdc:	69ba      	ldr	r2, [r7, #24]
 8006cde:	4013      	ands	r3, r2
 8006ce0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	689a      	ldr	r2, [r3, #8]
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	fa02 f303 	lsl.w	r3, r2, r3
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	69ba      	ldr	r2, [r7, #24]
 8006cf8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	f003 0303 	and.w	r3, r3, #3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d123      	bne.n	8006d4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	08da      	lsrs	r2, r3, #3
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	3208      	adds	r2, #8
 8006d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	f003 0307 	and.w	r3, r3, #7
 8006d1a:	009b      	lsls	r3, r3, #2
 8006d1c:	220f      	movs	r2, #15
 8006d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d22:	43db      	mvns	r3, r3
 8006d24:	69ba      	ldr	r2, [r7, #24]
 8006d26:	4013      	ands	r3, r2
 8006d28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	691a      	ldr	r2, [r3, #16]
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	f003 0307 	and.w	r3, r3, #7
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3a:	69ba      	ldr	r2, [r7, #24]
 8006d3c:	4313      	orrs	r3, r2
 8006d3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006d40:	69fb      	ldr	r3, [r7, #28]
 8006d42:	08da      	lsrs	r2, r3, #3
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	3208      	adds	r2, #8
 8006d48:	69b9      	ldr	r1, [r7, #24]
 8006d4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006d54:	69fb      	ldr	r3, [r7, #28]
 8006d56:	005b      	lsls	r3, r3, #1
 8006d58:	2203      	movs	r2, #3
 8006d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5e:	43db      	mvns	r3, r3
 8006d60:	69ba      	ldr	r2, [r7, #24]
 8006d62:	4013      	ands	r3, r2
 8006d64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f003 0203 	and.w	r2, r3, #3
 8006d6e:	69fb      	ldr	r3, [r7, #28]
 8006d70:	005b      	lsls	r3, r3, #1
 8006d72:	fa02 f303 	lsl.w	r3, r2, r3
 8006d76:	69ba      	ldr	r2, [r7, #24]
 8006d78:	4313      	orrs	r3, r2
 8006d7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	69ba      	ldr	r2, [r7, #24]
 8006d80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 80d8 	beq.w	8006f40 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006d90:	4b2c      	ldr	r3, [pc, #176]	@ (8006e44 <HAL_GPIO_Init+0x22c>)
 8006d92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006d96:	4a2b      	ldr	r2, [pc, #172]	@ (8006e44 <HAL_GPIO_Init+0x22c>)
 8006d98:	f043 0302 	orr.w	r3, r3, #2
 8006d9c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006da0:	4b28      	ldr	r3, [pc, #160]	@ (8006e44 <HAL_GPIO_Init+0x22c>)
 8006da2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006dae:	4a26      	ldr	r2, [pc, #152]	@ (8006e48 <HAL_GPIO_Init+0x230>)
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	089b      	lsrs	r3, r3, #2
 8006db4:	3302      	adds	r3, #2
 8006db6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	f003 0303 	and.w	r3, r3, #3
 8006dc2:	009b      	lsls	r3, r3, #2
 8006dc4:	220f      	movs	r2, #15
 8006dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006dca:	43db      	mvns	r3, r3
 8006dcc:	69ba      	ldr	r2, [r7, #24]
 8006dce:	4013      	ands	r3, r2
 8006dd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e4c <HAL_GPIO_Init+0x234>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d04a      	beq.n	8006e70 <HAL_GPIO_Init+0x258>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a1c      	ldr	r2, [pc, #112]	@ (8006e50 <HAL_GPIO_Init+0x238>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d02b      	beq.n	8006e3a <HAL_GPIO_Init+0x222>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a1b      	ldr	r2, [pc, #108]	@ (8006e54 <HAL_GPIO_Init+0x23c>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d025      	beq.n	8006e36 <HAL_GPIO_Init+0x21e>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a1a      	ldr	r2, [pc, #104]	@ (8006e58 <HAL_GPIO_Init+0x240>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d01f      	beq.n	8006e32 <HAL_GPIO_Init+0x21a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a19      	ldr	r2, [pc, #100]	@ (8006e5c <HAL_GPIO_Init+0x244>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d019      	beq.n	8006e2e <HAL_GPIO_Init+0x216>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	4a18      	ldr	r2, [pc, #96]	@ (8006e60 <HAL_GPIO_Init+0x248>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d013      	beq.n	8006e2a <HAL_GPIO_Init+0x212>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a17      	ldr	r2, [pc, #92]	@ (8006e64 <HAL_GPIO_Init+0x24c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d00d      	beq.n	8006e26 <HAL_GPIO_Init+0x20e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	4a16      	ldr	r2, [pc, #88]	@ (8006e68 <HAL_GPIO_Init+0x250>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d007      	beq.n	8006e22 <HAL_GPIO_Init+0x20a>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	4a15      	ldr	r2, [pc, #84]	@ (8006e6c <HAL_GPIO_Init+0x254>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d101      	bne.n	8006e1e <HAL_GPIO_Init+0x206>
 8006e1a:	2309      	movs	r3, #9
 8006e1c:	e029      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e1e:	230a      	movs	r3, #10
 8006e20:	e027      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e22:	2307      	movs	r3, #7
 8006e24:	e025      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e26:	2306      	movs	r3, #6
 8006e28:	e023      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e2a:	2305      	movs	r3, #5
 8006e2c:	e021      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e2e:	2304      	movs	r3, #4
 8006e30:	e01f      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e32:	2303      	movs	r3, #3
 8006e34:	e01d      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e36:	2302      	movs	r3, #2
 8006e38:	e01b      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e019      	b.n	8006e72 <HAL_GPIO_Init+0x25a>
 8006e3e:	bf00      	nop
 8006e40:	58000080 	.word	0x58000080
 8006e44:	58024400 	.word	0x58024400
 8006e48:	58000400 	.word	0x58000400
 8006e4c:	58020000 	.word	0x58020000
 8006e50:	58020400 	.word	0x58020400
 8006e54:	58020800 	.word	0x58020800
 8006e58:	58020c00 	.word	0x58020c00
 8006e5c:	58021000 	.word	0x58021000
 8006e60:	58021400 	.word	0x58021400
 8006e64:	58021800 	.word	0x58021800
 8006e68:	58021c00 	.word	0x58021c00
 8006e6c:	58022400 	.word	0x58022400
 8006e70:	2300      	movs	r3, #0
 8006e72:	69fa      	ldr	r2, [r7, #28]
 8006e74:	f002 0203 	and.w	r2, r2, #3
 8006e78:	0092      	lsls	r2, r2, #2
 8006e7a:	4093      	lsls	r3, r2
 8006e7c:	69ba      	ldr	r2, [r7, #24]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006e82:	4938      	ldr	r1, [pc, #224]	@ (8006f64 <HAL_GPIO_Init+0x34c>)
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	089b      	lsrs	r3, r3, #2
 8006e88:	3302      	adds	r3, #2
 8006e8a:	69ba      	ldr	r2, [r7, #24]
 8006e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006e90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006e98:	693b      	ldr	r3, [r7, #16]
 8006e9a:	43db      	mvns	r3, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d003      	beq.n	8006eb6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006eae:	69ba      	ldr	r2, [r7, #24]
 8006eb0:	693b      	ldr	r3, [r7, #16]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006eb6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006ebe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	43db      	mvns	r3, r3
 8006eca:	69ba      	ldr	r2, [r7, #24]
 8006ecc:	4013      	ands	r3, r2
 8006ece:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d003      	beq.n	8006ee4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006edc:	69ba      	ldr	r2, [r7, #24]
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	4313      	orrs	r3, r2
 8006ee2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006ee4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006ee8:	69bb      	ldr	r3, [r7, #24]
 8006eea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	685b      	ldr	r3, [r3, #4]
 8006ef0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	43db      	mvns	r3, r3
 8006ef6:	69ba      	ldr	r2, [r7, #24]
 8006ef8:	4013      	ands	r3, r2
 8006efa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d003      	beq.n	8006f10 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006f08:	69ba      	ldr	r2, [r7, #24]
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	69ba      	ldr	r2, [r7, #24]
 8006f14:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	43db      	mvns	r3, r3
 8006f20:	69ba      	ldr	r2, [r7, #24]
 8006f22:	4013      	ands	r3, r2
 8006f24:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d003      	beq.n	8006f3a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	4313      	orrs	r3, r2
 8006f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	69ba      	ldr	r2, [r7, #24]
 8006f3e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	3301      	adds	r3, #1
 8006f44:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	f47f ae6b 	bne.w	8006c2c <HAL_GPIO_Init+0x14>
  }
}
 8006f56:	bf00      	nop
 8006f58:	bf00      	nop
 8006f5a:	3724      	adds	r7, #36	@ 0x24
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	58000400 	.word	0x58000400

08006f68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	460b      	mov	r3, r1
 8006f72:	807b      	strh	r3, [r7, #2]
 8006f74:	4613      	mov	r3, r2
 8006f76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006f78:	787b      	ldrb	r3, [r7, #1]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d003      	beq.n	8006f86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006f7e:	887a      	ldrh	r2, [r7, #2]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006f84:	e003      	b.n	8006f8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006f86:	887b      	ldrh	r3, [r7, #2]
 8006f88:	041a      	lsls	r2, r3, #16
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	619a      	str	r2, [r3, #24]
}
 8006f8e:	bf00      	nop
 8006f90:	370c      	adds	r7, #12
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b085      	sub	sp, #20
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
 8006fa2:	460b      	mov	r3, r1
 8006fa4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	695b      	ldr	r3, [r3, #20]
 8006faa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006fac:	887a      	ldrh	r2, [r7, #2]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	041a      	lsls	r2, r3, #16
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	43d9      	mvns	r1, r3
 8006fb8:	887b      	ldrh	r3, [r7, #2]
 8006fba:	400b      	ands	r3, r1
 8006fbc:	431a      	orrs	r2, r3
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	619a      	str	r2, [r3, #24]
}
 8006fc2:	bf00      	nop
 8006fc4:	3714      	adds	r7, #20
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr
	...

08006fd0 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af02      	add	r7, sp, #8
 8006fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8006fdc:	f7fb fbb0 	bl	8002740 <HAL_GetTick>
 8006fe0:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d102      	bne.n	8006fee <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	73fb      	strb	r3, [r7, #15]
 8006fec:	e0a5      	b.n	800713a <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f040 809e 	bne.w	800713a <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f7fa fcc0 	bl	8001984 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8007004:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f89d 	bl	8007148 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	689a      	ldr	r2, [r3, #8]
 8007014:	4b4b      	ldr	r3, [pc, #300]	@ (8007144 <HAL_OSPI_Init+0x174>)
 8007016:	4013      	ands	r3, r2
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	68d1      	ldr	r1, [r2, #12]
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	6912      	ldr	r2, [r2, #16]
 8007020:	3a01      	subs	r2, #1
 8007022:	0412      	lsls	r2, r2, #16
 8007024:	4311      	orrs	r1, r2
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	6952      	ldr	r2, [r2, #20]
 800702a:	3a01      	subs	r2, #1
 800702c:	0212      	lsls	r2, r2, #8
 800702e:	4311      	orrs	r1, r2
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007034:	4311      	orrs	r1, r2
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	69d2      	ldr	r2, [r2, #28]
 800703a:	4311      	orrs	r1, r2
 800703c:	687a      	ldr	r2, [r7, #4]
 800703e:	6812      	ldr	r2, [r2, #0]
 8007040:	430b      	orrs	r3, r1
 8007042:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	68db      	ldr	r3, [r3, #12]
 800704a:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a1a      	ldr	r2, [r3, #32]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	430a      	orrs	r2, r1
 8007058:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800705e:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	430a      	orrs	r2, r1
 800706a:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	687a      	ldr	r2, [r7, #4]
 8007072:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007074:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	3b01      	subs	r3, #1
 8007086:	021a      	lsls	r2, r3, #8
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	430a      	orrs	r2, r1
 800708e:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2200      	movs	r2, #0
 800709a:	2120      	movs	r1, #32
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 fd4f 	bl	8007b40 <OSPI_WaitFlagStateUntilTimeout>
 80070a2:	4603      	mov	r3, r0
 80070a4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80070a6:	7bfb      	ldrb	r3, [r7, #15]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d146      	bne.n	800713a <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ba:	1e5a      	subs	r2, r3, #1
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	689a      	ldr	r2, [r3, #8]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80070e2:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ee:	431a      	orrs	r2, r3
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	430a      	orrs	r2, r1
 80070f6:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681a      	ldr	r2, [r3, #0]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f042 0201 	orr.w	r2, r2, #1
 8007108:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	699b      	ldr	r3, [r3, #24]
 800710e:	2b02      	cmp	r3, #2
 8007110:	d107      	bne.n	8007122 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	689a      	ldr	r2, [r3, #8]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f042 0202 	orr.w	r2, r2, #2
 8007120:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800712a:	d103      	bne.n	8007134 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	651a      	str	r2, [r3, #80]	@ 0x50
 8007132:	e002      	b.n	800713a <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2202      	movs	r2, #2
 8007138:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 800713a:	7bfb      	ldrb	r3, [r7, #15]
}
 800713c:	4618      	mov	r0, r3
 800713e:	3710      	adds	r7, #16
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	f8e0f8f4 	.word	0xf8e0f8f4

08007148 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8007148:	b480      	push	{r7}
 800714a:	b083      	sub	sp, #12
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	683a      	ldr	r2, [r7, #0]
 8007156:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8007158:	2300      	movs	r3, #0
}
 800715a:	4618      	mov	r0, r3
 800715c:	370c      	adds	r7, #12
 800715e:	46bd      	mov	sp, r7
 8007160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007164:	4770      	bx	lr
	...

08007168 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b094      	sub	sp, #80	@ 0x50
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007174:	2300      	movs	r3, #0
 8007176:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 800717a:	2300      	movs	r3, #0
 800717c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a9d      	ldr	r2, [pc, #628]	@ (80073fc <HAL_OSPIM_Config+0x294>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d105      	bne.n	8007196 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800718e:	2301      	movs	r3, #1
 8007190:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8007194:	e004      	b.n	80071a0 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8007196:	2301      	movs	r3, #1
 8007198:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80071a0:	2300      	movs	r3, #0
 80071a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80071a6:	e01d      	b.n	80071e4 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 80071a8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80071ac:	3301      	adds	r3, #1
 80071ae:	b2d8      	uxtb	r0, r3
 80071b0:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80071b4:	f107 0114 	add.w	r1, r7, #20
 80071b8:	4613      	mov	r3, r2
 80071ba:	005b      	lsls	r3, r3, #1
 80071bc:	4413      	add	r3, r2
 80071be:	00db      	lsls	r3, r3, #3
 80071c0:	440b      	add	r3, r1
 80071c2:	4619      	mov	r1, r3
 80071c4:	f000 fcf4 	bl	8007bb0 <OSPIM_GetConfig>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d005      	beq.n	80071da <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	2208      	movs	r2, #8
 80071d8:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80071da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80071de:	3301      	adds	r3, #1
 80071e0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80071e4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d9dd      	bls.n	80071a8 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 80071ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	f040 8499 	bne.w	8007b28 <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80071f6:	4b81      	ldr	r3, [pc, #516]	@ (80073fc <HAL_OSPIM_Config+0x294>)
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00b      	beq.n	800721a <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8007202:	4b7e      	ldr	r3, [pc, #504]	@ (80073fc <HAL_OSPIM_Config+0x294>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a7d      	ldr	r2, [pc, #500]	@ (80073fc <HAL_OSPIM_Config+0x294>)
 8007208:	f023 0301 	bic.w	r3, r3, #1
 800720c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800720e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007212:	f043 0301 	orr.w	r3, r3, #1
 8007216:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 800721a:	4b79      	ldr	r3, [pc, #484]	@ (8007400 <HAL_OSPIM_Config+0x298>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 0301 	and.w	r3, r3, #1
 8007222:	2b00      	cmp	r3, #0
 8007224:	d00b      	beq.n	800723e <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8007226:	4b76      	ldr	r3, [pc, #472]	@ (8007400 <HAL_OSPIM_Config+0x298>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a75      	ldr	r2, [pc, #468]	@ (8007400 <HAL_OSPIM_Config+0x298>)
 800722c:	f023 0301 	bic.w	r3, r3, #1
 8007230:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8007232:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007236:	f043 0302 	orr.w	r3, r3, #2
 800723a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800723e:	4971      	ldr	r1, [pc, #452]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 8007240:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007242:	4613      	mov	r3, r2
 8007244:	005b      	lsls	r3, r3, #1
 8007246:	4413      	add	r3, r2
 8007248:	00db      	lsls	r3, r3, #3
 800724a:	3350      	adds	r3, #80	@ 0x50
 800724c:	443b      	add	r3, r7
 800724e:	3b34      	subs	r3, #52	@ 0x34
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	3b01      	subs	r3, #1
 8007254:	009b      	lsls	r3, r3, #2
 8007256:	440b      	add	r3, r1
 8007258:	6859      	ldr	r1, [r3, #4]
 800725a:	486a      	ldr	r0, [pc, #424]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 800725c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800725e:	4613      	mov	r3, r2
 8007260:	005b      	lsls	r3, r3, #1
 8007262:	4413      	add	r3, r2
 8007264:	00db      	lsls	r3, r3, #3
 8007266:	3350      	adds	r3, #80	@ 0x50
 8007268:	443b      	add	r3, r7
 800726a:	3b34      	subs	r3, #52	@ 0x34
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	3b01      	subs	r3, #1
 8007270:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	4403      	add	r3, r0
 8007278:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800727a:	4b62      	ldr	r3, [pc, #392]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	f000 80c0 	beq.w	8007408 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8007288:	4b5e      	ldr	r3, [pc, #376]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a5d      	ldr	r2, [pc, #372]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 800728e:	f023 0301 	bic.w	r3, r3, #1
 8007292:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8007294:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8007298:	2b01      	cmp	r3, #1
 800729a:	f040 8162 	bne.w	8007562 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800729e:	4959      	ldr	r1, [pc, #356]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 80072a0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072a4:	4613      	mov	r3, r2
 80072a6:	005b      	lsls	r3, r3, #1
 80072a8:	4413      	add	r3, r2
 80072aa:	00db      	lsls	r3, r3, #3
 80072ac:	3350      	adds	r3, #80	@ 0x50
 80072ae:	443b      	add	r3, r7
 80072b0:	3b3c      	subs	r3, #60	@ 0x3c
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3b01      	subs	r3, #1
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	440b      	add	r3, r1
 80072ba:	6859      	ldr	r1, [r3, #4]
 80072bc:	4851      	ldr	r0, [pc, #324]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 80072be:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072c2:	4613      	mov	r3, r2
 80072c4:	005b      	lsls	r3, r3, #1
 80072c6:	4413      	add	r3, r2
 80072c8:	00db      	lsls	r3, r3, #3
 80072ca:	3350      	adds	r3, #80	@ 0x50
 80072cc:	443b      	add	r3, r7
 80072ce:	3b3c      	subs	r3, #60	@ 0x3c
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	3b01      	subs	r3, #1
 80072d4:	f041 0202 	orr.w	r2, r1, #2
 80072d8:	009b      	lsls	r3, r3, #2
 80072da:	4403      	add	r3, r0
 80072dc:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80072de:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072e2:	4613      	mov	r3, r2
 80072e4:	005b      	lsls	r3, r3, #1
 80072e6:	4413      	add	r3, r2
 80072e8:	00db      	lsls	r3, r3, #3
 80072ea:	3350      	adds	r3, #80	@ 0x50
 80072ec:	443b      	add	r3, r7
 80072ee:	3b38      	subs	r3, #56	@ 0x38
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d01f      	beq.n	8007336 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 80072f6:	4943      	ldr	r1, [pc, #268]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 80072f8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80072fc:	4613      	mov	r3, r2
 80072fe:	005b      	lsls	r3, r3, #1
 8007300:	4413      	add	r3, r2
 8007302:	00db      	lsls	r3, r3, #3
 8007304:	3350      	adds	r3, #80	@ 0x50
 8007306:	443b      	add	r3, r7
 8007308:	3b38      	subs	r3, #56	@ 0x38
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	3b01      	subs	r3, #1
 800730e:	009b      	lsls	r3, r3, #2
 8007310:	440b      	add	r3, r1
 8007312:	6859      	ldr	r1, [r3, #4]
 8007314:	483b      	ldr	r0, [pc, #236]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 8007316:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800731a:	4613      	mov	r3, r2
 800731c:	005b      	lsls	r3, r3, #1
 800731e:	4413      	add	r3, r2
 8007320:	00db      	lsls	r3, r3, #3
 8007322:	3350      	adds	r3, #80	@ 0x50
 8007324:	443b      	add	r3, r7
 8007326:	3b38      	subs	r3, #56	@ 0x38
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	3b01      	subs	r3, #1
 800732c:	f041 0220 	orr.w	r2, r1, #32
 8007330:	009b      	lsls	r3, r3, #2
 8007332:	4403      	add	r3, r0
 8007334:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007336:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800733a:	4613      	mov	r3, r2
 800733c:	005b      	lsls	r3, r3, #1
 800733e:	4413      	add	r3, r2
 8007340:	00db      	lsls	r3, r3, #3
 8007342:	3350      	adds	r3, #80	@ 0x50
 8007344:	443b      	add	r3, r7
 8007346:	3b30      	subs	r3, #48	@ 0x30
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d023      	beq.n	8007396 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800734e:	492d      	ldr	r1, [pc, #180]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 8007350:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007354:	4613      	mov	r3, r2
 8007356:	005b      	lsls	r3, r3, #1
 8007358:	4413      	add	r3, r2
 800735a:	00db      	lsls	r3, r3, #3
 800735c:	3350      	adds	r3, #80	@ 0x50
 800735e:	443b      	add	r3, r7
 8007360:	3b30      	subs	r3, #48	@ 0x30
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	3b01      	subs	r3, #1
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	440b      	add	r3, r1
 800736e:	6859      	ldr	r1, [r3, #4]
 8007370:	4824      	ldr	r0, [pc, #144]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 8007372:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007376:	4613      	mov	r3, r2
 8007378:	005b      	lsls	r3, r3, #1
 800737a:	4413      	add	r3, r2
 800737c:	00db      	lsls	r3, r3, #3
 800737e:	3350      	adds	r3, #80	@ 0x50
 8007380:	443b      	add	r3, r7
 8007382:	3b30      	subs	r3, #48	@ 0x30
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3b01      	subs	r3, #1
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	4403      	add	r3, r0
 8007394:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007396:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800739a:	4613      	mov	r3, r2
 800739c:	005b      	lsls	r3, r3, #1
 800739e:	4413      	add	r3, r2
 80073a0:	00db      	lsls	r3, r3, #3
 80073a2:	3350      	adds	r3, #80	@ 0x50
 80073a4:	443b      	add	r3, r7
 80073a6:	3b2c      	subs	r3, #44	@ 0x2c
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f000 80d9 	beq.w	8007562 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 80073b0:	4914      	ldr	r1, [pc, #80]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 80073b2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80073b6:	4613      	mov	r3, r2
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	4413      	add	r3, r2
 80073bc:	00db      	lsls	r3, r3, #3
 80073be:	3350      	adds	r3, #80	@ 0x50
 80073c0:	443b      	add	r3, r7
 80073c2:	3b2c      	subs	r3, #44	@ 0x2c
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	009b      	lsls	r3, r3, #2
 80073ce:	440b      	add	r3, r1
 80073d0:	6859      	ldr	r1, [r3, #4]
 80073d2:	480c      	ldr	r0, [pc, #48]	@ (8007404 <HAL_OSPIM_Config+0x29c>)
 80073d4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80073d8:	4613      	mov	r3, r2
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	4413      	add	r3, r2
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	3350      	adds	r3, #80	@ 0x50
 80073e2:	443b      	add	r3, r7
 80073e4:	3b2c      	subs	r3, #44	@ 0x2c
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	3b01      	subs	r3, #1
 80073ea:	f003 0301 	and.w	r3, r3, #1
 80073ee:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 80073f2:	009b      	lsls	r3, r3, #2
 80073f4:	4403      	add	r3, r0
 80073f6:	605a      	str	r2, [r3, #4]
 80073f8:	e0b3      	b.n	8007562 <HAL_OSPIM_Config+0x3fa>
 80073fa:	bf00      	nop
 80073fc:	52005000 	.word	0x52005000
 8007400:	5200a000 	.word	0x5200a000
 8007404:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8007408:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800740a:	4613      	mov	r3, r2
 800740c:	005b      	lsls	r3, r3, #1
 800740e:	4413      	add	r3, r2
 8007410:	00db      	lsls	r3, r3, #3
 8007412:	3350      	adds	r3, #80	@ 0x50
 8007414:	443b      	add	r3, r7
 8007416:	3b3c      	subs	r3, #60	@ 0x3c
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	f000 80a1 	beq.w	8007562 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8007420:	4995      	ldr	r1, [pc, #596]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 8007422:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007424:	4613      	mov	r3, r2
 8007426:	005b      	lsls	r3, r3, #1
 8007428:	4413      	add	r3, r2
 800742a:	00db      	lsls	r3, r3, #3
 800742c:	3350      	adds	r3, #80	@ 0x50
 800742e:	443b      	add	r3, r7
 8007430:	3b3c      	subs	r3, #60	@ 0x3c
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3b01      	subs	r3, #1
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	440b      	add	r3, r1
 800743a:	6859      	ldr	r1, [r3, #4]
 800743c:	488e      	ldr	r0, [pc, #568]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 800743e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007440:	4613      	mov	r3, r2
 8007442:	005b      	lsls	r3, r3, #1
 8007444:	4413      	add	r3, r2
 8007446:	00db      	lsls	r3, r3, #3
 8007448:	3350      	adds	r3, #80	@ 0x50
 800744a:	443b      	add	r3, r7
 800744c:	3b3c      	subs	r3, #60	@ 0x3c
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	3b01      	subs	r3, #1
 8007452:	f021 0201 	bic.w	r2, r1, #1
 8007456:	009b      	lsls	r3, r3, #2
 8007458:	4403      	add	r3, r0
 800745a:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800745c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800745e:	4613      	mov	r3, r2
 8007460:	005b      	lsls	r3, r3, #1
 8007462:	4413      	add	r3, r2
 8007464:	00db      	lsls	r3, r3, #3
 8007466:	3350      	adds	r3, #80	@ 0x50
 8007468:	443b      	add	r3, r7
 800746a:	3b38      	subs	r3, #56	@ 0x38
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d01d      	beq.n	80074ae <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8007472:	4981      	ldr	r1, [pc, #516]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 8007474:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007476:	4613      	mov	r3, r2
 8007478:	005b      	lsls	r3, r3, #1
 800747a:	4413      	add	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	3350      	adds	r3, #80	@ 0x50
 8007480:	443b      	add	r3, r7
 8007482:	3b38      	subs	r3, #56	@ 0x38
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	3b01      	subs	r3, #1
 8007488:	009b      	lsls	r3, r3, #2
 800748a:	440b      	add	r3, r1
 800748c:	6859      	ldr	r1, [r3, #4]
 800748e:	487a      	ldr	r0, [pc, #488]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 8007490:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007492:	4613      	mov	r3, r2
 8007494:	005b      	lsls	r3, r3, #1
 8007496:	4413      	add	r3, r2
 8007498:	00db      	lsls	r3, r3, #3
 800749a:	3350      	adds	r3, #80	@ 0x50
 800749c:	443b      	add	r3, r7
 800749e:	3b38      	subs	r3, #56	@ 0x38
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	3b01      	subs	r3, #1
 80074a4:	f021 0210 	bic.w	r2, r1, #16
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	4403      	add	r3, r0
 80074ac:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80074ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074b0:	4613      	mov	r3, r2
 80074b2:	005b      	lsls	r3, r3, #1
 80074b4:	4413      	add	r3, r2
 80074b6:	00db      	lsls	r3, r3, #3
 80074b8:	3350      	adds	r3, #80	@ 0x50
 80074ba:	443b      	add	r3, r7
 80074bc:	3b30      	subs	r3, #48	@ 0x30
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d021      	beq.n	8007508 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80074c4:	496c      	ldr	r1, [pc, #432]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 80074c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074c8:	4613      	mov	r3, r2
 80074ca:	005b      	lsls	r3, r3, #1
 80074cc:	4413      	add	r3, r2
 80074ce:	00db      	lsls	r3, r3, #3
 80074d0:	3350      	adds	r3, #80	@ 0x50
 80074d2:	443b      	add	r3, r7
 80074d4:	3b30      	subs	r3, #48	@ 0x30
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	3b01      	subs	r3, #1
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	440b      	add	r3, r1
 80074e2:	6859      	ldr	r1, [r3, #4]
 80074e4:	4864      	ldr	r0, [pc, #400]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 80074e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074e8:	4613      	mov	r3, r2
 80074ea:	005b      	lsls	r3, r3, #1
 80074ec:	4413      	add	r3, r2
 80074ee:	00db      	lsls	r3, r3, #3
 80074f0:	3350      	adds	r3, #80	@ 0x50
 80074f2:	443b      	add	r3, r7
 80074f4:	3b30      	subs	r3, #48	@ 0x30
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	3b01      	subs	r3, #1
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	4403      	add	r3, r0
 8007506:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007508:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800750a:	4613      	mov	r3, r2
 800750c:	005b      	lsls	r3, r3, #1
 800750e:	4413      	add	r3, r2
 8007510:	00db      	lsls	r3, r3, #3
 8007512:	3350      	adds	r3, #80	@ 0x50
 8007514:	443b      	add	r3, r7
 8007516:	3b2c      	subs	r3, #44	@ 0x2c
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d021      	beq.n	8007562 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800751e:	4956      	ldr	r1, [pc, #344]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 8007520:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007522:	4613      	mov	r3, r2
 8007524:	005b      	lsls	r3, r3, #1
 8007526:	4413      	add	r3, r2
 8007528:	00db      	lsls	r3, r3, #3
 800752a:	3350      	adds	r3, #80	@ 0x50
 800752c:	443b      	add	r3, r7
 800752e:	3b2c      	subs	r3, #44	@ 0x2c
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	3b01      	subs	r3, #1
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	440b      	add	r3, r1
 800753c:	6859      	ldr	r1, [r3, #4]
 800753e:	484e      	ldr	r0, [pc, #312]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 8007540:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007542:	4613      	mov	r3, r2
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	4413      	add	r3, r2
 8007548:	00db      	lsls	r3, r3, #3
 800754a:	3350      	adds	r3, #80	@ 0x50
 800754c:	443b      	add	r3, r7
 800754e:	3b2c      	subs	r3, #44	@ 0x2c
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	3b01      	subs	r3, #1
 8007554:	f003 0301 	and.w	r3, r3, #1
 8007558:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	4403      	add	r3, r0
 8007560:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	6819      	ldr	r1, [r3, #0]
 8007566:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800756a:	4613      	mov	r3, r2
 800756c:	005b      	lsls	r3, r3, #1
 800756e:	4413      	add	r3, r2
 8007570:	00db      	lsls	r3, r3, #3
 8007572:	3350      	adds	r3, #80	@ 0x50
 8007574:	443b      	add	r3, r7
 8007576:	3b3c      	subs	r3, #60	@ 0x3c
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4299      	cmp	r1, r3
 800757c:	d03c      	beq.n	80075f8 <HAL_OSPIM_Config+0x490>
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	6899      	ldr	r1, [r3, #8]
 8007582:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007586:	4613      	mov	r3, r2
 8007588:	005b      	lsls	r3, r3, #1
 800758a:	4413      	add	r3, r2
 800758c:	00db      	lsls	r3, r3, #3
 800758e:	3350      	adds	r3, #80	@ 0x50
 8007590:	443b      	add	r3, r7
 8007592:	3b34      	subs	r3, #52	@ 0x34
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4299      	cmp	r1, r3
 8007598:	d02e      	beq.n	80075f8 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	6859      	ldr	r1, [r3, #4]
 800759e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80075a2:	4613      	mov	r3, r2
 80075a4:	005b      	lsls	r3, r3, #1
 80075a6:	4413      	add	r3, r2
 80075a8:	00db      	lsls	r3, r3, #3
 80075aa:	3350      	adds	r3, #80	@ 0x50
 80075ac:	443b      	add	r3, r7
 80075ae:	3b38      	subs	r3, #56	@ 0x38
 80075b0:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80075b2:	4299      	cmp	r1, r3
 80075b4:	d103      	bne.n	80075be <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d11c      	bne.n	80075f8 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80075be:	68bb      	ldr	r3, [r7, #8]
 80075c0:	68d9      	ldr	r1, [r3, #12]
 80075c2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80075c6:	4613      	mov	r3, r2
 80075c8:	005b      	lsls	r3, r3, #1
 80075ca:	4413      	add	r3, r2
 80075cc:	00db      	lsls	r3, r3, #3
 80075ce:	3350      	adds	r3, #80	@ 0x50
 80075d0:	443b      	add	r3, r7
 80075d2:	3b30      	subs	r3, #48	@ 0x30
 80075d4:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80075d6:	4299      	cmp	r1, r3
 80075d8:	d00e      	beq.n	80075f8 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	6919      	ldr	r1, [r3, #16]
 80075de:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80075e2:	4613      	mov	r3, r2
 80075e4:	005b      	lsls	r3, r3, #1
 80075e6:	4413      	add	r3, r2
 80075e8:	00db      	lsls	r3, r3, #3
 80075ea:	3350      	adds	r3, #80	@ 0x50
 80075ec:	443b      	add	r3, r7
 80075ee:	3b2c      	subs	r3, #44	@ 0x2c
 80075f0:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80075f2:	4299      	cmp	r1, r3
 80075f4:	f040 810e 	bne.w	8007814 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	6819      	ldr	r1, [r3, #0]
 80075fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007600:	4613      	mov	r3, r2
 8007602:	005b      	lsls	r3, r3, #1
 8007604:	4413      	add	r3, r2
 8007606:	00db      	lsls	r3, r3, #3
 8007608:	3350      	adds	r3, #80	@ 0x50
 800760a:	443b      	add	r3, r7
 800760c:	3b3c      	subs	r3, #60	@ 0x3c
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4299      	cmp	r1, r3
 8007612:	d133      	bne.n	800767c <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	6859      	ldr	r1, [r3, #4]
 8007618:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800761c:	4613      	mov	r3, r2
 800761e:	005b      	lsls	r3, r3, #1
 8007620:	4413      	add	r3, r2
 8007622:	00db      	lsls	r3, r3, #3
 8007624:	3350      	adds	r3, #80	@ 0x50
 8007626:	443b      	add	r3, r7
 8007628:	3b38      	subs	r3, #56	@ 0x38
 800762a:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800762c:	4299      	cmp	r1, r3
 800762e:	d125      	bne.n	800767c <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	68d9      	ldr	r1, [r3, #12]
 8007634:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007638:	4613      	mov	r3, r2
 800763a:	005b      	lsls	r3, r3, #1
 800763c:	4413      	add	r3, r2
 800763e:	00db      	lsls	r3, r3, #3
 8007640:	3350      	adds	r3, #80	@ 0x50
 8007642:	443b      	add	r3, r7
 8007644:	3b30      	subs	r3, #48	@ 0x30
 8007646:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8007648:	4299      	cmp	r1, r3
 800764a:	d117      	bne.n	800767c <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	6919      	ldr	r1, [r3, #16]
 8007650:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007654:	4613      	mov	r3, r2
 8007656:	005b      	lsls	r3, r3, #1
 8007658:	4413      	add	r3, r2
 800765a:	00db      	lsls	r3, r3, #3
 800765c:	3350      	adds	r3, #80	@ 0x50
 800765e:	443b      	add	r3, r7
 8007660:	3b2c      	subs	r3, #44	@ 0x2c
 8007662:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8007664:	4299      	cmp	r1, r3
 8007666:	d109      	bne.n	800767c <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8007668:	4b03      	ldr	r3, [pc, #12]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a02      	ldr	r2, [pc, #8]	@ (8007678 <HAL_OSPIM_Config+0x510>)
 800766e:	f043 0301 	orr.w	r3, r3, #1
 8007672:	6013      	str	r3, [r2, #0]
 8007674:	e0ce      	b.n	8007814 <HAL_OSPIM_Config+0x6ac>
 8007676:	bf00      	nop
 8007678:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800767c:	49bb      	ldr	r1, [pc, #748]	@ (800796c <HAL_OSPIM_Config+0x804>)
 800767e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007682:	4613      	mov	r3, r2
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	4413      	add	r3, r2
 8007688:	00db      	lsls	r3, r3, #3
 800768a:	3350      	adds	r3, #80	@ 0x50
 800768c:	443b      	add	r3, r7
 800768e:	3b3c      	subs	r3, #60	@ 0x3c
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	3b01      	subs	r3, #1
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	440b      	add	r3, r1
 8007698:	6859      	ldr	r1, [r3, #4]
 800769a:	48b4      	ldr	r0, [pc, #720]	@ (800796c <HAL_OSPIM_Config+0x804>)
 800769c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076a0:	4613      	mov	r3, r2
 80076a2:	005b      	lsls	r3, r3, #1
 80076a4:	4413      	add	r3, r2
 80076a6:	00db      	lsls	r3, r3, #3
 80076a8:	3350      	adds	r3, #80	@ 0x50
 80076aa:	443b      	add	r3, r7
 80076ac:	3b3c      	subs	r3, #60	@ 0x3c
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	3b01      	subs	r3, #1
 80076b2:	f021 0201 	bic.w	r2, r1, #1
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	4403      	add	r3, r0
 80076ba:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 80076bc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076c0:	4613      	mov	r3, r2
 80076c2:	005b      	lsls	r3, r3, #1
 80076c4:	4413      	add	r3, r2
 80076c6:	00db      	lsls	r3, r3, #3
 80076c8:	3350      	adds	r3, #80	@ 0x50
 80076ca:	443b      	add	r3, r7
 80076cc:	3b38      	subs	r3, #56	@ 0x38
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01f      	beq.n	8007714 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80076d4:	49a5      	ldr	r1, [pc, #660]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80076d6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076da:	4613      	mov	r3, r2
 80076dc:	005b      	lsls	r3, r3, #1
 80076de:	4413      	add	r3, r2
 80076e0:	00db      	lsls	r3, r3, #3
 80076e2:	3350      	adds	r3, #80	@ 0x50
 80076e4:	443b      	add	r3, r7
 80076e6:	3b38      	subs	r3, #56	@ 0x38
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	3b01      	subs	r3, #1
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	440b      	add	r3, r1
 80076f0:	6859      	ldr	r1, [r3, #4]
 80076f2:	489e      	ldr	r0, [pc, #632]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80076f4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80076f8:	4613      	mov	r3, r2
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	4413      	add	r3, r2
 80076fe:	00db      	lsls	r3, r3, #3
 8007700:	3350      	adds	r3, #80	@ 0x50
 8007702:	443b      	add	r3, r7
 8007704:	3b38      	subs	r3, #56	@ 0x38
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3b01      	subs	r3, #1
 800770a:	f021 0210 	bic.w	r2, r1, #16
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	4403      	add	r3, r0
 8007712:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8007714:	4995      	ldr	r1, [pc, #596]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007716:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800771a:	4613      	mov	r3, r2
 800771c:	005b      	lsls	r3, r3, #1
 800771e:	4413      	add	r3, r2
 8007720:	00db      	lsls	r3, r3, #3
 8007722:	3350      	adds	r3, #80	@ 0x50
 8007724:	443b      	add	r3, r7
 8007726:	3b34      	subs	r3, #52	@ 0x34
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3b01      	subs	r3, #1
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	440b      	add	r3, r1
 8007730:	6859      	ldr	r1, [r3, #4]
 8007732:	488e      	ldr	r0, [pc, #568]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007734:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007738:	4613      	mov	r3, r2
 800773a:	005b      	lsls	r3, r3, #1
 800773c:	4413      	add	r3, r2
 800773e:	00db      	lsls	r3, r3, #3
 8007740:	3350      	adds	r3, #80	@ 0x50
 8007742:	443b      	add	r3, r7
 8007744:	3b34      	subs	r3, #52	@ 0x34
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3b01      	subs	r3, #1
 800774a:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 800774e:	009b      	lsls	r3, r3, #2
 8007750:	4403      	add	r3, r0
 8007752:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007754:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007758:	4613      	mov	r3, r2
 800775a:	005b      	lsls	r3, r3, #1
 800775c:	4413      	add	r3, r2
 800775e:	00db      	lsls	r3, r3, #3
 8007760:	3350      	adds	r3, #80	@ 0x50
 8007762:	443b      	add	r3, r7
 8007764:	3b30      	subs	r3, #48	@ 0x30
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d023      	beq.n	80077b4 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800776c:	497f      	ldr	r1, [pc, #508]	@ (800796c <HAL_OSPIM_Config+0x804>)
 800776e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007772:	4613      	mov	r3, r2
 8007774:	005b      	lsls	r3, r3, #1
 8007776:	4413      	add	r3, r2
 8007778:	00db      	lsls	r3, r3, #3
 800777a:	3350      	adds	r3, #80	@ 0x50
 800777c:	443b      	add	r3, r7
 800777e:	3b30      	subs	r3, #48	@ 0x30
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	3b01      	subs	r3, #1
 8007784:	f003 0301 	and.w	r3, r3, #1
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	440b      	add	r3, r1
 800778c:	6859      	ldr	r1, [r3, #4]
 800778e:	4877      	ldr	r0, [pc, #476]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007790:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8007794:	4613      	mov	r3, r2
 8007796:	005b      	lsls	r3, r3, #1
 8007798:	4413      	add	r3, r2
 800779a:	00db      	lsls	r3, r3, #3
 800779c:	3350      	adds	r3, #80	@ 0x50
 800779e:	443b      	add	r3, r7
 80077a0:	3b30      	subs	r3, #48	@ 0x30
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	3b01      	subs	r3, #1
 80077a6:	f003 0301 	and.w	r3, r3, #1
 80077aa:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	4403      	add	r3, r0
 80077b2:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80077b4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80077b8:	4613      	mov	r3, r2
 80077ba:	005b      	lsls	r3, r3, #1
 80077bc:	4413      	add	r3, r2
 80077be:	00db      	lsls	r3, r3, #3
 80077c0:	3350      	adds	r3, #80	@ 0x50
 80077c2:	443b      	add	r3, r7
 80077c4:	3b2c      	subs	r3, #44	@ 0x2c
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d023      	beq.n	8007814 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80077cc:	4967      	ldr	r1, [pc, #412]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80077ce:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80077d2:	4613      	mov	r3, r2
 80077d4:	005b      	lsls	r3, r3, #1
 80077d6:	4413      	add	r3, r2
 80077d8:	00db      	lsls	r3, r3, #3
 80077da:	3350      	adds	r3, #80	@ 0x50
 80077dc:	443b      	add	r3, r7
 80077de:	3b2c      	subs	r3, #44	@ 0x2c
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3b01      	subs	r3, #1
 80077e4:	f003 0301 	and.w	r3, r3, #1
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	440b      	add	r3, r1
 80077ec:	6859      	ldr	r1, [r3, #4]
 80077ee:	485f      	ldr	r0, [pc, #380]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80077f0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80077f4:	4613      	mov	r3, r2
 80077f6:	005b      	lsls	r3, r3, #1
 80077f8:	4413      	add	r3, r2
 80077fa:	00db      	lsls	r3, r3, #3
 80077fc:	3350      	adds	r3, #80	@ 0x50
 80077fe:	443b      	add	r3, r7
 8007800:	3b2c      	subs	r3, #44	@ 0x2c
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	3b01      	subs	r3, #1
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4403      	add	r3, r0
 8007812:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8007814:	4a55      	ldr	r2, [pc, #340]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	3b01      	subs	r3, #1
 800781c:	009b      	lsls	r3, r3, #2
 800781e:	4413      	add	r3, r2
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007828:	025b      	lsls	r3, r3, #9
 800782a:	431a      	orrs	r2, r3
 800782c:	494f      	ldr	r1, [pc, #316]	@ (800796c <HAL_OSPIM_Config+0x804>)
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	3b01      	subs	r3, #1
 8007834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007838:	009b      	lsls	r3, r3, #2
 800783a:	440b      	add	r3, r1
 800783c:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	695b      	ldr	r3, [r3, #20]
 8007842:	1e5a      	subs	r2, r3, #1
 8007844:	4b49      	ldr	r3, [pc, #292]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	0c1b      	lsrs	r3, r3, #16
 800784a:	b2db      	uxtb	r3, r3
 800784c:	429a      	cmp	r2, r3
 800784e:	d90a      	bls.n	8007866 <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8007850:	4b46      	ldr	r3, [pc, #280]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	695b      	ldr	r3, [r3, #20]
 800785c:	3b01      	subs	r3, #1
 800785e:	041b      	lsls	r3, r3, #16
 8007860:	4942      	ldr	r1, [pc, #264]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007862:	4313      	orrs	r3, r2
 8007864:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8007866:	4b41      	ldr	r3, [pc, #260]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 809a 	beq.w	80079a8 <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 8007874:	4a3d      	ldr	r2, [pc, #244]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	3b01      	subs	r3, #1
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	4413      	add	r3, r2
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	f023 0203 	bic.w	r2, r3, #3
 8007886:	4939      	ldr	r1, [pc, #228]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	3b01      	subs	r3, #1
 800788e:	f042 0201 	orr.w	r2, r2, #1
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	440b      	add	r3, r1
 8007896:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d011      	beq.n	80078c4 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 80078a0:	4a32      	ldr	r2, [pc, #200]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	3b01      	subs	r3, #1
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4413      	add	r3, r2
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80078b2:	492e      	ldr	r1, [pc, #184]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	3b01      	subs	r3, #1
 80078ba:	f042 0210 	orr.w	r2, r2, #16
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	440b      	add	r3, r1
 80078c2:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d016      	beq.n	80078fe <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80078d0:	4a26      	ldr	r2, [pc, #152]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	68db      	ldr	r3, [r3, #12]
 80078d6:	3b01      	subs	r3, #1
 80078d8:	f003 0301 	and.w	r3, r3, #1
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80078e6:	4921      	ldr	r1, [pc, #132]	@ (800796c <HAL_OSPIM_Config+0x804>)
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	3b01      	subs	r3, #1
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80078f6:	009b      	lsls	r3, r3, #2
 80078f8:	440b      	add	r3, r1
 80078fa:	605a      	str	r2, [r3, #4]
 80078fc:	e019      	b.n	8007932 <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	68db      	ldr	r3, [r3, #12]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d015      	beq.n	8007932 <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007906:	4a19      	ldr	r2, [pc, #100]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007908:	68bb      	ldr	r3, [r7, #8]
 800790a:	68db      	ldr	r3, [r3, #12]
 800790c:	3b01      	subs	r3, #1
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	009b      	lsls	r3, r3, #2
 8007914:	4413      	add	r3, r2
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800791c:	4913      	ldr	r1, [pc, #76]	@ (800796c <HAL_OSPIM_Config+0x804>)
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	68db      	ldr	r3, [r3, #12]
 8007922:	3b01      	subs	r3, #1
 8007924:	f003 0301 	and.w	r3, r3, #1
 8007928:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800792c:	009b      	lsls	r3, r3, #2
 800792e:	440b      	add	r3, r1
 8007930:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d018      	beq.n	8007970 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800793e:	4a0b      	ldr	r2, [pc, #44]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	691b      	ldr	r3, [r3, #16]
 8007944:	3b01      	subs	r3, #1
 8007946:	f003 0301 	and.w	r3, r3, #1
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007954:	4905      	ldr	r1, [pc, #20]	@ (800796c <HAL_OSPIM_Config+0x804>)
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	3b01      	subs	r3, #1
 800795c:	f003 0301 	and.w	r3, r3, #1
 8007960:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8007964:	009b      	lsls	r3, r3, #2
 8007966:	440b      	add	r3, r1
 8007968:	605a      	str	r2, [r3, #4]
 800796a:	e0c5      	b.n	8007af8 <HAL_OSPIM_Config+0x990>
 800796c:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	f000 80bf 	beq.w	8007af8 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800797a:	4a6e      	ldr	r2, [pc, #440]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	691b      	ldr	r3, [r3, #16]
 8007980:	3b01      	subs	r3, #1
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	4413      	add	r3, r2
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8007990:	4968      	ldr	r1, [pc, #416]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	3b01      	subs	r3, #1
 8007998:	f003 0301 	and.w	r3, r3, #1
 800799c:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80079a0:	009b      	lsls	r3, r3, #2
 80079a2:	440b      	add	r3, r1
 80079a4:	605a      	str	r2, [r3, #4]
 80079a6:	e0a7      	b.n	8007af8 <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80079a8:	4a62      	ldr	r2, [pc, #392]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	3b01      	subs	r3, #1
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4413      	add	r3, r2
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	f023 0203 	bic.w	r2, r3, #3
 80079ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079bc:	005b      	lsls	r3, r3, #1
 80079be:	431a      	orrs	r2, r3
 80079c0:	495c      	ldr	r1, [pc, #368]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	f042 0201 	orr.w	r2, r2, #1
 80079cc:	009b      	lsls	r3, r3, #2
 80079ce:	440b      	add	r3, r1
 80079d0:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d014      	beq.n	8007a04 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80079da:	4a56      	ldr	r2, [pc, #344]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	3b01      	subs	r3, #1
 80079e2:	009b      	lsls	r3, r3, #2
 80079e4:	4413      	add	r3, r2
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80079ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ee:	015b      	lsls	r3, r3, #5
 80079f0:	431a      	orrs	r2, r3
 80079f2:	4950      	ldr	r1, [pc, #320]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	3b01      	subs	r3, #1
 80079fa:	f042 0210 	orr.w	r2, r2, #16
 80079fe:	009b      	lsls	r3, r3, #2
 8007a00:	440b      	add	r3, r1
 8007a02:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	68db      	ldr	r3, [r3, #12]
 8007a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d019      	beq.n	8007a44 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007a10:	4a48      	ldr	r2, [pc, #288]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	68db      	ldr	r3, [r3, #12]
 8007a16:	3b01      	subs	r3, #1
 8007a18:	f003 0301 	and.w	r3, r3, #1
 8007a1c:	009b      	lsls	r3, r3, #2
 8007a1e:	4413      	add	r3, r2
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007a26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a28:	049b      	lsls	r3, r3, #18
 8007a2a:	431a      	orrs	r2, r3
 8007a2c:	4941      	ldr	r1, [pc, #260]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	68db      	ldr	r3, [r3, #12]
 8007a32:	3b01      	subs	r3, #1
 8007a34:	f003 0301 	and.w	r3, r3, #1
 8007a38:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	440b      	add	r3, r1
 8007a40:	605a      	str	r2, [r3, #4]
 8007a42:	e01c      	b.n	8007a7e <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	68db      	ldr	r3, [r3, #12]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d018      	beq.n	8007a7e <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007a4c:	4a39      	ldr	r2, [pc, #228]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	68db      	ldr	r3, [r3, #12]
 8007a52:	3b01      	subs	r3, #1
 8007a54:	f003 0301 	and.w	r3, r3, #1
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	4413      	add	r3, r2
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8007a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a64:	069b      	lsls	r3, r3, #26
 8007a66:	431a      	orrs	r2, r3
 8007a68:	4932      	ldr	r1, [pc, #200]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	440b      	add	r3, r1
 8007a7c:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	691b      	ldr	r3, [r3, #16]
 8007a82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d019      	beq.n	8007abe <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007a8a:	4a2a      	ldr	r2, [pc, #168]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	3b01      	subs	r3, #1
 8007a92:	f003 0301 	and.w	r3, r3, #1
 8007a96:	009b      	lsls	r3, r3, #2
 8007a98:	4413      	add	r3, r2
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8007aa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aa2:	049b      	lsls	r3, r3, #18
 8007aa4:	431a      	orrs	r2, r3
 8007aa6:	4923      	ldr	r1, [pc, #140]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	3b01      	subs	r3, #1
 8007aae:	f003 0301 	and.w	r3, r3, #1
 8007ab2:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8007ab6:	009b      	lsls	r3, r3, #2
 8007ab8:	440b      	add	r3, r1
 8007aba:	605a      	str	r2, [r3, #4]
 8007abc:	e01c      	b.n	8007af8 <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d018      	beq.n	8007af8 <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8007ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	691b      	ldr	r3, [r3, #16]
 8007acc:	3b01      	subs	r3, #1
 8007ace:	f003 0301 	and.w	r3, r3, #1
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	4413      	add	r3, r2
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8007adc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ade:	069b      	lsls	r3, r3, #26
 8007ae0:	431a      	orrs	r2, r3
 8007ae2:	4914      	ldr	r1, [pc, #80]	@ (8007b34 <HAL_OSPIM_Config+0x9cc>)
 8007ae4:	68bb      	ldr	r3, [r7, #8]
 8007ae6:	691b      	ldr	r3, [r3, #16]
 8007ae8:	3b01      	subs	r3, #1
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	440b      	add	r3, r1
 8007af6:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8007af8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007afc:	f003 0301 	and.w	r3, r3, #1
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d005      	beq.n	8007b10 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8007b04:	4b0c      	ldr	r3, [pc, #48]	@ (8007b38 <HAL_OSPIM_Config+0x9d0>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a0b      	ldr	r2, [pc, #44]	@ (8007b38 <HAL_OSPIM_Config+0x9d0>)
 8007b0a:	f043 0301 	orr.w	r3, r3, #1
 8007b0e:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8007b10:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8007b14:	f003 0302 	and.w	r3, r3, #2
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d005      	beq.n	8007b28 <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8007b1c:	4b07      	ldr	r3, [pc, #28]	@ (8007b3c <HAL_OSPIM_Config+0x9d4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a06      	ldr	r2, [pc, #24]	@ (8007b3c <HAL_OSPIM_Config+0x9d4>)
 8007b22:	f043 0301 	orr.w	r3, r3, #1
 8007b26:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8007b28:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	3750      	adds	r7, #80	@ 0x50
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bd80      	pop	{r7, pc}
 8007b34:	5200b400 	.word	0x5200b400
 8007b38:	52005000 	.word	0x52005000
 8007b3c:	5200a000 	.word	0x5200a000

08007b40 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	603b      	str	r3, [r7, #0]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8007b50:	e01a      	b.n	8007b88 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b58:	d016      	beq.n	8007b88 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b5a:	f7fa fdf1 	bl	8002740 <HAL_GetTick>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	1ad3      	subs	r3, r2, r3
 8007b64:	69ba      	ldr	r2, [r7, #24]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d302      	bcc.n	8007b70 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d10b      	bne.n	8007b88 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b76:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b7c:	f043 0201 	orr.w	r2, r3, #1
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8007b84:	2301      	movs	r3, #1
 8007b86:	e00e      	b.n	8007ba6 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	6a1a      	ldr	r2, [r3, #32]
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	4013      	ands	r3, r2
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	bf14      	ite	ne
 8007b96:	2301      	movne	r3, #1
 8007b98:	2300      	moveq	r3, #0
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	79fb      	ldrb	r3, [r7, #7]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d1d6      	bne.n	8007b52 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3710      	adds	r7, #16
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bd80      	pop	{r7, pc}
	...

08007bb0 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b087      	sub	sp, #28
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	6039      	str	r1, [r7, #0]
 8007bba:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8007bc4:	79fb      	ldrb	r3, [r7, #7]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d005      	beq.n	8007bd6 <OSPIM_GetConfig+0x26>
 8007bca:	79fb      	ldrb	r3, [r7, #7]
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d802      	bhi.n	8007bd6 <OSPIM_GetConfig+0x26>
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d102      	bne.n	8007bdc <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	75fb      	strb	r3, [r7, #23]
 8007bda:	e098      	b.n	8007d0e <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	2200      	movs	r2, #0
 8007be0:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2200      	movs	r2, #0
 8007be6:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	2200      	movs	r2, #0
 8007bec:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8007bfa:	79fb      	ldrb	r3, [r7, #7]
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d10b      	bne.n	8007c18 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8007c00:	4b46      	ldr	r3, [pc, #280]	@ (8007d1c <OSPIM_GetConfig+0x16c>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f003 0301 	and.w	r3, r3, #1
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d102      	bne.n	8007c12 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8007c0c:	4b44      	ldr	r3, [pc, #272]	@ (8007d20 <OSPIM_GetConfig+0x170>)
 8007c0e:	613b      	str	r3, [r7, #16]
 8007c10:	e002      	b.n	8007c18 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8007c12:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007c16:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007c18:	2300      	movs	r3, #0
 8007c1a:	60fb      	str	r3, [r7, #12]
 8007c1c:	e074      	b.n	8007d08 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8007c1e:	4a3f      	ldr	r2, [pc, #252]	@ (8007d1c <OSPIM_GetConfig+0x16c>)
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4413      	add	r3, r2
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8007c2a:	68bb      	ldr	r3, [r7, #8]
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00a      	beq.n	8007c4a <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8007c34:	68ba      	ldr	r2, [r7, #8]
 8007c36:	693b      	ldr	r3, [r7, #16]
 8007c38:	4053      	eors	r3, r2
 8007c3a:	f003 0302 	and.w	r3, r3, #2
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d103      	bne.n	8007c4a <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	1c5a      	adds	r2, r3, #1
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	f003 0310 	and.w	r3, r3, #16
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d00a      	beq.n	8007c6a <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	693b      	ldr	r3, [r7, #16]
 8007c58:	4053      	eors	r3, r2
 8007c5a:	f003 0320 	and.w	r3, r3, #32
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d103      	bne.n	8007c6a <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	1c5a      	adds	r2, r3, #1
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d00a      	beq.n	8007c8a <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8007c74:	68ba      	ldr	r2, [r7, #8]
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	4053      	eors	r3, r2
 8007c7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d103      	bne.n	8007c8a <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	1c5a      	adds	r2, r3, #1
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d018      	beq.n	8007cc6 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8007c94:	68ba      	ldr	r2, [r7, #8]
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	4053      	eors	r3, r2
 8007c9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d111      	bne.n	8007cc6 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d106      	bne.n	8007cba <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	3301      	adds	r3, #1
 8007cb0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	60da      	str	r2, [r3, #12]
 8007cb8:	e005      	b.n	8007cc6 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	3301      	adds	r3, #1
 8007cbe:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d018      	beq.n	8007d02 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8007cd0:	68ba      	ldr	r2, [r7, #8]
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	4053      	eors	r3, r2
 8007cd6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d111      	bne.n	8007d02 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d106      	bne.n	8007cf6 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	3301      	adds	r3, #1
 8007cec:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	611a      	str	r2, [r3, #16]
 8007cf4:	e005      	b.n	8007d02 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	3301      	adds	r3, #1
 8007d06:	60fb      	str	r3, [r7, #12]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d987      	bls.n	8007c1e <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8007d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	371c      	adds	r7, #28
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr
 8007d1c:	5200b400 	.word	0x5200b400
 8007d20:	04040222 	.word	0x04040222

08007d24 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b086      	sub	sp, #24
 8007d28:	af02      	add	r7, sp, #8
 8007d2a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d101      	bne.n	8007d36 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e0fe      	b.n	8007f34 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d106      	bne.n	8007d50 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f00e f814 	bl	8015d78 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2203      	movs	r2, #3
 8007d54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f007 fde4 	bl	800f92a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6818      	ldr	r0, [r3, #0]
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	7c1a      	ldrb	r2, [r3, #16]
 8007d6a:	f88d 2000 	strb.w	r2, [sp]
 8007d6e:	3304      	adds	r3, #4
 8007d70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007d72:	f007 fcb5 	bl	800f6e0 <USB_CoreInit>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d005      	beq.n	8007d88 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2202      	movs	r2, #2
 8007d80:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007d84:	2301      	movs	r3, #1
 8007d86:	e0d5      	b.n	8007f34 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	2100      	movs	r1, #0
 8007d8e:	4618      	mov	r0, r3
 8007d90:	f007 fddc 	bl	800f94c <USB_SetCurrentMode>
 8007d94:	4603      	mov	r3, r0
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d005      	beq.n	8007da6 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	2202      	movs	r2, #2
 8007d9e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	e0c6      	b.n	8007f34 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007da6:	2300      	movs	r3, #0
 8007da8:	73fb      	strb	r3, [r7, #15]
 8007daa:	e04a      	b.n	8007e42 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007dac:	7bfa      	ldrb	r2, [r7, #15]
 8007dae:	6879      	ldr	r1, [r7, #4]
 8007db0:	4613      	mov	r3, r2
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	4413      	add	r3, r2
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	440b      	add	r3, r1
 8007dba:	3315      	adds	r3, #21
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007dc0:	7bfa      	ldrb	r2, [r7, #15]
 8007dc2:	6879      	ldr	r1, [r7, #4]
 8007dc4:	4613      	mov	r3, r2
 8007dc6:	00db      	lsls	r3, r3, #3
 8007dc8:	4413      	add	r3, r2
 8007dca:	009b      	lsls	r3, r3, #2
 8007dcc:	440b      	add	r3, r1
 8007dce:	3314      	adds	r3, #20
 8007dd0:	7bfa      	ldrb	r2, [r7, #15]
 8007dd2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007dd4:	7bfa      	ldrb	r2, [r7, #15]
 8007dd6:	7bfb      	ldrb	r3, [r7, #15]
 8007dd8:	b298      	uxth	r0, r3
 8007dda:	6879      	ldr	r1, [r7, #4]
 8007ddc:	4613      	mov	r3, r2
 8007dde:	00db      	lsls	r3, r3, #3
 8007de0:	4413      	add	r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	440b      	add	r3, r1
 8007de6:	332e      	adds	r3, #46	@ 0x2e
 8007de8:	4602      	mov	r2, r0
 8007dea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007dec:	7bfa      	ldrb	r2, [r7, #15]
 8007dee:	6879      	ldr	r1, [r7, #4]
 8007df0:	4613      	mov	r3, r2
 8007df2:	00db      	lsls	r3, r3, #3
 8007df4:	4413      	add	r3, r2
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	440b      	add	r3, r1
 8007dfa:	3318      	adds	r3, #24
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007e00:	7bfa      	ldrb	r2, [r7, #15]
 8007e02:	6879      	ldr	r1, [r7, #4]
 8007e04:	4613      	mov	r3, r2
 8007e06:	00db      	lsls	r3, r3, #3
 8007e08:	4413      	add	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	440b      	add	r3, r1
 8007e0e:	331c      	adds	r3, #28
 8007e10:	2200      	movs	r2, #0
 8007e12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007e14:	7bfa      	ldrb	r2, [r7, #15]
 8007e16:	6879      	ldr	r1, [r7, #4]
 8007e18:	4613      	mov	r3, r2
 8007e1a:	00db      	lsls	r3, r3, #3
 8007e1c:	4413      	add	r3, r2
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	440b      	add	r3, r1
 8007e22:	3320      	adds	r3, #32
 8007e24:	2200      	movs	r2, #0
 8007e26:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007e28:	7bfa      	ldrb	r2, [r7, #15]
 8007e2a:	6879      	ldr	r1, [r7, #4]
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	00db      	lsls	r3, r3, #3
 8007e30:	4413      	add	r3, r2
 8007e32:	009b      	lsls	r3, r3, #2
 8007e34:	440b      	add	r3, r1
 8007e36:	3324      	adds	r3, #36	@ 0x24
 8007e38:	2200      	movs	r2, #0
 8007e3a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e3c:	7bfb      	ldrb	r3, [r7, #15]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	73fb      	strb	r3, [r7, #15]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	791b      	ldrb	r3, [r3, #4]
 8007e46:	7bfa      	ldrb	r2, [r7, #15]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d3af      	bcc.n	8007dac <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	73fb      	strb	r3, [r7, #15]
 8007e50:	e044      	b.n	8007edc <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007e52:	7bfa      	ldrb	r2, [r7, #15]
 8007e54:	6879      	ldr	r1, [r7, #4]
 8007e56:	4613      	mov	r3, r2
 8007e58:	00db      	lsls	r3, r3, #3
 8007e5a:	4413      	add	r3, r2
 8007e5c:	009b      	lsls	r3, r3, #2
 8007e5e:	440b      	add	r3, r1
 8007e60:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8007e64:	2200      	movs	r2, #0
 8007e66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007e68:	7bfa      	ldrb	r2, [r7, #15]
 8007e6a:	6879      	ldr	r1, [r7, #4]
 8007e6c:	4613      	mov	r3, r2
 8007e6e:	00db      	lsls	r3, r3, #3
 8007e70:	4413      	add	r3, r2
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	440b      	add	r3, r1
 8007e76:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8007e7a:	7bfa      	ldrb	r2, [r7, #15]
 8007e7c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007e7e:	7bfa      	ldrb	r2, [r7, #15]
 8007e80:	6879      	ldr	r1, [r7, #4]
 8007e82:	4613      	mov	r3, r2
 8007e84:	00db      	lsls	r3, r3, #3
 8007e86:	4413      	add	r3, r2
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	440b      	add	r3, r1
 8007e8c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8007e90:	2200      	movs	r2, #0
 8007e92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007e94:	7bfa      	ldrb	r2, [r7, #15]
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	00db      	lsls	r3, r3, #3
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	440b      	add	r3, r1
 8007ea2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007eaa:	7bfa      	ldrb	r2, [r7, #15]
 8007eac:	6879      	ldr	r1, [r7, #4]
 8007eae:	4613      	mov	r3, r2
 8007eb0:	00db      	lsls	r3, r3, #3
 8007eb2:	4413      	add	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	440b      	add	r3, r1
 8007eb8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007ec0:	7bfa      	ldrb	r2, [r7, #15]
 8007ec2:	6879      	ldr	r1, [r7, #4]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	00db      	lsls	r3, r3, #3
 8007ec8:	4413      	add	r3, r2
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	440b      	add	r3, r1
 8007ece:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ed6:	7bfb      	ldrb	r3, [r7, #15]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	73fb      	strb	r3, [r7, #15]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	791b      	ldrb	r3, [r3, #4]
 8007ee0:	7bfa      	ldrb	r2, [r7, #15]
 8007ee2:	429a      	cmp	r2, r3
 8007ee4:	d3b5      	bcc.n	8007e52 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6818      	ldr	r0, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	7c1a      	ldrb	r2, [r3, #16]
 8007eee:	f88d 2000 	strb.w	r2, [sp]
 8007ef2:	3304      	adds	r3, #4
 8007ef4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ef6:	f007 fd75 	bl	800f9e4 <USB_DevInit>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d005      	beq.n	8007f0c <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e013      	b.n	8007f34 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2201      	movs	r2, #1
 8007f16:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	7b1b      	ldrb	r3, [r3, #12]
 8007f1e:	2b01      	cmp	r3, #1
 8007f20:	d102      	bne.n	8007f28 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f001 f96e 	bl	8009204 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	f008 fdb8 	bl	8010aa2 <USB_DevDisconnect>

  return HAL_OK;
 8007f32:	2300      	movs	r3, #0
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3710      	adds	r7, #16
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d101      	bne.n	8007f58 <HAL_PCD_Start+0x1c>
 8007f54:	2302      	movs	r3, #2
 8007f56:	e022      	b.n	8007f9e <HAL_PCD_Start+0x62>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	68db      	ldr	r3, [r3, #12]
 8007f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d009      	beq.n	8007f80 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d105      	bne.n	8007f80 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f78:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f007 fcbf 	bl	800f908 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f008 fd66 	bl	8010a60 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2200      	movs	r2, #0
 8007f98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007fa6:	b590      	push	{r4, r7, lr}
 8007fa8:	b08d      	sub	sp, #52	@ 0x34
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fb4:	6a3b      	ldr	r3, [r7, #32]
 8007fb6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f008 fe24 	bl	8010c0a <USB_GetMode>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f040 84b9 	bne.w	800893c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4618      	mov	r0, r3
 8007fd0:	f008 fd88 	bl	8010ae4 <USB_ReadInterrupts>
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f000 84af 	beq.w	800893a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007fdc:	69fb      	ldr	r3, [r7, #28]
 8007fde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	0a1b      	lsrs	r3, r3, #8
 8007fe6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f008 fd75 	bl	8010ae4 <USB_ReadInterrupts>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	f003 0302 	and.w	r3, r3, #2
 8008000:	2b02      	cmp	r3, #2
 8008002:	d107      	bne.n	8008014 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	695a      	ldr	r2, [r3, #20]
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f002 0202 	and.w	r2, r2, #2
 8008012:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4618      	mov	r0, r3
 800801a:	f008 fd63 	bl	8010ae4 <USB_ReadInterrupts>
 800801e:	4603      	mov	r3, r0
 8008020:	f003 0310 	and.w	r3, r3, #16
 8008024:	2b10      	cmp	r3, #16
 8008026:	d161      	bne.n	80080ec <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699a      	ldr	r2, [r3, #24]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0210 	bic.w	r2, r2, #16
 8008036:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008038:	6a3b      	ldr	r3, [r7, #32]
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800803e:	69bb      	ldr	r3, [r7, #24]
 8008040:	f003 020f 	and.w	r2, r3, #15
 8008044:	4613      	mov	r3, r2
 8008046:	00db      	lsls	r3, r3, #3
 8008048:	4413      	add	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	4413      	add	r3, r2
 8008054:	3304      	adds	r3, #4
 8008056:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800805e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008062:	d124      	bne.n	80080ae <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008064:	69ba      	ldr	r2, [r7, #24]
 8008066:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800806a:	4013      	ands	r3, r2
 800806c:	2b00      	cmp	r3, #0
 800806e:	d035      	beq.n	80080dc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008074:	69bb      	ldr	r3, [r7, #24]
 8008076:	091b      	lsrs	r3, r3, #4
 8008078:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800807a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800807e:	b29b      	uxth	r3, r3
 8008080:	461a      	mov	r2, r3
 8008082:	6a38      	ldr	r0, [r7, #32]
 8008084:	f008 fb9a 	bl	80107bc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	68da      	ldr	r2, [r3, #12]
 800808c:	69bb      	ldr	r3, [r7, #24]
 800808e:	091b      	lsrs	r3, r3, #4
 8008090:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008094:	441a      	add	r2, r3
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	695a      	ldr	r2, [r3, #20]
 800809e:	69bb      	ldr	r3, [r7, #24]
 80080a0:	091b      	lsrs	r3, r3, #4
 80080a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080a6:	441a      	add	r2, r3
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	615a      	str	r2, [r3, #20]
 80080ac:	e016      	b.n	80080dc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80080b4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80080b8:	d110      	bne.n	80080dc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80080c0:	2208      	movs	r2, #8
 80080c2:	4619      	mov	r1, r3
 80080c4:	6a38      	ldr	r0, [r7, #32]
 80080c6:	f008 fb79 	bl	80107bc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80080ca:	697b      	ldr	r3, [r7, #20]
 80080cc:	695a      	ldr	r2, [r3, #20]
 80080ce:	69bb      	ldr	r3, [r7, #24]
 80080d0:	091b      	lsrs	r3, r3, #4
 80080d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080d6:	441a      	add	r2, r3
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	699a      	ldr	r2, [r3, #24]
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f042 0210 	orr.w	r2, r2, #16
 80080ea:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4618      	mov	r0, r3
 80080f2:	f008 fcf7 	bl	8010ae4 <USB_ReadInterrupts>
 80080f6:	4603      	mov	r3, r0
 80080f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080fc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008100:	f040 80a7 	bne.w	8008252 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008104:	2300      	movs	r3, #0
 8008106:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f008 fcfc 	bl	8010b0a <USB_ReadDevAllOutEpInterrupt>
 8008112:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8008114:	e099      	b.n	800824a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008118:	f003 0301 	and.w	r3, r3, #1
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 808e 	beq.w	800823e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008128:	b2d2      	uxtb	r2, r2
 800812a:	4611      	mov	r1, r2
 800812c:	4618      	mov	r0, r3
 800812e:	f008 fd20 	bl	8010b72 <USB_ReadDevOutEPInterrupt>
 8008132:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00c      	beq.n	8008158 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800813e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	69fb      	ldr	r3, [r7, #28]
 8008144:	4413      	add	r3, r2
 8008146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800814a:	461a      	mov	r2, r3
 800814c:	2301      	movs	r3, #1
 800814e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008150:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 fed0 	bl	8008ef8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	f003 0308 	and.w	r3, r3, #8
 800815e:	2b00      	cmp	r3, #0
 8008160:	d00c      	beq.n	800817c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008164:	015a      	lsls	r2, r3, #5
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	4413      	add	r3, r2
 800816a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800816e:	461a      	mov	r2, r3
 8008170:	2308      	movs	r3, #8
 8008172:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008174:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f000 ffa6 	bl	80090c8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800817c:	693b      	ldr	r3, [r7, #16]
 800817e:	f003 0310 	and.w	r3, r3, #16
 8008182:	2b00      	cmp	r3, #0
 8008184:	d008      	beq.n	8008198 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008188:	015a      	lsls	r2, r3, #5
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	4413      	add	r3, r2
 800818e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008192:	461a      	mov	r2, r3
 8008194:	2310      	movs	r3, #16
 8008196:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	f003 0302 	and.w	r3, r3, #2
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d030      	beq.n	8008204 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80081a2:	6a3b      	ldr	r3, [r7, #32]
 80081a4:	695b      	ldr	r3, [r3, #20]
 80081a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081aa:	2b80      	cmp	r3, #128	@ 0x80
 80081ac:	d109      	bne.n	80081c2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	69fa      	ldr	r2, [r7, #28]
 80081b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80081c0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80081c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081c4:	4613      	mov	r3, r2
 80081c6:	00db      	lsls	r3, r3, #3
 80081c8:	4413      	add	r3, r2
 80081ca:	009b      	lsls	r3, r3, #2
 80081cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	4413      	add	r3, r2
 80081d4:	3304      	adds	r3, #4
 80081d6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80081d8:	697b      	ldr	r3, [r7, #20]
 80081da:	78db      	ldrb	r3, [r3, #3]
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d108      	bne.n	80081f2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	2200      	movs	r2, #0
 80081e4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	b2db      	uxtb	r3, r3
 80081ea:	4619      	mov	r1, r3
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f00d ff57 	bl	80160a0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80081f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f4:	015a      	lsls	r2, r3, #5
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	4413      	add	r3, r2
 80081fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081fe:	461a      	mov	r2, r3
 8008200:	2302      	movs	r3, #2
 8008202:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008204:	693b      	ldr	r3, [r7, #16]
 8008206:	f003 0320 	and.w	r3, r3, #32
 800820a:	2b00      	cmp	r3, #0
 800820c:	d008      	beq.n	8008220 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800820e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008210:	015a      	lsls	r2, r3, #5
 8008212:	69fb      	ldr	r3, [r7, #28]
 8008214:	4413      	add	r3, r2
 8008216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800821a:	461a      	mov	r2, r3
 800821c:	2320      	movs	r3, #32
 800821e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008226:	2b00      	cmp	r3, #0
 8008228:	d009      	beq.n	800823e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	015a      	lsls	r2, r3, #5
 800822e:	69fb      	ldr	r3, [r7, #28]
 8008230:	4413      	add	r3, r2
 8008232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008236:	461a      	mov	r2, r3
 8008238:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800823c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800823e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008240:	3301      	adds	r3, #1
 8008242:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008246:	085b      	lsrs	r3, r3, #1
 8008248:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800824a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824c:	2b00      	cmp	r3, #0
 800824e:	f47f af62 	bne.w	8008116 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4618      	mov	r0, r3
 8008258:	f008 fc44 	bl	8010ae4 <USB_ReadInterrupts>
 800825c:	4603      	mov	r3, r0
 800825e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008262:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008266:	f040 80db 	bne.w	8008420 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4618      	mov	r0, r3
 8008270:	f008 fc65 	bl	8010b3e <USB_ReadDevAllInEpInterrupt>
 8008274:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8008276:	2300      	movs	r3, #0
 8008278:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800827a:	e0cd      	b.n	8008418 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800827c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800827e:	f003 0301 	and.w	r3, r3, #1
 8008282:	2b00      	cmp	r3, #0
 8008284:	f000 80c2 	beq.w	800840c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800828e:	b2d2      	uxtb	r2, r2
 8008290:	4611      	mov	r1, r2
 8008292:	4618      	mov	r0, r3
 8008294:	f008 fc8b 	bl	8010bae <USB_ReadDevInEPInterrupt>
 8008298:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	f003 0301 	and.w	r3, r3, #1
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d057      	beq.n	8008354 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80082a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a6:	f003 030f 	and.w	r3, r3, #15
 80082aa:	2201      	movs	r2, #1
 80082ac:	fa02 f303 	lsl.w	r3, r2, r3
 80082b0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	43db      	mvns	r3, r3
 80082be:	69f9      	ldr	r1, [r7, #28]
 80082c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082c4:	4013      	ands	r3, r2
 80082c6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80082c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ca:	015a      	lsls	r2, r3, #5
 80082cc:	69fb      	ldr	r3, [r7, #28]
 80082ce:	4413      	add	r3, r2
 80082d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80082d4:	461a      	mov	r2, r3
 80082d6:	2301      	movs	r3, #1
 80082d8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	799b      	ldrb	r3, [r3, #6]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d132      	bne.n	8008348 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80082e2:	6879      	ldr	r1, [r7, #4]
 80082e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082e6:	4613      	mov	r3, r2
 80082e8:	00db      	lsls	r3, r3, #3
 80082ea:	4413      	add	r3, r2
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	440b      	add	r3, r1
 80082f0:	3320      	adds	r3, #32
 80082f2:	6819      	ldr	r1, [r3, #0]
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082f8:	4613      	mov	r3, r2
 80082fa:	00db      	lsls	r3, r3, #3
 80082fc:	4413      	add	r3, r2
 80082fe:	009b      	lsls	r3, r3, #2
 8008300:	4403      	add	r3, r0
 8008302:	331c      	adds	r3, #28
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4419      	add	r1, r3
 8008308:	6878      	ldr	r0, [r7, #4]
 800830a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800830c:	4613      	mov	r3, r2
 800830e:	00db      	lsls	r3, r3, #3
 8008310:	4413      	add	r3, r2
 8008312:	009b      	lsls	r3, r3, #2
 8008314:	4403      	add	r3, r0
 8008316:	3320      	adds	r3, #32
 8008318:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800831a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800831c:	2b00      	cmp	r3, #0
 800831e:	d113      	bne.n	8008348 <HAL_PCD_IRQHandler+0x3a2>
 8008320:	6879      	ldr	r1, [r7, #4]
 8008322:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008324:	4613      	mov	r3, r2
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	4413      	add	r3, r2
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	440b      	add	r3, r1
 800832e:	3324      	adds	r3, #36	@ 0x24
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d108      	bne.n	8008348 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6818      	ldr	r0, [r3, #0]
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008340:	461a      	mov	r2, r3
 8008342:	2101      	movs	r1, #1
 8008344:	f008 fc94 	bl	8010c70 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800834a:	b2db      	uxtb	r3, r3
 800834c:	4619      	mov	r1, r3
 800834e:	6878      	ldr	r0, [r7, #4]
 8008350:	f00d fe21 	bl	8015f96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f003 0308 	and.w	r3, r3, #8
 800835a:	2b00      	cmp	r3, #0
 800835c:	d008      	beq.n	8008370 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800835e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008360:	015a      	lsls	r2, r3, #5
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	4413      	add	r3, r2
 8008366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800836a:	461a      	mov	r2, r3
 800836c:	2308      	movs	r3, #8
 800836e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	f003 0310 	and.w	r3, r3, #16
 8008376:	2b00      	cmp	r3, #0
 8008378:	d008      	beq.n	800838c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800837a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800837c:	015a      	lsls	r2, r3, #5
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	4413      	add	r3, r2
 8008382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008386:	461a      	mov	r2, r3
 8008388:	2310      	movs	r3, #16
 800838a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008392:	2b00      	cmp	r3, #0
 8008394:	d008      	beq.n	80083a8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008398:	015a      	lsls	r2, r3, #5
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	4413      	add	r3, r2
 800839e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083a2:	461a      	mov	r2, r3
 80083a4:	2340      	movs	r3, #64	@ 0x40
 80083a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f003 0302 	and.w	r3, r3, #2
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d023      	beq.n	80083fa <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80083b2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80083b4:	6a38      	ldr	r0, [r7, #32]
 80083b6:	f007 fc73 	bl	800fca0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80083ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083bc:	4613      	mov	r3, r2
 80083be:	00db      	lsls	r3, r3, #3
 80083c0:	4413      	add	r3, r2
 80083c2:	009b      	lsls	r3, r3, #2
 80083c4:	3310      	adds	r3, #16
 80083c6:	687a      	ldr	r2, [r7, #4]
 80083c8:	4413      	add	r3, r2
 80083ca:	3304      	adds	r3, #4
 80083cc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	78db      	ldrb	r3, [r3, #3]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d108      	bne.n	80083e8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	2200      	movs	r2, #0
 80083da:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80083dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	4619      	mov	r1, r3
 80083e2:	6878      	ldr	r0, [r7, #4]
 80083e4:	f00d fe6e 	bl	80160c4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80083e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083ea:	015a      	lsls	r2, r3, #5
 80083ec:	69fb      	ldr	r3, [r7, #28]
 80083ee:	4413      	add	r3, r2
 80083f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083f4:	461a      	mov	r2, r3
 80083f6:	2302      	movs	r3, #2
 80083f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008400:	2b00      	cmp	r3, #0
 8008402:	d003      	beq.n	800840c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008404:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fcea 	bl	8008de0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800840c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840e:	3301      	adds	r3, #1
 8008410:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8008412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008414:	085b      	lsrs	r3, r3, #1
 8008416:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8008418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800841a:	2b00      	cmp	r3, #0
 800841c:	f47f af2e 	bne.w	800827c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4618      	mov	r0, r3
 8008426:	f008 fb5d 	bl	8010ae4 <USB_ReadInterrupts>
 800842a:	4603      	mov	r3, r0
 800842c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008430:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008434:	d122      	bne.n	800847c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	69fa      	ldr	r2, [r7, #28]
 8008440:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008444:	f023 0301 	bic.w	r3, r3, #1
 8008448:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8008450:	2b01      	cmp	r3, #1
 8008452:	d108      	bne.n	8008466 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2200      	movs	r2, #0
 8008458:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800845c:	2100      	movs	r1, #0
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 fef4 	bl	800924c <HAL_PCDEx_LPM_Callback>
 8008464:	e002      	b.n	800846c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f00d fe0c 	bl	8016084 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	695a      	ldr	r2, [r3, #20]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800847a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4618      	mov	r0, r3
 8008482:	f008 fb2f 	bl	8010ae4 <USB_ReadInterrupts>
 8008486:	4603      	mov	r3, r0
 8008488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800848c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008490:	d112      	bne.n	80084b8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d102      	bne.n	80084a8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f00d fdc8 	bl	8016038 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	695a      	ldr	r2, [r3, #20]
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80084b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	4618      	mov	r0, r3
 80084be:	f008 fb11 	bl	8010ae4 <USB_ReadInterrupts>
 80084c2:	4603      	mov	r3, r0
 80084c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80084cc:	d121      	bne.n	8008512 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	695a      	ldr	r2, [r3, #20]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80084dc:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d111      	bne.n	800850c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2201      	movs	r2, #1
 80084ec:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f6:	089b      	lsrs	r3, r3, #2
 80084f8:	f003 020f 	and.w	r2, r3, #15
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008502:	2101      	movs	r1, #1
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 fea1 	bl	800924c <HAL_PCDEx_LPM_Callback>
 800850a:	e002      	b.n	8008512 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f00d fd93 	bl	8016038 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4618      	mov	r0, r3
 8008518:	f008 fae4 	bl	8010ae4 <USB_ReadInterrupts>
 800851c:	4603      	mov	r3, r0
 800851e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008526:	f040 80b7 	bne.w	8008698 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800852a:	69fb      	ldr	r3, [r7, #28]
 800852c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	69fa      	ldr	r2, [r7, #28]
 8008534:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008538:	f023 0301 	bic.w	r3, r3, #1
 800853c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2110      	movs	r1, #16
 8008544:	4618      	mov	r0, r3
 8008546:	f007 fbab 	bl	800fca0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800854a:	2300      	movs	r3, #0
 800854c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800854e:	e046      	b.n	80085de <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008552:	015a      	lsls	r2, r3, #5
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	4413      	add	r3, r2
 8008558:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800855c:	461a      	mov	r2, r3
 800855e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008562:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008566:	015a      	lsls	r2, r3, #5
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	4413      	add	r3, r2
 800856c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008574:	0151      	lsls	r1, r2, #5
 8008576:	69fa      	ldr	r2, [r7, #28]
 8008578:	440a      	add	r2, r1
 800857a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800857e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008582:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008586:	015a      	lsls	r2, r3, #5
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	4413      	add	r3, r2
 800858c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008590:	461a      	mov	r2, r3
 8008592:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008596:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859a:	015a      	lsls	r2, r3, #5
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	4413      	add	r3, r2
 80085a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085a8:	0151      	lsls	r1, r2, #5
 80085aa:	69fa      	ldr	r2, [r7, #28]
 80085ac:	440a      	add	r2, r1
 80085ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80085b6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ba:	015a      	lsls	r2, r3, #5
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	4413      	add	r3, r2
 80085c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80085c8:	0151      	lsls	r1, r2, #5
 80085ca:	69fa      	ldr	r2, [r7, #28]
 80085cc:	440a      	add	r2, r1
 80085ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80085d6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085da:	3301      	adds	r3, #1
 80085dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	791b      	ldrb	r3, [r3, #4]
 80085e2:	461a      	mov	r2, r3
 80085e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d3b2      	bcc.n	8008550 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085f0:	69db      	ldr	r3, [r3, #28]
 80085f2:	69fa      	ldr	r2, [r7, #28]
 80085f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80085f8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80085fc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	7bdb      	ldrb	r3, [r3, #15]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d016      	beq.n	8008634 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800860c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008610:	69fa      	ldr	r2, [r7, #28]
 8008612:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008616:	f043 030b 	orr.w	r3, r3, #11
 800861a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008626:	69fa      	ldr	r2, [r7, #28]
 8008628:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800862c:	f043 030b 	orr.w	r3, r3, #11
 8008630:	6453      	str	r3, [r2, #68]	@ 0x44
 8008632:	e015      	b.n	8008660 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800863a:	695a      	ldr	r2, [r3, #20]
 800863c:	69fb      	ldr	r3, [r7, #28]
 800863e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008642:	4619      	mov	r1, r3
 8008644:	f242 032b 	movw	r3, #8235	@ 0x202b
 8008648:	4313      	orrs	r3, r2
 800864a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800864c:	69fb      	ldr	r3, [r7, #28]
 800864e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008652:	691b      	ldr	r3, [r3, #16]
 8008654:	69fa      	ldr	r2, [r7, #28]
 8008656:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800865a:	f043 030b 	orr.w	r3, r3, #11
 800865e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	69fa      	ldr	r2, [r7, #28]
 800866a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800866e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008672:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6818      	ldr	r0, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008682:	461a      	mov	r2, r3
 8008684:	f008 faf4 	bl	8010c70 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	695a      	ldr	r2, [r3, #20]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8008696:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4618      	mov	r0, r3
 800869e:	f008 fa21 	bl	8010ae4 <USB_ReadInterrupts>
 80086a2:	4603      	mov	r3, r0
 80086a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086ac:	d123      	bne.n	80086f6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	4618      	mov	r0, r3
 80086b4:	f008 fab8 	bl	8010c28 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	4618      	mov	r0, r3
 80086be:	f007 fb68 	bl	800fd92 <USB_GetDevSpeed>
 80086c2:	4603      	mov	r3, r0
 80086c4:	461a      	mov	r2, r3
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681c      	ldr	r4, [r3, #0]
 80086ce:	f001 fd61 	bl	800a194 <HAL_RCC_GetHCLKFreq>
 80086d2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80086d8:	461a      	mov	r2, r3
 80086da:	4620      	mov	r0, r4
 80086dc:	f007 f872 	bl	800f7c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80086e0:	6878      	ldr	r0, [r7, #4]
 80086e2:	f00d fc80 	bl	8015fe6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	695a      	ldr	r2, [r3, #20]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80086f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	4618      	mov	r0, r3
 80086fc:	f008 f9f2 	bl	8010ae4 <USB_ReadInterrupts>
 8008700:	4603      	mov	r3, r0
 8008702:	f003 0308 	and.w	r3, r3, #8
 8008706:	2b08      	cmp	r3, #8
 8008708:	d10a      	bne.n	8008720 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f00d fc5d 	bl	8015fca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	695a      	ldr	r2, [r3, #20]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f002 0208 	and.w	r2, r2, #8
 800871e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4618      	mov	r0, r3
 8008726:	f008 f9dd 	bl	8010ae4 <USB_ReadInterrupts>
 800872a:	4603      	mov	r3, r0
 800872c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008730:	2b80      	cmp	r3, #128	@ 0x80
 8008732:	d123      	bne.n	800877c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	699b      	ldr	r3, [r3, #24]
 8008738:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800873c:	6a3b      	ldr	r3, [r7, #32]
 800873e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008740:	2301      	movs	r3, #1
 8008742:	627b      	str	r3, [r7, #36]	@ 0x24
 8008744:	e014      	b.n	8008770 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008746:	6879      	ldr	r1, [r7, #4]
 8008748:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800874a:	4613      	mov	r3, r2
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	4413      	add	r3, r2
 8008750:	009b      	lsls	r3, r3, #2
 8008752:	440b      	add	r3, r1
 8008754:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	2b01      	cmp	r3, #1
 800875c:	d105      	bne.n	800876a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800875e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008760:	b2db      	uxtb	r3, r3
 8008762:	4619      	mov	r1, r3
 8008764:	6878      	ldr	r0, [r7, #4]
 8008766:	f000 fb0a 	bl	8008d7e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800876a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876c:	3301      	adds	r3, #1
 800876e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	791b      	ldrb	r3, [r3, #4]
 8008774:	461a      	mov	r2, r3
 8008776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008778:	4293      	cmp	r3, r2
 800877a:	d3e4      	bcc.n	8008746 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4618      	mov	r0, r3
 8008782:	f008 f9af 	bl	8010ae4 <USB_ReadInterrupts>
 8008786:	4603      	mov	r3, r0
 8008788:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800878c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008790:	d13c      	bne.n	800880c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008792:	2301      	movs	r3, #1
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
 8008796:	e02b      	b.n	80087f0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879a:	015a      	lsls	r2, r3, #5
 800879c:	69fb      	ldr	r3, [r7, #28]
 800879e:	4413      	add	r3, r2
 80087a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80087a8:	6879      	ldr	r1, [r7, #4]
 80087aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087ac:	4613      	mov	r3, r2
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	4413      	add	r3, r2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	440b      	add	r3, r1
 80087b6:	3318      	adds	r3, #24
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	2b01      	cmp	r3, #1
 80087bc:	d115      	bne.n	80087ea <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80087be:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	da12      	bge.n	80087ea <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80087c4:	6879      	ldr	r1, [r7, #4]
 80087c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087c8:	4613      	mov	r3, r2
 80087ca:	00db      	lsls	r3, r3, #3
 80087cc:	4413      	add	r3, r2
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	440b      	add	r3, r1
 80087d2:	3317      	adds	r3, #23
 80087d4:	2201      	movs	r2, #1
 80087d6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80087d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	4619      	mov	r1, r3
 80087e4:	6878      	ldr	r0, [r7, #4]
 80087e6:	f000 faca 	bl	8008d7e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ec:	3301      	adds	r3, #1
 80087ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	791b      	ldrb	r3, [r3, #4]
 80087f4:	461a      	mov	r2, r3
 80087f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d3cd      	bcc.n	8008798 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	695a      	ldr	r2, [r3, #20]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800880a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4618      	mov	r0, r3
 8008812:	f008 f967 	bl	8010ae4 <USB_ReadInterrupts>
 8008816:	4603      	mov	r3, r0
 8008818:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800881c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008820:	d156      	bne.n	80088d0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008822:	2301      	movs	r3, #1
 8008824:	627b      	str	r3, [r7, #36]	@ 0x24
 8008826:	e045      	b.n	80088b4 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	4413      	add	r3, r2
 8008830:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008838:	6879      	ldr	r1, [r7, #4]
 800883a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800883c:	4613      	mov	r3, r2
 800883e:	00db      	lsls	r3, r3, #3
 8008840:	4413      	add	r3, r2
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	440b      	add	r3, r1
 8008846:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	2b01      	cmp	r3, #1
 800884e:	d12e      	bne.n	80088ae <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008850:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008852:	2b00      	cmp	r3, #0
 8008854:	da2b      	bge.n	80088ae <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	0c1a      	lsrs	r2, r3, #16
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8008860:	4053      	eors	r3, r2
 8008862:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008866:	2b00      	cmp	r3, #0
 8008868:	d121      	bne.n	80088ae <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800886a:	6879      	ldr	r1, [r7, #4]
 800886c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800886e:	4613      	mov	r3, r2
 8008870:	00db      	lsls	r3, r3, #3
 8008872:	4413      	add	r3, r2
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	440b      	add	r3, r1
 8008878:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800887c:	2201      	movs	r2, #1
 800887e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008880:	6a3b      	ldr	r3, [r7, #32]
 8008882:	699b      	ldr	r3, [r3, #24]
 8008884:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008888:	6a3b      	ldr	r3, [r7, #32]
 800888a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	695b      	ldr	r3, [r3, #20]
 8008890:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008894:	2b00      	cmp	r3, #0
 8008896:	d10a      	bne.n	80088ae <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	69fa      	ldr	r2, [r7, #28]
 80088a2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80088aa:	6053      	str	r3, [r2, #4]
            break;
 80088ac:	e008      	b.n	80088c0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80088ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b0:	3301      	adds	r3, #1
 80088b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	791b      	ldrb	r3, [r3, #4]
 80088b8:	461a      	mov	r2, r3
 80088ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088bc:	4293      	cmp	r3, r2
 80088be:	d3b3      	bcc.n	8008828 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	695a      	ldr	r2, [r3, #20]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80088ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f008 f905 	bl	8010ae4 <USB_ReadInterrupts>
 80088da:	4603      	mov	r3, r0
 80088dc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80088e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088e4:	d10a      	bne.n	80088fc <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f00d fbfe 	bl	80160e8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	695a      	ldr	r2, [r3, #20]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80088fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	4618      	mov	r0, r3
 8008902:	f008 f8ef 	bl	8010ae4 <USB_ReadInterrupts>
 8008906:	4603      	mov	r3, r0
 8008908:	f003 0304 	and.w	r3, r3, #4
 800890c:	2b04      	cmp	r3, #4
 800890e:	d115      	bne.n	800893c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	f003 0304 	and.w	r3, r3, #4
 800891e:	2b00      	cmp	r3, #0
 8008920:	d002      	beq.n	8008928 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f00d fbee 	bl	8016104 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	6859      	ldr	r1, [r3, #4]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	430a      	orrs	r2, r1
 8008936:	605a      	str	r2, [r3, #4]
 8008938:	e000      	b.n	800893c <HAL_PCD_IRQHandler+0x996>
      return;
 800893a:	bf00      	nop
    }
  }
}
 800893c:	3734      	adds	r7, #52	@ 0x34
 800893e:	46bd      	mov	sp, r7
 8008940:	bd90      	pop	{r4, r7, pc}

08008942 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008942:	b580      	push	{r7, lr}
 8008944:	b082      	sub	sp, #8
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
 800894a:	460b      	mov	r3, r1
 800894c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008954:	2b01      	cmp	r3, #1
 8008956:	d101      	bne.n	800895c <HAL_PCD_SetAddress+0x1a>
 8008958:	2302      	movs	r3, #2
 800895a:	e012      	b.n	8008982 <HAL_PCD_SetAddress+0x40>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2201      	movs	r2, #1
 8008960:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	78fa      	ldrb	r2, [r7, #3]
 8008968:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	78fa      	ldrb	r2, [r7, #3]
 8008970:	4611      	mov	r1, r2
 8008972:	4618      	mov	r0, r3
 8008974:	f008 f84e 	bl	8010a14 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2200      	movs	r2, #0
 800897c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008980:	2300      	movs	r3, #0
}
 8008982:	4618      	mov	r0, r3
 8008984:	3708      	adds	r7, #8
 8008986:	46bd      	mov	sp, r7
 8008988:	bd80      	pop	{r7, pc}

0800898a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800898a:	b580      	push	{r7, lr}
 800898c:	b084      	sub	sp, #16
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
 8008992:	4608      	mov	r0, r1
 8008994:	4611      	mov	r1, r2
 8008996:	461a      	mov	r2, r3
 8008998:	4603      	mov	r3, r0
 800899a:	70fb      	strb	r3, [r7, #3]
 800899c:	460b      	mov	r3, r1
 800899e:	803b      	strh	r3, [r7, #0]
 80089a0:	4613      	mov	r3, r2
 80089a2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80089a4:	2300      	movs	r3, #0
 80089a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80089a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	da0f      	bge.n	80089d0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80089b0:	78fb      	ldrb	r3, [r7, #3]
 80089b2:	f003 020f 	and.w	r2, r3, #15
 80089b6:	4613      	mov	r3, r2
 80089b8:	00db      	lsls	r3, r3, #3
 80089ba:	4413      	add	r3, r2
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	3310      	adds	r3, #16
 80089c0:	687a      	ldr	r2, [r7, #4]
 80089c2:	4413      	add	r3, r2
 80089c4:	3304      	adds	r3, #4
 80089c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2201      	movs	r2, #1
 80089cc:	705a      	strb	r2, [r3, #1]
 80089ce:	e00f      	b.n	80089f0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80089d0:	78fb      	ldrb	r3, [r7, #3]
 80089d2:	f003 020f 	and.w	r2, r3, #15
 80089d6:	4613      	mov	r3, r2
 80089d8:	00db      	lsls	r3, r3, #3
 80089da:	4413      	add	r3, r2
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	4413      	add	r3, r2
 80089e6:	3304      	adds	r3, #4
 80089e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2200      	movs	r2, #0
 80089ee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80089f0:	78fb      	ldrb	r3, [r7, #3]
 80089f2:	f003 030f 	and.w	r3, r3, #15
 80089f6:	b2da      	uxtb	r2, r3
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80089fc:	883b      	ldrh	r3, [r7, #0]
 80089fe:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	78ba      	ldrb	r2, [r7, #2]
 8008a0a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	785b      	ldrb	r3, [r3, #1]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d004      	beq.n	8008a1e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	781b      	ldrb	r3, [r3, #0]
 8008a18:	461a      	mov	r2, r3
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008a1e:	78bb      	ldrb	r3, [r7, #2]
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d102      	bne.n	8008a2a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2200      	movs	r2, #0
 8008a28:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d101      	bne.n	8008a38 <HAL_PCD_EP_Open+0xae>
 8008a34:	2302      	movs	r3, #2
 8008a36:	e00e      	b.n	8008a56 <HAL_PCD_EP_Open+0xcc>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	68f9      	ldr	r1, [r7, #12]
 8008a46:	4618      	mov	r0, r3
 8008a48:	f007 f9c8 	bl	800fddc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2200      	movs	r2, #0
 8008a50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8008a54:	7afb      	ldrb	r3, [r7, #11]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a5e:	b580      	push	{r7, lr}
 8008a60:	b084      	sub	sp, #16
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
 8008a66:	460b      	mov	r3, r1
 8008a68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008a6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	da0f      	bge.n	8008a92 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008a72:	78fb      	ldrb	r3, [r7, #3]
 8008a74:	f003 020f 	and.w	r2, r3, #15
 8008a78:	4613      	mov	r3, r2
 8008a7a:	00db      	lsls	r3, r3, #3
 8008a7c:	4413      	add	r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	3310      	adds	r3, #16
 8008a82:	687a      	ldr	r2, [r7, #4]
 8008a84:	4413      	add	r3, r2
 8008a86:	3304      	adds	r3, #4
 8008a88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2201      	movs	r2, #1
 8008a8e:	705a      	strb	r2, [r3, #1]
 8008a90:	e00f      	b.n	8008ab2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008a92:	78fb      	ldrb	r3, [r7, #3]
 8008a94:	f003 020f 	and.w	r2, r3, #15
 8008a98:	4613      	mov	r3, r2
 8008a9a:	00db      	lsls	r3, r3, #3
 8008a9c:	4413      	add	r3, r2
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	4413      	add	r3, r2
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008ab2:	78fb      	ldrb	r3, [r7, #3]
 8008ab4:	f003 030f 	and.w	r3, r3, #15
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	d101      	bne.n	8008acc <HAL_PCD_EP_Close+0x6e>
 8008ac8:	2302      	movs	r3, #2
 8008aca:	e00e      	b.n	8008aea <HAL_PCD_EP_Close+0x8c>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2201      	movs	r2, #1
 8008ad0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	68f9      	ldr	r1, [r7, #12]
 8008ada:	4618      	mov	r0, r3
 8008adc:	f007 fa06 	bl	800feec <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8008ae8:	2300      	movs	r3, #0
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3710      	adds	r7, #16
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}

08008af2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008af2:	b580      	push	{r7, lr}
 8008af4:	b086      	sub	sp, #24
 8008af6:	af00      	add	r7, sp, #0
 8008af8:	60f8      	str	r0, [r7, #12]
 8008afa:	607a      	str	r2, [r7, #4]
 8008afc:	603b      	str	r3, [r7, #0]
 8008afe:	460b      	mov	r3, r1
 8008b00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008b02:	7afb      	ldrb	r3, [r7, #11]
 8008b04:	f003 020f 	and.w	r2, r3, #15
 8008b08:	4613      	mov	r3, r2
 8008b0a:	00db      	lsls	r3, r3, #3
 8008b0c:	4413      	add	r3, r2
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008b14:	68fa      	ldr	r2, [r7, #12]
 8008b16:	4413      	add	r3, r2
 8008b18:	3304      	adds	r3, #4
 8008b1a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	687a      	ldr	r2, [r7, #4]
 8008b20:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	683a      	ldr	r2, [r7, #0]
 8008b26:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8008b2e:	697b      	ldr	r3, [r7, #20]
 8008b30:	2200      	movs	r2, #0
 8008b32:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008b34:	7afb      	ldrb	r3, [r7, #11]
 8008b36:	f003 030f 	and.w	r3, r3, #15
 8008b3a:	b2da      	uxtb	r2, r3
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	799b      	ldrb	r3, [r3, #6]
 8008b44:	2b01      	cmp	r3, #1
 8008b46:	d102      	bne.n	8008b4e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008b48:	687a      	ldr	r2, [r7, #4]
 8008b4a:	697b      	ldr	r3, [r7, #20]
 8008b4c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	6818      	ldr	r0, [r3, #0]
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	799b      	ldrb	r3, [r3, #6]
 8008b56:	461a      	mov	r2, r3
 8008b58:	6979      	ldr	r1, [r7, #20]
 8008b5a:	f007 faa3 	bl	80100a4 <USB_EPStartXfer>

  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3718      	adds	r7, #24
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	460b      	mov	r3, r1
 8008b72:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008b74:	78fb      	ldrb	r3, [r7, #3]
 8008b76:	f003 020f 	and.w	r2, r3, #15
 8008b7a:	6879      	ldr	r1, [r7, #4]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	440b      	add	r3, r1
 8008b86:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8008b8a:	681b      	ldr	r3, [r3, #0]
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008b98:	b580      	push	{r7, lr}
 8008b9a:	b086      	sub	sp, #24
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	60f8      	str	r0, [r7, #12]
 8008ba0:	607a      	str	r2, [r7, #4]
 8008ba2:	603b      	str	r3, [r7, #0]
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008ba8:	7afb      	ldrb	r3, [r7, #11]
 8008baa:	f003 020f 	and.w	r2, r3, #15
 8008bae:	4613      	mov	r3, r2
 8008bb0:	00db      	lsls	r3, r3, #3
 8008bb2:	4413      	add	r3, r2
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	3310      	adds	r3, #16
 8008bb8:	68fa      	ldr	r2, [r7, #12]
 8008bba:	4413      	add	r3, r2
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	683a      	ldr	r2, [r7, #0]
 8008bca:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8008bcc:	697b      	ldr	r3, [r7, #20]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008bd8:	7afb      	ldrb	r3, [r7, #11]
 8008bda:	f003 030f 	and.w	r3, r3, #15
 8008bde:	b2da      	uxtb	r2, r3
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	799b      	ldrb	r3, [r3, #6]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d102      	bne.n	8008bf2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008bec:	687a      	ldr	r2, [r7, #4]
 8008bee:	697b      	ldr	r3, [r7, #20]
 8008bf0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6818      	ldr	r0, [r3, #0]
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	799b      	ldrb	r3, [r3, #6]
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	6979      	ldr	r1, [r7, #20]
 8008bfe:	f007 fa51 	bl	80100a4 <USB_EPStartXfer>

  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3718      	adds	r7, #24
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b084      	sub	sp, #16
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	460b      	mov	r3, r1
 8008c16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008c18:	78fb      	ldrb	r3, [r7, #3]
 8008c1a:	f003 030f 	and.w	r3, r3, #15
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	7912      	ldrb	r2, [r2, #4]
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d901      	bls.n	8008c2a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008c26:	2301      	movs	r3, #1
 8008c28:	e04f      	b.n	8008cca <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008c2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	da0f      	bge.n	8008c52 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c32:	78fb      	ldrb	r3, [r7, #3]
 8008c34:	f003 020f 	and.w	r2, r3, #15
 8008c38:	4613      	mov	r3, r2
 8008c3a:	00db      	lsls	r3, r3, #3
 8008c3c:	4413      	add	r3, r2
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	3310      	adds	r3, #16
 8008c42:	687a      	ldr	r2, [r7, #4]
 8008c44:	4413      	add	r3, r2
 8008c46:	3304      	adds	r3, #4
 8008c48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	705a      	strb	r2, [r3, #1]
 8008c50:	e00d      	b.n	8008c6e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008c52:	78fa      	ldrb	r2, [r7, #3]
 8008c54:	4613      	mov	r3, r2
 8008c56:	00db      	lsls	r3, r3, #3
 8008c58:	4413      	add	r3, r2
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	4413      	add	r3, r2
 8008c64:	3304      	adds	r3, #4
 8008c66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2201      	movs	r2, #1
 8008c72:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c74:	78fb      	ldrb	r3, [r7, #3]
 8008c76:	f003 030f 	and.w	r3, r3, #15
 8008c7a:	b2da      	uxtb	r2, r3
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d101      	bne.n	8008c8e <HAL_PCD_EP_SetStall+0x82>
 8008c8a:	2302      	movs	r3, #2
 8008c8c:	e01d      	b.n	8008cca <HAL_PCD_EP_SetStall+0xbe>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2201      	movs	r2, #1
 8008c92:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68f9      	ldr	r1, [r7, #12]
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f007 fde5 	bl	801086c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008ca2:	78fb      	ldrb	r3, [r7, #3]
 8008ca4:	f003 030f 	and.w	r3, r3, #15
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d109      	bne.n	8008cc0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	6818      	ldr	r0, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	7999      	ldrb	r1, [r3, #6]
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008cba:	461a      	mov	r2, r3
 8008cbc:	f007 ffd8 	bl	8010c70 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008cc8:	2300      	movs	r3, #0
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	3710      	adds	r7, #16
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	bd80      	pop	{r7, pc}

08008cd2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
 8008cda:	460b      	mov	r3, r1
 8008cdc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008cde:	78fb      	ldrb	r3, [r7, #3]
 8008ce0:	f003 030f 	and.w	r3, r3, #15
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	7912      	ldrb	r2, [r2, #4]
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d901      	bls.n	8008cf0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008cec:	2301      	movs	r3, #1
 8008cee:	e042      	b.n	8008d76 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008cf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	da0f      	bge.n	8008d18 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008cf8:	78fb      	ldrb	r3, [r7, #3]
 8008cfa:	f003 020f 	and.w	r2, r3, #15
 8008cfe:	4613      	mov	r3, r2
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	4413      	add	r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	3310      	adds	r3, #16
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	3304      	adds	r3, #4
 8008d0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2201      	movs	r2, #1
 8008d14:	705a      	strb	r2, [r3, #1]
 8008d16:	e00f      	b.n	8008d38 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008d18:	78fb      	ldrb	r3, [r7, #3]
 8008d1a:	f003 020f 	and.w	r2, r3, #15
 8008d1e:	4613      	mov	r3, r2
 8008d20:	00db      	lsls	r3, r3, #3
 8008d22:	4413      	add	r3, r2
 8008d24:	009b      	lsls	r3, r3, #2
 8008d26:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	3304      	adds	r3, #4
 8008d30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2200      	movs	r2, #0
 8008d36:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008d3e:	78fb      	ldrb	r3, [r7, #3]
 8008d40:	f003 030f 	and.w	r3, r3, #15
 8008d44:	b2da      	uxtb	r2, r3
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d101      	bne.n	8008d58 <HAL_PCD_EP_ClrStall+0x86>
 8008d54:	2302      	movs	r3, #2
 8008d56:	e00e      	b.n	8008d76 <HAL_PCD_EP_ClrStall+0xa4>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68f9      	ldr	r1, [r7, #12]
 8008d66:	4618      	mov	r0, r3
 8008d68:	f007 fdee 	bl	8010948 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8008d74:	2300      	movs	r3, #0
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3710      	adds	r7, #16
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}

08008d7e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b084      	sub	sp, #16
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
 8008d86:	460b      	mov	r3, r1
 8008d88:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008d8a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	da0c      	bge.n	8008dac <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008d92:	78fb      	ldrb	r3, [r7, #3]
 8008d94:	f003 020f 	and.w	r2, r3, #15
 8008d98:	4613      	mov	r3, r2
 8008d9a:	00db      	lsls	r3, r3, #3
 8008d9c:	4413      	add	r3, r2
 8008d9e:	009b      	lsls	r3, r3, #2
 8008da0:	3310      	adds	r3, #16
 8008da2:	687a      	ldr	r2, [r7, #4]
 8008da4:	4413      	add	r3, r2
 8008da6:	3304      	adds	r3, #4
 8008da8:	60fb      	str	r3, [r7, #12]
 8008daa:	e00c      	b.n	8008dc6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008dac:	78fb      	ldrb	r3, [r7, #3]
 8008dae:	f003 020f 	and.w	r2, r3, #15
 8008db2:	4613      	mov	r3, r2
 8008db4:	00db      	lsls	r3, r3, #3
 8008db6:	4413      	add	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	3304      	adds	r3, #4
 8008dc4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	68f9      	ldr	r1, [r7, #12]
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f007 fc0d 	bl	80105ec <USB_EPStopXfer>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008dd6:	7afb      	ldrb	r3, [r7, #11]
}
 8008dd8:	4618      	mov	r0, r3
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}

08008de0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b08a      	sub	sp, #40	@ 0x28
 8008de4:	af02      	add	r7, sp, #8
 8008de6:	6078      	str	r0, [r7, #4]
 8008de8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008df4:	683a      	ldr	r2, [r7, #0]
 8008df6:	4613      	mov	r3, r2
 8008df8:	00db      	lsls	r3, r3, #3
 8008dfa:	4413      	add	r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	3310      	adds	r3, #16
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	4413      	add	r3, r2
 8008e04:	3304      	adds	r3, #4
 8008e06:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	695a      	ldr	r2, [r3, #20]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	429a      	cmp	r2, r3
 8008e12:	d901      	bls.n	8008e18 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008e14:	2301      	movs	r3, #1
 8008e16:	e06b      	b.n	8008ef0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	691a      	ldr	r2, [r3, #16]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	695b      	ldr	r3, [r3, #20]
 8008e20:	1ad3      	subs	r3, r2, r3
 8008e22:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	69fa      	ldr	r2, [r7, #28]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d902      	bls.n	8008e34 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008e34:	69fb      	ldr	r3, [r7, #28]
 8008e36:	3303      	adds	r3, #3
 8008e38:	089b      	lsrs	r3, r3, #2
 8008e3a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008e3c:	e02a      	b.n	8008e94 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	691a      	ldr	r2, [r3, #16]
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	695b      	ldr	r3, [r3, #20]
 8008e46:	1ad3      	subs	r3, r2, r3
 8008e48:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	689b      	ldr	r3, [r3, #8]
 8008e4e:	69fa      	ldr	r2, [r7, #28]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d902      	bls.n	8008e5a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	3303      	adds	r3, #3
 8008e5e:	089b      	lsrs	r3, r3, #2
 8008e60:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	68d9      	ldr	r1, [r3, #12]
 8008e66:	683b      	ldr	r3, [r7, #0]
 8008e68:	b2da      	uxtb	r2, r3
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	4603      	mov	r3, r0
 8008e76:	6978      	ldr	r0, [r7, #20]
 8008e78:	f007 fc62 	bl	8010740 <USB_WritePacket>

    ep->xfer_buff  += len;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	68da      	ldr	r2, [r3, #12]
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	441a      	add	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	695a      	ldr	r2, [r3, #20]
 8008e8c:	69fb      	ldr	r3, [r7, #28]
 8008e8e:	441a      	add	r2, r3
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	015a      	lsls	r2, r3, #5
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ea0:	699b      	ldr	r3, [r3, #24]
 8008ea2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	429a      	cmp	r2, r3
 8008ea8:	d809      	bhi.n	8008ebe <PCD_WriteEmptyTxFifo+0xde>
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	695a      	ldr	r2, [r3, #20]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008eb2:	429a      	cmp	r2, r3
 8008eb4:	d203      	bcs.n	8008ebe <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1bf      	bne.n	8008e3e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	691a      	ldr	r2, [r3, #16]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	695b      	ldr	r3, [r3, #20]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d811      	bhi.n	8008eee <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008eca:	683b      	ldr	r3, [r7, #0]
 8008ecc:	f003 030f 	and.w	r3, r3, #15
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ed6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008ed8:	693b      	ldr	r3, [r7, #16]
 8008eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ede:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	43db      	mvns	r3, r3
 8008ee4:	6939      	ldr	r1, [r7, #16]
 8008ee6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008eea:	4013      	ands	r3, r2
 8008eec:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3720      	adds	r7, #32
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b088      	sub	sp, #32
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008f0c:	69fb      	ldr	r3, [r7, #28]
 8008f0e:	333c      	adds	r3, #60	@ 0x3c
 8008f10:	3304      	adds	r3, #4
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	799b      	ldrb	r3, [r3, #6]
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d17b      	bne.n	8009026 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	f003 0308 	and.w	r3, r3, #8
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d015      	beq.n	8008f64 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	4a61      	ldr	r2, [pc, #388]	@ (80090c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008f3c:	4293      	cmp	r3, r2
 8008f3e:	f240 80b9 	bls.w	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	f000 80b3 	beq.w	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	015a      	lsls	r2, r3, #5
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	4413      	add	r3, r2
 8008f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f60:	6093      	str	r3, [r2, #8]
 8008f62:	e0a7      	b.n	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f003 0320 	and.w	r3, r3, #32
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d009      	beq.n	8008f82 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008f6e:	683b      	ldr	r3, [r7, #0]
 8008f70:	015a      	lsls	r2, r3, #5
 8008f72:	69bb      	ldr	r3, [r7, #24]
 8008f74:	4413      	add	r3, r2
 8008f76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	2320      	movs	r3, #32
 8008f7e:	6093      	str	r3, [r2, #8]
 8008f80:	e098      	b.n	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f040 8093 	bne.w	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	4a4b      	ldr	r2, [pc, #300]	@ (80090c0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d90f      	bls.n	8008fb6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d00a      	beq.n	8008fb6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fac:	461a      	mov	r2, r3
 8008fae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fb2:	6093      	str	r3, [r2, #8]
 8008fb4:	e07e      	b.n	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	4613      	mov	r3, r2
 8008fba:	00db      	lsls	r3, r3, #3
 8008fbc:	4413      	add	r3, r2
 8008fbe:	009b      	lsls	r3, r3, #2
 8008fc0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8008fc4:	687a      	ldr	r2, [r7, #4]
 8008fc6:	4413      	add	r3, r2
 8008fc8:	3304      	adds	r3, #4
 8008fca:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	6a1a      	ldr	r2, [r3, #32]
 8008fd0:	683b      	ldr	r3, [r7, #0]
 8008fd2:	0159      	lsls	r1, r3, #5
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	440b      	add	r3, r1
 8008fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fdc:	691b      	ldr	r3, [r3, #16]
 8008fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fe2:	1ad2      	subs	r2, r2, r3
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d114      	bne.n	8009018 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d109      	bne.n	800900a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6818      	ldr	r0, [r3, #0]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009000:	461a      	mov	r2, r3
 8009002:	2101      	movs	r1, #1
 8009004:	f007 fe34 	bl	8010c70 <USB_EP0_OutStart>
 8009008:	e006      	b.n	8009018 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	68da      	ldr	r2, [r3, #12]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	441a      	add	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	b2db      	uxtb	r3, r3
 800901c:	4619      	mov	r1, r3
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f00c ff9e 	bl	8015f60 <HAL_PCD_DataOutStageCallback>
 8009024:	e046      	b.n	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	4a26      	ldr	r2, [pc, #152]	@ (80090c4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d124      	bne.n	8009078 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009034:	2b00      	cmp	r3, #0
 8009036:	d00a      	beq.n	800904e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	015a      	lsls	r2, r3, #5
 800903c:	69bb      	ldr	r3, [r7, #24]
 800903e:	4413      	add	r3, r2
 8009040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009044:	461a      	mov	r2, r3
 8009046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800904a:	6093      	str	r3, [r2, #8]
 800904c:	e032      	b.n	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	f003 0320 	and.w	r3, r3, #32
 8009054:	2b00      	cmp	r3, #0
 8009056:	d008      	beq.n	800906a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	015a      	lsls	r2, r3, #5
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	4413      	add	r3, r2
 8009060:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009064:	461a      	mov	r2, r3
 8009066:	2320      	movs	r3, #32
 8009068:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	b2db      	uxtb	r3, r3
 800906e:	4619      	mov	r1, r3
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f00c ff75 	bl	8015f60 <HAL_PCD_DataOutStageCallback>
 8009076:	e01d      	b.n	80090b4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d114      	bne.n	80090a8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800907e:	6879      	ldr	r1, [r7, #4]
 8009080:	683a      	ldr	r2, [r7, #0]
 8009082:	4613      	mov	r3, r2
 8009084:	00db      	lsls	r3, r3, #3
 8009086:	4413      	add	r3, r2
 8009088:	009b      	lsls	r3, r3, #2
 800908a:	440b      	add	r3, r1
 800908c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d108      	bne.n	80090a8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6818      	ldr	r0, [r3, #0]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80090a0:	461a      	mov	r2, r3
 80090a2:	2100      	movs	r1, #0
 80090a4:	f007 fde4 	bl	8010c70 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	b2db      	uxtb	r3, r3
 80090ac:	4619      	mov	r1, r3
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f00c ff56 	bl	8015f60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80090b4:	2300      	movs	r3, #0
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3720      	adds	r7, #32
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	4f54300a 	.word	0x4f54300a
 80090c4:	4f54310a 	.word	0x4f54310a

080090c8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b086      	sub	sp, #24
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	333c      	adds	r3, #60	@ 0x3c
 80090e0:	3304      	adds	r3, #4
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	015a      	lsls	r2, r3, #5
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	4413      	add	r3, r2
 80090ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	4a15      	ldr	r2, [pc, #84]	@ (8009150 <PCD_EP_OutSetupPacket_int+0x88>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d90e      	bls.n	800911c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009104:	2b00      	cmp	r3, #0
 8009106:	d009      	beq.n	800911c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	4413      	add	r3, r2
 8009110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009114:	461a      	mov	r2, r3
 8009116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800911a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f00c ff0d 	bl	8015f3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	4a0a      	ldr	r2, [pc, #40]	@ (8009150 <PCD_EP_OutSetupPacket_int+0x88>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d90c      	bls.n	8009144 <PCD_EP_OutSetupPacket_int+0x7c>
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	799b      	ldrb	r3, [r3, #6]
 800912e:	2b01      	cmp	r3, #1
 8009130:	d108      	bne.n	8009144 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6818      	ldr	r0, [r3, #0]
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800913c:	461a      	mov	r2, r3
 800913e:	2101      	movs	r1, #1
 8009140:	f007 fd96 	bl	8010c70 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	3718      	adds	r7, #24
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	4f54300a 	.word	0x4f54300a

08009154 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	460b      	mov	r3, r1
 800915e:	70fb      	strb	r3, [r7, #3]
 8009160:	4613      	mov	r3, r2
 8009162:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800916c:	78fb      	ldrb	r3, [r7, #3]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d107      	bne.n	8009182 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009172:	883b      	ldrh	r3, [r7, #0]
 8009174:	0419      	lsls	r1, r3, #16
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	430a      	orrs	r2, r1
 800917e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009180:	e028      	b.n	80091d4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009188:	0c1b      	lsrs	r3, r3, #16
 800918a:	68ba      	ldr	r2, [r7, #8]
 800918c:	4413      	add	r3, r2
 800918e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009190:	2300      	movs	r3, #0
 8009192:	73fb      	strb	r3, [r7, #15]
 8009194:	e00d      	b.n	80091b2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681a      	ldr	r2, [r3, #0]
 800919a:	7bfb      	ldrb	r3, [r7, #15]
 800919c:	3340      	adds	r3, #64	@ 0x40
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	4413      	add	r3, r2
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	0c1b      	lsrs	r3, r3, #16
 80091a6:	68ba      	ldr	r2, [r7, #8]
 80091a8:	4413      	add	r3, r2
 80091aa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80091ac:	7bfb      	ldrb	r3, [r7, #15]
 80091ae:	3301      	adds	r3, #1
 80091b0:	73fb      	strb	r3, [r7, #15]
 80091b2:	7bfa      	ldrb	r2, [r7, #15]
 80091b4:	78fb      	ldrb	r3, [r7, #3]
 80091b6:	3b01      	subs	r3, #1
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d3ec      	bcc.n	8009196 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80091bc:	883b      	ldrh	r3, [r7, #0]
 80091be:	0418      	lsls	r0, r3, #16
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6819      	ldr	r1, [r3, #0]
 80091c4:	78fb      	ldrb	r3, [r7, #3]
 80091c6:	3b01      	subs	r3, #1
 80091c8:	68ba      	ldr	r2, [r7, #8]
 80091ca:	4302      	orrs	r2, r0
 80091cc:	3340      	adds	r3, #64	@ 0x40
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	440b      	add	r3, r1
 80091d2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3714      	adds	r7, #20
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b083      	sub	sp, #12
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
 80091ea:	460b      	mov	r3, r1
 80091ec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	887a      	ldrh	r2, [r7, #2]
 80091f4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80091f6:	2300      	movs	r3, #0
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009204:	b480      	push	{r7}
 8009206:	b085      	sub	sp, #20
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2201      	movs	r2, #1
 8009216:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2200      	movs	r2, #0
 800921e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	699b      	ldr	r3, [r3, #24]
 8009226:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8009232:	4b05      	ldr	r3, [pc, #20]	@ (8009248 <HAL_PCDEx_ActivateLPM+0x44>)
 8009234:	4313      	orrs	r3, r2
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3714      	adds	r7, #20
 8009240:	46bd      	mov	sp, r7
 8009242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009246:	4770      	bx	lr
 8009248:	10000003 	.word	0x10000003

0800924c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <HAL_PSSI_Init>:
  * @param  hpssi Pointer to a PSSI_HandleTypeDef structure that contains
  *                the configuration information for the specified PSSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PSSI_Init(PSSI_HandleTypeDef *hpssi)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
  /* Check the PSSI handle allocation */
  if (hpssi == NULL)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d101      	bne.n	8009276 <HAL_PSSI_Init+0x12>
  {
    return HAL_ERROR;
 8009272:	2301      	movs	r3, #1
 8009274:	e034      	b.n	80092e0 <HAL_PSSI_Init+0x7c>
  assert_param(IS_PSSI_BUSWIDTH(hpssi->Init.BusWidth));
  assert_param(IS_PSSI_CLOCK_POLARITY(hpssi->Init.ClockPolarity));
  assert_param(IS_PSSI_DE_POLARITY(hpssi->Init.DataEnablePolarity));
  assert_param(IS_PSSI_RDY_POLARITY(hpssi->Init.ReadyPolarity));

  if (hpssi->State == HAL_PSSI_STATE_RESET)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800927c:	b2db      	uxtb	r3, r3
 800927e:	2b00      	cmp	r3, #0
 8009280:	d106      	bne.n	8009290 <HAL_PSSI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpssi->Lock = HAL_UNLOCKED;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hpssi->MspInitCallback(hpssi);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_PSSI_MspInit(hpssi);
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f7f8 fc58 	bl	8001b40 <HAL_PSSI_MspInit>
#endif /*USE_HAL_PSSI_REGISTER_CALLBACKS*/
  }

  hpssi->State = HAL_PSSI_STATE_BUSY;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2202      	movs	r2, #2
 8009294:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Disable the selected PSSI peripheral */
  HAL_PSSI_DISABLE(hpssi);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	681a      	ldr	r2, [r3, #0]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80092a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- PSSIx CR Configuration ----------------------*/
  /* Configure PSSIx: Control Signal and Bus Width*/

  MODIFY_REG(hpssi->Instance->CR, PSSI_CR_DERDYCFG | PSSI_CR_EDM | PSSI_CR_DEPOL | PSSI_CR_RDYPOL,
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	4b0e      	ldr	r3, [pc, #56]	@ (80092e8 <HAL_PSSI_Init+0x84>)
 80092b0:	4013      	ands	r3, r2
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	68d1      	ldr	r1, [r2, #12]
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	6952      	ldr	r2, [r2, #20]
 80092ba:	4311      	orrs	r1, r2
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	6992      	ldr	r2, [r2, #24]
 80092c0:	4311      	orrs	r1, r2
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6892      	ldr	r2, [r2, #8]
 80092c6:	4311      	orrs	r1, r2
 80092c8:	687a      	ldr	r2, [r7, #4]
 80092ca:	6812      	ldr	r2, [r2, #0]
 80092cc:	430b      	orrs	r3, r1
 80092ce:	6013      	str	r3, [r2, #0]
             hpssi->Init.ControlSignal | hpssi->Init.DataEnablePolarity |
             hpssi->Init.ReadyPolarity | hpssi->Init.BusWidth);

  hpssi->ErrorCode = HAL_PSSI_ERROR_NONE;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	635a      	str	r2, [r3, #52]	@ 0x34
  hpssi->State = HAL_PSSI_STATE_READY;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	2201      	movs	r2, #1
 80092da:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3708      	adds	r7, #8
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	ffe3f2bf 	.word	0xffe3f2bf

080092ec <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80092f4:	4b19      	ldr	r3, [pc, #100]	@ (800935c <HAL_PWREx_ConfigSupply+0x70>)
 80092f6:	68db      	ldr	r3, [r3, #12]
 80092f8:	f003 0304 	and.w	r3, r3, #4
 80092fc:	2b04      	cmp	r3, #4
 80092fe:	d00a      	beq.n	8009316 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009300:	4b16      	ldr	r3, [pc, #88]	@ (800935c <HAL_PWREx_ConfigSupply+0x70>)
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	f003 0307 	and.w	r3, r3, #7
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	429a      	cmp	r2, r3
 800930c:	d001      	beq.n	8009312 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800930e:	2301      	movs	r3, #1
 8009310:	e01f      	b.n	8009352 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009312:	2300      	movs	r3, #0
 8009314:	e01d      	b.n	8009352 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009316:	4b11      	ldr	r3, [pc, #68]	@ (800935c <HAL_PWREx_ConfigSupply+0x70>)
 8009318:	68db      	ldr	r3, [r3, #12]
 800931a:	f023 0207 	bic.w	r2, r3, #7
 800931e:	490f      	ldr	r1, [pc, #60]	@ (800935c <HAL_PWREx_ConfigSupply+0x70>)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4313      	orrs	r3, r2
 8009324:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009326:	f7f9 fa0b 	bl	8002740 <HAL_GetTick>
 800932a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800932c:	e009      	b.n	8009342 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800932e:	f7f9 fa07 	bl	8002740 <HAL_GetTick>
 8009332:	4602      	mov	r2, r0
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	1ad3      	subs	r3, r2, r3
 8009338:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800933c:	d901      	bls.n	8009342 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e007      	b.n	8009352 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009342:	4b06      	ldr	r3, [pc, #24]	@ (800935c <HAL_PWREx_ConfigSupply+0x70>)
 8009344:	685b      	ldr	r3, [r3, #4]
 8009346:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800934a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800934e:	d1ee      	bne.n	800932e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3710      	adds	r7, #16
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}
 800935a:	bf00      	nop
 800935c:	58024800 	.word	0x58024800

08009360 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8009360:	b480      	push	{r7}
 8009362:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8009364:	4b05      	ldr	r3, [pc, #20]	@ (800937c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009366:	68db      	ldr	r3, [r3, #12]
 8009368:	4a04      	ldr	r2, [pc, #16]	@ (800937c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800936a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800936e:	60d3      	str	r3, [r2, #12]
}
 8009370:	bf00      	nop
 8009372:	46bd      	mov	sp, r7
 8009374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	58024800 	.word	0x58024800

08009380 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b08c      	sub	sp, #48	@ 0x30
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d101      	bne.n	8009392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800938e:	2301      	movs	r3, #1
 8009390:	e3c8      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f003 0301 	and.w	r3, r3, #1
 800939a:	2b00      	cmp	r3, #0
 800939c:	f000 8087 	beq.w	80094ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80093a0:	4b88      	ldr	r3, [pc, #544]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80093a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80093aa:	4b86      	ldr	r3, [pc, #536]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80093ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80093b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b2:	2b10      	cmp	r3, #16
 80093b4:	d007      	beq.n	80093c6 <HAL_RCC_OscConfig+0x46>
 80093b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b8:	2b18      	cmp	r3, #24
 80093ba:	d110      	bne.n	80093de <HAL_RCC_OscConfig+0x5e>
 80093bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093be:	f003 0303 	and.w	r3, r3, #3
 80093c2:	2b02      	cmp	r3, #2
 80093c4:	d10b      	bne.n	80093de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80093c6:	4b7f      	ldr	r3, [pc, #508]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d06c      	beq.n	80094ac <HAL_RCC_OscConfig+0x12c>
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d168      	bne.n	80094ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e3a2      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093e6:	d106      	bne.n	80093f6 <HAL_RCC_OscConfig+0x76>
 80093e8:	4b76      	ldr	r3, [pc, #472]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	4a75      	ldr	r2, [pc, #468]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80093ee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80093f2:	6013      	str	r3, [r2, #0]
 80093f4:	e02e      	b.n	8009454 <HAL_RCC_OscConfig+0xd4>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d10c      	bne.n	8009418 <HAL_RCC_OscConfig+0x98>
 80093fe:	4b71      	ldr	r3, [pc, #452]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a70      	ldr	r2, [pc, #448]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009404:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	4b6e      	ldr	r3, [pc, #440]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4a6d      	ldr	r2, [pc, #436]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009410:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009414:	6013      	str	r3, [r2, #0]
 8009416:	e01d      	b.n	8009454 <HAL_RCC_OscConfig+0xd4>
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009420:	d10c      	bne.n	800943c <HAL_RCC_OscConfig+0xbc>
 8009422:	4b68      	ldr	r3, [pc, #416]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a67      	ldr	r2, [pc, #412]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009428:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800942c:	6013      	str	r3, [r2, #0]
 800942e:	4b65      	ldr	r3, [pc, #404]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	4a64      	ldr	r2, [pc, #400]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009438:	6013      	str	r3, [r2, #0]
 800943a:	e00b      	b.n	8009454 <HAL_RCC_OscConfig+0xd4>
 800943c:	4b61      	ldr	r3, [pc, #388]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a60      	ldr	r2, [pc, #384]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009446:	6013      	str	r3, [r2, #0]
 8009448:	4b5e      	ldr	r3, [pc, #376]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	4a5d      	ldr	r2, [pc, #372]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800944e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d013      	beq.n	8009484 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800945c:	f7f9 f970 	bl	8002740 <HAL_GetTick>
 8009460:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009462:	e008      	b.n	8009476 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009464:	f7f9 f96c 	bl	8002740 <HAL_GetTick>
 8009468:	4602      	mov	r2, r0
 800946a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800946c:	1ad3      	subs	r3, r2, r3
 800946e:	2b64      	cmp	r3, #100	@ 0x64
 8009470:	d901      	bls.n	8009476 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009472:	2303      	movs	r3, #3
 8009474:	e356      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009476:	4b53      	ldr	r3, [pc, #332]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800947e:	2b00      	cmp	r3, #0
 8009480:	d0f0      	beq.n	8009464 <HAL_RCC_OscConfig+0xe4>
 8009482:	e014      	b.n	80094ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009484:	f7f9 f95c 	bl	8002740 <HAL_GetTick>
 8009488:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800948a:	e008      	b.n	800949e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800948c:	f7f9 f958 	bl	8002740 <HAL_GetTick>
 8009490:	4602      	mov	r2, r0
 8009492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009494:	1ad3      	subs	r3, r2, r3
 8009496:	2b64      	cmp	r3, #100	@ 0x64
 8009498:	d901      	bls.n	800949e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800949a:	2303      	movs	r3, #3
 800949c:	e342      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800949e:	4b49      	ldr	r3, [pc, #292]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d1f0      	bne.n	800948c <HAL_RCC_OscConfig+0x10c>
 80094aa:	e000      	b.n	80094ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f003 0302 	and.w	r3, r3, #2
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	f000 808c 	beq.w	80095d4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80094bc:	4b41      	ldr	r3, [pc, #260]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094c4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80094c6:	4b3f      	ldr	r3, [pc, #252]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80094c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ca:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80094cc:	6a3b      	ldr	r3, [r7, #32]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d007      	beq.n	80094e2 <HAL_RCC_OscConfig+0x162>
 80094d2:	6a3b      	ldr	r3, [r7, #32]
 80094d4:	2b18      	cmp	r3, #24
 80094d6:	d137      	bne.n	8009548 <HAL_RCC_OscConfig+0x1c8>
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	f003 0303 	and.w	r3, r3, #3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d132      	bne.n	8009548 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80094e2:	4b38      	ldr	r3, [pc, #224]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 0304 	and.w	r3, r3, #4
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d005      	beq.n	80094fa <HAL_RCC_OscConfig+0x17a>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	68db      	ldr	r3, [r3, #12]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d101      	bne.n	80094fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80094f6:	2301      	movs	r3, #1
 80094f8:	e314      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80094fa:	4b32      	ldr	r3, [pc, #200]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f023 0219 	bic.w	r2, r3, #25
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	492f      	ldr	r1, [pc, #188]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009508:	4313      	orrs	r3, r2
 800950a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800950c:	f7f9 f918 	bl	8002740 <HAL_GetTick>
 8009510:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009512:	e008      	b.n	8009526 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009514:	f7f9 f914 	bl	8002740 <HAL_GetTick>
 8009518:	4602      	mov	r2, r0
 800951a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800951c:	1ad3      	subs	r3, r2, r3
 800951e:	2b02      	cmp	r3, #2
 8009520:	d901      	bls.n	8009526 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8009522:	2303      	movs	r3, #3
 8009524:	e2fe      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009526:	4b27      	ldr	r3, [pc, #156]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 0304 	and.w	r3, r3, #4
 800952e:	2b00      	cmp	r3, #0
 8009530:	d0f0      	beq.n	8009514 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009532:	4b24      	ldr	r3, [pc, #144]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009534:	685b      	ldr	r3, [r3, #4]
 8009536:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	061b      	lsls	r3, r3, #24
 8009540:	4920      	ldr	r1, [pc, #128]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009542:	4313      	orrs	r3, r2
 8009544:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009546:	e045      	b.n	80095d4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d026      	beq.n	800959e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009550:	4b1c      	ldr	r3, [pc, #112]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f023 0219 	bic.w	r2, r3, #25
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	4919      	ldr	r1, [pc, #100]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800955e:	4313      	orrs	r3, r2
 8009560:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009562:	f7f9 f8ed 	bl	8002740 <HAL_GetTick>
 8009566:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009568:	e008      	b.n	800957c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800956a:	f7f9 f8e9 	bl	8002740 <HAL_GetTick>
 800956e:	4602      	mov	r2, r0
 8009570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009572:	1ad3      	subs	r3, r2, r3
 8009574:	2b02      	cmp	r3, #2
 8009576:	d901      	bls.n	800957c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009578:	2303      	movs	r3, #3
 800957a:	e2d3      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800957c:	4b11      	ldr	r3, [pc, #68]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f003 0304 	and.w	r3, r3, #4
 8009584:	2b00      	cmp	r3, #0
 8009586:	d0f0      	beq.n	800956a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009588:	4b0e      	ldr	r3, [pc, #56]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	691b      	ldr	r3, [r3, #16]
 8009594:	061b      	lsls	r3, r3, #24
 8009596:	490b      	ldr	r1, [pc, #44]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 8009598:	4313      	orrs	r3, r2
 800959a:	604b      	str	r3, [r1, #4]
 800959c:	e01a      	b.n	80095d4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800959e:	4b09      	ldr	r3, [pc, #36]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4a08      	ldr	r2, [pc, #32]	@ (80095c4 <HAL_RCC_OscConfig+0x244>)
 80095a4:	f023 0301 	bic.w	r3, r3, #1
 80095a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095aa:	f7f9 f8c9 	bl	8002740 <HAL_GetTick>
 80095ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80095b0:	e00a      	b.n	80095c8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095b2:	f7f9 f8c5 	bl	8002740 <HAL_GetTick>
 80095b6:	4602      	mov	r2, r0
 80095b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095ba:	1ad3      	subs	r3, r2, r3
 80095bc:	2b02      	cmp	r3, #2
 80095be:	d903      	bls.n	80095c8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80095c0:	2303      	movs	r3, #3
 80095c2:	e2af      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
 80095c4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80095c8:	4b96      	ldr	r3, [pc, #600]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f003 0304 	and.w	r3, r3, #4
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d1ee      	bne.n	80095b2 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f003 0310 	and.w	r3, r3, #16
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d06a      	beq.n	80096b6 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80095e0:	4b90      	ldr	r3, [pc, #576]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80095e8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80095ea:	4b8e      	ldr	r3, [pc, #568]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80095ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ee:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80095f0:	69bb      	ldr	r3, [r7, #24]
 80095f2:	2b08      	cmp	r3, #8
 80095f4:	d007      	beq.n	8009606 <HAL_RCC_OscConfig+0x286>
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	2b18      	cmp	r3, #24
 80095fa:	d11b      	bne.n	8009634 <HAL_RCC_OscConfig+0x2b4>
 80095fc:	697b      	ldr	r3, [r7, #20]
 80095fe:	f003 0303 	and.w	r3, r3, #3
 8009602:	2b01      	cmp	r3, #1
 8009604:	d116      	bne.n	8009634 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009606:	4b87      	ldr	r3, [pc, #540]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800960e:	2b00      	cmp	r3, #0
 8009610:	d005      	beq.n	800961e <HAL_RCC_OscConfig+0x29e>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	69db      	ldr	r3, [r3, #28]
 8009616:	2b80      	cmp	r3, #128	@ 0x80
 8009618:	d001      	beq.n	800961e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	e282      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800961e:	4b81      	ldr	r3, [pc, #516]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009620:	68db      	ldr	r3, [r3, #12]
 8009622:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a1b      	ldr	r3, [r3, #32]
 800962a:	061b      	lsls	r3, r3, #24
 800962c:	497d      	ldr	r1, [pc, #500]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800962e:	4313      	orrs	r3, r2
 8009630:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009632:	e040      	b.n	80096b6 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	69db      	ldr	r3, [r3, #28]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d023      	beq.n	8009684 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800963c:	4b79      	ldr	r3, [pc, #484]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	4a78      	ldr	r2, [pc, #480]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009642:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009646:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009648:	f7f9 f87a 	bl	8002740 <HAL_GetTick>
 800964c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800964e:	e008      	b.n	8009662 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009650:	f7f9 f876 	bl	8002740 <HAL_GetTick>
 8009654:	4602      	mov	r2, r0
 8009656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009658:	1ad3      	subs	r3, r2, r3
 800965a:	2b02      	cmp	r3, #2
 800965c:	d901      	bls.n	8009662 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	e260      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009662:	4b70      	ldr	r3, [pc, #448]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800966a:	2b00      	cmp	r3, #0
 800966c:	d0f0      	beq.n	8009650 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800966e:	4b6d      	ldr	r3, [pc, #436]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009670:	68db      	ldr	r3, [r3, #12]
 8009672:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a1b      	ldr	r3, [r3, #32]
 800967a:	061b      	lsls	r3, r3, #24
 800967c:	4969      	ldr	r1, [pc, #420]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800967e:	4313      	orrs	r3, r2
 8009680:	60cb      	str	r3, [r1, #12]
 8009682:	e018      	b.n	80096b6 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009684:	4b67      	ldr	r3, [pc, #412]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4a66      	ldr	r2, [pc, #408]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800968a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800968e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009690:	f7f9 f856 	bl	8002740 <HAL_GetTick>
 8009694:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009696:	e008      	b.n	80096aa <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009698:	f7f9 f852 	bl	8002740 <HAL_GetTick>
 800969c:	4602      	mov	r2, r0
 800969e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096a0:	1ad3      	subs	r3, r2, r3
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	d901      	bls.n	80096aa <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80096a6:	2303      	movs	r3, #3
 80096a8:	e23c      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80096aa:	4b5e      	ldr	r3, [pc, #376]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d1f0      	bne.n	8009698 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	f003 0308 	and.w	r3, r3, #8
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d036      	beq.n	8009730 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	695b      	ldr	r3, [r3, #20]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d019      	beq.n	80096fe <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80096ca:	4b56      	ldr	r3, [pc, #344]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80096cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80096ce:	4a55      	ldr	r2, [pc, #340]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80096d0:	f043 0301 	orr.w	r3, r3, #1
 80096d4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80096d6:	f7f9 f833 	bl	8002740 <HAL_GetTick>
 80096da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80096dc:	e008      	b.n	80096f0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80096de:	f7f9 f82f 	bl	8002740 <HAL_GetTick>
 80096e2:	4602      	mov	r2, r0
 80096e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096e6:	1ad3      	subs	r3, r2, r3
 80096e8:	2b02      	cmp	r3, #2
 80096ea:	d901      	bls.n	80096f0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80096ec:	2303      	movs	r3, #3
 80096ee:	e219      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80096f0:	4b4c      	ldr	r3, [pc, #304]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80096f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80096f4:	f003 0302 	and.w	r3, r3, #2
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d0f0      	beq.n	80096de <HAL_RCC_OscConfig+0x35e>
 80096fc:	e018      	b.n	8009730 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80096fe:	4b49      	ldr	r3, [pc, #292]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009700:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009702:	4a48      	ldr	r2, [pc, #288]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009704:	f023 0301 	bic.w	r3, r3, #1
 8009708:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800970a:	f7f9 f819 	bl	8002740 <HAL_GetTick>
 800970e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009710:	e008      	b.n	8009724 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009712:	f7f9 f815 	bl	8002740 <HAL_GetTick>
 8009716:	4602      	mov	r2, r0
 8009718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800971a:	1ad3      	subs	r3, r2, r3
 800971c:	2b02      	cmp	r3, #2
 800971e:	d901      	bls.n	8009724 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009720:	2303      	movs	r3, #3
 8009722:	e1ff      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009724:	4b3f      	ldr	r3, [pc, #252]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009726:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009728:	f003 0302 	and.w	r3, r3, #2
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1f0      	bne.n	8009712 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f003 0320 	and.w	r3, r3, #32
 8009738:	2b00      	cmp	r3, #0
 800973a:	d036      	beq.n	80097aa <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	699b      	ldr	r3, [r3, #24]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d019      	beq.n	8009778 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009744:	4b37      	ldr	r3, [pc, #220]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a36      	ldr	r2, [pc, #216]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800974a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800974e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009750:	f7f8 fff6 	bl	8002740 <HAL_GetTick>
 8009754:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009756:	e008      	b.n	800976a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009758:	f7f8 fff2 	bl	8002740 <HAL_GetTick>
 800975c:	4602      	mov	r2, r0
 800975e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009760:	1ad3      	subs	r3, r2, r3
 8009762:	2b02      	cmp	r3, #2
 8009764:	d901      	bls.n	800976a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009766:	2303      	movs	r3, #3
 8009768:	e1dc      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800976a:	4b2e      	ldr	r3, [pc, #184]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009772:	2b00      	cmp	r3, #0
 8009774:	d0f0      	beq.n	8009758 <HAL_RCC_OscConfig+0x3d8>
 8009776:	e018      	b.n	80097aa <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009778:	4b2a      	ldr	r3, [pc, #168]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	4a29      	ldr	r2, [pc, #164]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800977e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009782:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009784:	f7f8 ffdc 	bl	8002740 <HAL_GetTick>
 8009788:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800978a:	e008      	b.n	800979e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800978c:	f7f8 ffd8 	bl	8002740 <HAL_GetTick>
 8009790:	4602      	mov	r2, r0
 8009792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009794:	1ad3      	subs	r3, r2, r3
 8009796:	2b02      	cmp	r3, #2
 8009798:	d901      	bls.n	800979e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800979a:	2303      	movs	r3, #3
 800979c:	e1c2      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800979e:	4b21      	ldr	r3, [pc, #132]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d1f0      	bne.n	800978c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0304 	and.w	r3, r3, #4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	f000 8086 	beq.w	80098c4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80097b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009828 <HAL_RCC_OscConfig+0x4a8>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a1a      	ldr	r2, [pc, #104]	@ (8009828 <HAL_RCC_OscConfig+0x4a8>)
 80097be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80097c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80097c4:	f7f8 ffbc 	bl	8002740 <HAL_GetTick>
 80097c8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80097ca:	e008      	b.n	80097de <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80097cc:	f7f8 ffb8 	bl	8002740 <HAL_GetTick>
 80097d0:	4602      	mov	r2, r0
 80097d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d4:	1ad3      	subs	r3, r2, r3
 80097d6:	2b64      	cmp	r3, #100	@ 0x64
 80097d8:	d901      	bls.n	80097de <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80097da:	2303      	movs	r3, #3
 80097dc:	e1a2      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80097de:	4b12      	ldr	r3, [pc, #72]	@ (8009828 <HAL_RCC_OscConfig+0x4a8>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d0f0      	beq.n	80097cc <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	689b      	ldr	r3, [r3, #8]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d106      	bne.n	8009800 <HAL_RCC_OscConfig+0x480>
 80097f2:	4b0c      	ldr	r3, [pc, #48]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80097f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097f6:	4a0b      	ldr	r2, [pc, #44]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 80097f8:	f043 0301 	orr.w	r3, r3, #1
 80097fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80097fe:	e032      	b.n	8009866 <HAL_RCC_OscConfig+0x4e6>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	689b      	ldr	r3, [r3, #8]
 8009804:	2b00      	cmp	r3, #0
 8009806:	d111      	bne.n	800982c <HAL_RCC_OscConfig+0x4ac>
 8009808:	4b06      	ldr	r3, [pc, #24]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800980a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800980c:	4a05      	ldr	r2, [pc, #20]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800980e:	f023 0301 	bic.w	r3, r3, #1
 8009812:	6713      	str	r3, [r2, #112]	@ 0x70
 8009814:	4b03      	ldr	r3, [pc, #12]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 8009816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009818:	4a02      	ldr	r2, [pc, #8]	@ (8009824 <HAL_RCC_OscConfig+0x4a4>)
 800981a:	f023 0304 	bic.w	r3, r3, #4
 800981e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009820:	e021      	b.n	8009866 <HAL_RCC_OscConfig+0x4e6>
 8009822:	bf00      	nop
 8009824:	58024400 	.word	0x58024400
 8009828:	58024800 	.word	0x58024800
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	2b05      	cmp	r3, #5
 8009832:	d10c      	bne.n	800984e <HAL_RCC_OscConfig+0x4ce>
 8009834:	4b83      	ldr	r3, [pc, #524]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009836:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009838:	4a82      	ldr	r2, [pc, #520]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800983a:	f043 0304 	orr.w	r3, r3, #4
 800983e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009840:	4b80      	ldr	r3, [pc, #512]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009842:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009844:	4a7f      	ldr	r2, [pc, #508]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009846:	f043 0301 	orr.w	r3, r3, #1
 800984a:	6713      	str	r3, [r2, #112]	@ 0x70
 800984c:	e00b      	b.n	8009866 <HAL_RCC_OscConfig+0x4e6>
 800984e:	4b7d      	ldr	r3, [pc, #500]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009852:	4a7c      	ldr	r2, [pc, #496]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009854:	f023 0301 	bic.w	r3, r3, #1
 8009858:	6713      	str	r3, [r2, #112]	@ 0x70
 800985a:	4b7a      	ldr	r3, [pc, #488]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800985c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800985e:	4a79      	ldr	r2, [pc, #484]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009860:	f023 0304 	bic.w	r3, r3, #4
 8009864:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d015      	beq.n	800989a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800986e:	f7f8 ff67 	bl	8002740 <HAL_GetTick>
 8009872:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009874:	e00a      	b.n	800988c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009876:	f7f8 ff63 	bl	8002740 <HAL_GetTick>
 800987a:	4602      	mov	r2, r0
 800987c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009884:	4293      	cmp	r3, r2
 8009886:	d901      	bls.n	800988c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009888:	2303      	movs	r3, #3
 800988a:	e14b      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800988c:	4b6d      	ldr	r3, [pc, #436]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800988e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009890:	f003 0302 	and.w	r3, r3, #2
 8009894:	2b00      	cmp	r3, #0
 8009896:	d0ee      	beq.n	8009876 <HAL_RCC_OscConfig+0x4f6>
 8009898:	e014      	b.n	80098c4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800989a:	f7f8 ff51 	bl	8002740 <HAL_GetTick>
 800989e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80098a0:	e00a      	b.n	80098b8 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098a2:	f7f8 ff4d 	bl	8002740 <HAL_GetTick>
 80098a6:	4602      	mov	r2, r0
 80098a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098aa:	1ad3      	subs	r3, r2, r3
 80098ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d901      	bls.n	80098b8 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80098b4:	2303      	movs	r3, #3
 80098b6:	e135      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80098b8:	4b62      	ldr	r3, [pc, #392]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80098ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098bc:	f003 0302 	and.w	r3, r3, #2
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d1ee      	bne.n	80098a2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	f000 812a 	beq.w	8009b22 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80098ce:	4b5d      	ldr	r3, [pc, #372]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80098d6:	2b18      	cmp	r3, #24
 80098d8:	f000 80ba 	beq.w	8009a50 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e0:	2b02      	cmp	r3, #2
 80098e2:	f040 8095 	bne.w	8009a10 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80098e6:	4b57      	ldr	r3, [pc, #348]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	4a56      	ldr	r2, [pc, #344]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80098ec:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80098f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80098f2:	f7f8 ff25 	bl	8002740 <HAL_GetTick>
 80098f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80098f8:	e008      	b.n	800990c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80098fa:	f7f8 ff21 	bl	8002740 <HAL_GetTick>
 80098fe:	4602      	mov	r2, r0
 8009900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009902:	1ad3      	subs	r3, r2, r3
 8009904:	2b02      	cmp	r3, #2
 8009906:	d901      	bls.n	800990c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009908:	2303      	movs	r3, #3
 800990a:	e10b      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800990c:	4b4d      	ldr	r3, [pc, #308]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009914:	2b00      	cmp	r3, #0
 8009916:	d1f0      	bne.n	80098fa <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009918:	4b4a      	ldr	r3, [pc, #296]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800991a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800991c:	4b4a      	ldr	r3, [pc, #296]	@ (8009a48 <HAL_RCC_OscConfig+0x6c8>)
 800991e:	4013      	ands	r3, r2
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009928:	0112      	lsls	r2, r2, #4
 800992a:	430a      	orrs	r2, r1
 800992c:	4945      	ldr	r1, [pc, #276]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800992e:	4313      	orrs	r3, r2
 8009930:	628b      	str	r3, [r1, #40]	@ 0x28
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009936:	3b01      	subs	r3, #1
 8009938:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009940:	3b01      	subs	r3, #1
 8009942:	025b      	lsls	r3, r3, #9
 8009944:	b29b      	uxth	r3, r3
 8009946:	431a      	orrs	r2, r3
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800994c:	3b01      	subs	r3, #1
 800994e:	041b      	lsls	r3, r3, #16
 8009950:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009954:	431a      	orrs	r2, r3
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800995a:	3b01      	subs	r3, #1
 800995c:	061b      	lsls	r3, r3, #24
 800995e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009962:	4938      	ldr	r1, [pc, #224]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009964:	4313      	orrs	r3, r2
 8009966:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009968:	4b36      	ldr	r3, [pc, #216]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800996a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800996c:	4a35      	ldr	r2, [pc, #212]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800996e:	f023 0301 	bic.w	r3, r3, #1
 8009972:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009974:	4b33      	ldr	r3, [pc, #204]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009976:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009978:	4b34      	ldr	r3, [pc, #208]	@ (8009a4c <HAL_RCC_OscConfig+0x6cc>)
 800997a:	4013      	ands	r3, r2
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009980:	00d2      	lsls	r2, r2, #3
 8009982:	4930      	ldr	r1, [pc, #192]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009984:	4313      	orrs	r3, r2
 8009986:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009988:	4b2e      	ldr	r3, [pc, #184]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800998a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800998c:	f023 020c 	bic.w	r2, r3, #12
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009994:	492b      	ldr	r1, [pc, #172]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009996:	4313      	orrs	r3, r2
 8009998:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800999a:	4b2a      	ldr	r3, [pc, #168]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 800999c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800999e:	f023 0202 	bic.w	r2, r3, #2
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099a6:	4927      	ldr	r1, [pc, #156]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099a8:	4313      	orrs	r3, r2
 80099aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80099ac:	4b25      	ldr	r3, [pc, #148]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b0:	4a24      	ldr	r2, [pc, #144]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80099b8:	4b22      	ldr	r3, [pc, #136]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099bc:	4a21      	ldr	r2, [pc, #132]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80099c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80099c4:	4b1f      	ldr	r3, [pc, #124]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099c8:	4a1e      	ldr	r2, [pc, #120]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80099ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80099d0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d4:	4a1b      	ldr	r2, [pc, #108]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099d6:	f043 0301 	orr.w	r3, r3, #1
 80099da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80099dc:	4b19      	ldr	r3, [pc, #100]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	4a18      	ldr	r2, [pc, #96]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 80099e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80099e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099e8:	f7f8 feaa 	bl	8002740 <HAL_GetTick>
 80099ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80099ee:	e008      	b.n	8009a02 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80099f0:	f7f8 fea6 	bl	8002740 <HAL_GetTick>
 80099f4:	4602      	mov	r2, r0
 80099f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f8:	1ad3      	subs	r3, r2, r3
 80099fa:	2b02      	cmp	r3, #2
 80099fc:	d901      	bls.n	8009a02 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80099fe:	2303      	movs	r3, #3
 8009a00:	e090      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009a02:	4b10      	ldr	r3, [pc, #64]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d0f0      	beq.n	80099f0 <HAL_RCC_OscConfig+0x670>
 8009a0e:	e088      	b.n	8009b22 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a10:	4b0c      	ldr	r3, [pc, #48]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	4a0b      	ldr	r2, [pc, #44]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009a16:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a1c:	f7f8 fe90 	bl	8002740 <HAL_GetTick>
 8009a20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a22:	e008      	b.n	8009a36 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a24:	f7f8 fe8c 	bl	8002740 <HAL_GetTick>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d901      	bls.n	8009a36 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e076      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a36:	4b03      	ldr	r3, [pc, #12]	@ (8009a44 <HAL_RCC_OscConfig+0x6c4>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d1f0      	bne.n	8009a24 <HAL_RCC_OscConfig+0x6a4>
 8009a42:	e06e      	b.n	8009b22 <HAL_RCC_OscConfig+0x7a2>
 8009a44:	58024400 	.word	0x58024400
 8009a48:	fffffc0c 	.word	0xfffffc0c
 8009a4c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009a50:	4b36      	ldr	r3, [pc, #216]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a54:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009a56:	4b35      	ldr	r3, [pc, #212]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a5a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a60:	2b01      	cmp	r3, #1
 8009a62:	d031      	beq.n	8009ac8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	f003 0203 	and.w	r2, r3, #3
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	d12a      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	091b      	lsrs	r3, r3, #4
 8009a76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009a7e:	429a      	cmp	r2, r3
 8009a80:	d122      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a8c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d11a      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	0a5b      	lsrs	r3, r3, #9
 8009a96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a9e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d111      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	0c1b      	lsrs	r3, r3, #16
 8009aa8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ab0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009ab2:	429a      	cmp	r2, r3
 8009ab4:	d108      	bne.n	8009ac8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	0e1b      	lsrs	r3, r3, #24
 8009aba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ac2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d001      	beq.n	8009acc <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	e02b      	b.n	8009b24 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009acc:	4b17      	ldr	r3, [pc, #92]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ad0:	08db      	lsrs	r3, r3, #3
 8009ad2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009ad6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009adc:	693a      	ldr	r2, [r7, #16]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d01f      	beq.n	8009b22 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009ae2:	4b12      	ldr	r3, [pc, #72]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae6:	4a11      	ldr	r2, [pc, #68]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009ae8:	f023 0301 	bic.w	r3, r3, #1
 8009aec:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009aee:	f7f8 fe27 	bl	8002740 <HAL_GetTick>
 8009af2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009af4:	bf00      	nop
 8009af6:	f7f8 fe23 	bl	8002740 <HAL_GetTick>
 8009afa:	4602      	mov	r2, r0
 8009afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009afe:	4293      	cmp	r3, r2
 8009b00:	d0f9      	beq.n	8009af6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009b02:	4b0a      	ldr	r3, [pc, #40]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009b04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b06:	4b0a      	ldr	r3, [pc, #40]	@ (8009b30 <HAL_RCC_OscConfig+0x7b0>)
 8009b08:	4013      	ands	r3, r2
 8009b0a:	687a      	ldr	r2, [r7, #4]
 8009b0c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009b0e:	00d2      	lsls	r2, r2, #3
 8009b10:	4906      	ldr	r1, [pc, #24]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009b12:	4313      	orrs	r3, r2
 8009b14:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009b16:	4b05      	ldr	r3, [pc, #20]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b1a:	4a04      	ldr	r2, [pc, #16]	@ (8009b2c <HAL_RCC_OscConfig+0x7ac>)
 8009b1c:	f043 0301 	orr.w	r3, r3, #1
 8009b20:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009b22:	2300      	movs	r3, #0
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3730      	adds	r7, #48	@ 0x30
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	58024400 	.word	0x58024400
 8009b30:	ffff0007 	.word	0xffff0007

08009b34 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b086      	sub	sp, #24
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d101      	bne.n	8009b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	e19c      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009b48:	4b8a      	ldr	r3, [pc, #552]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	f003 030f 	and.w	r3, r3, #15
 8009b50:	683a      	ldr	r2, [r7, #0]
 8009b52:	429a      	cmp	r2, r3
 8009b54:	d910      	bls.n	8009b78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009b56:	4b87      	ldr	r3, [pc, #540]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	f023 020f 	bic.w	r2, r3, #15
 8009b5e:	4985      	ldr	r1, [pc, #532]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	4313      	orrs	r3, r2
 8009b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009b66:	4b83      	ldr	r3, [pc, #524]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f003 030f 	and.w	r3, r3, #15
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d001      	beq.n	8009b78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009b74:	2301      	movs	r3, #1
 8009b76:	e184      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f003 0304 	and.w	r3, r3, #4
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d010      	beq.n	8009ba6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	691a      	ldr	r2, [r3, #16]
 8009b88:	4b7b      	ldr	r3, [pc, #492]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009b8a:	699b      	ldr	r3, [r3, #24]
 8009b8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d908      	bls.n	8009ba6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009b94:	4b78      	ldr	r3, [pc, #480]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009b96:	699b      	ldr	r3, [r3, #24]
 8009b98:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	691b      	ldr	r3, [r3, #16]
 8009ba0:	4975      	ldr	r1, [pc, #468]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009ba2:	4313      	orrs	r3, r2
 8009ba4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f003 0308 	and.w	r3, r3, #8
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d010      	beq.n	8009bd4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	695a      	ldr	r2, [r3, #20]
 8009bb6:	4b70      	ldr	r3, [pc, #448]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009bb8:	69db      	ldr	r3, [r3, #28]
 8009bba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d908      	bls.n	8009bd4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009bc4:	69db      	ldr	r3, [r3, #28]
 8009bc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	695b      	ldr	r3, [r3, #20]
 8009bce:	496a      	ldr	r1, [pc, #424]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f003 0310 	and.w	r3, r3, #16
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d010      	beq.n	8009c02 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	699a      	ldr	r2, [r3, #24]
 8009be4:	4b64      	ldr	r3, [pc, #400]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009be6:	69db      	ldr	r3, [r3, #28]
 8009be8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d908      	bls.n	8009c02 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009bf0:	4b61      	ldr	r3, [pc, #388]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009bf2:	69db      	ldr	r3, [r3, #28]
 8009bf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	699b      	ldr	r3, [r3, #24]
 8009bfc:	495e      	ldr	r1, [pc, #376]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f003 0320 	and.w	r3, r3, #32
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d010      	beq.n	8009c30 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	69da      	ldr	r2, [r3, #28]
 8009c12:	4b59      	ldr	r3, [pc, #356]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c14:	6a1b      	ldr	r3, [r3, #32]
 8009c16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c1a:	429a      	cmp	r2, r3
 8009c1c:	d908      	bls.n	8009c30 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009c1e:	4b56      	ldr	r3, [pc, #344]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c20:	6a1b      	ldr	r3, [r3, #32]
 8009c22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	69db      	ldr	r3, [r3, #28]
 8009c2a:	4953      	ldr	r1, [pc, #332]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	f003 0302 	and.w	r3, r3, #2
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d010      	beq.n	8009c5e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	68da      	ldr	r2, [r3, #12]
 8009c40:	4b4d      	ldr	r3, [pc, #308]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c42:	699b      	ldr	r3, [r3, #24]
 8009c44:	f003 030f 	and.w	r3, r3, #15
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d908      	bls.n	8009c5e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c4e:	699b      	ldr	r3, [r3, #24]
 8009c50:	f023 020f 	bic.w	r2, r3, #15
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	4947      	ldr	r1, [pc, #284]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	f003 0301 	and.w	r3, r3, #1
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d055      	beq.n	8009d16 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009c6a:	4b43      	ldr	r3, [pc, #268]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c6c:	699b      	ldr	r3, [r3, #24]
 8009c6e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	689b      	ldr	r3, [r3, #8]
 8009c76:	4940      	ldr	r1, [pc, #256]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c78:	4313      	orrs	r3, r2
 8009c7a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	685b      	ldr	r3, [r3, #4]
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d107      	bne.n	8009c94 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009c84:	4b3c      	ldr	r3, [pc, #240]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d121      	bne.n	8009cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009c90:	2301      	movs	r3, #1
 8009c92:	e0f6      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	2b03      	cmp	r3, #3
 8009c9a:	d107      	bne.n	8009cac <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009c9c:	4b36      	ldr	r3, [pc, #216]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d115      	bne.n	8009cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e0ea      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d107      	bne.n	8009cc4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009cb4:	4b30      	ldr	r3, [pc, #192]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d109      	bne.n	8009cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	e0de      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	f003 0304 	and.w	r3, r3, #4
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e0d6      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009cd4:	4b28      	ldr	r3, [pc, #160]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	f023 0207 	bic.w	r2, r3, #7
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	4925      	ldr	r1, [pc, #148]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ce6:	f7f8 fd2b 	bl	8002740 <HAL_GetTick>
 8009cea:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009cec:	e00a      	b.n	8009d04 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009cee:	f7f8 fd27 	bl	8002740 <HAL_GetTick>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	1ad3      	subs	r3, r2, r3
 8009cf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d901      	bls.n	8009d04 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009d00:	2303      	movs	r3, #3
 8009d02:	e0be      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d04:	4b1c      	ldr	r3, [pc, #112]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009d06:	691b      	ldr	r3, [r3, #16]
 8009d08:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	00db      	lsls	r3, r3, #3
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d1eb      	bne.n	8009cee <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f003 0302 	and.w	r3, r3, #2
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d010      	beq.n	8009d44 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	68da      	ldr	r2, [r3, #12]
 8009d26:	4b14      	ldr	r3, [pc, #80]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009d28:	699b      	ldr	r3, [r3, #24]
 8009d2a:	f003 030f 	and.w	r3, r3, #15
 8009d2e:	429a      	cmp	r2, r3
 8009d30:	d208      	bcs.n	8009d44 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d32:	4b11      	ldr	r3, [pc, #68]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009d34:	699b      	ldr	r3, [r3, #24]
 8009d36:	f023 020f 	bic.w	r2, r3, #15
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	68db      	ldr	r3, [r3, #12]
 8009d3e:	490e      	ldr	r1, [pc, #56]	@ (8009d78 <HAL_RCC_ClockConfig+0x244>)
 8009d40:	4313      	orrs	r3, r2
 8009d42:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009d44:	4b0b      	ldr	r3, [pc, #44]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	f003 030f 	and.w	r3, r3, #15
 8009d4c:	683a      	ldr	r2, [r7, #0]
 8009d4e:	429a      	cmp	r2, r3
 8009d50:	d214      	bcs.n	8009d7c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009d52:	4b08      	ldr	r3, [pc, #32]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	f023 020f 	bic.w	r2, r3, #15
 8009d5a:	4906      	ldr	r1, [pc, #24]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	4313      	orrs	r3, r2
 8009d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009d62:	4b04      	ldr	r3, [pc, #16]	@ (8009d74 <HAL_RCC_ClockConfig+0x240>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f003 030f 	and.w	r3, r3, #15
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	429a      	cmp	r2, r3
 8009d6e:	d005      	beq.n	8009d7c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009d70:	2301      	movs	r3, #1
 8009d72:	e086      	b.n	8009e82 <HAL_RCC_ClockConfig+0x34e>
 8009d74:	52002000 	.word	0x52002000
 8009d78:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f003 0304 	and.w	r3, r3, #4
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d010      	beq.n	8009daa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	691a      	ldr	r2, [r3, #16]
 8009d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009d94:	429a      	cmp	r2, r3
 8009d96:	d208      	bcs.n	8009daa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009d98:	4b3c      	ldr	r3, [pc, #240]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009d9a:	699b      	ldr	r3, [r3, #24]
 8009d9c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	691b      	ldr	r3, [r3, #16]
 8009da4:	4939      	ldr	r1, [pc, #228]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009da6:	4313      	orrs	r3, r2
 8009da8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f003 0308 	and.w	r3, r3, #8
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d010      	beq.n	8009dd8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	695a      	ldr	r2, [r3, #20]
 8009dba:	4b34      	ldr	r3, [pc, #208]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009dbc:	69db      	ldr	r3, [r3, #28]
 8009dbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d208      	bcs.n	8009dd8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009dc6:	4b31      	ldr	r3, [pc, #196]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009dc8:	69db      	ldr	r3, [r3, #28]
 8009dca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	695b      	ldr	r3, [r3, #20]
 8009dd2:	492e      	ldr	r1, [pc, #184]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f003 0310 	and.w	r3, r3, #16
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d010      	beq.n	8009e06 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	699a      	ldr	r2, [r3, #24]
 8009de8:	4b28      	ldr	r3, [pc, #160]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009dea:	69db      	ldr	r3, [r3, #28]
 8009dec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d208      	bcs.n	8009e06 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009df4:	4b25      	ldr	r3, [pc, #148]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009df6:	69db      	ldr	r3, [r3, #28]
 8009df8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	699b      	ldr	r3, [r3, #24]
 8009e00:	4922      	ldr	r1, [pc, #136]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009e02:	4313      	orrs	r3, r2
 8009e04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f003 0320 	and.w	r3, r3, #32
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d010      	beq.n	8009e34 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	69da      	ldr	r2, [r3, #28]
 8009e16:	4b1d      	ldr	r3, [pc, #116]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009e18:	6a1b      	ldr	r3, [r3, #32]
 8009e1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	d208      	bcs.n	8009e34 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009e22:	4b1a      	ldr	r3, [pc, #104]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009e24:	6a1b      	ldr	r3, [r3, #32]
 8009e26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	69db      	ldr	r3, [r3, #28]
 8009e2e:	4917      	ldr	r1, [pc, #92]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009e30:	4313      	orrs	r3, r2
 8009e32:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009e34:	f000 f834 	bl	8009ea0 <HAL_RCC_GetSysClockFreq>
 8009e38:	4602      	mov	r2, r0
 8009e3a:	4b14      	ldr	r3, [pc, #80]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009e3c:	699b      	ldr	r3, [r3, #24]
 8009e3e:	0a1b      	lsrs	r3, r3, #8
 8009e40:	f003 030f 	and.w	r3, r3, #15
 8009e44:	4912      	ldr	r1, [pc, #72]	@ (8009e90 <HAL_RCC_ClockConfig+0x35c>)
 8009e46:	5ccb      	ldrb	r3, [r1, r3]
 8009e48:	f003 031f 	and.w	r3, r3, #31
 8009e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8009e50:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009e52:	4b0e      	ldr	r3, [pc, #56]	@ (8009e8c <HAL_RCC_ClockConfig+0x358>)
 8009e54:	699b      	ldr	r3, [r3, #24]
 8009e56:	f003 030f 	and.w	r3, r3, #15
 8009e5a:	4a0d      	ldr	r2, [pc, #52]	@ (8009e90 <HAL_RCC_ClockConfig+0x35c>)
 8009e5c:	5cd3      	ldrb	r3, [r2, r3]
 8009e5e:	f003 031f 	and.w	r3, r3, #31
 8009e62:	693a      	ldr	r2, [r7, #16]
 8009e64:	fa22 f303 	lsr.w	r3, r2, r3
 8009e68:	4a0a      	ldr	r2, [pc, #40]	@ (8009e94 <HAL_RCC_ClockConfig+0x360>)
 8009e6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8009e98 <HAL_RCC_ClockConfig+0x364>)
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009e72:	4b0a      	ldr	r3, [pc, #40]	@ (8009e9c <HAL_RCC_ClockConfig+0x368>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4618      	mov	r0, r3
 8009e78:	f7f8 fa12 	bl	80022a0 <HAL_InitTick>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3718      	adds	r7, #24
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
 8009e8a:	bf00      	nop
 8009e8c:	58024400 	.word	0x58024400
 8009e90:	08017094 	.word	0x08017094
 8009e94:	24000004 	.word	0x24000004
 8009e98:	24000000 	.word	0x24000000
 8009e9c:	24000008 	.word	0x24000008

08009ea0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b089      	sub	sp, #36	@ 0x24
 8009ea4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009ea6:	4bb3      	ldr	r3, [pc, #716]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009ea8:	691b      	ldr	r3, [r3, #16]
 8009eaa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009eae:	2b18      	cmp	r3, #24
 8009eb0:	f200 8155 	bhi.w	800a15e <HAL_RCC_GetSysClockFreq+0x2be>
 8009eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8009ebc <HAL_RCC_GetSysClockFreq+0x1c>)
 8009eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eba:	bf00      	nop
 8009ebc:	08009f21 	.word	0x08009f21
 8009ec0:	0800a15f 	.word	0x0800a15f
 8009ec4:	0800a15f 	.word	0x0800a15f
 8009ec8:	0800a15f 	.word	0x0800a15f
 8009ecc:	0800a15f 	.word	0x0800a15f
 8009ed0:	0800a15f 	.word	0x0800a15f
 8009ed4:	0800a15f 	.word	0x0800a15f
 8009ed8:	0800a15f 	.word	0x0800a15f
 8009edc:	08009f47 	.word	0x08009f47
 8009ee0:	0800a15f 	.word	0x0800a15f
 8009ee4:	0800a15f 	.word	0x0800a15f
 8009ee8:	0800a15f 	.word	0x0800a15f
 8009eec:	0800a15f 	.word	0x0800a15f
 8009ef0:	0800a15f 	.word	0x0800a15f
 8009ef4:	0800a15f 	.word	0x0800a15f
 8009ef8:	0800a15f 	.word	0x0800a15f
 8009efc:	08009f4d 	.word	0x08009f4d
 8009f00:	0800a15f 	.word	0x0800a15f
 8009f04:	0800a15f 	.word	0x0800a15f
 8009f08:	0800a15f 	.word	0x0800a15f
 8009f0c:	0800a15f 	.word	0x0800a15f
 8009f10:	0800a15f 	.word	0x0800a15f
 8009f14:	0800a15f 	.word	0x0800a15f
 8009f18:	0800a15f 	.word	0x0800a15f
 8009f1c:	08009f53 	.word	0x08009f53
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f20:	4b94      	ldr	r3, [pc, #592]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f003 0320 	and.w	r3, r3, #32
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d009      	beq.n	8009f40 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f2c:	4b91      	ldr	r3, [pc, #580]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	08db      	lsrs	r3, r3, #3
 8009f32:	f003 0303 	and.w	r3, r3, #3
 8009f36:	4a90      	ldr	r2, [pc, #576]	@ (800a178 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009f38:	fa22 f303 	lsr.w	r3, r2, r3
 8009f3c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009f3e:	e111      	b.n	800a164 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009f40:	4b8d      	ldr	r3, [pc, #564]	@ (800a178 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009f42:	61bb      	str	r3, [r7, #24]
      break;
 8009f44:	e10e      	b.n	800a164 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009f46:	4b8d      	ldr	r3, [pc, #564]	@ (800a17c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009f48:	61bb      	str	r3, [r7, #24]
      break;
 8009f4a:	e10b      	b.n	800a164 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009f4c:	4b8c      	ldr	r3, [pc, #560]	@ (800a180 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009f4e:	61bb      	str	r3, [r7, #24]
      break;
 8009f50:	e108      	b.n	800a164 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009f52:	4b88      	ldr	r3, [pc, #544]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f56:	f003 0303 	and.w	r3, r3, #3
 8009f5a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009f5c:	4b85      	ldr	r3, [pc, #532]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f60:	091b      	lsrs	r3, r3, #4
 8009f62:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009f66:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009f68:	4b82      	ldr	r3, [pc, #520]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f6c:	f003 0301 	and.w	r3, r3, #1
 8009f70:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009f72:	4b80      	ldr	r3, [pc, #512]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f76:	08db      	lsrs	r3, r3, #3
 8009f78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009f7c:	68fa      	ldr	r2, [r7, #12]
 8009f7e:	fb02 f303 	mul.w	r3, r2, r3
 8009f82:	ee07 3a90 	vmov	s15, r3
 8009f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f8a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f000 80e1 	beq.w	800a158 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8009f96:	697b      	ldr	r3, [r7, #20]
 8009f98:	2b02      	cmp	r3, #2
 8009f9a:	f000 8083 	beq.w	800a0a4 <HAL_RCC_GetSysClockFreq+0x204>
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	2b02      	cmp	r3, #2
 8009fa2:	f200 80a1 	bhi.w	800a0e8 <HAL_RCC_GetSysClockFreq+0x248>
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d003      	beq.n	8009fb4 <HAL_RCC_GetSysClockFreq+0x114>
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	2b01      	cmp	r3, #1
 8009fb0:	d056      	beq.n	800a060 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009fb2:	e099      	b.n	800a0e8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009fb4:	4b6f      	ldr	r3, [pc, #444]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f003 0320 	and.w	r3, r3, #32
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d02d      	beq.n	800a01c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009fc0:	4b6c      	ldr	r3, [pc, #432]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	08db      	lsrs	r3, r3, #3
 8009fc6:	f003 0303 	and.w	r3, r3, #3
 8009fca:	4a6b      	ldr	r2, [pc, #428]	@ (800a178 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8009fd0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	ee07 3a90 	vmov	s15, r3
 8009fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	ee07 3a90 	vmov	s15, r3
 8009fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009fea:	4b62      	ldr	r3, [pc, #392]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ff2:	ee07 3a90 	vmov	s15, r3
 8009ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ffa:	ed97 6a02 	vldr	s12, [r7, #8]
 8009ffe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a184 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a00a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a00e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a012:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a016:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a01a:	e087      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	ee07 3a90 	vmov	s15, r3
 800a022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a026:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a188 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a02a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a02e:	4b51      	ldr	r3, [pc, #324]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a036:	ee07 3a90 	vmov	s15, r3
 800a03a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a03e:	ed97 6a02 	vldr	s12, [r7, #8]
 800a042:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a184 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a04a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a04e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a05a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a05e:	e065      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a060:	693b      	ldr	r3, [r7, #16]
 800a062:	ee07 3a90 	vmov	s15, r3
 800a066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a06a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a18c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a06e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a072:	4b40      	ldr	r3, [pc, #256]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a07a:	ee07 3a90 	vmov	s15, r3
 800a07e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a082:	ed97 6a02 	vldr	s12, [r7, #8]
 800a086:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a184 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a08a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a08e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a09a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a09e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a0a2:	e043      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	ee07 3a90 	vmov	s15, r3
 800a0aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0ae:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a190 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a0b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0b6:	4b2f      	ldr	r3, [pc, #188]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0be:	ee07 3a90 	vmov	s15, r3
 800a0c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0c6:	ed97 6a02 	vldr	s12, [r7, #8]
 800a0ca:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a184 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a0ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a0e6:	e021      	b.n	800a12c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	ee07 3a90 	vmov	s15, r3
 800a0ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0f2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a18c <HAL_RCC_GetSysClockFreq+0x2ec>
 800a0f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0fa:	4b1e      	ldr	r3, [pc, #120]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a102:	ee07 3a90 	vmov	s15, r3
 800a106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a10a:	ed97 6a02 	vldr	s12, [r7, #8]
 800a10e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a184 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a11a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a11e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a122:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a126:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a12a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a12c:	4b11      	ldr	r3, [pc, #68]	@ (800a174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a12e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a130:	0a5b      	lsrs	r3, r3, #9
 800a132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a136:	3301      	adds	r3, #1
 800a138:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	ee07 3a90 	vmov	s15, r3
 800a140:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a144:	edd7 6a07 	vldr	s13, [r7, #28]
 800a148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a14c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a150:	ee17 3a90 	vmov	r3, s15
 800a154:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a156:	e005      	b.n	800a164 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a158:	2300      	movs	r3, #0
 800a15a:	61bb      	str	r3, [r7, #24]
      break;
 800a15c:	e002      	b.n	800a164 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a15e:	4b07      	ldr	r3, [pc, #28]	@ (800a17c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a160:	61bb      	str	r3, [r7, #24]
      break;
 800a162:	bf00      	nop
  }

  return sysclockfreq;
 800a164:	69bb      	ldr	r3, [r7, #24]
}
 800a166:	4618      	mov	r0, r3
 800a168:	3724      	adds	r7, #36	@ 0x24
 800a16a:	46bd      	mov	sp, r7
 800a16c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a170:	4770      	bx	lr
 800a172:	bf00      	nop
 800a174:	58024400 	.word	0x58024400
 800a178:	03d09000 	.word	0x03d09000
 800a17c:	003d0900 	.word	0x003d0900
 800a180:	017d7840 	.word	0x017d7840
 800a184:	46000000 	.word	0x46000000
 800a188:	4c742400 	.word	0x4c742400
 800a18c:	4a742400 	.word	0x4a742400
 800a190:	4bbebc20 	.word	0x4bbebc20

0800a194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a19a:	f7ff fe81 	bl	8009ea0 <HAL_RCC_GetSysClockFreq>
 800a19e:	4602      	mov	r2, r0
 800a1a0:	4b10      	ldr	r3, [pc, #64]	@ (800a1e4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	0a1b      	lsrs	r3, r3, #8
 800a1a6:	f003 030f 	and.w	r3, r3, #15
 800a1aa:	490f      	ldr	r1, [pc, #60]	@ (800a1e8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a1ac:	5ccb      	ldrb	r3, [r1, r3]
 800a1ae:	f003 031f 	and.w	r3, r3, #31
 800a1b2:	fa22 f303 	lsr.w	r3, r2, r3
 800a1b6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a1b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a1e4 <HAL_RCC_GetHCLKFreq+0x50>)
 800a1ba:	699b      	ldr	r3, [r3, #24]
 800a1bc:	f003 030f 	and.w	r3, r3, #15
 800a1c0:	4a09      	ldr	r2, [pc, #36]	@ (800a1e8 <HAL_RCC_GetHCLKFreq+0x54>)
 800a1c2:	5cd3      	ldrb	r3, [r2, r3]
 800a1c4:	f003 031f 	and.w	r3, r3, #31
 800a1c8:	687a      	ldr	r2, [r7, #4]
 800a1ca:	fa22 f303 	lsr.w	r3, r2, r3
 800a1ce:	4a07      	ldr	r2, [pc, #28]	@ (800a1ec <HAL_RCC_GetHCLKFreq+0x58>)
 800a1d0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a1d2:	4a07      	ldr	r2, [pc, #28]	@ (800a1f0 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a1d8:	4b04      	ldr	r3, [pc, #16]	@ (800a1ec <HAL_RCC_GetHCLKFreq+0x58>)
 800a1da:	681b      	ldr	r3, [r3, #0]
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3708      	adds	r7, #8
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}
 800a1e4:	58024400 	.word	0x58024400
 800a1e8:	08017094 	.word	0x08017094
 800a1ec:	24000004 	.word	0x24000004
 800a1f0:	24000000 	.word	0x24000000

0800a1f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a1f8:	f7ff ffcc 	bl	800a194 <HAL_RCC_GetHCLKFreq>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	4b06      	ldr	r3, [pc, #24]	@ (800a218 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a200:	69db      	ldr	r3, [r3, #28]
 800a202:	091b      	lsrs	r3, r3, #4
 800a204:	f003 0307 	and.w	r3, r3, #7
 800a208:	4904      	ldr	r1, [pc, #16]	@ (800a21c <HAL_RCC_GetPCLK1Freq+0x28>)
 800a20a:	5ccb      	ldrb	r3, [r1, r3]
 800a20c:	f003 031f 	and.w	r3, r3, #31
 800a210:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a214:	4618      	mov	r0, r3
 800a216:	bd80      	pop	{r7, pc}
 800a218:	58024400 	.word	0x58024400
 800a21c:	08017094 	.word	0x08017094

0800a220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a224:	f7ff ffb6 	bl	800a194 <HAL_RCC_GetHCLKFreq>
 800a228:	4602      	mov	r2, r0
 800a22a:	4b06      	ldr	r3, [pc, #24]	@ (800a244 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a22c:	69db      	ldr	r3, [r3, #28]
 800a22e:	0a1b      	lsrs	r3, r3, #8
 800a230:	f003 0307 	and.w	r3, r3, #7
 800a234:	4904      	ldr	r1, [pc, #16]	@ (800a248 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a236:	5ccb      	ldrb	r3, [r1, r3]
 800a238:	f003 031f 	and.w	r3, r3, #31
 800a23c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a240:	4618      	mov	r0, r3
 800a242:	bd80      	pop	{r7, pc}
 800a244:	58024400 	.word	0x58024400
 800a248:	08017094 	.word	0x08017094

0800a24c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a24c:	b480      	push	{r7}
 800a24e:	b083      	sub	sp, #12
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	223f      	movs	r2, #63	@ 0x3f
 800a25a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a25c:	4b1a      	ldr	r3, [pc, #104]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a25e:	691b      	ldr	r3, [r3, #16]
 800a260:	f003 0207 	and.w	r2, r3, #7
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800a268:	4b17      	ldr	r3, [pc, #92]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a26a:	699b      	ldr	r3, [r3, #24]
 800a26c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800a274:	4b14      	ldr	r3, [pc, #80]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	f003 020f 	and.w	r2, r3, #15
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800a280:	4b11      	ldr	r3, [pc, #68]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a282:	699b      	ldr	r3, [r3, #24]
 800a284:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800a28c:	4b0e      	ldr	r3, [pc, #56]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a28e:	69db      	ldr	r3, [r3, #28]
 800a290:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800a298:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a29a:	69db      	ldr	r3, [r3, #28]
 800a29c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800a2a4:	4b08      	ldr	r3, [pc, #32]	@ (800a2c8 <HAL_RCC_GetClockConfig+0x7c>)
 800a2a6:	6a1b      	ldr	r3, [r3, #32]
 800a2a8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a2b0:	4b06      	ldr	r3, [pc, #24]	@ (800a2cc <HAL_RCC_GetClockConfig+0x80>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 020f 	and.w	r2, r3, #15
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	601a      	str	r2, [r3, #0]
}
 800a2bc:	bf00      	nop
 800a2be:	370c      	adds	r7, #12
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr
 800a2c8:	58024400 	.word	0x58024400
 800a2cc:	52002000 	.word	0x52002000

0800a2d0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a2d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a2d4:	b0c6      	sub	sp, #280	@ 0x118
 800a2d6:	af00      	add	r7, sp, #0
 800a2d8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a2dc:	2300      	movs	r3, #0
 800a2de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a2e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a2f4:	2500      	movs	r5, #0
 800a2f6:	ea54 0305 	orrs.w	r3, r4, r5
 800a2fa:	d049      	beq.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a2fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a300:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a302:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a306:	d02f      	beq.n	800a368 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a308:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a30c:	d828      	bhi.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a30e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a312:	d01a      	beq.n	800a34a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a314:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a318:	d822      	bhi.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d003      	beq.n	800a326 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a31e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a322:	d007      	beq.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a324:	e01c      	b.n	800a360 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a326:	4bab      	ldr	r3, [pc, #684]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a328:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a32a:	4aaa      	ldr	r2, [pc, #680]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a32c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a330:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a332:	e01a      	b.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a338:	3308      	adds	r3, #8
 800a33a:	2102      	movs	r1, #2
 800a33c:	4618      	mov	r0, r3
 800a33e:	f002 fa49 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a342:	4603      	mov	r3, r0
 800a344:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a348:	e00f      	b.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a34a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a34e:	3328      	adds	r3, #40	@ 0x28
 800a350:	2102      	movs	r1, #2
 800a352:	4618      	mov	r0, r3
 800a354:	f002 faf0 	bl	800c938 <RCCEx_PLL3_Config>
 800a358:	4603      	mov	r3, r0
 800a35a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a35e:	e004      	b.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a366:	e000      	b.n	800a36a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a36a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d10a      	bne.n	800a388 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a372:	4b98      	ldr	r3, [pc, #608]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a374:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a376:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a37e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a380:	4a94      	ldr	r2, [pc, #592]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a382:	430b      	orrs	r3, r1
 800a384:	6513      	str	r3, [r2, #80]	@ 0x50
 800a386:	e003      	b.n	800a390 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a388:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a38c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a390:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a394:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a398:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a39c:	f04f 0900 	mov.w	r9, #0
 800a3a0:	ea58 0309 	orrs.w	r3, r8, r9
 800a3a4:	d047      	beq.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a3a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3ac:	2b04      	cmp	r3, #4
 800a3ae:	d82a      	bhi.n	800a406 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a3b0:	a201      	add	r2, pc, #4	@ (adr r2, 800a3b8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a3b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b6:	bf00      	nop
 800a3b8:	0800a3cd 	.word	0x0800a3cd
 800a3bc:	0800a3db 	.word	0x0800a3db
 800a3c0:	0800a3f1 	.word	0x0800a3f1
 800a3c4:	0800a40f 	.word	0x0800a40f
 800a3c8:	0800a40f 	.word	0x0800a40f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a3cc:	4b81      	ldr	r3, [pc, #516]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3d0:	4a80      	ldr	r2, [pc, #512]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a3d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a3d8:	e01a      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a3da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3de:	3308      	adds	r3, #8
 800a3e0:	2100      	movs	r1, #0
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f002 f9f6 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a3ee:	e00f      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3f4:	3328      	adds	r3, #40	@ 0x28
 800a3f6:	2100      	movs	r1, #0
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	f002 fa9d 	bl	800c938 <RCCEx_PLL3_Config>
 800a3fe:	4603      	mov	r3, r0
 800a400:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a404:	e004      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a40c:	e000      	b.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a40e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a410:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a414:	2b00      	cmp	r3, #0
 800a416:	d10a      	bne.n	800a42e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a418:	4b6e      	ldr	r3, [pc, #440]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a41a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a41c:	f023 0107 	bic.w	r1, r3, #7
 800a420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a426:	4a6b      	ldr	r2, [pc, #428]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a428:	430b      	orrs	r3, r1
 800a42a:	6513      	str	r3, [r2, #80]	@ 0x50
 800a42c:	e003      	b.n	800a436 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a42e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a432:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a436:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a43a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a43e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800a442:	f04f 0b00 	mov.w	fp, #0
 800a446:	ea5a 030b 	orrs.w	r3, sl, fp
 800a44a:	d05b      	beq.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a44c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a450:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a454:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a458:	d03b      	beq.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a45a:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a45e:	d834      	bhi.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a460:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a464:	d037      	beq.n	800a4d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a466:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a46a:	d82e      	bhi.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a46c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a470:	d033      	beq.n	800a4da <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a472:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a476:	d828      	bhi.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a478:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a47c:	d01a      	beq.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a47e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a482:	d822      	bhi.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a484:	2b00      	cmp	r3, #0
 800a486:	d003      	beq.n	800a490 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a488:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a48c:	d007      	beq.n	800a49e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a48e:	e01c      	b.n	800a4ca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a490:	4b50      	ldr	r3, [pc, #320]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a494:	4a4f      	ldr	r2, [pc, #316]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a49a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a49c:	e01e      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a49e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4a2:	3308      	adds	r3, #8
 800a4a4:	2100      	movs	r1, #0
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f002 f994 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a4b2:	e013      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a4b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4b8:	3328      	adds	r3, #40	@ 0x28
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	4618      	mov	r0, r3
 800a4be:	f002 fa3b 	bl	800c938 <RCCEx_PLL3_Config>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a4c8:	e008      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a4ca:	2301      	movs	r3, #1
 800a4cc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a4d0:	e004      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a4d2:	bf00      	nop
 800a4d4:	e002      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a4d6:	bf00      	nop
 800a4d8:	e000      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a4da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d10b      	bne.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a4e4:	4b3b      	ldr	r3, [pc, #236]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4e8:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a4ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a4f4:	4a37      	ldr	r2, [pc, #220]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4f6:	430b      	orrs	r3, r1
 800a4f8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4fa:	e003      	b.n	800a504 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a500:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a504:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a50c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a510:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a514:	2300      	movs	r3, #0
 800a516:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a51a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a51e:	460b      	mov	r3, r1
 800a520:	4313      	orrs	r3, r2
 800a522:	d05d      	beq.n	800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a524:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a528:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a52c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a530:	d03b      	beq.n	800a5aa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800a532:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a536:	d834      	bhi.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a538:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a53c:	d037      	beq.n	800a5ae <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800a53e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a542:	d82e      	bhi.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a544:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a548:	d033      	beq.n	800a5b2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800a54a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a54e:	d828      	bhi.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a550:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a554:	d01a      	beq.n	800a58c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800a556:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a55a:	d822      	bhi.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d003      	beq.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a560:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a564:	d007      	beq.n	800a576 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800a566:	e01c      	b.n	800a5a2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a568:	4b1a      	ldr	r3, [pc, #104]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a56a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a56c:	4a19      	ldr	r2, [pc, #100]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a56e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a572:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a574:	e01e      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a57a:	3308      	adds	r3, #8
 800a57c:	2100      	movs	r1, #0
 800a57e:	4618      	mov	r0, r3
 800a580:	f002 f928 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a584:	4603      	mov	r3, r0
 800a586:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a58a:	e013      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a590:	3328      	adds	r3, #40	@ 0x28
 800a592:	2100      	movs	r1, #0
 800a594:	4618      	mov	r0, r3
 800a596:	f002 f9cf 	bl	800c938 <RCCEx_PLL3_Config>
 800a59a:	4603      	mov	r3, r0
 800a59c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a5a0:	e008      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a5a8:	e004      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5aa:	bf00      	nop
 800a5ac:	e002      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5ae:	bf00      	nop
 800a5b0:	e000      	b.n	800a5b4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a5b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d10d      	bne.n	800a5d8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a5bc:	4b05      	ldr	r3, [pc, #20]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a5c0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a5c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a5cc:	4a01      	ldr	r2, [pc, #4]	@ (800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5ce:	430b      	orrs	r3, r1
 800a5d0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a5d2:	e005      	b.n	800a5e0 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800a5d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a5e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a5ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a5f6:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a5fa:	460b      	mov	r3, r1
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	d03a      	beq.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800a600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a606:	2b30      	cmp	r3, #48	@ 0x30
 800a608:	d01f      	beq.n	800a64a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800a60a:	2b30      	cmp	r3, #48	@ 0x30
 800a60c:	d819      	bhi.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a60e:	2b20      	cmp	r3, #32
 800a610:	d00c      	beq.n	800a62c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800a612:	2b20      	cmp	r3, #32
 800a614:	d815      	bhi.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a616:	2b00      	cmp	r3, #0
 800a618:	d019      	beq.n	800a64e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a61a:	2b10      	cmp	r3, #16
 800a61c:	d111      	bne.n	800a642 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a61e:	4baa      	ldr	r3, [pc, #680]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a622:	4aa9      	ldr	r2, [pc, #676]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a624:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a628:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a62a:	e011      	b.n	800a650 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a62c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a630:	3308      	adds	r3, #8
 800a632:	2102      	movs	r1, #2
 800a634:	4618      	mov	r0, r3
 800a636:	f002 f8cd 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a63a:	4603      	mov	r3, r0
 800a63c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a640:	e006      	b.n	800a650 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a642:	2301      	movs	r3, #1
 800a644:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a648:	e002      	b.n	800a650 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a64a:	bf00      	nop
 800a64c:	e000      	b.n	800a650 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a64e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a650:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a654:	2b00      	cmp	r3, #0
 800a656:	d10a      	bne.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a658:	4b9b      	ldr	r3, [pc, #620]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a65a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a65c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a666:	4a98      	ldr	r2, [pc, #608]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a668:	430b      	orrs	r3, r1
 800a66a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a66c:	e003      	b.n	800a676 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a66e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a672:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a682:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a686:	2300      	movs	r3, #0
 800a688:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a68c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a690:	460b      	mov	r3, r1
 800a692:	4313      	orrs	r3, r2
 800a694:	d051      	beq.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a696:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a69a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a69c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a6a0:	d035      	beq.n	800a70e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800a6a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a6a6:	d82e      	bhi.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a6a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a6ac:	d031      	beq.n	800a712 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800a6ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a6b2:	d828      	bhi.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a6b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6b8:	d01a      	beq.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800a6ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6be:	d822      	bhi.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d003      	beq.n	800a6cc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800a6c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6c8:	d007      	beq.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800a6ca:	e01c      	b.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a6cc:	4b7e      	ldr	r3, [pc, #504]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d0:	4a7d      	ldr	r2, [pc, #500]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a6d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a6d8:	e01c      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a6da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6de:	3308      	adds	r3, #8
 800a6e0:	2100      	movs	r1, #0
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f002 f876 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a6ee:	e011      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a6f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6f4:	3328      	adds	r3, #40	@ 0x28
 800a6f6:	2100      	movs	r1, #0
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f002 f91d 	bl	800c938 <RCCEx_PLL3_Config>
 800a6fe:	4603      	mov	r3, r0
 800a700:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a704:	e006      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a706:	2301      	movs	r3, #1
 800a708:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a70c:	e002      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a70e:	bf00      	nop
 800a710:	e000      	b.n	800a714 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a712:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a714:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d10a      	bne.n	800a732 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a71c:	4b6a      	ldr	r3, [pc, #424]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a71e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a720:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a72a:	4a67      	ldr	r2, [pc, #412]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a72c:	430b      	orrs	r3, r1
 800a72e:	6513      	str	r3, [r2, #80]	@ 0x50
 800a730:	e003      	b.n	800a73a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a732:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a736:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a73a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a742:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a746:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a74a:	2300      	movs	r3, #0
 800a74c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a750:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a754:	460b      	mov	r3, r1
 800a756:	4313      	orrs	r3, r2
 800a758:	d053      	beq.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a75a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a75e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a764:	d033      	beq.n	800a7ce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800a766:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a76a:	d82c      	bhi.n	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a76c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a770:	d02f      	beq.n	800a7d2 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800a772:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a776:	d826      	bhi.n	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a778:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a77c:	d02b      	beq.n	800a7d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800a77e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a782:	d820      	bhi.n	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a784:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a788:	d012      	beq.n	800a7b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800a78a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a78e:	d81a      	bhi.n	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a790:	2b00      	cmp	r3, #0
 800a792:	d022      	beq.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800a794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a798:	d115      	bne.n	800a7c6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a79a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a79e:	3308      	adds	r3, #8
 800a7a0:	2101      	movs	r1, #1
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f002 f816 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a7ae:	e015      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a7b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7b4:	3328      	adds	r3, #40	@ 0x28
 800a7b6:	2101      	movs	r1, #1
 800a7b8:	4618      	mov	r0, r3
 800a7ba:	f002 f8bd 	bl	800c938 <RCCEx_PLL3_Config>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a7c4:	e00a      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a7cc:	e006      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a7ce:	bf00      	nop
 800a7d0:	e004      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a7d2:	bf00      	nop
 800a7d4:	e002      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a7d6:	bf00      	nop
 800a7d8:	e000      	b.n	800a7dc <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a7da:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a7dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d10a      	bne.n	800a7fa <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a7e4:	4b38      	ldr	r3, [pc, #224]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a7e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a7e8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a7ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7f2:	4a35      	ldr	r2, [pc, #212]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a7f4:	430b      	orrs	r3, r1
 800a7f6:	6513      	str	r3, [r2, #80]	@ 0x50
 800a7f8:	e003      	b.n	800a802 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a80a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a80e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a812:	2300      	movs	r3, #0
 800a814:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a818:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a81c:	460b      	mov	r3, r1
 800a81e:	4313      	orrs	r3, r2
 800a820:	d058      	beq.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a822:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a826:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a82a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a82e:	d033      	beq.n	800a898 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800a830:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a834:	d82c      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a83a:	d02f      	beq.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800a83c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a840:	d826      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a842:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a846:	d02b      	beq.n	800a8a0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800a848:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a84c:	d820      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a84e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a852:	d012      	beq.n	800a87a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800a854:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a858:	d81a      	bhi.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d022      	beq.n	800a8a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a85e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a862:	d115      	bne.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a868:	3308      	adds	r3, #8
 800a86a:	2101      	movs	r1, #1
 800a86c:	4618      	mov	r0, r3
 800a86e:	f001 ffb1 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a872:	4603      	mov	r3, r0
 800a874:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a878:	e015      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a87a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a87e:	3328      	adds	r3, #40	@ 0x28
 800a880:	2101      	movs	r1, #1
 800a882:	4618      	mov	r0, r3
 800a884:	f002 f858 	bl	800c938 <RCCEx_PLL3_Config>
 800a888:	4603      	mov	r3, r0
 800a88a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a88e:	e00a      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a890:	2301      	movs	r3, #1
 800a892:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a896:	e006      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a898:	bf00      	nop
 800a89a:	e004      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a89c:	bf00      	nop
 800a89e:	e002      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8a0:	bf00      	nop
 800a8a2:	e000      	b.n	800a8a6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a8a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a8a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d10e      	bne.n	800a8cc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a8ae:	4b06      	ldr	r3, [pc, #24]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a8b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a8b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a8b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a8be:	4a02      	ldr	r2, [pc, #8]	@ (800a8c8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a8c0:	430b      	orrs	r3, r1
 800a8c2:	6593      	str	r3, [r2, #88]	@ 0x58
 800a8c4:	e006      	b.n	800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800a8c6:	bf00      	nop
 800a8c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a8cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a8d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a8d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8dc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a8e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a8ea:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	4313      	orrs	r3, r2
 800a8f2:	d037      	beq.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a8f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8fe:	d00e      	beq.n	800a91e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800a900:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a904:	d816      	bhi.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800a906:	2b00      	cmp	r3, #0
 800a908:	d018      	beq.n	800a93c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800a90a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a90e:	d111      	bne.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a910:	4bc4      	ldr	r3, [pc, #784]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a914:	4ac3      	ldr	r2, [pc, #780]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a916:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a91a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a91c:	e00f      	b.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a91e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a922:	3308      	adds	r3, #8
 800a924:	2101      	movs	r1, #1
 800a926:	4618      	mov	r0, r3
 800a928:	f001 ff54 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a92c:	4603      	mov	r3, r0
 800a92e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a932:	e004      	b.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a934:	2301      	movs	r3, #1
 800a936:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a93a:	e000      	b.n	800a93e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800a93c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a93e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a942:	2b00      	cmp	r3, #0
 800a944:	d10a      	bne.n	800a95c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a946:	4bb7      	ldr	r3, [pc, #732]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a948:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a94a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a94e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a954:	4ab3      	ldr	r2, [pc, #716]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a956:	430b      	orrs	r3, r1
 800a958:	6513      	str	r3, [r2, #80]	@ 0x50
 800a95a:	e003      	b.n	800a964 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a95c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a960:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a964:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a96c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a970:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a974:	2300      	movs	r3, #0
 800a976:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a97a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a97e:	460b      	mov	r3, r1
 800a980:	4313      	orrs	r3, r2
 800a982:	d039      	beq.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a988:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a98a:	2b03      	cmp	r3, #3
 800a98c:	d81c      	bhi.n	800a9c8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800a98e:	a201      	add	r2, pc, #4	@ (adr r2, 800a994 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800a990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a994:	0800a9d1 	.word	0x0800a9d1
 800a998:	0800a9a5 	.word	0x0800a9a5
 800a99c:	0800a9b3 	.word	0x0800a9b3
 800a9a0:	0800a9d1 	.word	0x0800a9d1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a9a4:	4b9f      	ldr	r3, [pc, #636]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9a8:	4a9e      	ldr	r2, [pc, #632]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a9ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a9b0:	e00f      	b.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a9b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9b6:	3308      	adds	r3, #8
 800a9b8:	2102      	movs	r1, #2
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f001 ff0a 	bl	800c7d4 <RCCEx_PLL2_Config>
 800a9c0:	4603      	mov	r3, r0
 800a9c2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800a9c6:	e004      	b.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a9ce:	e000      	b.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800a9d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d10a      	bne.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800a9da:	4b92      	ldr	r3, [pc, #584]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9de:	f023 0103 	bic.w	r1, r3, #3
 800a9e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9e8:	4a8e      	ldr	r2, [pc, #568]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9ea:	430b      	orrs	r3, r1
 800a9ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a9ee:	e003      	b.n	800a9f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a9f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800aa04:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa08:	2300      	movs	r3, #0
 800aa0a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aa0e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aa12:	460b      	mov	r3, r1
 800aa14:	4313      	orrs	r3, r2
 800aa16:	f000 8099 	beq.w	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa1a:	4b83      	ldr	r3, [pc, #524]	@ (800ac28 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a82      	ldr	r2, [pc, #520]	@ (800ac28 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aa26:	f7f7 fe8b 	bl	8002740 <HAL_GetTick>
 800aa2a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa2e:	e00b      	b.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa30:	f7f7 fe86 	bl	8002740 <HAL_GetTick>
 800aa34:	4602      	mov	r2, r0
 800aa36:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800aa3a:	1ad3      	subs	r3, r2, r3
 800aa3c:	2b64      	cmp	r3, #100	@ 0x64
 800aa3e:	d903      	bls.n	800aa48 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800aa40:	2303      	movs	r3, #3
 800aa42:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aa46:	e005      	b.n	800aa54 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa48:	4b77      	ldr	r3, [pc, #476]	@ (800ac28 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d0ed      	beq.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800aa54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d173      	bne.n	800ab44 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800aa5c:	4b71      	ldr	r3, [pc, #452]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800aa60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aa68:	4053      	eors	r3, r2
 800aa6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d015      	beq.n	800aa9e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aa72:	4b6c      	ldr	r3, [pc, #432]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa7a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aa7e:	4b69      	ldr	r3, [pc, #420]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa82:	4a68      	ldr	r2, [pc, #416]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aa88:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aa8a:	4b66      	ldr	r3, [pc, #408]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aa8e:	4a65      	ldr	r2, [pc, #404]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aa94:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800aa96:	4a63      	ldr	r2, [pc, #396]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800aa9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800aa9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaa2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aaa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaaa:	d118      	bne.n	800aade <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aaac:	f7f7 fe48 	bl	8002740 <HAL_GetTick>
 800aab0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800aab4:	e00d      	b.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800aab6:	f7f7 fe43 	bl	8002740 <HAL_GetTick>
 800aaba:	4602      	mov	r2, r0
 800aabc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800aac0:	1ad2      	subs	r2, r2, r3
 800aac2:	f241 3388 	movw	r3, #5000	@ 0x1388
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d903      	bls.n	800aad2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800aaca:	2303      	movs	r3, #3
 800aacc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800aad0:	e005      	b.n	800aade <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800aad2:	4b54      	ldr	r3, [pc, #336]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aad6:	f003 0302 	and.w	r3, r3, #2
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d0eb      	beq.n	800aab6 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800aade:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d129      	bne.n	800ab3a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800aae6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aaea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aaee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aaf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800aaf6:	d10e      	bne.n	800ab16 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800aaf8:	4b4a      	ldr	r3, [pc, #296]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aafa:	691b      	ldr	r3, [r3, #16]
 800aafc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ab00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab08:	091a      	lsrs	r2, r3, #4
 800ab0a:	4b48      	ldr	r3, [pc, #288]	@ (800ac2c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ab0c:	4013      	ands	r3, r2
 800ab0e:	4a45      	ldr	r2, [pc, #276]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab10:	430b      	orrs	r3, r1
 800ab12:	6113      	str	r3, [r2, #16]
 800ab14:	e005      	b.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ab16:	4b43      	ldr	r3, [pc, #268]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab18:	691b      	ldr	r3, [r3, #16]
 800ab1a:	4a42      	ldr	r2, [pc, #264]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ab20:	6113      	str	r3, [r2, #16]
 800ab22:	4b40      	ldr	r3, [pc, #256]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab24:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ab26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab2a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab32:	4a3c      	ldr	r2, [pc, #240]	@ (800ac24 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab34:	430b      	orrs	r3, r1
 800ab36:	6713      	str	r3, [r2, #112]	@ 0x70
 800ab38:	e008      	b.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ab3a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab3e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800ab42:	e003      	b.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800ab4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab54:	f002 0301 	and.w	r3, r2, #1
 800ab58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ab62:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800ab66:	460b      	mov	r3, r1
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	f000 808f 	beq.w	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ab6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ab74:	2b28      	cmp	r3, #40	@ 0x28
 800ab76:	d871      	bhi.n	800ac5c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800ab78:	a201      	add	r2, pc, #4	@ (adr r2, 800ab80 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800ab7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab7e:	bf00      	nop
 800ab80:	0800ac65 	.word	0x0800ac65
 800ab84:	0800ac5d 	.word	0x0800ac5d
 800ab88:	0800ac5d 	.word	0x0800ac5d
 800ab8c:	0800ac5d 	.word	0x0800ac5d
 800ab90:	0800ac5d 	.word	0x0800ac5d
 800ab94:	0800ac5d 	.word	0x0800ac5d
 800ab98:	0800ac5d 	.word	0x0800ac5d
 800ab9c:	0800ac5d 	.word	0x0800ac5d
 800aba0:	0800ac31 	.word	0x0800ac31
 800aba4:	0800ac5d 	.word	0x0800ac5d
 800aba8:	0800ac5d 	.word	0x0800ac5d
 800abac:	0800ac5d 	.word	0x0800ac5d
 800abb0:	0800ac5d 	.word	0x0800ac5d
 800abb4:	0800ac5d 	.word	0x0800ac5d
 800abb8:	0800ac5d 	.word	0x0800ac5d
 800abbc:	0800ac5d 	.word	0x0800ac5d
 800abc0:	0800ac47 	.word	0x0800ac47
 800abc4:	0800ac5d 	.word	0x0800ac5d
 800abc8:	0800ac5d 	.word	0x0800ac5d
 800abcc:	0800ac5d 	.word	0x0800ac5d
 800abd0:	0800ac5d 	.word	0x0800ac5d
 800abd4:	0800ac5d 	.word	0x0800ac5d
 800abd8:	0800ac5d 	.word	0x0800ac5d
 800abdc:	0800ac5d 	.word	0x0800ac5d
 800abe0:	0800ac65 	.word	0x0800ac65
 800abe4:	0800ac5d 	.word	0x0800ac5d
 800abe8:	0800ac5d 	.word	0x0800ac5d
 800abec:	0800ac5d 	.word	0x0800ac5d
 800abf0:	0800ac5d 	.word	0x0800ac5d
 800abf4:	0800ac5d 	.word	0x0800ac5d
 800abf8:	0800ac5d 	.word	0x0800ac5d
 800abfc:	0800ac5d 	.word	0x0800ac5d
 800ac00:	0800ac65 	.word	0x0800ac65
 800ac04:	0800ac5d 	.word	0x0800ac5d
 800ac08:	0800ac5d 	.word	0x0800ac5d
 800ac0c:	0800ac5d 	.word	0x0800ac5d
 800ac10:	0800ac5d 	.word	0x0800ac5d
 800ac14:	0800ac5d 	.word	0x0800ac5d
 800ac18:	0800ac5d 	.word	0x0800ac5d
 800ac1c:	0800ac5d 	.word	0x0800ac5d
 800ac20:	0800ac65 	.word	0x0800ac65
 800ac24:	58024400 	.word	0x58024400
 800ac28:	58024800 	.word	0x58024800
 800ac2c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac34:	3308      	adds	r3, #8
 800ac36:	2101      	movs	r1, #1
 800ac38:	4618      	mov	r0, r3
 800ac3a:	f001 fdcb 	bl	800c7d4 <RCCEx_PLL2_Config>
 800ac3e:	4603      	mov	r3, r0
 800ac40:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ac44:	e00f      	b.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ac46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac4a:	3328      	adds	r3, #40	@ 0x28
 800ac4c:	2101      	movs	r1, #1
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f001 fe72 	bl	800c938 <RCCEx_PLL3_Config>
 800ac54:	4603      	mov	r3, r0
 800ac56:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ac5a:	e004      	b.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ac5c:	2301      	movs	r3, #1
 800ac5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ac62:	e000      	b.n	800ac66 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800ac64:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ac66:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d10a      	bne.n	800ac84 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ac6e:	4bbf      	ldr	r3, [pc, #764]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ac70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac72:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ac76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac7c:	4abb      	ldr	r2, [pc, #748]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ac7e:	430b      	orrs	r3, r1
 800ac80:	6553      	str	r3, [r2, #84]	@ 0x54
 800ac82:	e003      	b.n	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ac88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800ac8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ac90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac94:	f002 0302 	and.w	r3, r2, #2
 800ac98:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800aca2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800aca6:	460b      	mov	r3, r1
 800aca8:	4313      	orrs	r3, r2
 800acaa:	d041      	beq.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800acac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800acb2:	2b05      	cmp	r3, #5
 800acb4:	d824      	bhi.n	800ad00 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800acb6:	a201      	add	r2, pc, #4	@ (adr r2, 800acbc <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800acb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acbc:	0800ad09 	.word	0x0800ad09
 800acc0:	0800acd5 	.word	0x0800acd5
 800acc4:	0800aceb 	.word	0x0800aceb
 800acc8:	0800ad09 	.word	0x0800ad09
 800accc:	0800ad09 	.word	0x0800ad09
 800acd0:	0800ad09 	.word	0x0800ad09
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800acd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acd8:	3308      	adds	r3, #8
 800acda:	2101      	movs	r1, #1
 800acdc:	4618      	mov	r0, r3
 800acde:	f001 fd79 	bl	800c7d4 <RCCEx_PLL2_Config>
 800ace2:	4603      	mov	r3, r0
 800ace4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ace8:	e00f      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800acea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acee:	3328      	adds	r3, #40	@ 0x28
 800acf0:	2101      	movs	r1, #1
 800acf2:	4618      	mov	r0, r3
 800acf4:	f001 fe20 	bl	800c938 <RCCEx_PLL3_Config>
 800acf8:	4603      	mov	r3, r0
 800acfa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800acfe:	e004      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad00:	2301      	movs	r3, #1
 800ad02:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ad06:	e000      	b.n	800ad0a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ad08:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d10a      	bne.n	800ad28 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ad12:	4b96      	ldr	r3, [pc, #600]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad16:	f023 0107 	bic.w	r1, r3, #7
 800ad1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad20:	4a92      	ldr	r2, [pc, #584]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad22:	430b      	orrs	r3, r1
 800ad24:	6553      	str	r3, [r2, #84]	@ 0x54
 800ad26:	e003      	b.n	800ad30 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad38:	f002 0304 	and.w	r3, r2, #4
 800ad3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ad40:	2300      	movs	r3, #0
 800ad42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ad46:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ad4a:	460b      	mov	r3, r1
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	d044      	beq.n	800adda <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ad50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad58:	2b05      	cmp	r3, #5
 800ad5a:	d825      	bhi.n	800ada8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ad5c:	a201      	add	r2, pc, #4	@ (adr r2, 800ad64 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800ad5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad62:	bf00      	nop
 800ad64:	0800adb1 	.word	0x0800adb1
 800ad68:	0800ad7d 	.word	0x0800ad7d
 800ad6c:	0800ad93 	.word	0x0800ad93
 800ad70:	0800adb1 	.word	0x0800adb1
 800ad74:	0800adb1 	.word	0x0800adb1
 800ad78:	0800adb1 	.word	0x0800adb1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad80:	3308      	adds	r3, #8
 800ad82:	2101      	movs	r1, #1
 800ad84:	4618      	mov	r0, r3
 800ad86:	f001 fd25 	bl	800c7d4 <RCCEx_PLL2_Config>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ad90:	e00f      	b.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad96:	3328      	adds	r3, #40	@ 0x28
 800ad98:	2101      	movs	r1, #1
 800ad9a:	4618      	mov	r0, r3
 800ad9c:	f001 fdcc 	bl	800c938 <RCCEx_PLL3_Config>
 800ada0:	4603      	mov	r3, r0
 800ada2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ada6:	e004      	b.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ada8:	2301      	movs	r3, #1
 800adaa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800adae:	e000      	b.n	800adb2 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800adb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800adb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d10b      	bne.n	800add2 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800adba:	4b6c      	ldr	r3, [pc, #432]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800adbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800adbe:	f023 0107 	bic.w	r1, r3, #7
 800adc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adca:	4a68      	ldr	r2, [pc, #416]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800adcc:	430b      	orrs	r3, r1
 800adce:	6593      	str	r3, [r2, #88]	@ 0x58
 800add0:	e003      	b.n	800adda <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800add2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800add6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800adda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ade2:	f002 0320 	and.w	r3, r2, #32
 800ade6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800adea:	2300      	movs	r3, #0
 800adec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800adf0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800adf4:	460b      	mov	r3, r1
 800adf6:	4313      	orrs	r3, r2
 800adf8:	d055      	beq.n	800aea6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800adfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae06:	d033      	beq.n	800ae70 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800ae08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae0c:	d82c      	bhi.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae12:	d02f      	beq.n	800ae74 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800ae14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae18:	d826      	bhi.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae1e:	d02b      	beq.n	800ae78 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800ae20:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae24:	d820      	bhi.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae2a:	d012      	beq.n	800ae52 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800ae2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae30:	d81a      	bhi.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d022      	beq.n	800ae7c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800ae36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ae3a:	d115      	bne.n	800ae68 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ae3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae40:	3308      	adds	r3, #8
 800ae42:	2100      	movs	r1, #0
 800ae44:	4618      	mov	r0, r3
 800ae46:	f001 fcc5 	bl	800c7d4 <RCCEx_PLL2_Config>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ae50:	e015      	b.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ae52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae56:	3328      	adds	r3, #40	@ 0x28
 800ae58:	2102      	movs	r1, #2
 800ae5a:	4618      	mov	r0, r3
 800ae5c:	f001 fd6c 	bl	800c938 <RCCEx_PLL3_Config>
 800ae60:	4603      	mov	r3, r0
 800ae62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ae66:	e00a      	b.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae68:	2301      	movs	r3, #1
 800ae6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ae6e:	e006      	b.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ae70:	bf00      	nop
 800ae72:	e004      	b.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ae74:	bf00      	nop
 800ae76:	e002      	b.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ae78:	bf00      	nop
 800ae7a:	e000      	b.n	800ae7e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ae7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d10b      	bne.n	800ae9e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ae86:	4b39      	ldr	r3, [pc, #228]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae8a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ae8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae96:	4a35      	ldr	r2, [pc, #212]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae98:	430b      	orrs	r3, r1
 800ae9a:	6553      	str	r3, [r2, #84]	@ 0x54
 800ae9c:	e003      	b.n	800aea6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aea2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800aea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aeaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aeae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800aeb2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aebc:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800aec0:	460b      	mov	r3, r1
 800aec2:	4313      	orrs	r3, r2
 800aec4:	d058      	beq.n	800af78 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800aec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aeca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800aece:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800aed2:	d033      	beq.n	800af3c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800aed4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800aed8:	d82c      	bhi.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800aeda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aede:	d02f      	beq.n	800af40 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800aee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aee4:	d826      	bhi.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800aee6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aeea:	d02b      	beq.n	800af44 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800aeec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aef0:	d820      	bhi.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800aef2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aef6:	d012      	beq.n	800af1e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800aef8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800aefc:	d81a      	bhi.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d022      	beq.n	800af48 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800af02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af06:	d115      	bne.n	800af34 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af0c:	3308      	adds	r3, #8
 800af0e:	2100      	movs	r1, #0
 800af10:	4618      	mov	r0, r3
 800af12:	f001 fc5f 	bl	800c7d4 <RCCEx_PLL2_Config>
 800af16:	4603      	mov	r3, r0
 800af18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af1c:	e015      	b.n	800af4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800af1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af22:	3328      	adds	r3, #40	@ 0x28
 800af24:	2102      	movs	r1, #2
 800af26:	4618      	mov	r0, r3
 800af28:	f001 fd06 	bl	800c938 <RCCEx_PLL3_Config>
 800af2c:	4603      	mov	r3, r0
 800af2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af32:	e00a      	b.n	800af4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800af34:	2301      	movs	r3, #1
 800af36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800af3a:	e006      	b.n	800af4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af3c:	bf00      	nop
 800af3e:	e004      	b.n	800af4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af40:	bf00      	nop
 800af42:	e002      	b.n	800af4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af44:	bf00      	nop
 800af46:	e000      	b.n	800af4a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800af48:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d10e      	bne.n	800af70 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800af52:	4b06      	ldr	r3, [pc, #24]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800af54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af56:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800af5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800af62:	4a02      	ldr	r2, [pc, #8]	@ (800af6c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800af64:	430b      	orrs	r3, r1
 800af66:	6593      	str	r3, [r2, #88]	@ 0x58
 800af68:	e006      	b.n	800af78 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800af6a:	bf00      	nop
 800af6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800af78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af80:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800af84:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800af88:	2300      	movs	r3, #0
 800af8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800af8e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800af92:	460b      	mov	r3, r1
 800af94:	4313      	orrs	r3, r2
 800af96:	d055      	beq.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800af98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af9c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800afa0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800afa4:	d033      	beq.n	800b00e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800afa6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800afaa:	d82c      	bhi.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800afac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afb0:	d02f      	beq.n	800b012 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800afb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800afb6:	d826      	bhi.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800afb8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800afbc:	d02b      	beq.n	800b016 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800afbe:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800afc2:	d820      	bhi.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800afc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800afc8:	d012      	beq.n	800aff0 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800afca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800afce:	d81a      	bhi.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d022      	beq.n	800b01a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800afd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800afd8:	d115      	bne.n	800b006 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800afda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afde:	3308      	adds	r3, #8
 800afe0:	2100      	movs	r1, #0
 800afe2:	4618      	mov	r0, r3
 800afe4:	f001 fbf6 	bl	800c7d4 <RCCEx_PLL2_Config>
 800afe8:	4603      	mov	r3, r0
 800afea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800afee:	e015      	b.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aff4:	3328      	adds	r3, #40	@ 0x28
 800aff6:	2102      	movs	r1, #2
 800aff8:	4618      	mov	r0, r3
 800affa:	f001 fc9d 	bl	800c938 <RCCEx_PLL3_Config>
 800affe:	4603      	mov	r3, r0
 800b000:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b004:	e00a      	b.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b006:	2301      	movs	r3, #1
 800b008:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b00c:	e006      	b.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b00e:	bf00      	nop
 800b010:	e004      	b.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b012:	bf00      	nop
 800b014:	e002      	b.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b016:	bf00      	nop
 800b018:	e000      	b.n	800b01c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b01a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b01c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b020:	2b00      	cmp	r3, #0
 800b022:	d10b      	bne.n	800b03c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b024:	4ba0      	ldr	r3, [pc, #640]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b028:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b02c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b030:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b034:	4a9c      	ldr	r2, [pc, #624]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b036:	430b      	orrs	r3, r1
 800b038:	6593      	str	r3, [r2, #88]	@ 0x58
 800b03a:	e003      	b.n	800b044 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b03c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b040:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04c:	f002 0308 	and.w	r3, r2, #8
 800b050:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b054:	2300      	movs	r3, #0
 800b056:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b05a:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b05e:	460b      	mov	r3, r1
 800b060:	4313      	orrs	r3, r2
 800b062:	d01e      	beq.n	800b0a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b064:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b06c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b070:	d10c      	bne.n	800b08c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b072:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b076:	3328      	adds	r3, #40	@ 0x28
 800b078:	2102      	movs	r1, #2
 800b07a:	4618      	mov	r0, r3
 800b07c:	f001 fc5c 	bl	800c938 <RCCEx_PLL3_Config>
 800b080:	4603      	mov	r3, r0
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b086:	2301      	movs	r3, #1
 800b088:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b08c:	4b86      	ldr	r3, [pc, #536]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b08e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b090:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b094:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b09c:	4a82      	ldr	r2, [pc, #520]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b09e:	430b      	orrs	r3, r1
 800b0a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b0a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0aa:	f002 0310 	and.w	r3, r2, #16
 800b0ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b0b8:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b0bc:	460b      	mov	r3, r1
 800b0be:	4313      	orrs	r3, r2
 800b0c0:	d01e      	beq.n	800b100 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b0c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0ce:	d10c      	bne.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b0d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0d4:	3328      	adds	r3, #40	@ 0x28
 800b0d6:	2102      	movs	r1, #2
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f001 fc2d 	bl	800c938 <RCCEx_PLL3_Config>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d002      	beq.n	800b0ea <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b0e4:	2301      	movs	r3, #1
 800b0e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b0ea:	4b6f      	ldr	r3, [pc, #444]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b0ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b0f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b0fa:	4a6b      	ldr	r2, [pc, #428]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0fc:	430b      	orrs	r3, r1
 800b0fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b100:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b104:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b108:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b10c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b10e:	2300      	movs	r3, #0
 800b110:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b112:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b116:	460b      	mov	r3, r1
 800b118:	4313      	orrs	r3, r2
 800b11a:	d03e      	beq.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b11c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b120:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b124:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b128:	d022      	beq.n	800b170 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b12a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b12e:	d81b      	bhi.n	800b168 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b130:	2b00      	cmp	r3, #0
 800b132:	d003      	beq.n	800b13c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b138:	d00b      	beq.n	800b152 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b13a:	e015      	b.n	800b168 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b13c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b140:	3308      	adds	r3, #8
 800b142:	2100      	movs	r1, #0
 800b144:	4618      	mov	r0, r3
 800b146:	f001 fb45 	bl	800c7d4 <RCCEx_PLL2_Config>
 800b14a:	4603      	mov	r3, r0
 800b14c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b150:	e00f      	b.n	800b172 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b152:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b156:	3328      	adds	r3, #40	@ 0x28
 800b158:	2102      	movs	r1, #2
 800b15a:	4618      	mov	r0, r3
 800b15c:	f001 fbec 	bl	800c938 <RCCEx_PLL3_Config>
 800b160:	4603      	mov	r3, r0
 800b162:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b166:	e004      	b.n	800b172 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b16e:	e000      	b.n	800b172 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b170:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b172:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b176:	2b00      	cmp	r3, #0
 800b178:	d10b      	bne.n	800b192 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b17a:	4b4b      	ldr	r3, [pc, #300]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b17c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b17e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b186:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b18a:	4a47      	ldr	r2, [pc, #284]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b18c:	430b      	orrs	r3, r1
 800b18e:	6593      	str	r3, [r2, #88]	@ 0x58
 800b190:	e003      	b.n	800b19a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b192:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b196:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b19a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1a2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b1a6:	673b      	str	r3, [r7, #112]	@ 0x70
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	677b      	str	r3, [r7, #116]	@ 0x74
 800b1ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b1b0:	460b      	mov	r3, r1
 800b1b2:	4313      	orrs	r3, r2
 800b1b4:	d03b      	beq.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b1b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b1be:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b1c2:	d01f      	beq.n	800b204 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b1c4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b1c8:	d818      	bhi.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b1ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b1ce:	d003      	beq.n	800b1d8 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b1d0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b1d4:	d007      	beq.n	800b1e6 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b1d6:	e011      	b.n	800b1fc <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b1d8:	4b33      	ldr	r3, [pc, #204]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1dc:	4a32      	ldr	r2, [pc, #200]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b1e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b1e4:	e00f      	b.n	800b206 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b1e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1ea:	3328      	adds	r3, #40	@ 0x28
 800b1ec:	2101      	movs	r1, #1
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	f001 fba2 	bl	800c938 <RCCEx_PLL3_Config>
 800b1f4:	4603      	mov	r3, r0
 800b1f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b1fa:	e004      	b.n	800b206 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1fc:	2301      	movs	r3, #1
 800b1fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b202:	e000      	b.n	800b206 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b204:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b206:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d10b      	bne.n	800b226 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b20e:	4b26      	ldr	r3, [pc, #152]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b210:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b212:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b21a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b21e:	4a22      	ldr	r2, [pc, #136]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b220:	430b      	orrs	r3, r1
 800b222:	6553      	str	r3, [r2, #84]	@ 0x54
 800b224:	e003      	b.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b226:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b22a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b22e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b232:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b236:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b23a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b23c:	2300      	movs	r3, #0
 800b23e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b240:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b244:	460b      	mov	r3, r1
 800b246:	4313      	orrs	r3, r2
 800b248:	d034      	beq.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b24a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b24e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b250:	2b00      	cmp	r3, #0
 800b252:	d003      	beq.n	800b25c <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b254:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b258:	d007      	beq.n	800b26a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b25a:	e011      	b.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b25c:	4b12      	ldr	r3, [pc, #72]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b25e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b260:	4a11      	ldr	r2, [pc, #68]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b266:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b268:	e00e      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b26a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b26e:	3308      	adds	r3, #8
 800b270:	2102      	movs	r1, #2
 800b272:	4618      	mov	r0, r3
 800b274:	f001 faae 	bl	800c7d4 <RCCEx_PLL2_Config>
 800b278:	4603      	mov	r3, r0
 800b27a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b27e:	e003      	b.n	800b288 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b280:	2301      	movs	r3, #1
 800b282:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b286:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b288:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d10d      	bne.n	800b2ac <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b290:	4b05      	ldr	r3, [pc, #20]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b294:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b29c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b29e:	4a02      	ldr	r2, [pc, #8]	@ (800b2a8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2a0:	430b      	orrs	r3, r1
 800b2a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b2a4:	e006      	b.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b2a6:	bf00      	nop
 800b2a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b2b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2bc:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b2c0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	667b      	str	r3, [r7, #100]	@ 0x64
 800b2c6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b2ca:	460b      	mov	r3, r1
 800b2cc:	4313      	orrs	r3, r2
 800b2ce:	d00c      	beq.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b2d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2d4:	3328      	adds	r3, #40	@ 0x28
 800b2d6:	2102      	movs	r1, #2
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f001 fb2d 	bl	800c938 <RCCEx_PLL3_Config>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d002      	beq.n	800b2ea <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b2ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2f2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b2f6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b2fc:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b300:	460b      	mov	r3, r1
 800b302:	4313      	orrs	r3, r2
 800b304:	d036      	beq.n	800b374 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b306:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b30a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b30c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b310:	d018      	beq.n	800b344 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b316:	d811      	bhi.n	800b33c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b31c:	d014      	beq.n	800b348 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b31e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b322:	d80b      	bhi.n	800b33c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b324:	2b00      	cmp	r3, #0
 800b326:	d011      	beq.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b32c:	d106      	bne.n	800b33c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b32e:	4bb7      	ldr	r3, [pc, #732]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b332:	4ab6      	ldr	r2, [pc, #728]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b334:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b338:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b33a:	e008      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b33c:	2301      	movs	r3, #1
 800b33e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b342:	e004      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b344:	bf00      	nop
 800b346:	e002      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b348:	bf00      	nop
 800b34a:	e000      	b.n	800b34e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b34c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b34e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b352:	2b00      	cmp	r3, #0
 800b354:	d10a      	bne.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b356:	4bad      	ldr	r3, [pc, #692]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b35a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b35e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b362:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b364:	4aa9      	ldr	r2, [pc, #676]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b366:	430b      	orrs	r3, r1
 800b368:	6553      	str	r3, [r2, #84]	@ 0x54
 800b36a:	e003      	b.n	800b374 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b36c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b370:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b380:	653b      	str	r3, [r7, #80]	@ 0x50
 800b382:	2300      	movs	r3, #0
 800b384:	657b      	str	r3, [r7, #84]	@ 0x54
 800b386:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b38a:	460b      	mov	r3, r1
 800b38c:	4313      	orrs	r3, r2
 800b38e:	d009      	beq.n	800b3a4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b390:	4b9e      	ldr	r3, [pc, #632]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b394:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b39c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b39e:	4a9b      	ldr	r2, [pc, #620]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3a0:	430b      	orrs	r3, r1
 800b3a2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b3a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ac:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b3b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b3b6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b3ba:	460b      	mov	r3, r1
 800b3bc:	4313      	orrs	r3, r2
 800b3be:	d009      	beq.n	800b3d4 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b3c0:	4b92      	ldr	r3, [pc, #584]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3c4:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b3c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b3ce:	4a8f      	ldr	r2, [pc, #572]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3d0:	430b      	orrs	r3, r1
 800b3d2:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3dc:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b3e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3e6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b3ea:	460b      	mov	r3, r1
 800b3ec:	4313      	orrs	r3, r2
 800b3ee:	d00e      	beq.n	800b40e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b3f0:	4b86      	ldr	r3, [pc, #536]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	4a85      	ldr	r2, [pc, #532]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3f6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b3fa:	6113      	str	r3, [r2, #16]
 800b3fc:	4b83      	ldr	r3, [pc, #524]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3fe:	6919      	ldr	r1, [r3, #16]
 800b400:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b404:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b408:	4a80      	ldr	r2, [pc, #512]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b40a:	430b      	orrs	r3, r1
 800b40c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b40e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b416:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b41a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b41c:	2300      	movs	r3, #0
 800b41e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b420:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b424:	460b      	mov	r3, r1
 800b426:	4313      	orrs	r3, r2
 800b428:	d009      	beq.n	800b43e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b42a:	4b78      	ldr	r3, [pc, #480]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b42c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b42e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b432:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b438:	4a74      	ldr	r2, [pc, #464]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b43a:	430b      	orrs	r3, r1
 800b43c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b43e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b442:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b446:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b44a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b44c:	2300      	movs	r3, #0
 800b44e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b450:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b454:	460b      	mov	r3, r1
 800b456:	4313      	orrs	r3, r2
 800b458:	d00a      	beq.n	800b470 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b45a:	4b6c      	ldr	r3, [pc, #432]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b45c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b45e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b46a:	4a68      	ldr	r2, [pc, #416]	@ (800b60c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b46c:	430b      	orrs	r3, r1
 800b46e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b474:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b478:	2100      	movs	r1, #0
 800b47a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b47c:	f003 0301 	and.w	r3, r3, #1
 800b480:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b482:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b486:	460b      	mov	r3, r1
 800b488:	4313      	orrs	r3, r2
 800b48a:	d011      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b48c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b490:	3308      	adds	r3, #8
 800b492:	2100      	movs	r1, #0
 800b494:	4618      	mov	r0, r3
 800b496:	f001 f99d 	bl	800c7d4 <RCCEx_PLL2_Config>
 800b49a:	4603      	mov	r3, r0
 800b49c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b4a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d003      	beq.n	800b4b0 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b4b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	6239      	str	r1, [r7, #32]
 800b4bc:	f003 0302 	and.w	r3, r3, #2
 800b4c0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b4c2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b4c6:	460b      	mov	r3, r1
 800b4c8:	4313      	orrs	r3, r2
 800b4ca:	d011      	beq.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b4cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4d0:	3308      	adds	r3, #8
 800b4d2:	2101      	movs	r1, #1
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f001 f97d 	bl	800c7d4 <RCCEx_PLL2_Config>
 800b4da:	4603      	mov	r3, r0
 800b4dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b4e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d003      	beq.n	800b4f0 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b4e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b4ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b4f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f8:	2100      	movs	r1, #0
 800b4fa:	61b9      	str	r1, [r7, #24]
 800b4fc:	f003 0304 	and.w	r3, r3, #4
 800b500:	61fb      	str	r3, [r7, #28]
 800b502:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b506:	460b      	mov	r3, r1
 800b508:	4313      	orrs	r3, r2
 800b50a:	d011      	beq.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b50c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b510:	3308      	adds	r3, #8
 800b512:	2102      	movs	r1, #2
 800b514:	4618      	mov	r0, r3
 800b516:	f001 f95d 	bl	800c7d4 <RCCEx_PLL2_Config>
 800b51a:	4603      	mov	r3, r0
 800b51c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b520:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b524:	2b00      	cmp	r3, #0
 800b526:	d003      	beq.n	800b530 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b528:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b52c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b534:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b538:	2100      	movs	r1, #0
 800b53a:	6139      	str	r1, [r7, #16]
 800b53c:	f003 0308 	and.w	r3, r3, #8
 800b540:	617b      	str	r3, [r7, #20]
 800b542:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b546:	460b      	mov	r3, r1
 800b548:	4313      	orrs	r3, r2
 800b54a:	d011      	beq.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b54c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b550:	3328      	adds	r3, #40	@ 0x28
 800b552:	2100      	movs	r1, #0
 800b554:	4618      	mov	r0, r3
 800b556:	f001 f9ef 	bl	800c938 <RCCEx_PLL3_Config>
 800b55a:	4603      	mov	r3, r0
 800b55c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800b560:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b564:	2b00      	cmp	r3, #0
 800b566:	d003      	beq.n	800b570 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b568:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b56c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b578:	2100      	movs	r1, #0
 800b57a:	60b9      	str	r1, [r7, #8]
 800b57c:	f003 0310 	and.w	r3, r3, #16
 800b580:	60fb      	str	r3, [r7, #12]
 800b582:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b586:	460b      	mov	r3, r1
 800b588:	4313      	orrs	r3, r2
 800b58a:	d011      	beq.n	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b58c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b590:	3328      	adds	r3, #40	@ 0x28
 800b592:	2101      	movs	r1, #1
 800b594:	4618      	mov	r0, r3
 800b596:	f001 f9cf 	bl	800c938 <RCCEx_PLL3_Config>
 800b59a:	4603      	mov	r3, r0
 800b59c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b5a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d003      	beq.n	800b5b0 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b5b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5b8:	2100      	movs	r1, #0
 800b5ba:	6039      	str	r1, [r7, #0]
 800b5bc:	f003 0320 	and.w	r3, r3, #32
 800b5c0:	607b      	str	r3, [r7, #4]
 800b5c2:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b5c6:	460b      	mov	r3, r1
 800b5c8:	4313      	orrs	r3, r2
 800b5ca:	d011      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b5cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5d0:	3328      	adds	r3, #40	@ 0x28
 800b5d2:	2102      	movs	r1, #2
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	f001 f9af 	bl	800c938 <RCCEx_PLL3_Config>
 800b5da:	4603      	mov	r3, r0
 800b5dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b5e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d003      	beq.n	800b5f0 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800b5f0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d101      	bne.n	800b5fc <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	e000      	b.n	800b5fe <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800b5fc:	2301      	movs	r3, #1
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800b604:	46bd      	mov	sp, r7
 800b606:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b60a:	bf00      	nop
 800b60c:	58024400 	.word	0x58024400

0800b610 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b090      	sub	sp, #64	@ 0x40
 800b614:	af00      	add	r7, sp, #0
 800b616:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b61a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b61e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800b622:	430b      	orrs	r3, r1
 800b624:	f040 8094 	bne.w	800b750 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b628:	4b9b      	ldr	r3, [pc, #620]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b62a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b62c:	f003 0307 	and.w	r3, r3, #7
 800b630:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b634:	2b04      	cmp	r3, #4
 800b636:	f200 8087 	bhi.w	800b748 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b63a:	a201      	add	r2, pc, #4	@ (adr r2, 800b640 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b640:	0800b655 	.word	0x0800b655
 800b644:	0800b67d 	.word	0x0800b67d
 800b648:	0800b6a5 	.word	0x0800b6a5
 800b64c:	0800b741 	.word	0x0800b741
 800b650:	0800b6cd 	.word	0x0800b6cd
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b654:	4b90      	ldr	r3, [pc, #576]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b65c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b660:	d108      	bne.n	800b674 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b662:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b666:	4618      	mov	r0, r3
 800b668:	f000 ff62 	bl	800c530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b66c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b66e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b670:	f000 bc93 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b674:	2300      	movs	r3, #0
 800b676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b678:	f000 bc8f 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b67c:	4b86      	ldr	r3, [pc, #536]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b684:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b688:	d108      	bne.n	800b69c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b68a:	f107 0318 	add.w	r3, r7, #24
 800b68e:	4618      	mov	r0, r3
 800b690:	f000 fca6 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b694:	69bb      	ldr	r3, [r7, #24]
 800b696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b698:	f000 bc7f 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b69c:	2300      	movs	r3, #0
 800b69e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6a0:	f000 bc7b 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b6a4:	4b7c      	ldr	r3, [pc, #496]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b6ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b6b0:	d108      	bne.n	800b6c4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b6b2:	f107 030c 	add.w	r3, r7, #12
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f000 fde6 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6c0:	f000 bc6b 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6c8:	f000 bc67 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b6cc:	4b72      	ldr	r3, [pc, #456]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b6d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b6d4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b6d6:	4b70      	ldr	r3, [pc, #448]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	f003 0304 	and.w	r3, r3, #4
 800b6de:	2b04      	cmp	r3, #4
 800b6e0:	d10c      	bne.n	800b6fc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b6e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d109      	bne.n	800b6fc <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b6e8:	4b6b      	ldr	r3, [pc, #428]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	08db      	lsrs	r3, r3, #3
 800b6ee:	f003 0303 	and.w	r3, r3, #3
 800b6f2:	4a6a      	ldr	r2, [pc, #424]	@ (800b89c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b6f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b6f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b6fa:	e01f      	b.n	800b73c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b6fc:	4b66      	ldr	r3, [pc, #408]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b704:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b708:	d106      	bne.n	800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b70a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b70c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b710:	d102      	bne.n	800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b712:	4b63      	ldr	r3, [pc, #396]	@ (800b8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b714:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b716:	e011      	b.n	800b73c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b718:	4b5f      	ldr	r3, [pc, #380]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b720:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b724:	d106      	bne.n	800b734 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b728:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b72c:	d102      	bne.n	800b734 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b72e:	4b5d      	ldr	r3, [pc, #372]	@ (800b8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b730:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b732:	e003      	b.n	800b73c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b734:	2300      	movs	r3, #0
 800b736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b738:	f000 bc2f 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b73c:	f000 bc2d 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b740:	4b59      	ldr	r3, [pc, #356]	@ (800b8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b742:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b744:	f000 bc29 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b748:	2300      	movs	r3, #0
 800b74a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b74c:	f000 bc25 	b.w	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800b750:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b754:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800b758:	430b      	orrs	r3, r1
 800b75a:	f040 80a7 	bne.w	800b8ac <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800b75e:	4b4e      	ldr	r3, [pc, #312]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b762:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800b766:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b76a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b76e:	d054      	beq.n	800b81a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800b770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b772:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b776:	f200 808b 	bhi.w	800b890 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b77a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b77c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b780:	f000 8083 	beq.w	800b88a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800b784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b786:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b78a:	f200 8081 	bhi.w	800b890 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b78e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b790:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b794:	d02f      	beq.n	800b7f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b798:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b79c:	d878      	bhi.n	800b890 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b79e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d004      	beq.n	800b7ae <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800b7a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7aa:	d012      	beq.n	800b7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800b7ac:	e070      	b.n	800b890 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b7ae:	4b3a      	ldr	r3, [pc, #232]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b7b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b7ba:	d107      	bne.n	800b7cc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b7bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f000 feb5 	bl	800c530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b7ca:	e3e6      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b7cc:	2300      	movs	r3, #0
 800b7ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7d0:	e3e3      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b7d2:	4b31      	ldr	r3, [pc, #196]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b7da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b7de:	d107      	bne.n	800b7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b7e0:	f107 0318 	add.w	r3, r7, #24
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	f000 fbfb 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b7ea:	69bb      	ldr	r3, [r7, #24]
 800b7ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b7ee:	e3d4      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7f4:	e3d1      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b7f6:	4b28      	ldr	r3, [pc, #160]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b7fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b802:	d107      	bne.n	800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b804:	f107 030c 	add.w	r3, r7, #12
 800b808:	4618      	mov	r0, r3
 800b80a:	f000 fd3d 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b812:	e3c2      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b814:	2300      	movs	r3, #0
 800b816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b818:	e3bf      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b81a:	4b1f      	ldr	r3, [pc, #124]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b81c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b81e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b822:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b824:	4b1c      	ldr	r3, [pc, #112]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f003 0304 	and.w	r3, r3, #4
 800b82c:	2b04      	cmp	r3, #4
 800b82e:	d10c      	bne.n	800b84a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800b830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b832:	2b00      	cmp	r3, #0
 800b834:	d109      	bne.n	800b84a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b836:	4b18      	ldr	r3, [pc, #96]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	08db      	lsrs	r3, r3, #3
 800b83c:	f003 0303 	and.w	r3, r3, #3
 800b840:	4a16      	ldr	r2, [pc, #88]	@ (800b89c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b842:	fa22 f303 	lsr.w	r3, r2, r3
 800b846:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b848:	e01e      	b.n	800b888 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b84a:	4b13      	ldr	r3, [pc, #76]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b856:	d106      	bne.n	800b866 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800b858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b85a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b85e:	d102      	bne.n	800b866 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b860:	4b0f      	ldr	r3, [pc, #60]	@ (800b8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b864:	e010      	b.n	800b888 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b866:	4b0c      	ldr	r3, [pc, #48]	@ (800b898 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b86e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b872:	d106      	bne.n	800b882 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800b874:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b876:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b87a:	d102      	bne.n	800b882 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b87c:	4b09      	ldr	r3, [pc, #36]	@ (800b8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b87e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b880:	e002      	b.n	800b888 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b882:	2300      	movs	r3, #0
 800b884:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b886:	e388      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b888:	e387      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b88a:	4b07      	ldr	r3, [pc, #28]	@ (800b8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b88c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b88e:	e384      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b890:	2300      	movs	r3, #0
 800b892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b894:	e381      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b896:	bf00      	nop
 800b898:	58024400 	.word	0x58024400
 800b89c:	03d09000 	.word	0x03d09000
 800b8a0:	003d0900 	.word	0x003d0900
 800b8a4:	017d7840 	.word	0x017d7840
 800b8a8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b8ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8b0:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800b8b4:	430b      	orrs	r3, r1
 800b8b6:	f040 809c 	bne.w	800b9f2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b8ba:	4b9e      	ldr	r3, [pc, #632]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b8bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8be:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b8c2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8c6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b8ca:	d054      	beq.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800b8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b8d2:	f200 808b 	bhi.w	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b8d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8d8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b8dc:	f000 8083 	beq.w	800b9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800b8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b8e6:	f200 8081 	bhi.w	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b8f0:	d02f      	beq.n	800b952 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800b8f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b8f8:	d878      	bhi.n	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d004      	beq.n	800b90a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800b900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b902:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b906:	d012      	beq.n	800b92e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800b908:	e070      	b.n	800b9ec <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b90a:	4b8a      	ldr	r3, [pc, #552]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b912:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b916:	d107      	bne.n	800b928 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b918:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b91c:	4618      	mov	r0, r3
 800b91e:	f000 fe07 	bl	800c530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b926:	e338      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b928:	2300      	movs	r3, #0
 800b92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b92c:	e335      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b92e:	4b81      	ldr	r3, [pc, #516]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b936:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b93a:	d107      	bne.n	800b94c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b93c:	f107 0318 	add.w	r3, r7, #24
 800b940:	4618      	mov	r0, r3
 800b942:	f000 fb4d 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b946:	69bb      	ldr	r3, [r7, #24]
 800b948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b94a:	e326      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b94c:	2300      	movs	r3, #0
 800b94e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b950:	e323      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b952:	4b78      	ldr	r3, [pc, #480]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b95a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b95e:	d107      	bne.n	800b970 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b960:	f107 030c 	add.w	r3, r7, #12
 800b964:	4618      	mov	r0, r3
 800b966:	f000 fc8f 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b96e:	e314      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b970:	2300      	movs	r3, #0
 800b972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b974:	e311      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b976:	4b6f      	ldr	r3, [pc, #444]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b97a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b97e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b980:	4b6c      	ldr	r3, [pc, #432]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	f003 0304 	and.w	r3, r3, #4
 800b988:	2b04      	cmp	r3, #4
 800b98a:	d10c      	bne.n	800b9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800b98c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d109      	bne.n	800b9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b992:	4b68      	ldr	r3, [pc, #416]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	08db      	lsrs	r3, r3, #3
 800b998:	f003 0303 	and.w	r3, r3, #3
 800b99c:	4a66      	ldr	r2, [pc, #408]	@ (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800b99e:	fa22 f303 	lsr.w	r3, r2, r3
 800b9a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9a4:	e01e      	b.n	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b9a6:	4b63      	ldr	r3, [pc, #396]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b9ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b9b2:	d106      	bne.n	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800b9b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b9ba:	d102      	bne.n	800b9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b9bc:	4b5f      	ldr	r3, [pc, #380]	@ (800bb3c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800b9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9c0:	e010      	b.n	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b9c2:	4b5c      	ldr	r3, [pc, #368]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b9ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b9ce:	d106      	bne.n	800b9de <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800b9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9d6:	d102      	bne.n	800b9de <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b9d8:	4b59      	ldr	r3, [pc, #356]	@ (800bb40 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800b9da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b9dc:	e002      	b.n	800b9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b9e2:	e2da      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b9e4:	e2d9      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b9e6:	4b57      	ldr	r3, [pc, #348]	@ (800bb44 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800b9e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9ea:	e2d6      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9f0:	e2d3      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800b9f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9f6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800b9fa:	430b      	orrs	r3, r1
 800b9fc:	f040 80a7 	bne.w	800bb4e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ba00:	4b4c      	ldr	r3, [pc, #304]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba04:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ba08:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ba0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba10:	d055      	beq.n	800babe <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ba12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba18:	f200 8096 	bhi.w	800bb48 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba1e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba22:	f000 8084 	beq.w	800bb2e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ba26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba2c:	f200 808c 	bhi.w	800bb48 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba36:	d030      	beq.n	800ba9a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800ba38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ba3e:	f200 8083 	bhi.w	800bb48 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d004      	beq.n	800ba52 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800ba48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba4e:	d012      	beq.n	800ba76 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800ba50:	e07a      	b.n	800bb48 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ba52:	4b38      	ldr	r3, [pc, #224]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ba5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ba5e:	d107      	bne.n	800ba70 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ba60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ba64:	4618      	mov	r0, r3
 800ba66:	f000 fd63 	bl	800c530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ba6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba6e:	e294      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ba70:	2300      	movs	r3, #0
 800ba72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba74:	e291      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ba76:	4b2f      	ldr	r3, [pc, #188]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ba7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ba82:	d107      	bne.n	800ba94 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba84:	f107 0318 	add.w	r3, r7, #24
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f000 faa9 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ba8e:	69bb      	ldr	r3, [r7, #24]
 800ba90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ba92:	e282      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ba94:	2300      	movs	r3, #0
 800ba96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba98:	e27f      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ba9a:	4b26      	ldr	r3, [pc, #152]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800baa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800baa6:	d107      	bne.n	800bab8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800baa8:	f107 030c 	add.w	r3, r7, #12
 800baac:	4618      	mov	r0, r3
 800baae:	f000 fbeb 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bab6:	e270      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bab8:	2300      	movs	r3, #0
 800baba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800babc:	e26d      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800babe:	4b1d      	ldr	r3, [pc, #116]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bac2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bac6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bac8:	4b1a      	ldr	r3, [pc, #104]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	f003 0304 	and.w	r3, r3, #4
 800bad0:	2b04      	cmp	r3, #4
 800bad2:	d10c      	bne.n	800baee <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d109      	bne.n	800baee <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bada:	4b16      	ldr	r3, [pc, #88]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	08db      	lsrs	r3, r3, #3
 800bae0:	f003 0303 	and.w	r3, r3, #3
 800bae4:	4a14      	ldr	r2, [pc, #80]	@ (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bae6:	fa22 f303 	lsr.w	r3, r2, r3
 800baea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800baec:	e01e      	b.n	800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800baee:	4b11      	ldr	r3, [pc, #68]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bafa:	d106      	bne.n	800bb0a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800bafc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bafe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb02:	d102      	bne.n	800bb0a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb04:	4b0d      	ldr	r3, [pc, #52]	@ (800bb3c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bb06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb08:	e010      	b.n	800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb0a:	4b0a      	ldr	r3, [pc, #40]	@ (800bb34 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb16:	d106      	bne.n	800bb26 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800bb18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb1e:	d102      	bne.n	800bb26 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bb20:	4b07      	ldr	r3, [pc, #28]	@ (800bb40 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb24:	e002      	b.n	800bb2c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bb26:	2300      	movs	r3, #0
 800bb28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bb2a:	e236      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb2c:	e235      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bb2e:	4b05      	ldr	r3, [pc, #20]	@ (800bb44 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bb30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb32:	e232      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb34:	58024400 	.word	0x58024400
 800bb38:	03d09000 	.word	0x03d09000
 800bb3c:	003d0900 	.word	0x003d0900
 800bb40:	017d7840 	.word	0x017d7840
 800bb44:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800bb48:	2300      	movs	r3, #0
 800bb4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb4c:	e225      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800bb4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb52:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800bb56:	430b      	orrs	r3, r1
 800bb58:	f040 8085 	bne.w	800bc66 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800bb5c:	4b9c      	ldr	r3, [pc, #624]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bb5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb60:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800bb64:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800bb66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bb6c:	d06b      	beq.n	800bc46 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb70:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bb74:	d874      	bhi.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bb76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb78:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bb7c:	d056      	beq.n	800bc2c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800bb7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb80:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bb84:	d86c      	bhi.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bb86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb88:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bb8c:	d03b      	beq.n	800bc06 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800bb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb90:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bb94:	d864      	bhi.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bb96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb9c:	d021      	beq.n	800bbe2 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800bb9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bba0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bba4:	d85c      	bhi.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d004      	beq.n	800bbb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800bbac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bbb2:	d004      	beq.n	800bbbe <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800bbb4:	e054      	b.n	800bc60 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800bbb6:	f7fe fb1d 	bl	800a1f4 <HAL_RCC_GetPCLK1Freq>
 800bbba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bbbc:	e1ed      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bbbe:	4b84      	ldr	r3, [pc, #528]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bbc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bbca:	d107      	bne.n	800bbdc <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bbcc:	f107 0318 	add.w	r3, r7, #24
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	f000 fa05 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bbd6:	69fb      	ldr	r3, [r7, #28]
 800bbd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbda:	e1de      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bbdc:	2300      	movs	r3, #0
 800bbde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbe0:	e1db      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bbe2:	4b7b      	ldr	r3, [pc, #492]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bbea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bbee:	d107      	bne.n	800bc00 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bbf0:	f107 030c 	add.w	r3, r7, #12
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f000 fb47 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bbfa:	693b      	ldr	r3, [r7, #16]
 800bbfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bbfe:	e1cc      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc00:	2300      	movs	r3, #0
 800bc02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc04:	e1c9      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc06:	4b72      	ldr	r3, [pc, #456]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f003 0304 	and.w	r3, r3, #4
 800bc0e:	2b04      	cmp	r3, #4
 800bc10:	d109      	bne.n	800bc26 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc12:	4b6f      	ldr	r3, [pc, #444]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	08db      	lsrs	r3, r3, #3
 800bc18:	f003 0303 	and.w	r3, r3, #3
 800bc1c:	4a6d      	ldr	r2, [pc, #436]	@ (800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bc1e:	fa22 f303 	lsr.w	r3, r2, r3
 800bc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc24:	e1b9      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc26:	2300      	movs	r3, #0
 800bc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc2a:	e1b6      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bc2c:	4b68      	ldr	r3, [pc, #416]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc38:	d102      	bne.n	800bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800bc3a:	4b67      	ldr	r3, [pc, #412]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bc3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc3e:	e1ac      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc44:	e1a9      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bc46:	4b62      	ldr	r3, [pc, #392]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc52:	d102      	bne.n	800bc5a <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800bc54:	4b61      	ldr	r3, [pc, #388]	@ (800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bc56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc58:	e19f      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc5e:	e19c      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bc60:	2300      	movs	r3, #0
 800bc62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc64:	e199      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bc66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc6a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800bc6e:	430b      	orrs	r3, r1
 800bc70:	d173      	bne.n	800bd5a <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bc72:	4b57      	ldr	r3, [pc, #348]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc76:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bc7a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bc7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc82:	d02f      	beq.n	800bce4 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800bc84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc86:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc8a:	d863      	bhi.n	800bd54 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800bc8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d004      	beq.n	800bc9c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800bc92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc98:	d012      	beq.n	800bcc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800bc9a:	e05b      	b.n	800bd54 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc9c:	4b4c      	ldr	r3, [pc, #304]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bca8:	d107      	bne.n	800bcba <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bcaa:	f107 0318 	add.w	r3, r7, #24
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f000 f996 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bcb4:	69bb      	ldr	r3, [r7, #24]
 800bcb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcb8:	e16f      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcbe:	e16c      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bcc0:	4b43      	ldr	r3, [pc, #268]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bcc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bccc:	d107      	bne.n	800bcde <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bcce:	f107 030c 	add.w	r3, r7, #12
 800bcd2:	4618      	mov	r0, r3
 800bcd4:	f000 fad8 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800bcd8:	697b      	ldr	r3, [r7, #20]
 800bcda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcdc:	e15d      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcde:	2300      	movs	r3, #0
 800bce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bce2:	e15a      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bce4:	4b3a      	ldr	r3, [pc, #232]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bce8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bcec:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bcee:	4b38      	ldr	r3, [pc, #224]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f003 0304 	and.w	r3, r3, #4
 800bcf6:	2b04      	cmp	r3, #4
 800bcf8:	d10c      	bne.n	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800bcfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d109      	bne.n	800bd14 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd00:	4b33      	ldr	r3, [pc, #204]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	08db      	lsrs	r3, r3, #3
 800bd06:	f003 0303 	and.w	r3, r3, #3
 800bd0a:	4a32      	ldr	r2, [pc, #200]	@ (800bdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bd0c:	fa22 f303 	lsr.w	r3, r2, r3
 800bd10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd12:	e01e      	b.n	800bd52 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd14:	4b2e      	ldr	r3, [pc, #184]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd20:	d106      	bne.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800bd22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd28:	d102      	bne.n	800bd30 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd2a:	4b2b      	ldr	r3, [pc, #172]	@ (800bdd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd2e:	e010      	b.n	800bd52 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd30:	4b27      	ldr	r3, [pc, #156]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bd3c:	d106      	bne.n	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800bd3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd44:	d102      	bne.n	800bd4c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bd46:	4b25      	ldr	r3, [pc, #148]	@ (800bddc <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bd48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd4a:	e002      	b.n	800bd52 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bd50:	e123      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bd52:	e122      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bd54:	2300      	movs	r3, #0
 800bd56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd58:	e11f      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800bd5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd5e:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800bd62:	430b      	orrs	r3, r1
 800bd64:	d13c      	bne.n	800bde0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800bd66:	4b1a      	ldr	r3, [pc, #104]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bd6e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bd70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d004      	beq.n	800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800bd76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd7c:	d012      	beq.n	800bda4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800bd7e:	e023      	b.n	800bdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bd80:	4b13      	ldr	r3, [pc, #76]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bd88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bd8c:	d107      	bne.n	800bd9e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bd92:	4618      	mov	r0, r3
 800bd94:	f000 fbcc 	bl	800c530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd9c:	e0fd      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bda2:	e0fa      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bda4:	4b0a      	ldr	r3, [pc, #40]	@ (800bdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bdac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdb0:	d107      	bne.n	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdb2:	f107 0318 	add.w	r3, r7, #24
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f000 f912 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdc0:	e0eb      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc6:	e0e8      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bdc8:	2300      	movs	r3, #0
 800bdca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdcc:	e0e5      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bdce:	bf00      	nop
 800bdd0:	58024400 	.word	0x58024400
 800bdd4:	03d09000 	.word	0x03d09000
 800bdd8:	003d0900 	.word	0x003d0900
 800bddc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800bde0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bde4:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800bde8:	430b      	orrs	r3, r1
 800bdea:	f040 8085 	bne.w	800bef8 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800bdee:	4b6d      	ldr	r3, [pc, #436]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bdf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bdf2:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800bdf6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bdf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdfa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdfe:	d06b      	beq.n	800bed8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800be00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be02:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be06:	d874      	bhi.n	800bef2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be0e:	d056      	beq.n	800bebe <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800be10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be16:	d86c      	bhi.n	800bef2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be1a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be1e:	d03b      	beq.n	800be98 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800be20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be22:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be26:	d864      	bhi.n	800bef2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be2e:	d021      	beq.n	800be74 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800be30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be36:	d85c      	bhi.n	800bef2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d004      	beq.n	800be48 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800be3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be44:	d004      	beq.n	800be50 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800be46:	e054      	b.n	800bef2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800be48:	f000 f8b4 	bl	800bfb4 <HAL_RCCEx_GetD3PCLK1Freq>
 800be4c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be4e:	e0a4      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be50:	4b54      	ldr	r3, [pc, #336]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be5c:	d107      	bne.n	800be6e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be5e:	f107 0318 	add.w	r3, r7, #24
 800be62:	4618      	mov	r0, r3
 800be64:	f000 f8bc 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800be68:	69fb      	ldr	r3, [r7, #28]
 800be6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be6c:	e095      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be6e:	2300      	movs	r3, #0
 800be70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be72:	e092      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800be74:	4b4b      	ldr	r3, [pc, #300]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800be7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be80:	d107      	bne.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be82:	f107 030c 	add.w	r3, r7, #12
 800be86:	4618      	mov	r0, r3
 800be88:	f000 f9fe 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be90:	e083      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be92:	2300      	movs	r3, #0
 800be94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be96:	e080      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800be98:	4b42      	ldr	r3, [pc, #264]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	f003 0304 	and.w	r3, r3, #4
 800bea0:	2b04      	cmp	r3, #4
 800bea2:	d109      	bne.n	800beb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bea4:	4b3f      	ldr	r3, [pc, #252]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	08db      	lsrs	r3, r3, #3
 800beaa:	f003 0303 	and.w	r3, r3, #3
 800beae:	4a3e      	ldr	r2, [pc, #248]	@ (800bfa8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800beb0:	fa22 f303 	lsr.w	r3, r2, r3
 800beb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beb6:	e070      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800beb8:	2300      	movs	r3, #0
 800beba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bebc:	e06d      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bebe:	4b39      	ldr	r3, [pc, #228]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bec6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800beca:	d102      	bne.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800becc:	4b37      	ldr	r3, [pc, #220]	@ (800bfac <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800bece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bed0:	e063      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bed2:	2300      	movs	r3, #0
 800bed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed6:	e060      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bed8:	4b32      	ldr	r3, [pc, #200]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bee0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bee4:	d102      	bne.n	800beec <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800bee6:	4b32      	ldr	r3, [pc, #200]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beea:	e056      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800beec:	2300      	movs	r3, #0
 800beee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bef0:	e053      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800bef2:	2300      	movs	r3, #0
 800bef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bef6:	e050      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800bef8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800befc:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800bf00:	430b      	orrs	r3, r1
 800bf02:	d148      	bne.n	800bf96 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bf04:	4b27      	ldr	r3, [pc, #156]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bf0c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bf0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf14:	d02a      	beq.n	800bf6c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800bf16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf1c:	d838      	bhi.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800bf1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d004      	beq.n	800bf2e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800bf24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf2a:	d00d      	beq.n	800bf48 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800bf2c:	e030      	b.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf2e:	4b1d      	ldr	r3, [pc, #116]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf3a:	d102      	bne.n	800bf42 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800bf3c:	4b1c      	ldr	r3, [pc, #112]	@ (800bfb0 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bf3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf40:	e02b      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf42:	2300      	movs	r3, #0
 800bf44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf46:	e028      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bf48:	4b16      	ldr	r3, [pc, #88]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bf54:	d107      	bne.n	800bf66 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bf56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f000 fae8 	bl	800c530 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bf60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf64:	e019      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf66:	2300      	movs	r3, #0
 800bf68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf6a:	e016      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bf6c:	4b0d      	ldr	r3, [pc, #52]	@ (800bfa4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bf78:	d107      	bne.n	800bf8a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bf7a:	f107 0318 	add.w	r3, r7, #24
 800bf7e:	4618      	mov	r0, r3
 800bf80:	f000 f82e 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bf84:	69fb      	ldr	r3, [r7, #28]
 800bf86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf88:	e007      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf8e:	e004      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bf90:	2300      	movs	r3, #0
 800bf92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf94:	e001      	b.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800bf96:	2300      	movs	r3, #0
 800bf98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800bf9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3740      	adds	r7, #64	@ 0x40
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}
 800bfa4:	58024400 	.word	0x58024400
 800bfa8:	03d09000 	.word	0x03d09000
 800bfac:	003d0900 	.word	0x003d0900
 800bfb0:	017d7840 	.word	0x017d7840

0800bfb4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800bfb8:	f7fe f8ec 	bl	800a194 <HAL_RCC_GetHCLKFreq>
 800bfbc:	4602      	mov	r2, r0
 800bfbe:	4b06      	ldr	r3, [pc, #24]	@ (800bfd8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800bfc0:	6a1b      	ldr	r3, [r3, #32]
 800bfc2:	091b      	lsrs	r3, r3, #4
 800bfc4:	f003 0307 	and.w	r3, r3, #7
 800bfc8:	4904      	ldr	r1, [pc, #16]	@ (800bfdc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800bfca:	5ccb      	ldrb	r3, [r1, r3]
 800bfcc:	f003 031f 	and.w	r3, r3, #31
 800bfd0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	bd80      	pop	{r7, pc}
 800bfd8:	58024400 	.word	0x58024400
 800bfdc:	08017094 	.word	0x08017094

0800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b089      	sub	sp, #36	@ 0x24
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800bfe8:	4ba1      	ldr	r3, [pc, #644]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bfea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfec:	f003 0303 	and.w	r3, r3, #3
 800bff0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800bff2:	4b9f      	ldr	r3, [pc, #636]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800bff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bff6:	0b1b      	lsrs	r3, r3, #12
 800bff8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bffc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800bffe:	4b9c      	ldr	r3, [pc, #624]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c002:	091b      	lsrs	r3, r3, #4
 800c004:	f003 0301 	and.w	r3, r3, #1
 800c008:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c00a:	4b99      	ldr	r3, [pc, #612]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c00c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c00e:	08db      	lsrs	r3, r3, #3
 800c010:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c014:	693a      	ldr	r2, [r7, #16]
 800c016:	fb02 f303 	mul.w	r3, r2, r3
 800c01a:	ee07 3a90 	vmov	s15, r3
 800c01e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c022:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c026:	697b      	ldr	r3, [r7, #20]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	f000 8111 	beq.w	800c250 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c02e:	69bb      	ldr	r3, [r7, #24]
 800c030:	2b02      	cmp	r3, #2
 800c032:	f000 8083 	beq.w	800c13c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c036:	69bb      	ldr	r3, [r7, #24]
 800c038:	2b02      	cmp	r3, #2
 800c03a:	f200 80a1 	bhi.w	800c180 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c03e:	69bb      	ldr	r3, [r7, #24]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d003      	beq.n	800c04c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c044:	69bb      	ldr	r3, [r7, #24]
 800c046:	2b01      	cmp	r3, #1
 800c048:	d056      	beq.n	800c0f8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c04a:	e099      	b.n	800c180 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c04c:	4b88      	ldr	r3, [pc, #544]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	f003 0320 	and.w	r3, r3, #32
 800c054:	2b00      	cmp	r3, #0
 800c056:	d02d      	beq.n	800c0b4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c058:	4b85      	ldr	r3, [pc, #532]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	08db      	lsrs	r3, r3, #3
 800c05e:	f003 0303 	and.w	r3, r3, #3
 800c062:	4a84      	ldr	r2, [pc, #528]	@ (800c274 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c064:	fa22 f303 	lsr.w	r3, r2, r3
 800c068:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c06a:	68bb      	ldr	r3, [r7, #8]
 800c06c:	ee07 3a90 	vmov	s15, r3
 800c070:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c074:	697b      	ldr	r3, [r7, #20]
 800c076:	ee07 3a90 	vmov	s15, r3
 800c07a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c07e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c082:	4b7b      	ldr	r3, [pc, #492]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c084:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c08a:	ee07 3a90 	vmov	s15, r3
 800c08e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c092:	ed97 6a03 	vldr	s12, [r7, #12]
 800c096:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c09a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c09e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0ae:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c0b2:	e087      	b.n	800c1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c0b4:	697b      	ldr	r3, [r7, #20]
 800c0b6:	ee07 3a90 	vmov	s15, r3
 800c0ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0be:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c27c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c0c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0c6:	4b6a      	ldr	r3, [pc, #424]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0ce:	ee07 3a90 	vmov	s15, r3
 800c0d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c0da:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c0de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c0e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c0e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c0ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c0ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c0f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c0f6:	e065      	b.n	800c1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c0f8:	697b      	ldr	r3, [r7, #20]
 800c0fa:	ee07 3a90 	vmov	s15, r3
 800c0fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c102:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c280 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c10a:	4b59      	ldr	r3, [pc, #356]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c10c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c10e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c112:	ee07 3a90 	vmov	s15, r3
 800c116:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c11a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c11e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c122:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c126:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c12a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c12e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c132:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c136:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c13a:	e043      	b.n	800c1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c13c:	697b      	ldr	r3, [r7, #20]
 800c13e:	ee07 3a90 	vmov	s15, r3
 800c142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c146:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c284 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c14a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c14e:	4b48      	ldr	r3, [pc, #288]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c156:	ee07 3a90 	vmov	s15, r3
 800c15a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c15e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c162:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c16a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c16e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c17a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c17e:	e021      	b.n	800c1c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	ee07 3a90 	vmov	s15, r3
 800c186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c18a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c280 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c18e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c192:	4b37      	ldr	r3, [pc, #220]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c194:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c19a:	ee07 3a90 	vmov	s15, r3
 800c19e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1a6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c278 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c1c2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c1c4:	4b2a      	ldr	r3, [pc, #168]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c1c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1c8:	0a5b      	lsrs	r3, r3, #9
 800c1ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c1ce:	ee07 3a90 	vmov	s15, r3
 800c1d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c1da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c1de:	edd7 6a07 	vldr	s13, [r7, #28]
 800c1e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c1e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c1ea:	ee17 2a90 	vmov	r2, s15
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c1f2:	4b1f      	ldr	r3, [pc, #124]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c1f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1f6:	0c1b      	lsrs	r3, r3, #16
 800c1f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c1fc:	ee07 3a90 	vmov	s15, r3
 800c200:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c204:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c208:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c20c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c210:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c214:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c218:	ee17 2a90 	vmov	r2, s15
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c220:	4b13      	ldr	r3, [pc, #76]	@ (800c270 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c224:	0e1b      	lsrs	r3, r3, #24
 800c226:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c22a:	ee07 3a90 	vmov	s15, r3
 800c22e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c232:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c236:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c23a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c23e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c242:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c246:	ee17 2a90 	vmov	r2, s15
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c24e:	e008      	b.n	800c262 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2200      	movs	r2, #0
 800c25a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	609a      	str	r2, [r3, #8]
}
 800c262:	bf00      	nop
 800c264:	3724      	adds	r7, #36	@ 0x24
 800c266:	46bd      	mov	sp, r7
 800c268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c26c:	4770      	bx	lr
 800c26e:	bf00      	nop
 800c270:	58024400 	.word	0x58024400
 800c274:	03d09000 	.word	0x03d09000
 800c278:	46000000 	.word	0x46000000
 800c27c:	4c742400 	.word	0x4c742400
 800c280:	4a742400 	.word	0x4a742400
 800c284:	4bbebc20 	.word	0x4bbebc20

0800c288 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c288:	b480      	push	{r7}
 800c28a:	b089      	sub	sp, #36	@ 0x24
 800c28c:	af00      	add	r7, sp, #0
 800c28e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c290:	4ba1      	ldr	r3, [pc, #644]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c294:	f003 0303 	and.w	r3, r3, #3
 800c298:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c29a:	4b9f      	ldr	r3, [pc, #636]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c29c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c29e:	0d1b      	lsrs	r3, r3, #20
 800c2a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c2a4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c2a6:	4b9c      	ldr	r3, [pc, #624]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2aa:	0a1b      	lsrs	r3, r3, #8
 800c2ac:	f003 0301 	and.w	r3, r3, #1
 800c2b0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c2b2:	4b99      	ldr	r3, [pc, #612]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c2b6:	08db      	lsrs	r3, r3, #3
 800c2b8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c2bc:	693a      	ldr	r2, [r7, #16]
 800c2be:	fb02 f303 	mul.w	r3, r2, r3
 800c2c2:	ee07 3a90 	vmov	s15, r3
 800c2c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c2ca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c2ce:	697b      	ldr	r3, [r7, #20]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	f000 8111 	beq.w	800c4f8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	2b02      	cmp	r3, #2
 800c2da:	f000 8083 	beq.w	800c3e4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c2de:	69bb      	ldr	r3, [r7, #24]
 800c2e0:	2b02      	cmp	r3, #2
 800c2e2:	f200 80a1 	bhi.w	800c428 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c2e6:	69bb      	ldr	r3, [r7, #24]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d003      	beq.n	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c2ec:	69bb      	ldr	r3, [r7, #24]
 800c2ee:	2b01      	cmp	r3, #1
 800c2f0:	d056      	beq.n	800c3a0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c2f2:	e099      	b.n	800c428 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c2f4:	4b88      	ldr	r3, [pc, #544]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f003 0320 	and.w	r3, r3, #32
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d02d      	beq.n	800c35c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c300:	4b85      	ldr	r3, [pc, #532]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	08db      	lsrs	r3, r3, #3
 800c306:	f003 0303 	and.w	r3, r3, #3
 800c30a:	4a84      	ldr	r2, [pc, #528]	@ (800c51c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c30c:	fa22 f303 	lsr.w	r3, r2, r3
 800c310:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	ee07 3a90 	vmov	s15, r3
 800c318:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	ee07 3a90 	vmov	s15, r3
 800c322:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c32a:	4b7b      	ldr	r3, [pc, #492]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c32c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c32e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c332:	ee07 3a90 	vmov	s15, r3
 800c336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c33a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c33e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c34a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c34e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c352:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c356:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c35a:	e087      	b.n	800c46c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	ee07 3a90 	vmov	s15, r3
 800c362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c366:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c524 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c36a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c36e:	4b6a      	ldr	r3, [pc, #424]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c376:	ee07 3a90 	vmov	s15, r3
 800c37a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c37e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c382:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c38a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c38e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c39a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c39e:	e065      	b.n	800c46c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	ee07 3a90 	vmov	s15, r3
 800c3a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3aa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c528 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c3ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3b2:	4b59      	ldr	r3, [pc, #356]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3ba:	ee07 3a90 	vmov	s15, r3
 800c3be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3c6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c3ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c3e2:	e043      	b.n	800c46c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	ee07 3a90 	vmov	s15, r3
 800c3ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3ee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c52c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c3f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3f6:	4b48      	ldr	r3, [pc, #288]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3fe:	ee07 3a90 	vmov	s15, r3
 800c402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c406:	ed97 6a03 	vldr	s12, [r7, #12]
 800c40a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c40e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c412:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c416:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c41a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c41e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c422:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c426:	e021      	b.n	800c46c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	ee07 3a90 	vmov	s15, r3
 800c42e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c432:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c528 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c436:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c43a:	4b37      	ldr	r3, [pc, #220]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c43c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c43e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c442:	ee07 3a90 	vmov	s15, r3
 800c446:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c44a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c44e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c520 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c452:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c456:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c45a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c45e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c462:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c466:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c46a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c46c:	4b2a      	ldr	r3, [pc, #168]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c46e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c470:	0a5b      	lsrs	r3, r3, #9
 800c472:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c476:	ee07 3a90 	vmov	s15, r3
 800c47a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c47e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c482:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c486:	edd7 6a07 	vldr	s13, [r7, #28]
 800c48a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c48e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c492:	ee17 2a90 	vmov	r2, s15
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c49a:	4b1f      	ldr	r3, [pc, #124]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c49c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c49e:	0c1b      	lsrs	r3, r3, #16
 800c4a0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4a4:	ee07 3a90 	vmov	s15, r3
 800c4a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c4b0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c4b4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c4b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c4c0:	ee17 2a90 	vmov	r2, s15
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c4c8:	4b13      	ldr	r3, [pc, #76]	@ (800c518 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4cc:	0e1b      	lsrs	r3, r3, #24
 800c4ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4d2:	ee07 3a90 	vmov	s15, r3
 800c4d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4da:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c4de:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c4e2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c4e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c4ee:	ee17 2a90 	vmov	r2, s15
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c4f6:	e008      	b.n	800c50a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	2200      	movs	r2, #0
 800c502:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	2200      	movs	r2, #0
 800c508:	609a      	str	r2, [r3, #8]
}
 800c50a:	bf00      	nop
 800c50c:	3724      	adds	r7, #36	@ 0x24
 800c50e:	46bd      	mov	sp, r7
 800c510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c514:	4770      	bx	lr
 800c516:	bf00      	nop
 800c518:	58024400 	.word	0x58024400
 800c51c:	03d09000 	.word	0x03d09000
 800c520:	46000000 	.word	0x46000000
 800c524:	4c742400 	.word	0x4c742400
 800c528:	4a742400 	.word	0x4a742400
 800c52c:	4bbebc20 	.word	0x4bbebc20

0800c530 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c530:	b480      	push	{r7}
 800c532:	b089      	sub	sp, #36	@ 0x24
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c538:	4ba0      	ldr	r3, [pc, #640]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c53c:	f003 0303 	and.w	r3, r3, #3
 800c540:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c542:	4b9e      	ldr	r3, [pc, #632]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c546:	091b      	lsrs	r3, r3, #4
 800c548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c54c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c54e:	4b9b      	ldr	r3, [pc, #620]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c552:	f003 0301 	and.w	r3, r3, #1
 800c556:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c558:	4b98      	ldr	r3, [pc, #608]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c55a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c55c:	08db      	lsrs	r3, r3, #3
 800c55e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c562:	693a      	ldr	r2, [r7, #16]
 800c564:	fb02 f303 	mul.w	r3, r2, r3
 800c568:	ee07 3a90 	vmov	s15, r3
 800c56c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c570:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	2b00      	cmp	r3, #0
 800c578:	f000 8111 	beq.w	800c79e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c57c:	69bb      	ldr	r3, [r7, #24]
 800c57e:	2b02      	cmp	r3, #2
 800c580:	f000 8083 	beq.w	800c68a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c584:	69bb      	ldr	r3, [r7, #24]
 800c586:	2b02      	cmp	r3, #2
 800c588:	f200 80a1 	bhi.w	800c6ce <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c58c:	69bb      	ldr	r3, [r7, #24]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d003      	beq.n	800c59a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c592:	69bb      	ldr	r3, [r7, #24]
 800c594:	2b01      	cmp	r3, #1
 800c596:	d056      	beq.n	800c646 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c598:	e099      	b.n	800c6ce <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c59a:	4b88      	ldr	r3, [pc, #544]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	f003 0320 	and.w	r3, r3, #32
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d02d      	beq.n	800c602 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5a6:	4b85      	ldr	r3, [pc, #532]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	08db      	lsrs	r3, r3, #3
 800c5ac:	f003 0303 	and.w	r3, r3, #3
 800c5b0:	4a83      	ldr	r2, [pc, #524]	@ (800c7c0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c5b2:	fa22 f303 	lsr.w	r3, r2, r3
 800c5b6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c5b8:	68bb      	ldr	r3, [r7, #8]
 800c5ba:	ee07 3a90 	vmov	s15, r3
 800c5be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5c2:	697b      	ldr	r3, [r7, #20]
 800c5c4:	ee07 3a90 	vmov	s15, r3
 800c5c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5d0:	4b7a      	ldr	r3, [pc, #488]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5d8:	ee07 3a90 	vmov	s15, r3
 800c5dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c5e0:	ed97 6a03 	vldr	s12, [r7, #12]
 800c5e4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800c7c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c5e8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c5ec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c5f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c5f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c5f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c5fc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c600:	e087      	b.n	800c712 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	ee07 3a90 	vmov	s15, r3
 800c608:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c60c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800c7c8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c610:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c614:	4b69      	ldr	r3, [pc, #420]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c61c:	ee07 3a90 	vmov	s15, r3
 800c620:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c624:	ed97 6a03 	vldr	s12, [r7, #12]
 800c628:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800c7c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c62c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c630:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c634:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c638:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c63c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c640:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c644:	e065      	b.n	800c712 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c646:	697b      	ldr	r3, [r7, #20]
 800c648:	ee07 3a90 	vmov	s15, r3
 800c64c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c650:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800c7cc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c654:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c658:	4b58      	ldr	r3, [pc, #352]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c65a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c65c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c660:	ee07 3a90 	vmov	s15, r3
 800c664:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c668:	ed97 6a03 	vldr	s12, [r7, #12]
 800c66c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800c7c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c670:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c674:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c678:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c67c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c680:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c684:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c688:	e043      	b.n	800c712 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c68a:	697b      	ldr	r3, [r7, #20]
 800c68c:	ee07 3a90 	vmov	s15, r3
 800c690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c694:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800c7d0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c698:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c69c:	4b47      	ldr	r3, [pc, #284]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c69e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6a4:	ee07 3a90 	vmov	s15, r3
 800c6a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6ac:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6b0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800c7c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c6b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6c8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6cc:	e021      	b.n	800c712 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	ee07 3a90 	vmov	s15, r3
 800c6d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6d8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800c7c8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c6dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6e0:	4b36      	ldr	r3, [pc, #216]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c6e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6e8:	ee07 3a90 	vmov	s15, r3
 800c6ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6f0:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6f4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c7c4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c6f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c700:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c704:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c708:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c70c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c710:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c712:	4b2a      	ldr	r3, [pc, #168]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c716:	0a5b      	lsrs	r3, r3, #9
 800c718:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c71c:	ee07 3a90 	vmov	s15, r3
 800c720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c724:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c728:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c72c:	edd7 6a07 	vldr	s13, [r7, #28]
 800c730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c734:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c738:	ee17 2a90 	vmov	r2, s15
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c740:	4b1e      	ldr	r3, [pc, #120]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c744:	0c1b      	lsrs	r3, r3, #16
 800c746:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c74a:	ee07 3a90 	vmov	s15, r3
 800c74e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c752:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c756:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c75a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c75e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c762:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c766:	ee17 2a90 	vmov	r2, s15
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c76e:	4b13      	ldr	r3, [pc, #76]	@ (800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c772:	0e1b      	lsrs	r3, r3, #24
 800c774:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c778:	ee07 3a90 	vmov	s15, r3
 800c77c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c780:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c784:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c788:	edd7 6a07 	vldr	s13, [r7, #28]
 800c78c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c790:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c794:	ee17 2a90 	vmov	r2, s15
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c79c:	e008      	b.n	800c7b0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2200      	movs	r2, #0
 800c7ae:	609a      	str	r2, [r3, #8]
}
 800c7b0:	bf00      	nop
 800c7b2:	3724      	adds	r7, #36	@ 0x24
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ba:	4770      	bx	lr
 800c7bc:	58024400 	.word	0x58024400
 800c7c0:	03d09000 	.word	0x03d09000
 800c7c4:	46000000 	.word	0x46000000
 800c7c8:	4c742400 	.word	0x4c742400
 800c7cc:	4a742400 	.word	0x4a742400
 800c7d0:	4bbebc20 	.word	0x4bbebc20

0800c7d4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c7d4:	b580      	push	{r7, lr}
 800c7d6:	b084      	sub	sp, #16
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
 800c7dc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c7de:	2300      	movs	r3, #0
 800c7e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c7e2:	4b53      	ldr	r3, [pc, #332]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7e6:	f003 0303 	and.w	r3, r3, #3
 800c7ea:	2b03      	cmp	r3, #3
 800c7ec:	d101      	bne.n	800c7f2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	e099      	b.n	800c926 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c7f2:	4b4f      	ldr	r3, [pc, #316]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	4a4e      	ldr	r2, [pc, #312]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c7f8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c7fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c7fe:	f7f5 ff9f 	bl	8002740 <HAL_GetTick>
 800c802:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c804:	e008      	b.n	800c818 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c806:	f7f5 ff9b 	bl	8002740 <HAL_GetTick>
 800c80a:	4602      	mov	r2, r0
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	1ad3      	subs	r3, r2, r3
 800c810:	2b02      	cmp	r3, #2
 800c812:	d901      	bls.n	800c818 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c814:	2303      	movs	r3, #3
 800c816:	e086      	b.n	800c926 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c818:	4b45      	ldr	r3, [pc, #276]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c820:	2b00      	cmp	r3, #0
 800c822:	d1f0      	bne.n	800c806 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c824:	4b42      	ldr	r3, [pc, #264]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c828:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	681b      	ldr	r3, [r3, #0]
 800c830:	031b      	lsls	r3, r3, #12
 800c832:	493f      	ldr	r1, [pc, #252]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c834:	4313      	orrs	r3, r2
 800c836:	628b      	str	r3, [r1, #40]	@ 0x28
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	685b      	ldr	r3, [r3, #4]
 800c83c:	3b01      	subs	r3, #1
 800c83e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	689b      	ldr	r3, [r3, #8]
 800c846:	3b01      	subs	r3, #1
 800c848:	025b      	lsls	r3, r3, #9
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	431a      	orrs	r2, r3
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	68db      	ldr	r3, [r3, #12]
 800c852:	3b01      	subs	r3, #1
 800c854:	041b      	lsls	r3, r3, #16
 800c856:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c85a:	431a      	orrs	r2, r3
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	691b      	ldr	r3, [r3, #16]
 800c860:	3b01      	subs	r3, #1
 800c862:	061b      	lsls	r3, r3, #24
 800c864:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c868:	4931      	ldr	r1, [pc, #196]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c86a:	4313      	orrs	r3, r2
 800c86c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c86e:	4b30      	ldr	r3, [pc, #192]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c872:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	695b      	ldr	r3, [r3, #20]
 800c87a:	492d      	ldr	r1, [pc, #180]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c87c:	4313      	orrs	r3, r2
 800c87e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c880:	4b2b      	ldr	r3, [pc, #172]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c884:	f023 0220 	bic.w	r2, r3, #32
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	699b      	ldr	r3, [r3, #24]
 800c88c:	4928      	ldr	r1, [pc, #160]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c88e:	4313      	orrs	r3, r2
 800c890:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c892:	4b27      	ldr	r3, [pc, #156]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c896:	4a26      	ldr	r2, [pc, #152]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c898:	f023 0310 	bic.w	r3, r3, #16
 800c89c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c89e:	4b24      	ldr	r3, [pc, #144]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c8a2:	4b24      	ldr	r3, [pc, #144]	@ (800c934 <RCCEx_PLL2_Config+0x160>)
 800c8a4:	4013      	ands	r3, r2
 800c8a6:	687a      	ldr	r2, [r7, #4]
 800c8a8:	69d2      	ldr	r2, [r2, #28]
 800c8aa:	00d2      	lsls	r2, r2, #3
 800c8ac:	4920      	ldr	r1, [pc, #128]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8ae:	4313      	orrs	r3, r2
 800c8b0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c8b2:	4b1f      	ldr	r3, [pc, #124]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8b6:	4a1e      	ldr	r2, [pc, #120]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8b8:	f043 0310 	orr.w	r3, r3, #16
 800c8bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	d106      	bne.n	800c8d2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c8c4:	4b1a      	ldr	r3, [pc, #104]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8c8:	4a19      	ldr	r2, [pc, #100]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c8ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c8d0:	e00f      	b.n	800c8f2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c8d2:	683b      	ldr	r3, [r7, #0]
 800c8d4:	2b01      	cmp	r3, #1
 800c8d6:	d106      	bne.n	800c8e6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c8d8:	4b15      	ldr	r3, [pc, #84]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8dc:	4a14      	ldr	r2, [pc, #80]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c8e2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c8e4:	e005      	b.n	800c8f2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c8e6:	4b12      	ldr	r3, [pc, #72]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8ea:	4a11      	ldr	r2, [pc, #68]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c8f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c8f2:	4b0f      	ldr	r3, [pc, #60]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	4a0e      	ldr	r2, [pc, #56]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c8f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c8fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c8fe:	f7f5 ff1f 	bl	8002740 <HAL_GetTick>
 800c902:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c904:	e008      	b.n	800c918 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c906:	f7f5 ff1b 	bl	8002740 <HAL_GetTick>
 800c90a:	4602      	mov	r2, r0
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	1ad3      	subs	r3, r2, r3
 800c910:	2b02      	cmp	r3, #2
 800c912:	d901      	bls.n	800c918 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c914:	2303      	movs	r3, #3
 800c916:	e006      	b.n	800c926 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c918:	4b05      	ldr	r3, [pc, #20]	@ (800c930 <RCCEx_PLL2_Config+0x15c>)
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c920:	2b00      	cmp	r3, #0
 800c922:	d0f0      	beq.n	800c906 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c924:	7bfb      	ldrb	r3, [r7, #15]
}
 800c926:	4618      	mov	r0, r3
 800c928:	3710      	adds	r7, #16
 800c92a:	46bd      	mov	sp, r7
 800c92c:	bd80      	pop	{r7, pc}
 800c92e:	bf00      	nop
 800c930:	58024400 	.word	0x58024400
 800c934:	ffff0007 	.word	0xffff0007

0800c938 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b084      	sub	sp, #16
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	6078      	str	r0, [r7, #4]
 800c940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c942:	2300      	movs	r3, #0
 800c944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c946:	4b53      	ldr	r3, [pc, #332]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c94a:	f003 0303 	and.w	r3, r3, #3
 800c94e:	2b03      	cmp	r3, #3
 800c950:	d101      	bne.n	800c956 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c952:	2301      	movs	r3, #1
 800c954:	e099      	b.n	800ca8a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c956:	4b4f      	ldr	r3, [pc, #316]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	4a4e      	ldr	r2, [pc, #312]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c95c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c960:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c962:	f7f5 feed 	bl	8002740 <HAL_GetTick>
 800c966:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c968:	e008      	b.n	800c97c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c96a:	f7f5 fee9 	bl	8002740 <HAL_GetTick>
 800c96e:	4602      	mov	r2, r0
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	1ad3      	subs	r3, r2, r3
 800c974:	2b02      	cmp	r3, #2
 800c976:	d901      	bls.n	800c97c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c978:	2303      	movs	r3, #3
 800c97a:	e086      	b.n	800ca8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c97c:	4b45      	ldr	r3, [pc, #276]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c984:	2b00      	cmp	r3, #0
 800c986:	d1f0      	bne.n	800c96a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c988:	4b42      	ldr	r3, [pc, #264]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c98a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c98c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	051b      	lsls	r3, r3, #20
 800c996:	493f      	ldr	r1, [pc, #252]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c998:	4313      	orrs	r3, r2
 800c99a:	628b      	str	r3, [r1, #40]	@ 0x28
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	685b      	ldr	r3, [r3, #4]
 800c9a0:	3b01      	subs	r3, #1
 800c9a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	689b      	ldr	r3, [r3, #8]
 800c9aa:	3b01      	subs	r3, #1
 800c9ac:	025b      	lsls	r3, r3, #9
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	431a      	orrs	r2, r3
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	68db      	ldr	r3, [r3, #12]
 800c9b6:	3b01      	subs	r3, #1
 800c9b8:	041b      	lsls	r3, r3, #16
 800c9ba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c9be:	431a      	orrs	r2, r3
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	691b      	ldr	r3, [r3, #16]
 800c9c4:	3b01      	subs	r3, #1
 800c9c6:	061b      	lsls	r3, r3, #24
 800c9c8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c9cc:	4931      	ldr	r1, [pc, #196]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c9d2:	4b30      	ldr	r3, [pc, #192]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	695b      	ldr	r3, [r3, #20]
 800c9de:	492d      	ldr	r1, [pc, #180]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800c9e4:	4b2b      	ldr	r3, [pc, #172]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9e8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	699b      	ldr	r3, [r3, #24]
 800c9f0:	4928      	ldr	r1, [pc, #160]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9f2:	4313      	orrs	r3, r2
 800c9f4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800c9f6:	4b27      	ldr	r3, [pc, #156]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9fa:	4a26      	ldr	r2, [pc, #152]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800c9fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ca02:	4b24      	ldr	r3, [pc, #144]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca06:	4b24      	ldr	r3, [pc, #144]	@ (800ca98 <RCCEx_PLL3_Config+0x160>)
 800ca08:	4013      	ands	r3, r2
 800ca0a:	687a      	ldr	r2, [r7, #4]
 800ca0c:	69d2      	ldr	r2, [r2, #28]
 800ca0e:	00d2      	lsls	r2, r2, #3
 800ca10:	4920      	ldr	r1, [pc, #128]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca12:	4313      	orrs	r3, r2
 800ca14:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ca16:	4b1f      	ldr	r3, [pc, #124]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca1a:	4a1e      	ldr	r2, [pc, #120]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ca20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ca22:	683b      	ldr	r3, [r7, #0]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d106      	bne.n	800ca36 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ca28:	4b1a      	ldr	r3, [pc, #104]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca2c:	4a19      	ldr	r2, [pc, #100]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca2e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ca32:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ca34:	e00f      	b.n	800ca56 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	2b01      	cmp	r3, #1
 800ca3a:	d106      	bne.n	800ca4a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800ca3c:	4b15      	ldr	r3, [pc, #84]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca40:	4a14      	ldr	r2, [pc, #80]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ca46:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ca48:	e005      	b.n	800ca56 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ca4a:	4b12      	ldr	r3, [pc, #72]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca4e:	4a11      	ldr	r2, [pc, #68]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ca54:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800ca56:	4b0f      	ldr	r3, [pc, #60]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	4a0e      	ldr	r2, [pc, #56]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ca60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ca62:	f7f5 fe6d 	bl	8002740 <HAL_GetTick>
 800ca66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ca68:	e008      	b.n	800ca7c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ca6a:	f7f5 fe69 	bl	8002740 <HAL_GetTick>
 800ca6e:	4602      	mov	r2, r0
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	1ad3      	subs	r3, r2, r3
 800ca74:	2b02      	cmp	r3, #2
 800ca76:	d901      	bls.n	800ca7c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ca78:	2303      	movs	r3, #3
 800ca7a:	e006      	b.n	800ca8a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ca7c:	4b05      	ldr	r3, [pc, #20]	@ (800ca94 <RCCEx_PLL3_Config+0x15c>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d0f0      	beq.n	800ca6a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ca88:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3710      	adds	r7, #16
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	58024400 	.word	0x58024400
 800ca98:	ffff0007 	.word	0xffff0007

0800ca9c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ca9c:	b580      	push	{r7, lr}
 800ca9e:	b084      	sub	sp, #16
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d101      	bne.n	800caae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800caaa:	2301      	movs	r3, #1
 800caac:	e10f      	b.n	800ccce <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	2200      	movs	r2, #0
 800cab2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	4a87      	ldr	r2, [pc, #540]	@ (800ccd8 <HAL_SPI_Init+0x23c>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d00f      	beq.n	800cade <HAL_SPI_Init+0x42>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	681b      	ldr	r3, [r3, #0]
 800cac2:	4a86      	ldr	r2, [pc, #536]	@ (800ccdc <HAL_SPI_Init+0x240>)
 800cac4:	4293      	cmp	r3, r2
 800cac6:	d00a      	beq.n	800cade <HAL_SPI_Init+0x42>
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	4a84      	ldr	r2, [pc, #528]	@ (800cce0 <HAL_SPI_Init+0x244>)
 800cace:	4293      	cmp	r3, r2
 800cad0:	d005      	beq.n	800cade <HAL_SPI_Init+0x42>
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	68db      	ldr	r3, [r3, #12]
 800cad6:	2b0f      	cmp	r3, #15
 800cad8:	d901      	bls.n	800cade <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800cada:	2301      	movs	r3, #1
 800cadc:	e0f7      	b.n	800ccce <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 fbba 	bl	800d258 <SPI_GetPacketSize>
 800cae4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	4a7b      	ldr	r2, [pc, #492]	@ (800ccd8 <HAL_SPI_Init+0x23c>)
 800caec:	4293      	cmp	r3, r2
 800caee:	d00c      	beq.n	800cb0a <HAL_SPI_Init+0x6e>
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	681b      	ldr	r3, [r3, #0]
 800caf4:	4a79      	ldr	r2, [pc, #484]	@ (800ccdc <HAL_SPI_Init+0x240>)
 800caf6:	4293      	cmp	r3, r2
 800caf8:	d007      	beq.n	800cb0a <HAL_SPI_Init+0x6e>
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	4a78      	ldr	r2, [pc, #480]	@ (800cce0 <HAL_SPI_Init+0x244>)
 800cb00:	4293      	cmp	r3, r2
 800cb02:	d002      	beq.n	800cb0a <HAL_SPI_Init+0x6e>
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	2b08      	cmp	r3, #8
 800cb08:	d811      	bhi.n	800cb2e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cb0e:	4a72      	ldr	r2, [pc, #456]	@ (800ccd8 <HAL_SPI_Init+0x23c>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d009      	beq.n	800cb28 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	4a70      	ldr	r2, [pc, #448]	@ (800ccdc <HAL_SPI_Init+0x240>)
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d004      	beq.n	800cb28 <HAL_SPI_Init+0x8c>
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	4a6f      	ldr	r2, [pc, #444]	@ (800cce0 <HAL_SPI_Init+0x244>)
 800cb24:	4293      	cmp	r3, r2
 800cb26:	d104      	bne.n	800cb32 <HAL_SPI_Init+0x96>
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	2b10      	cmp	r3, #16
 800cb2c:	d901      	bls.n	800cb32 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800cb2e:	2301      	movs	r3, #1
 800cb30:	e0cd      	b.n	800ccce <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cb38:	b2db      	uxtb	r3, r3
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d106      	bne.n	800cb4c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	2200      	movs	r2, #0
 800cb42:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cb46:	6878      	ldr	r0, [r7, #4]
 800cb48:	f7f5 f8aa 	bl	8001ca0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2202      	movs	r2, #2
 800cb50:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	681a      	ldr	r2, [r3, #0]
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	f022 0201 	bic.w	r2, r2, #1
 800cb62:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	689b      	ldr	r3, [r3, #8]
 800cb6a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cb6e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	699b      	ldr	r3, [r3, #24]
 800cb74:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cb78:	d119      	bne.n	800cbae <HAL_SPI_Init+0x112>
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	685b      	ldr	r3, [r3, #4]
 800cb7e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cb82:	d103      	bne.n	800cb8c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d008      	beq.n	800cb9e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d10c      	bne.n	800cbae <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cb98:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb9c:	d107      	bne.n	800cbae <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	681a      	ldr	r2, [r3, #0]
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cbac:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	685b      	ldr	r3, [r3, #4]
 800cbb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d00f      	beq.n	800cbda <HAL_SPI_Init+0x13e>
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	68db      	ldr	r3, [r3, #12]
 800cbbe:	2b06      	cmp	r3, #6
 800cbc0:	d90b      	bls.n	800cbda <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	430a      	orrs	r2, r1
 800cbd6:	601a      	str	r2, [r3, #0]
 800cbd8:	e007      	b.n	800cbea <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	681a      	ldr	r2, [r3, #0]
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cbe8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	69da      	ldr	r2, [r3, #28]
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cbf2:	431a      	orrs	r2, r3
 800cbf4:	68bb      	ldr	r3, [r7, #8]
 800cbf6:	431a      	orrs	r2, r3
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cbfc:	ea42 0103 	orr.w	r1, r2, r3
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	68da      	ldr	r2, [r3, #12]
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	430a      	orrs	r2, r1
 800cc0a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc14:	431a      	orrs	r2, r3
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc1a:	431a      	orrs	r2, r3
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	699b      	ldr	r3, [r3, #24]
 800cc20:	431a      	orrs	r2, r3
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	691b      	ldr	r3, [r3, #16]
 800cc26:	431a      	orrs	r2, r3
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	695b      	ldr	r3, [r3, #20]
 800cc2c:	431a      	orrs	r2, r3
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6a1b      	ldr	r3, [r3, #32]
 800cc32:	431a      	orrs	r2, r3
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	685b      	ldr	r3, [r3, #4]
 800cc38:	431a      	orrs	r2, r3
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc3e:	431a      	orrs	r2, r3
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	689b      	ldr	r3, [r3, #8]
 800cc44:	431a      	orrs	r2, r3
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cc4a:	ea42 0103 	orr.w	r1, r2, r3
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	681b      	ldr	r3, [r3, #0]
 800cc56:	430a      	orrs	r2, r1
 800cc58:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	685b      	ldr	r3, [r3, #4]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d113      	bne.n	800cc8a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	689b      	ldr	r3, [r3, #8]
 800cc68:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cc74:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	689b      	ldr	r3, [r3, #8]
 800cc7c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800cc88:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	f022 0201 	bic.w	r2, r2, #1
 800cc98:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	685b      	ldr	r3, [r3, #4]
 800cc9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d00a      	beq.n	800ccbc <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	68db      	ldr	r3, [r3, #12]
 800ccac:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	430a      	orrs	r2, r1
 800ccba:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2201      	movs	r2, #1
 800ccc8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800cccc:	2300      	movs	r3, #0
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3710      	adds	r7, #16
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
 800ccd6:	bf00      	nop
 800ccd8:	40013000 	.word	0x40013000
 800ccdc:	40003800 	.word	0x40003800
 800cce0:	40003c00 	.word	0x40003c00

0800cce4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800cce4:	b580      	push	{r7, lr}
 800cce6:	b08a      	sub	sp, #40	@ 0x28
 800cce8:	af00      	add	r7, sp, #0
 800ccea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	691b      	ldr	r3, [r3, #16]
 800ccf2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	695b      	ldr	r3, [r3, #20]
 800ccfa:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800ccfc:	6a3a      	ldr	r2, [r7, #32]
 800ccfe:	69fb      	ldr	r3, [r7, #28]
 800cd00:	4013      	ands	r3, r2
 800cd02:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800cd04:	687b      	ldr	r3, [r7, #4]
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	689b      	ldr	r3, [r3, #8]
 800cd0a:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cd16:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	3330      	adds	r3, #48	@ 0x30
 800cd1e:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800cd20:	69fb      	ldr	r3, [r7, #28]
 800cd22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d010      	beq.n	800cd4c <HAL_SPI_IRQHandler+0x68>
 800cd2a:	6a3b      	ldr	r3, [r7, #32]
 800cd2c:	f003 0308 	and.w	r3, r3, #8
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d00b      	beq.n	800cd4c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	699a      	ldr	r2, [r3, #24]
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cd42:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f000 f9c3 	bl	800d0d0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800cd4a:	e192      	b.n	800d072 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800cd4c:	69bb      	ldr	r3, [r7, #24]
 800cd4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d113      	bne.n	800cd7e <HAL_SPI_IRQHandler+0x9a>
 800cd56:	69bb      	ldr	r3, [r7, #24]
 800cd58:	f003 0320 	and.w	r3, r3, #32
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d10e      	bne.n	800cd7e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800cd60:	69bb      	ldr	r3, [r7, #24]
 800cd62:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d009      	beq.n	800cd7e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd6e:	6878      	ldr	r0, [r7, #4]
 800cd70:	4798      	blx	r3
    hspi->RxISR(hspi);
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd76:	6878      	ldr	r0, [r7, #4]
 800cd78:	4798      	blx	r3
    handled = 1UL;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800cd7e:	69bb      	ldr	r3, [r7, #24]
 800cd80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d10f      	bne.n	800cda8 <HAL_SPI_IRQHandler+0xc4>
 800cd88:	69bb      	ldr	r3, [r7, #24]
 800cd8a:	f003 0301 	and.w	r3, r3, #1
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d00a      	beq.n	800cda8 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800cd92:	69bb      	ldr	r3, [r7, #24]
 800cd94:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d105      	bne.n	800cda8 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	4798      	blx	r3
    handled = 1UL;
 800cda4:	2301      	movs	r3, #1
 800cda6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800cda8:	69bb      	ldr	r3, [r7, #24]
 800cdaa:	f003 0320 	and.w	r3, r3, #32
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d10f      	bne.n	800cdd2 <HAL_SPI_IRQHandler+0xee>
 800cdb2:	69bb      	ldr	r3, [r7, #24]
 800cdb4:	f003 0302 	and.w	r3, r3, #2
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d00a      	beq.n	800cdd2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800cdbc:	69bb      	ldr	r3, [r7, #24]
 800cdbe:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d105      	bne.n	800cdd2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cdca:	6878      	ldr	r0, [r7, #4]
 800cdcc:	4798      	blx	r3
    handled = 1UL;
 800cdce:	2301      	movs	r3, #1
 800cdd0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800cdd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	f040 8147 	bne.w	800d068 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800cdda:	69bb      	ldr	r3, [r7, #24]
 800cddc:	f003 0308 	and.w	r3, r3, #8
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	f000 808b 	beq.w	800cefc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	699a      	ldr	r2, [r3, #24]
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f042 0208 	orr.w	r2, r2, #8
 800cdf4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	699a      	ldr	r2, [r3, #24]
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f042 0210 	orr.w	r2, r2, #16
 800ce04:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	699a      	ldr	r2, [r3, #24]
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ce14:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	691a      	ldr	r2, [r3, #16]
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	f022 0208 	bic.w	r2, r2, #8
 800ce24:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	689b      	ldr	r3, [r3, #8]
 800ce2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d13d      	bne.n	800ceb0 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800ce34:	e036      	b.n	800cea4 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	68db      	ldr	r3, [r3, #12]
 800ce3a:	2b0f      	cmp	r3, #15
 800ce3c:	d90b      	bls.n	800ce56 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	681a      	ldr	r2, [r3, #0]
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce46:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800ce48:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce4e:	1d1a      	adds	r2, r3, #4
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	665a      	str	r2, [r3, #100]	@ 0x64
 800ce54:	e01d      	b.n	800ce92 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	68db      	ldr	r3, [r3, #12]
 800ce5a:	2b07      	cmp	r3, #7
 800ce5c:	d90b      	bls.n	800ce76 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ce5e:	687b      	ldr	r3, [r7, #4]
 800ce60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce62:	68fa      	ldr	r2, [r7, #12]
 800ce64:	8812      	ldrh	r2, [r2, #0]
 800ce66:	b292      	uxth	r2, r2
 800ce68:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce6e:	1c9a      	adds	r2, r3, #2
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	665a      	str	r2, [r3, #100]	@ 0x64
 800ce74:	e00d      	b.n	800ce92 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce82:	7812      	ldrb	r2, [r2, #0]
 800ce84:	b2d2      	uxtb	r2, r2
 800ce86:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ce8c:	1c5a      	adds	r2, r3, #1
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ce98:	b29b      	uxth	r3, r3
 800ce9a:	3b01      	subs	r3, #1
 800ce9c:	b29a      	uxth	r2, r3
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d1c2      	bne.n	800ce36 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800ceb0:	6878      	ldr	r0, [r7, #4]
 800ceb2:	f000 f931 	bl	800d118 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	2201      	movs	r2, #1
 800ceba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d003      	beq.n	800ced0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800cec8:	6878      	ldr	r0, [r7, #4]
 800ceca:	f000 f8f7 	bl	800d0bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800cece:	e0d0      	b.n	800d072 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800ced0:	7cfb      	ldrb	r3, [r7, #19]
 800ced2:	2b05      	cmp	r3, #5
 800ced4:	d103      	bne.n	800cede <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	f000 f8e6 	bl	800d0a8 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800cedc:	e0c6      	b.n	800d06c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800cede:	7cfb      	ldrb	r3, [r7, #19]
 800cee0:	2b04      	cmp	r3, #4
 800cee2:	d103      	bne.n	800ceec <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800cee4:	6878      	ldr	r0, [r7, #4]
 800cee6:	f000 f8d5 	bl	800d094 <HAL_SPI_RxCpltCallback>
    return;
 800ceea:	e0bf      	b.n	800d06c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800ceec:	7cfb      	ldrb	r3, [r7, #19]
 800ceee:	2b03      	cmp	r3, #3
 800cef0:	f040 80bc 	bne.w	800d06c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800cef4:	6878      	ldr	r0, [r7, #4]
 800cef6:	f000 f8c3 	bl	800d080 <HAL_SPI_TxCpltCallback>
    return;
 800cefa:	e0b7      	b.n	800d06c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800cefc:	69bb      	ldr	r3, [r7, #24]
 800cefe:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	f000 80b5 	beq.w	800d072 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800cf08:	69bb      	ldr	r3, [r7, #24]
 800cf0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d00f      	beq.n	800cf32 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf18:	f043 0204 	orr.w	r2, r3, #4
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	699a      	ldr	r2, [r3, #24]
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800cf30:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800cf32:	69bb      	ldr	r3, [r7, #24]
 800cf34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d00f      	beq.n	800cf5c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf42:	f043 0201 	orr.w	r2, r3, #1
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	699a      	ldr	r2, [r3, #24]
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cf5a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800cf5c:	69bb      	ldr	r3, [r7, #24]
 800cf5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d00f      	beq.n	800cf86 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf6c:	f043 0208 	orr.w	r2, r3, #8
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	699a      	ldr	r2, [r3, #24]
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cf84:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800cf86:	69bb      	ldr	r3, [r7, #24]
 800cf88:	f003 0320 	and.w	r3, r3, #32
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d00f      	beq.n	800cfb0 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cf96:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	699a      	ldr	r2, [r3, #24]
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	f042 0220 	orr.w	r2, r2, #32
 800cfae:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d05a      	beq.n	800d070 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	681a      	ldr	r2, [r3, #0]
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	f022 0201 	bic.w	r2, r2, #1
 800cfc8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	6919      	ldr	r1, [r3, #16]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681a      	ldr	r2, [r3, #0]
 800cfd4:	4b28      	ldr	r3, [pc, #160]	@ (800d078 <HAL_SPI_IRQHandler+0x394>)
 800cfd6:	400b      	ands	r3, r1
 800cfd8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800cfda:	697b      	ldr	r3, [r7, #20]
 800cfdc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800cfe0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800cfe4:	d138      	bne.n	800d058 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	689a      	ldr	r2, [r3, #8]
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800cff4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d013      	beq.n	800d026 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d002:	4a1e      	ldr	r2, [pc, #120]	@ (800d07c <HAL_SPI_IRQHandler+0x398>)
 800d004:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d00a:	4618      	mov	r0, r3
 800d00c:	f7f7 fbe0 	bl	80047d0 <HAL_DMA_Abort_IT>
 800d010:	4603      	mov	r3, r0
 800d012:	2b00      	cmp	r3, #0
 800d014:	d007      	beq.n	800d026 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d01c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d020      	beq.n	800d070 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d032:	4a12      	ldr	r2, [pc, #72]	@ (800d07c <HAL_SPI_IRQHandler+0x398>)
 800d034:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d03a:	4618      	mov	r0, r3
 800d03c:	f7f7 fbc8 	bl	80047d0 <HAL_DMA_Abort_IT>
 800d040:	4603      	mov	r3, r0
 800d042:	2b00      	cmp	r3, #0
 800d044:	d014      	beq.n	800d070 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d04c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d056:	e00b      	b.n	800d070 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	2201      	movs	r2, #1
 800d05c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800d060:	6878      	ldr	r0, [r7, #4]
 800d062:	f000 f82b 	bl	800d0bc <HAL_SPI_ErrorCallback>
    return;
 800d066:	e003      	b.n	800d070 <HAL_SPI_IRQHandler+0x38c>
    return;
 800d068:	bf00      	nop
 800d06a:	e002      	b.n	800d072 <HAL_SPI_IRQHandler+0x38e>
    return;
 800d06c:	bf00      	nop
 800d06e:	e000      	b.n	800d072 <HAL_SPI_IRQHandler+0x38e>
    return;
 800d070:	bf00      	nop
  }
}
 800d072:	3728      	adds	r7, #40	@ 0x28
 800d074:	46bd      	mov	sp, r7
 800d076:	bd80      	pop	{r7, pc}
 800d078:	fffffc94 	.word	0xfffffc94
 800d07c:	0800d0e5 	.word	0x0800d0e5

0800d080 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d080:	b480      	push	{r7}
 800d082:	b083      	sub	sp, #12
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800d088:	bf00      	nop
 800d08a:	370c      	adds	r7, #12
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr

0800d094 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d094:	b480      	push	{r7}
 800d096:	b083      	sub	sp, #12
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800d09c:	bf00      	nop
 800d09e:	370c      	adds	r7, #12
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr

0800d0a8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d0a8:	b480      	push	{r7}
 800d0aa:	b083      	sub	sp, #12
 800d0ac:	af00      	add	r7, sp, #0
 800d0ae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800d0b0:	bf00      	nop
 800d0b2:	370c      	adds	r7, #12
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ba:	4770      	bx	lr

0800d0bc <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b083      	sub	sp, #12
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800d0c4:	bf00      	nop
 800d0c6:	370c      	adds	r7, #12
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ce:	4770      	bx	lr

0800d0d0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d0d0:	b480      	push	{r7}
 800d0d2:	b083      	sub	sp, #12
 800d0d4:	af00      	add	r7, sp, #0
 800d0d6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800d0d8:	bf00      	nop
 800d0da:	370c      	adds	r7, #12
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr

0800d0e4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b084      	sub	sp, #16
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0f0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	2200      	movs	r2, #0
 800d0fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	2201      	movs	r2, #1
 800d106:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d10a:	68f8      	ldr	r0, [r7, #12]
 800d10c:	f7ff ffd6 	bl	800d0bc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d110:	bf00      	nop
 800d112:	3710      	adds	r7, #16
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}

0800d118 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d118:	b480      	push	{r7}
 800d11a:	b085      	sub	sp, #20
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	695b      	ldr	r3, [r3, #20]
 800d126:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	699a      	ldr	r2, [r3, #24]
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f042 0208 	orr.w	r2, r2, #8
 800d136:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	699a      	ldr	r2, [r3, #24]
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	f042 0210 	orr.w	r2, r2, #16
 800d146:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	681a      	ldr	r2, [r3, #0]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f022 0201 	bic.w	r2, r2, #1
 800d156:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	6919      	ldr	r1, [r3, #16]
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681a      	ldr	r2, [r3, #0]
 800d162:	4b3c      	ldr	r3, [pc, #240]	@ (800d254 <SPI_CloseTransfer+0x13c>)
 800d164:	400b      	ands	r3, r1
 800d166:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	689a      	ldr	r2, [r3, #8]
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d176:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d17e:	b2db      	uxtb	r3, r3
 800d180:	2b04      	cmp	r3, #4
 800d182:	d014      	beq.n	800d1ae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	f003 0320 	and.w	r3, r3, #32
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d00f      	beq.n	800d1ae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d194:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d198:	687b      	ldr	r3, [r7, #4]
 800d19a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	699a      	ldr	r2, [r3, #24]
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	f042 0220 	orr.w	r2, r2, #32
 800d1ac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d1b4:	b2db      	uxtb	r3, r3
 800d1b6:	2b03      	cmp	r3, #3
 800d1b8:	d014      	beq.n	800d1e4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d00f      	beq.n	800d1e4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d1ca:	f043 0204 	orr.w	r2, r3, #4
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	699a      	ldr	r2, [r3, #24]
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d1e2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d00f      	beq.n	800d20e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d1f4:	f043 0201 	orr.w	r2, r3, #1
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	699a      	ldr	r2, [r3, #24]
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d20c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d214:	2b00      	cmp	r3, #0
 800d216:	d00f      	beq.n	800d238 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d21e:	f043 0208 	orr.w	r2, r3, #8
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	699a      	ldr	r2, [r3, #24]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d236:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2200      	movs	r2, #0
 800d23c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	2200      	movs	r2, #0
 800d244:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800d248:	bf00      	nop
 800d24a:	3714      	adds	r7, #20
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr
 800d254:	fffffc90 	.word	0xfffffc90

0800d258 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800d258:	b480      	push	{r7}
 800d25a:	b085      	sub	sp, #20
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d264:	095b      	lsrs	r3, r3, #5
 800d266:	3301      	adds	r3, #1
 800d268:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	3301      	adds	r3, #1
 800d270:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d272:	68bb      	ldr	r3, [r7, #8]
 800d274:	3307      	adds	r3, #7
 800d276:	08db      	lsrs	r3, r3, #3
 800d278:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d27a:	68bb      	ldr	r3, [r7, #8]
 800d27c:	68fa      	ldr	r2, [r7, #12]
 800d27e:	fb02 f303 	mul.w	r3, r2, r3
}
 800d282:	4618      	mov	r0, r3
 800d284:	3714      	adds	r7, #20
 800d286:	46bd      	mov	sp, r7
 800d288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28c:	4770      	bx	lr

0800d28e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d28e:	b580      	push	{r7, lr}
 800d290:	b082      	sub	sp, #8
 800d292:	af00      	add	r7, sp, #0
 800d294:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d101      	bne.n	800d2a0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d29c:	2301      	movs	r3, #1
 800d29e:	e049      	b.n	800d334 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d2a6:	b2db      	uxtb	r3, r3
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d106      	bne.n	800d2ba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d2b4:	6878      	ldr	r0, [r7, #4]
 800d2b6:	f000 f841 	bl	800d33c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2202      	movs	r2, #2
 800d2be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	681a      	ldr	r2, [r3, #0]
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	3304      	adds	r3, #4
 800d2ca:	4619      	mov	r1, r3
 800d2cc:	4610      	mov	r0, r2
 800d2ce:	f000 fb5f 	bl	800d990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	2201      	movs	r2, #1
 800d2d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	2201      	movs	r2, #1
 800d2de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2201      	movs	r2, #1
 800d2e6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	2201      	movs	r2, #1
 800d2ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2201      	movs	r2, #1
 800d2f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2201      	movs	r2, #1
 800d2fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2201      	movs	r2, #1
 800d306:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2201      	movs	r2, #1
 800d30e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2201      	movs	r2, #1
 800d316:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	2201      	movs	r2, #1
 800d31e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	2201      	movs	r2, #1
 800d326:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	2201      	movs	r2, #1
 800d32e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d332:	2300      	movs	r3, #0
}
 800d334:	4618      	mov	r0, r3
 800d336:	3708      	adds	r7, #8
 800d338:	46bd      	mov	sp, r7
 800d33a:	bd80      	pop	{r7, pc}

0800d33c <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800d33c:	b480      	push	{r7}
 800d33e:	b083      	sub	sp, #12
 800d340:	af00      	add	r7, sp, #0
 800d342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800d344:	bf00      	nop
 800d346:	370c      	adds	r7, #12
 800d348:	46bd      	mov	sp, r7
 800d34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34e:	4770      	bx	lr

0800d350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d350:	b480      	push	{r7}
 800d352:	b085      	sub	sp, #20
 800d354:	af00      	add	r7, sp, #0
 800d356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	2b01      	cmp	r3, #1
 800d362:	d001      	beq.n	800d368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d364:	2301      	movs	r3, #1
 800d366:	e05e      	b.n	800d426 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2202      	movs	r2, #2
 800d36c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	681b      	ldr	r3, [r3, #0]
 800d374:	68da      	ldr	r2, [r3, #12]
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f042 0201 	orr.w	r2, r2, #1
 800d37e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	4a2b      	ldr	r2, [pc, #172]	@ (800d434 <HAL_TIM_Base_Start_IT+0xe4>)
 800d386:	4293      	cmp	r3, r2
 800d388:	d02c      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d392:	d027      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	4a27      	ldr	r2, [pc, #156]	@ (800d438 <HAL_TIM_Base_Start_IT+0xe8>)
 800d39a:	4293      	cmp	r3, r2
 800d39c:	d022      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	4a26      	ldr	r2, [pc, #152]	@ (800d43c <HAL_TIM_Base_Start_IT+0xec>)
 800d3a4:	4293      	cmp	r3, r2
 800d3a6:	d01d      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	4a24      	ldr	r2, [pc, #144]	@ (800d440 <HAL_TIM_Base_Start_IT+0xf0>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d018      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4a23      	ldr	r2, [pc, #140]	@ (800d444 <HAL_TIM_Base_Start_IT+0xf4>)
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	d013      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	4a21      	ldr	r2, [pc, #132]	@ (800d448 <HAL_TIM_Base_Start_IT+0xf8>)
 800d3c2:	4293      	cmp	r3, r2
 800d3c4:	d00e      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	4a20      	ldr	r2, [pc, #128]	@ (800d44c <HAL_TIM_Base_Start_IT+0xfc>)
 800d3cc:	4293      	cmp	r3, r2
 800d3ce:	d009      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	4a1e      	ldr	r2, [pc, #120]	@ (800d450 <HAL_TIM_Base_Start_IT+0x100>)
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d004      	beq.n	800d3e4 <HAL_TIM_Base_Start_IT+0x94>
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	4a1d      	ldr	r2, [pc, #116]	@ (800d454 <HAL_TIM_Base_Start_IT+0x104>)
 800d3e0:	4293      	cmp	r3, r2
 800d3e2:	d115      	bne.n	800d410 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	689a      	ldr	r2, [r3, #8]
 800d3ea:	4b1b      	ldr	r3, [pc, #108]	@ (800d458 <HAL_TIM_Base_Start_IT+0x108>)
 800d3ec:	4013      	ands	r3, r2
 800d3ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	2b06      	cmp	r3, #6
 800d3f4:	d015      	beq.n	800d422 <HAL_TIM_Base_Start_IT+0xd2>
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d3fc:	d011      	beq.n	800d422 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	681a      	ldr	r2, [r3, #0]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	f042 0201 	orr.w	r2, r2, #1
 800d40c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d40e:	e008      	b.n	800d422 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	681a      	ldr	r2, [r3, #0]
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	f042 0201 	orr.w	r2, r2, #1
 800d41e:	601a      	str	r2, [r3, #0]
 800d420:	e000      	b.n	800d424 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d422:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d424:	2300      	movs	r3, #0
}
 800d426:	4618      	mov	r0, r3
 800d428:	3714      	adds	r7, #20
 800d42a:	46bd      	mov	sp, r7
 800d42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d430:	4770      	bx	lr
 800d432:	bf00      	nop
 800d434:	40010000 	.word	0x40010000
 800d438:	40000400 	.word	0x40000400
 800d43c:	40000800 	.word	0x40000800
 800d440:	40000c00 	.word	0x40000c00
 800d444:	40010400 	.word	0x40010400
 800d448:	40001800 	.word	0x40001800
 800d44c:	40014000 	.word	0x40014000
 800d450:	4000e000 	.word	0x4000e000
 800d454:	4000e400 	.word	0x4000e400
 800d458:	00010007 	.word	0x00010007

0800d45c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b082      	sub	sp, #8
 800d460:	af00      	add	r7, sp, #0
 800d462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d101      	bne.n	800d46e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800d46a:	2301      	movs	r3, #1
 800d46c:	e049      	b.n	800d502 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d474:	b2db      	uxtb	r3, r3
 800d476:	2b00      	cmp	r3, #0
 800d478:	d106      	bne.n	800d488 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2200      	movs	r2, #0
 800d47e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800d482:	6878      	ldr	r0, [r7, #4]
 800d484:	f7f4 fdee 	bl	8002064 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	2202      	movs	r2, #2
 800d48c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681a      	ldr	r2, [r3, #0]
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	3304      	adds	r3, #4
 800d498:	4619      	mov	r1, r3
 800d49a:	4610      	mov	r0, r2
 800d49c:	f000 fa78 	bl	800d990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	2201      	movs	r2, #1
 800d4a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2201      	movs	r2, #1
 800d4ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	2201      	movs	r2, #1
 800d4b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	2201      	movs	r2, #1
 800d4bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	2201      	movs	r2, #1
 800d4c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2201      	movs	r2, #1
 800d4cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	2201      	movs	r2, #1
 800d4d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2201      	movs	r2, #1
 800d4dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	2201      	movs	r2, #1
 800d4e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2201      	movs	r2, #1
 800d4ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	2201      	movs	r2, #1
 800d4f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800d500:	2300      	movs	r3, #0
}
 800d502:	4618      	mov	r0, r3
 800d504:	3708      	adds	r7, #8
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}

0800d50a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800d50a:	b580      	push	{r7, lr}
 800d50c:	b084      	sub	sp, #16
 800d50e:	af00      	add	r7, sp, #0
 800d510:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	68db      	ldr	r3, [r3, #12]
 800d518:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	691b      	ldr	r3, [r3, #16]
 800d520:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800d522:	68bb      	ldr	r3, [r7, #8]
 800d524:	f003 0302 	and.w	r3, r3, #2
 800d528:	2b00      	cmp	r3, #0
 800d52a:	d020      	beq.n	800d56e <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	f003 0302 	and.w	r3, r3, #2
 800d532:	2b00      	cmp	r3, #0
 800d534:	d01b      	beq.n	800d56e <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	f06f 0202 	mvn.w	r2, #2
 800d53e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2201      	movs	r2, #1
 800d544:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	699b      	ldr	r3, [r3, #24]
 800d54c:	f003 0303 	and.w	r3, r3, #3
 800d550:	2b00      	cmp	r3, #0
 800d552:	d003      	beq.n	800d55c <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800d554:	6878      	ldr	r0, [r7, #4]
 800d556:	f000 f9fd 	bl	800d954 <HAL_TIM_IC_CaptureCallback>
 800d55a:	e005      	b.n	800d568 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f000 f9ef 	bl	800d940 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d562:	6878      	ldr	r0, [r7, #4]
 800d564:	f000 fa00 	bl	800d968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	2200      	movs	r2, #0
 800d56c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800d56e:	68bb      	ldr	r3, [r7, #8]
 800d570:	f003 0304 	and.w	r3, r3, #4
 800d574:	2b00      	cmp	r3, #0
 800d576:	d020      	beq.n	800d5ba <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	f003 0304 	and.w	r3, r3, #4
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d01b      	beq.n	800d5ba <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	f06f 0204 	mvn.w	r2, #4
 800d58a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	2202      	movs	r2, #2
 800d590:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d592:	687b      	ldr	r3, [r7, #4]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	699b      	ldr	r3, [r3, #24]
 800d598:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d003      	beq.n	800d5a8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f000 f9d7 	bl	800d954 <HAL_TIM_IC_CaptureCallback>
 800d5a6:	e005      	b.n	800d5b4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f000 f9c9 	bl	800d940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5ae:	6878      	ldr	r0, [r7, #4]
 800d5b0:	f000 f9da 	bl	800d968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800d5ba:	68bb      	ldr	r3, [r7, #8]
 800d5bc:	f003 0308 	and.w	r3, r3, #8
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d020      	beq.n	800d606 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	f003 0308 	and.w	r3, r3, #8
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d01b      	beq.n	800d606 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	f06f 0208 	mvn.w	r2, #8
 800d5d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	2204      	movs	r2, #4
 800d5dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	69db      	ldr	r3, [r3, #28]
 800d5e4:	f003 0303 	and.w	r3, r3, #3
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d003      	beq.n	800d5f4 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d5ec:	6878      	ldr	r0, [r7, #4]
 800d5ee:	f000 f9b1 	bl	800d954 <HAL_TIM_IC_CaptureCallback>
 800d5f2:	e005      	b.n	800d600 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d5f4:	6878      	ldr	r0, [r7, #4]
 800d5f6:	f000 f9a3 	bl	800d940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d5fa:	6878      	ldr	r0, [r7, #4]
 800d5fc:	f000 f9b4 	bl	800d968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	2200      	movs	r2, #0
 800d604:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800d606:	68bb      	ldr	r3, [r7, #8]
 800d608:	f003 0310 	and.w	r3, r3, #16
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d020      	beq.n	800d652 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	f003 0310 	and.w	r3, r3, #16
 800d616:	2b00      	cmp	r3, #0
 800d618:	d01b      	beq.n	800d652 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	f06f 0210 	mvn.w	r2, #16
 800d622:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d624:	687b      	ldr	r3, [r7, #4]
 800d626:	2208      	movs	r2, #8
 800d628:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	69db      	ldr	r3, [r3, #28]
 800d630:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d634:	2b00      	cmp	r3, #0
 800d636:	d003      	beq.n	800d640 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800d638:	6878      	ldr	r0, [r7, #4]
 800d63a:	f000 f98b 	bl	800d954 <HAL_TIM_IC_CaptureCallback>
 800d63e:	e005      	b.n	800d64c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d640:	6878      	ldr	r0, [r7, #4]
 800d642:	f000 f97d 	bl	800d940 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d646:	6878      	ldr	r0, [r7, #4]
 800d648:	f000 f98e 	bl	800d968 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2200      	movs	r2, #0
 800d650:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800d652:	68bb      	ldr	r3, [r7, #8]
 800d654:	f003 0301 	and.w	r3, r3, #1
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d00c      	beq.n	800d676 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	f003 0301 	and.w	r3, r3, #1
 800d662:	2b00      	cmp	r3, #0
 800d664:	d007      	beq.n	800d676 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	f06f 0201 	mvn.w	r2, #1
 800d66e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f7f4 f801 	bl	8001678 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d104      	bne.n	800d68a <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800d680:	68bb      	ldr	r3, [r7, #8]
 800d682:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800d686:	2b00      	cmp	r3, #0
 800d688:	d00c      	beq.n	800d6a4 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d690:	2b00      	cmp	r3, #0
 800d692:	d007      	beq.n	800d6a4 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800d69c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f000 fe2a 	bl	800e2f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800d6a4:	68bb      	ldr	r3, [r7, #8]
 800d6a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d00c      	beq.n	800d6c8 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d007      	beq.n	800d6c8 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	681b      	ldr	r3, [r3, #0]
 800d6bc:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800d6c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d6c2:	6878      	ldr	r0, [r7, #4]
 800d6c4:	f000 fe22 	bl	800e30c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d00c      	beq.n	800d6ec <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d007      	beq.n	800d6ec <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800d6e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d6e6:	6878      	ldr	r0, [r7, #4]
 800d6e8:	f000 f948 	bl	800d97c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	f003 0320 	and.w	r3, r3, #32
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d00c      	beq.n	800d710 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	f003 0320 	and.w	r3, r3, #32
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d007      	beq.n	800d710 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	681b      	ldr	r3, [r3, #0]
 800d704:	f06f 0220 	mvn.w	r2, #32
 800d708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d70a:	6878      	ldr	r0, [r7, #4]
 800d70c:	f000 fdea 	bl	800e2e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d710:	bf00      	nop
 800d712:	3710      	adds	r7, #16
 800d714:	46bd      	mov	sp, r7
 800d716:	bd80      	pop	{r7, pc}

0800d718 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b086      	sub	sp, #24
 800d71c:	af00      	add	r7, sp, #0
 800d71e:	60f8      	str	r0, [r7, #12]
 800d720:	60b9      	str	r1, [r7, #8]
 800d722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800d724:	2300      	movs	r3, #0
 800d726:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d72e:	2b01      	cmp	r3, #1
 800d730:	d101      	bne.n	800d736 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800d732:	2302      	movs	r3, #2
 800d734:	e0ff      	b.n	800d936 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	2201      	movs	r2, #1
 800d73a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	2b14      	cmp	r3, #20
 800d742:	f200 80f0 	bhi.w	800d926 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800d746:	a201      	add	r2, pc, #4	@ (adr r2, 800d74c <HAL_TIM_PWM_ConfigChannel+0x34>)
 800d748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d74c:	0800d7a1 	.word	0x0800d7a1
 800d750:	0800d927 	.word	0x0800d927
 800d754:	0800d927 	.word	0x0800d927
 800d758:	0800d927 	.word	0x0800d927
 800d75c:	0800d7e1 	.word	0x0800d7e1
 800d760:	0800d927 	.word	0x0800d927
 800d764:	0800d927 	.word	0x0800d927
 800d768:	0800d927 	.word	0x0800d927
 800d76c:	0800d823 	.word	0x0800d823
 800d770:	0800d927 	.word	0x0800d927
 800d774:	0800d927 	.word	0x0800d927
 800d778:	0800d927 	.word	0x0800d927
 800d77c:	0800d863 	.word	0x0800d863
 800d780:	0800d927 	.word	0x0800d927
 800d784:	0800d927 	.word	0x0800d927
 800d788:	0800d927 	.word	0x0800d927
 800d78c:	0800d8a5 	.word	0x0800d8a5
 800d790:	0800d927 	.word	0x0800d927
 800d794:	0800d927 	.word	0x0800d927
 800d798:	0800d927 	.word	0x0800d927
 800d79c:	0800d8e5 	.word	0x0800d8e5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800d7a0:	68fb      	ldr	r3, [r7, #12]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	68b9      	ldr	r1, [r7, #8]
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f000 f99e 	bl	800dae8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	699a      	ldr	r2, [r3, #24]
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f042 0208 	orr.w	r2, r2, #8
 800d7ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	699a      	ldr	r2, [r3, #24]
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	f022 0204 	bic.w	r2, r2, #4
 800d7ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	6999      	ldr	r1, [r3, #24]
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	691a      	ldr	r2, [r3, #16]
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	430a      	orrs	r2, r1
 800d7dc:	619a      	str	r2, [r3, #24]
      break;
 800d7de:	e0a5      	b.n	800d92c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	68b9      	ldr	r1, [r7, #8]
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f000 fa0e 	bl	800dc08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800d7ec:	68fb      	ldr	r3, [r7, #12]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	699a      	ldr	r2, [r3, #24]
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d7fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	699a      	ldr	r2, [r3, #24]
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d80a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	6999      	ldr	r1, [r3, #24]
 800d812:	68bb      	ldr	r3, [r7, #8]
 800d814:	691b      	ldr	r3, [r3, #16]
 800d816:	021a      	lsls	r2, r3, #8
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	430a      	orrs	r2, r1
 800d81e:	619a      	str	r2, [r3, #24]
      break;
 800d820:	e084      	b.n	800d92c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800d822:	68fb      	ldr	r3, [r7, #12]
 800d824:	681b      	ldr	r3, [r3, #0]
 800d826:	68b9      	ldr	r1, [r7, #8]
 800d828:	4618      	mov	r0, r3
 800d82a:	f000 fa77 	bl	800dd1c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	69da      	ldr	r2, [r3, #28]
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	681b      	ldr	r3, [r3, #0]
 800d838:	f042 0208 	orr.w	r2, r2, #8
 800d83c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	69da      	ldr	r2, [r3, #28]
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	f022 0204 	bic.w	r2, r2, #4
 800d84c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	69d9      	ldr	r1, [r3, #28]
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	691a      	ldr	r2, [r3, #16]
 800d858:	68fb      	ldr	r3, [r7, #12]
 800d85a:	681b      	ldr	r3, [r3, #0]
 800d85c:	430a      	orrs	r2, r1
 800d85e:	61da      	str	r2, [r3, #28]
      break;
 800d860:	e064      	b.n	800d92c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	68b9      	ldr	r1, [r7, #8]
 800d868:	4618      	mov	r0, r3
 800d86a:	f000 fadf 	bl	800de2c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	69da      	ldr	r2, [r3, #28]
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d87c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	69da      	ldr	r2, [r3, #28]
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d88c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	69d9      	ldr	r1, [r3, #28]
 800d894:	68bb      	ldr	r3, [r7, #8]
 800d896:	691b      	ldr	r3, [r3, #16]
 800d898:	021a      	lsls	r2, r3, #8
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	430a      	orrs	r2, r1
 800d8a0:	61da      	str	r2, [r3, #28]
      break;
 800d8a2:	e043      	b.n	800d92c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	68b9      	ldr	r1, [r7, #8]
 800d8aa:	4618      	mov	r0, r3
 800d8ac:	f000 fb28 	bl	800df00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	f042 0208 	orr.w	r2, r2, #8
 800d8be:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	f022 0204 	bic.w	r2, r2, #4
 800d8ce:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d8d6:	68bb      	ldr	r3, [r7, #8]
 800d8d8:	691a      	ldr	r2, [r3, #16]
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	430a      	orrs	r2, r1
 800d8e0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d8e2:	e023      	b.n	800d92c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	68b9      	ldr	r1, [r7, #8]
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	f000 fb6c 	bl	800dfc8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d8fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800d90e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800d916:	68bb      	ldr	r3, [r7, #8]
 800d918:	691b      	ldr	r3, [r3, #16]
 800d91a:	021a      	lsls	r2, r3, #8
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	430a      	orrs	r2, r1
 800d922:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800d924:	e002      	b.n	800d92c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800d926:	2301      	movs	r3, #1
 800d928:	75fb      	strb	r3, [r7, #23]
      break;
 800d92a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2200      	movs	r2, #0
 800d930:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800d934:	7dfb      	ldrb	r3, [r7, #23]
}
 800d936:	4618      	mov	r0, r3
 800d938:	3718      	adds	r7, #24
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
 800d93e:	bf00      	nop

0800d940 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d940:	b480      	push	{r7}
 800d942:	b083      	sub	sp, #12
 800d944:	af00      	add	r7, sp, #0
 800d946:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d948:	bf00      	nop
 800d94a:	370c      	adds	r7, #12
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr

0800d954 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d954:	b480      	push	{r7}
 800d956:	b083      	sub	sp, #12
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d95c:	bf00      	nop
 800d95e:	370c      	adds	r7, #12
 800d960:	46bd      	mov	sp, r7
 800d962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d966:	4770      	bx	lr

0800d968 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d968:	b480      	push	{r7}
 800d96a:	b083      	sub	sp, #12
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d970:	bf00      	nop
 800d972:	370c      	adds	r7, #12
 800d974:	46bd      	mov	sp, r7
 800d976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97a:	4770      	bx	lr

0800d97c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d97c:	b480      	push	{r7}
 800d97e:	b083      	sub	sp, #12
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d984:	bf00      	nop
 800d986:	370c      	adds	r7, #12
 800d988:	46bd      	mov	sp, r7
 800d98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d98e:	4770      	bx	lr

0800d990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d990:	b480      	push	{r7}
 800d992:	b085      	sub	sp, #20
 800d994:	af00      	add	r7, sp, #0
 800d996:	6078      	str	r0, [r7, #4]
 800d998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	4a47      	ldr	r2, [pc, #284]	@ (800dac0 <TIM_Base_SetConfig+0x130>)
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	d013      	beq.n	800d9d0 <TIM_Base_SetConfig+0x40>
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9ae:	d00f      	beq.n	800d9d0 <TIM_Base_SetConfig+0x40>
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	4a44      	ldr	r2, [pc, #272]	@ (800dac4 <TIM_Base_SetConfig+0x134>)
 800d9b4:	4293      	cmp	r3, r2
 800d9b6:	d00b      	beq.n	800d9d0 <TIM_Base_SetConfig+0x40>
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	4a43      	ldr	r2, [pc, #268]	@ (800dac8 <TIM_Base_SetConfig+0x138>)
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d007      	beq.n	800d9d0 <TIM_Base_SetConfig+0x40>
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	4a42      	ldr	r2, [pc, #264]	@ (800dacc <TIM_Base_SetConfig+0x13c>)
 800d9c4:	4293      	cmp	r3, r2
 800d9c6:	d003      	beq.n	800d9d0 <TIM_Base_SetConfig+0x40>
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	4a41      	ldr	r2, [pc, #260]	@ (800dad0 <TIM_Base_SetConfig+0x140>)
 800d9cc:	4293      	cmp	r3, r2
 800d9ce:	d108      	bne.n	800d9e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d9d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	685b      	ldr	r3, [r3, #4]
 800d9dc:	68fa      	ldr	r2, [r7, #12]
 800d9de:	4313      	orrs	r3, r2
 800d9e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	4a36      	ldr	r2, [pc, #216]	@ (800dac0 <TIM_Base_SetConfig+0x130>)
 800d9e6:	4293      	cmp	r3, r2
 800d9e8:	d027      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9f0:	d023      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	4a33      	ldr	r2, [pc, #204]	@ (800dac4 <TIM_Base_SetConfig+0x134>)
 800d9f6:	4293      	cmp	r3, r2
 800d9f8:	d01f      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	4a32      	ldr	r2, [pc, #200]	@ (800dac8 <TIM_Base_SetConfig+0x138>)
 800d9fe:	4293      	cmp	r3, r2
 800da00:	d01b      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	4a31      	ldr	r2, [pc, #196]	@ (800dacc <TIM_Base_SetConfig+0x13c>)
 800da06:	4293      	cmp	r3, r2
 800da08:	d017      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	4a30      	ldr	r2, [pc, #192]	@ (800dad0 <TIM_Base_SetConfig+0x140>)
 800da0e:	4293      	cmp	r3, r2
 800da10:	d013      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4a2f      	ldr	r2, [pc, #188]	@ (800dad4 <TIM_Base_SetConfig+0x144>)
 800da16:	4293      	cmp	r3, r2
 800da18:	d00f      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	4a2e      	ldr	r2, [pc, #184]	@ (800dad8 <TIM_Base_SetConfig+0x148>)
 800da1e:	4293      	cmp	r3, r2
 800da20:	d00b      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	4a2d      	ldr	r2, [pc, #180]	@ (800dadc <TIM_Base_SetConfig+0x14c>)
 800da26:	4293      	cmp	r3, r2
 800da28:	d007      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	4a2c      	ldr	r2, [pc, #176]	@ (800dae0 <TIM_Base_SetConfig+0x150>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d003      	beq.n	800da3a <TIM_Base_SetConfig+0xaa>
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	4a2b      	ldr	r2, [pc, #172]	@ (800dae4 <TIM_Base_SetConfig+0x154>)
 800da36:	4293      	cmp	r3, r2
 800da38:	d108      	bne.n	800da4c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800da42:	683b      	ldr	r3, [r7, #0]
 800da44:	68db      	ldr	r3, [r3, #12]
 800da46:	68fa      	ldr	r2, [r7, #12]
 800da48:	4313      	orrs	r3, r2
 800da4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800da52:	683b      	ldr	r3, [r7, #0]
 800da54:	695b      	ldr	r3, [r3, #20]
 800da56:	4313      	orrs	r3, r2
 800da58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	689a      	ldr	r2, [r3, #8]
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	681a      	ldr	r2, [r3, #0]
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	4a14      	ldr	r2, [pc, #80]	@ (800dac0 <TIM_Base_SetConfig+0x130>)
 800da6e:	4293      	cmp	r3, r2
 800da70:	d00f      	beq.n	800da92 <TIM_Base_SetConfig+0x102>
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	4a16      	ldr	r2, [pc, #88]	@ (800dad0 <TIM_Base_SetConfig+0x140>)
 800da76:	4293      	cmp	r3, r2
 800da78:	d00b      	beq.n	800da92 <TIM_Base_SetConfig+0x102>
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	4a15      	ldr	r2, [pc, #84]	@ (800dad4 <TIM_Base_SetConfig+0x144>)
 800da7e:	4293      	cmp	r3, r2
 800da80:	d007      	beq.n	800da92 <TIM_Base_SetConfig+0x102>
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	4a14      	ldr	r2, [pc, #80]	@ (800dad8 <TIM_Base_SetConfig+0x148>)
 800da86:	4293      	cmp	r3, r2
 800da88:	d003      	beq.n	800da92 <TIM_Base_SetConfig+0x102>
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	4a13      	ldr	r2, [pc, #76]	@ (800dadc <TIM_Base_SetConfig+0x14c>)
 800da8e:	4293      	cmp	r3, r2
 800da90:	d103      	bne.n	800da9a <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800da92:	683b      	ldr	r3, [r7, #0]
 800da94:	691a      	ldr	r2, [r3, #16]
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	f043 0204 	orr.w	r2, r3, #4
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2201      	movs	r2, #1
 800daaa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	68fa      	ldr	r2, [r7, #12]
 800dab0:	601a      	str	r2, [r3, #0]
}
 800dab2:	bf00      	nop
 800dab4:	3714      	adds	r7, #20
 800dab6:	46bd      	mov	sp, r7
 800dab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabc:	4770      	bx	lr
 800dabe:	bf00      	nop
 800dac0:	40010000 	.word	0x40010000
 800dac4:	40000400 	.word	0x40000400
 800dac8:	40000800 	.word	0x40000800
 800dacc:	40000c00 	.word	0x40000c00
 800dad0:	40010400 	.word	0x40010400
 800dad4:	40014000 	.word	0x40014000
 800dad8:	40014400 	.word	0x40014400
 800dadc:	40014800 	.word	0x40014800
 800dae0:	4000e000 	.word	0x4000e000
 800dae4:	4000e400 	.word	0x4000e400

0800dae8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dae8:	b480      	push	{r7}
 800daea:	b087      	sub	sp, #28
 800daec:	af00      	add	r7, sp, #0
 800daee:	6078      	str	r0, [r7, #4]
 800daf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	6a1b      	ldr	r3, [r3, #32]
 800daf6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	6a1b      	ldr	r3, [r3, #32]
 800dafc:	f023 0201 	bic.w	r2, r3, #1
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	685b      	ldr	r3, [r3, #4]
 800db08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	699b      	ldr	r3, [r3, #24]
 800db0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	4b37      	ldr	r3, [pc, #220]	@ (800dbf0 <TIM_OC1_SetConfig+0x108>)
 800db14:	4013      	ands	r3, r2
 800db16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	f023 0303 	bic.w	r3, r3, #3
 800db1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800db20:	683b      	ldr	r3, [r7, #0]
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	68fa      	ldr	r2, [r7, #12]
 800db26:	4313      	orrs	r3, r2
 800db28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800db2a:	697b      	ldr	r3, [r7, #20]
 800db2c:	f023 0302 	bic.w	r3, r3, #2
 800db30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800db32:	683b      	ldr	r3, [r7, #0]
 800db34:	689b      	ldr	r3, [r3, #8]
 800db36:	697a      	ldr	r2, [r7, #20]
 800db38:	4313      	orrs	r3, r2
 800db3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	4a2d      	ldr	r2, [pc, #180]	@ (800dbf4 <TIM_OC1_SetConfig+0x10c>)
 800db40:	4293      	cmp	r3, r2
 800db42:	d00f      	beq.n	800db64 <TIM_OC1_SetConfig+0x7c>
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	4a2c      	ldr	r2, [pc, #176]	@ (800dbf8 <TIM_OC1_SetConfig+0x110>)
 800db48:	4293      	cmp	r3, r2
 800db4a:	d00b      	beq.n	800db64 <TIM_OC1_SetConfig+0x7c>
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	4a2b      	ldr	r2, [pc, #172]	@ (800dbfc <TIM_OC1_SetConfig+0x114>)
 800db50:	4293      	cmp	r3, r2
 800db52:	d007      	beq.n	800db64 <TIM_OC1_SetConfig+0x7c>
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	4a2a      	ldr	r2, [pc, #168]	@ (800dc00 <TIM_OC1_SetConfig+0x118>)
 800db58:	4293      	cmp	r3, r2
 800db5a:	d003      	beq.n	800db64 <TIM_OC1_SetConfig+0x7c>
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	4a29      	ldr	r2, [pc, #164]	@ (800dc04 <TIM_OC1_SetConfig+0x11c>)
 800db60:	4293      	cmp	r3, r2
 800db62:	d10c      	bne.n	800db7e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800db64:	697b      	ldr	r3, [r7, #20]
 800db66:	f023 0308 	bic.w	r3, r3, #8
 800db6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	68db      	ldr	r3, [r3, #12]
 800db70:	697a      	ldr	r2, [r7, #20]
 800db72:	4313      	orrs	r3, r2
 800db74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800db76:	697b      	ldr	r3, [r7, #20]
 800db78:	f023 0304 	bic.w	r3, r3, #4
 800db7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	4a1c      	ldr	r2, [pc, #112]	@ (800dbf4 <TIM_OC1_SetConfig+0x10c>)
 800db82:	4293      	cmp	r3, r2
 800db84:	d00f      	beq.n	800dba6 <TIM_OC1_SetConfig+0xbe>
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	4a1b      	ldr	r2, [pc, #108]	@ (800dbf8 <TIM_OC1_SetConfig+0x110>)
 800db8a:	4293      	cmp	r3, r2
 800db8c:	d00b      	beq.n	800dba6 <TIM_OC1_SetConfig+0xbe>
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	4a1a      	ldr	r2, [pc, #104]	@ (800dbfc <TIM_OC1_SetConfig+0x114>)
 800db92:	4293      	cmp	r3, r2
 800db94:	d007      	beq.n	800dba6 <TIM_OC1_SetConfig+0xbe>
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	4a19      	ldr	r2, [pc, #100]	@ (800dc00 <TIM_OC1_SetConfig+0x118>)
 800db9a:	4293      	cmp	r3, r2
 800db9c:	d003      	beq.n	800dba6 <TIM_OC1_SetConfig+0xbe>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	4a18      	ldr	r2, [pc, #96]	@ (800dc04 <TIM_OC1_SetConfig+0x11c>)
 800dba2:	4293      	cmp	r3, r2
 800dba4:	d111      	bne.n	800dbca <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dbac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800dbae:	693b      	ldr	r3, [r7, #16]
 800dbb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dbb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	695b      	ldr	r3, [r3, #20]
 800dbba:	693a      	ldr	r2, [r7, #16]
 800dbbc:	4313      	orrs	r3, r2
 800dbbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	699b      	ldr	r3, [r3, #24]
 800dbc4:	693a      	ldr	r2, [r7, #16]
 800dbc6:	4313      	orrs	r3, r2
 800dbc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	693a      	ldr	r2, [r7, #16]
 800dbce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	68fa      	ldr	r2, [r7, #12]
 800dbd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800dbd6:	683b      	ldr	r3, [r7, #0]
 800dbd8:	685a      	ldr	r2, [r3, #4]
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	697a      	ldr	r2, [r7, #20]
 800dbe2:	621a      	str	r2, [r3, #32]
}
 800dbe4:	bf00      	nop
 800dbe6:	371c      	adds	r7, #28
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbee:	4770      	bx	lr
 800dbf0:	fffeff8f 	.word	0xfffeff8f
 800dbf4:	40010000 	.word	0x40010000
 800dbf8:	40010400 	.word	0x40010400
 800dbfc:	40014000 	.word	0x40014000
 800dc00:	40014400 	.word	0x40014400
 800dc04:	40014800 	.word	0x40014800

0800dc08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b087      	sub	sp, #28
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	6a1b      	ldr	r3, [r3, #32]
 800dc16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	6a1b      	ldr	r3, [r3, #32]
 800dc1c:	f023 0210 	bic.w	r2, r3, #16
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	685b      	ldr	r3, [r3, #4]
 800dc28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	699b      	ldr	r3, [r3, #24]
 800dc2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800dc30:	68fa      	ldr	r2, [r7, #12]
 800dc32:	4b34      	ldr	r3, [pc, #208]	@ (800dd04 <TIM_OC2_SetConfig+0xfc>)
 800dc34:	4013      	ands	r3, r2
 800dc36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dc3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	021b      	lsls	r3, r3, #8
 800dc46:	68fa      	ldr	r2, [r7, #12]
 800dc48:	4313      	orrs	r3, r2
 800dc4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800dc4c:	697b      	ldr	r3, [r7, #20]
 800dc4e:	f023 0320 	bic.w	r3, r3, #32
 800dc52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	011b      	lsls	r3, r3, #4
 800dc5a:	697a      	ldr	r2, [r7, #20]
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	4a29      	ldr	r2, [pc, #164]	@ (800dd08 <TIM_OC2_SetConfig+0x100>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d003      	beq.n	800dc70 <TIM_OC2_SetConfig+0x68>
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	4a28      	ldr	r2, [pc, #160]	@ (800dd0c <TIM_OC2_SetConfig+0x104>)
 800dc6c:	4293      	cmp	r3, r2
 800dc6e:	d10d      	bne.n	800dc8c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800dc70:	697b      	ldr	r3, [r7, #20]
 800dc72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800dc76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800dc78:	683b      	ldr	r3, [r7, #0]
 800dc7a:	68db      	ldr	r3, [r3, #12]
 800dc7c:	011b      	lsls	r3, r3, #4
 800dc7e:	697a      	ldr	r2, [r7, #20]
 800dc80:	4313      	orrs	r3, r2
 800dc82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800dc84:	697b      	ldr	r3, [r7, #20]
 800dc86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	4a1e      	ldr	r2, [pc, #120]	@ (800dd08 <TIM_OC2_SetConfig+0x100>)
 800dc90:	4293      	cmp	r3, r2
 800dc92:	d00f      	beq.n	800dcb4 <TIM_OC2_SetConfig+0xac>
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	4a1d      	ldr	r2, [pc, #116]	@ (800dd0c <TIM_OC2_SetConfig+0x104>)
 800dc98:	4293      	cmp	r3, r2
 800dc9a:	d00b      	beq.n	800dcb4 <TIM_OC2_SetConfig+0xac>
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	4a1c      	ldr	r2, [pc, #112]	@ (800dd10 <TIM_OC2_SetConfig+0x108>)
 800dca0:	4293      	cmp	r3, r2
 800dca2:	d007      	beq.n	800dcb4 <TIM_OC2_SetConfig+0xac>
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	4a1b      	ldr	r2, [pc, #108]	@ (800dd14 <TIM_OC2_SetConfig+0x10c>)
 800dca8:	4293      	cmp	r3, r2
 800dcaa:	d003      	beq.n	800dcb4 <TIM_OC2_SetConfig+0xac>
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	4a1a      	ldr	r2, [pc, #104]	@ (800dd18 <TIM_OC2_SetConfig+0x110>)
 800dcb0:	4293      	cmp	r3, r2
 800dcb2:	d113      	bne.n	800dcdc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800dcb4:	693b      	ldr	r3, [r7, #16]
 800dcb6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dcba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dcc2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	695b      	ldr	r3, [r3, #20]
 800dcc8:	009b      	lsls	r3, r3, #2
 800dcca:	693a      	ldr	r2, [r7, #16]
 800dccc:	4313      	orrs	r3, r2
 800dcce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	699b      	ldr	r3, [r3, #24]
 800dcd4:	009b      	lsls	r3, r3, #2
 800dcd6:	693a      	ldr	r2, [r7, #16]
 800dcd8:	4313      	orrs	r3, r2
 800dcda:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	693a      	ldr	r2, [r7, #16]
 800dce0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	68fa      	ldr	r2, [r7, #12]
 800dce6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800dce8:	683b      	ldr	r3, [r7, #0]
 800dcea:	685a      	ldr	r2, [r3, #4]
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	697a      	ldr	r2, [r7, #20]
 800dcf4:	621a      	str	r2, [r3, #32]
}
 800dcf6:	bf00      	nop
 800dcf8:	371c      	adds	r7, #28
 800dcfa:	46bd      	mov	sp, r7
 800dcfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd00:	4770      	bx	lr
 800dd02:	bf00      	nop
 800dd04:	feff8fff 	.word	0xfeff8fff
 800dd08:	40010000 	.word	0x40010000
 800dd0c:	40010400 	.word	0x40010400
 800dd10:	40014000 	.word	0x40014000
 800dd14:	40014400 	.word	0x40014400
 800dd18:	40014800 	.word	0x40014800

0800dd1c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b087      	sub	sp, #28
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
 800dd24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	6a1b      	ldr	r3, [r3, #32]
 800dd2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	6a1b      	ldr	r3, [r3, #32]
 800dd30:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	685b      	ldr	r3, [r3, #4]
 800dd3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	69db      	ldr	r3, [r3, #28]
 800dd42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800dd44:	68fa      	ldr	r2, [r7, #12]
 800dd46:	4b33      	ldr	r3, [pc, #204]	@ (800de14 <TIM_OC3_SetConfig+0xf8>)
 800dd48:	4013      	ands	r3, r2
 800dd4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	f023 0303 	bic.w	r3, r3, #3
 800dd52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	68fa      	ldr	r2, [r7, #12]
 800dd5a:	4313      	orrs	r3, r2
 800dd5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800dd64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800dd66:	683b      	ldr	r3, [r7, #0]
 800dd68:	689b      	ldr	r3, [r3, #8]
 800dd6a:	021b      	lsls	r3, r3, #8
 800dd6c:	697a      	ldr	r2, [r7, #20]
 800dd6e:	4313      	orrs	r3, r2
 800dd70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	4a28      	ldr	r2, [pc, #160]	@ (800de18 <TIM_OC3_SetConfig+0xfc>)
 800dd76:	4293      	cmp	r3, r2
 800dd78:	d003      	beq.n	800dd82 <TIM_OC3_SetConfig+0x66>
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	4a27      	ldr	r2, [pc, #156]	@ (800de1c <TIM_OC3_SetConfig+0x100>)
 800dd7e:	4293      	cmp	r3, r2
 800dd80:	d10d      	bne.n	800dd9e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800dd88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	68db      	ldr	r3, [r3, #12]
 800dd8e:	021b      	lsls	r3, r3, #8
 800dd90:	697a      	ldr	r2, [r7, #20]
 800dd92:	4313      	orrs	r3, r2
 800dd94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800dd96:	697b      	ldr	r3, [r7, #20]
 800dd98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800dd9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	4a1d      	ldr	r2, [pc, #116]	@ (800de18 <TIM_OC3_SetConfig+0xfc>)
 800dda2:	4293      	cmp	r3, r2
 800dda4:	d00f      	beq.n	800ddc6 <TIM_OC3_SetConfig+0xaa>
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	4a1c      	ldr	r2, [pc, #112]	@ (800de1c <TIM_OC3_SetConfig+0x100>)
 800ddaa:	4293      	cmp	r3, r2
 800ddac:	d00b      	beq.n	800ddc6 <TIM_OC3_SetConfig+0xaa>
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	4a1b      	ldr	r2, [pc, #108]	@ (800de20 <TIM_OC3_SetConfig+0x104>)
 800ddb2:	4293      	cmp	r3, r2
 800ddb4:	d007      	beq.n	800ddc6 <TIM_OC3_SetConfig+0xaa>
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	4a1a      	ldr	r2, [pc, #104]	@ (800de24 <TIM_OC3_SetConfig+0x108>)
 800ddba:	4293      	cmp	r3, r2
 800ddbc:	d003      	beq.n	800ddc6 <TIM_OC3_SetConfig+0xaa>
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	4a19      	ldr	r2, [pc, #100]	@ (800de28 <TIM_OC3_SetConfig+0x10c>)
 800ddc2:	4293      	cmp	r3, r2
 800ddc4:	d113      	bne.n	800ddee <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ddcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ddd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ddd6:	683b      	ldr	r3, [r7, #0]
 800ddd8:	695b      	ldr	r3, [r3, #20]
 800ddda:	011b      	lsls	r3, r3, #4
 800dddc:	693a      	ldr	r2, [r7, #16]
 800ddde:	4313      	orrs	r3, r2
 800dde0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	699b      	ldr	r3, [r3, #24]
 800dde6:	011b      	lsls	r3, r3, #4
 800dde8:	693a      	ldr	r2, [r7, #16]
 800ddea:	4313      	orrs	r3, r2
 800ddec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	693a      	ldr	r2, [r7, #16]
 800ddf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	68fa      	ldr	r2, [r7, #12]
 800ddf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ddfa:	683b      	ldr	r3, [r7, #0]
 800ddfc:	685a      	ldr	r2, [r3, #4]
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	697a      	ldr	r2, [r7, #20]
 800de06:	621a      	str	r2, [r3, #32]
}
 800de08:	bf00      	nop
 800de0a:	371c      	adds	r7, #28
 800de0c:	46bd      	mov	sp, r7
 800de0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de12:	4770      	bx	lr
 800de14:	fffeff8f 	.word	0xfffeff8f
 800de18:	40010000 	.word	0x40010000
 800de1c:	40010400 	.word	0x40010400
 800de20:	40014000 	.word	0x40014000
 800de24:	40014400 	.word	0x40014400
 800de28:	40014800 	.word	0x40014800

0800de2c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800de2c:	b480      	push	{r7}
 800de2e:	b087      	sub	sp, #28
 800de30:	af00      	add	r7, sp, #0
 800de32:	6078      	str	r0, [r7, #4]
 800de34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6a1b      	ldr	r3, [r3, #32]
 800de3a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	6a1b      	ldr	r3, [r3, #32]
 800de40:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	685b      	ldr	r3, [r3, #4]
 800de4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	69db      	ldr	r3, [r3, #28]
 800de52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800de54:	68fa      	ldr	r2, [r7, #12]
 800de56:	4b24      	ldr	r3, [pc, #144]	@ (800dee8 <TIM_OC4_SetConfig+0xbc>)
 800de58:	4013      	ands	r3, r2
 800de5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800de62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	021b      	lsls	r3, r3, #8
 800de6a:	68fa      	ldr	r2, [r7, #12]
 800de6c:	4313      	orrs	r3, r2
 800de6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800de76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800de78:	683b      	ldr	r3, [r7, #0]
 800de7a:	689b      	ldr	r3, [r3, #8]
 800de7c:	031b      	lsls	r3, r3, #12
 800de7e:	693a      	ldr	r2, [r7, #16]
 800de80:	4313      	orrs	r3, r2
 800de82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	4a19      	ldr	r2, [pc, #100]	@ (800deec <TIM_OC4_SetConfig+0xc0>)
 800de88:	4293      	cmp	r3, r2
 800de8a:	d00f      	beq.n	800deac <TIM_OC4_SetConfig+0x80>
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	4a18      	ldr	r2, [pc, #96]	@ (800def0 <TIM_OC4_SetConfig+0xc4>)
 800de90:	4293      	cmp	r3, r2
 800de92:	d00b      	beq.n	800deac <TIM_OC4_SetConfig+0x80>
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	4a17      	ldr	r2, [pc, #92]	@ (800def4 <TIM_OC4_SetConfig+0xc8>)
 800de98:	4293      	cmp	r3, r2
 800de9a:	d007      	beq.n	800deac <TIM_OC4_SetConfig+0x80>
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	4a16      	ldr	r2, [pc, #88]	@ (800def8 <TIM_OC4_SetConfig+0xcc>)
 800dea0:	4293      	cmp	r3, r2
 800dea2:	d003      	beq.n	800deac <TIM_OC4_SetConfig+0x80>
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	4a15      	ldr	r2, [pc, #84]	@ (800defc <TIM_OC4_SetConfig+0xd0>)
 800dea8:	4293      	cmp	r3, r2
 800deaa:	d109      	bne.n	800dec0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800deb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	695b      	ldr	r3, [r3, #20]
 800deb8:	019b      	lsls	r3, r3, #6
 800deba:	697a      	ldr	r2, [r7, #20]
 800debc:	4313      	orrs	r3, r2
 800debe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	697a      	ldr	r2, [r7, #20]
 800dec4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	68fa      	ldr	r2, [r7, #12]
 800deca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800decc:	683b      	ldr	r3, [r7, #0]
 800dece:	685a      	ldr	r2, [r3, #4]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	693a      	ldr	r2, [r7, #16]
 800ded8:	621a      	str	r2, [r3, #32]
}
 800deda:	bf00      	nop
 800dedc:	371c      	adds	r7, #28
 800dede:	46bd      	mov	sp, r7
 800dee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee4:	4770      	bx	lr
 800dee6:	bf00      	nop
 800dee8:	feff8fff 	.word	0xfeff8fff
 800deec:	40010000 	.word	0x40010000
 800def0:	40010400 	.word	0x40010400
 800def4:	40014000 	.word	0x40014000
 800def8:	40014400 	.word	0x40014400
 800defc:	40014800 	.word	0x40014800

0800df00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800df00:	b480      	push	{r7}
 800df02:	b087      	sub	sp, #28
 800df04:	af00      	add	r7, sp, #0
 800df06:	6078      	str	r0, [r7, #4]
 800df08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	6a1b      	ldr	r3, [r3, #32]
 800df0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	6a1b      	ldr	r3, [r3, #32]
 800df14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	685b      	ldr	r3, [r3, #4]
 800df20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800df22:	687b      	ldr	r3, [r7, #4]
 800df24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800df28:	68fa      	ldr	r2, [r7, #12]
 800df2a:	4b21      	ldr	r3, [pc, #132]	@ (800dfb0 <TIM_OC5_SetConfig+0xb0>)
 800df2c:	4013      	ands	r3, r2
 800df2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800df30:	683b      	ldr	r3, [r7, #0]
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	68fa      	ldr	r2, [r7, #12]
 800df36:	4313      	orrs	r3, r2
 800df38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800df3a:	693b      	ldr	r3, [r7, #16]
 800df3c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800df40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	689b      	ldr	r3, [r3, #8]
 800df46:	041b      	lsls	r3, r3, #16
 800df48:	693a      	ldr	r2, [r7, #16]
 800df4a:	4313      	orrs	r3, r2
 800df4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	4a18      	ldr	r2, [pc, #96]	@ (800dfb4 <TIM_OC5_SetConfig+0xb4>)
 800df52:	4293      	cmp	r3, r2
 800df54:	d00f      	beq.n	800df76 <TIM_OC5_SetConfig+0x76>
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	4a17      	ldr	r2, [pc, #92]	@ (800dfb8 <TIM_OC5_SetConfig+0xb8>)
 800df5a:	4293      	cmp	r3, r2
 800df5c:	d00b      	beq.n	800df76 <TIM_OC5_SetConfig+0x76>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	4a16      	ldr	r2, [pc, #88]	@ (800dfbc <TIM_OC5_SetConfig+0xbc>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d007      	beq.n	800df76 <TIM_OC5_SetConfig+0x76>
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	4a15      	ldr	r2, [pc, #84]	@ (800dfc0 <TIM_OC5_SetConfig+0xc0>)
 800df6a:	4293      	cmp	r3, r2
 800df6c:	d003      	beq.n	800df76 <TIM_OC5_SetConfig+0x76>
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	4a14      	ldr	r2, [pc, #80]	@ (800dfc4 <TIM_OC5_SetConfig+0xc4>)
 800df72:	4293      	cmp	r3, r2
 800df74:	d109      	bne.n	800df8a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800df7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	695b      	ldr	r3, [r3, #20]
 800df82:	021b      	lsls	r3, r3, #8
 800df84:	697a      	ldr	r2, [r7, #20]
 800df86:	4313      	orrs	r3, r2
 800df88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	697a      	ldr	r2, [r7, #20]
 800df8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	68fa      	ldr	r2, [r7, #12]
 800df94:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800df96:	683b      	ldr	r3, [r7, #0]
 800df98:	685a      	ldr	r2, [r3, #4]
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	693a      	ldr	r2, [r7, #16]
 800dfa2:	621a      	str	r2, [r3, #32]
}
 800dfa4:	bf00      	nop
 800dfa6:	371c      	adds	r7, #28
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr
 800dfb0:	fffeff8f 	.word	0xfffeff8f
 800dfb4:	40010000 	.word	0x40010000
 800dfb8:	40010400 	.word	0x40010400
 800dfbc:	40014000 	.word	0x40014000
 800dfc0:	40014400 	.word	0x40014400
 800dfc4:	40014800 	.word	0x40014800

0800dfc8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800dfc8:	b480      	push	{r7}
 800dfca:	b087      	sub	sp, #28
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
 800dfd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	6a1b      	ldr	r3, [r3, #32]
 800dfd6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	6a1b      	ldr	r3, [r3, #32]
 800dfdc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800dfe4:	687b      	ldr	r3, [r7, #4]
 800dfe6:	685b      	ldr	r3, [r3, #4]
 800dfe8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dfee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800dff0:	68fa      	ldr	r2, [r7, #12]
 800dff2:	4b22      	ldr	r3, [pc, #136]	@ (800e07c <TIM_OC6_SetConfig+0xb4>)
 800dff4:	4013      	ands	r3, r2
 800dff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800dff8:	683b      	ldr	r3, [r7, #0]
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	021b      	lsls	r3, r3, #8
 800dffe:	68fa      	ldr	r2, [r7, #12]
 800e000:	4313      	orrs	r3, r2
 800e002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e004:	693b      	ldr	r3, [r7, #16]
 800e006:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800e00a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	689b      	ldr	r3, [r3, #8]
 800e010:	051b      	lsls	r3, r3, #20
 800e012:	693a      	ldr	r2, [r7, #16]
 800e014:	4313      	orrs	r3, r2
 800e016:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	4a19      	ldr	r2, [pc, #100]	@ (800e080 <TIM_OC6_SetConfig+0xb8>)
 800e01c:	4293      	cmp	r3, r2
 800e01e:	d00f      	beq.n	800e040 <TIM_OC6_SetConfig+0x78>
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	4a18      	ldr	r2, [pc, #96]	@ (800e084 <TIM_OC6_SetConfig+0xbc>)
 800e024:	4293      	cmp	r3, r2
 800e026:	d00b      	beq.n	800e040 <TIM_OC6_SetConfig+0x78>
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	4a17      	ldr	r2, [pc, #92]	@ (800e088 <TIM_OC6_SetConfig+0xc0>)
 800e02c:	4293      	cmp	r3, r2
 800e02e:	d007      	beq.n	800e040 <TIM_OC6_SetConfig+0x78>
 800e030:	687b      	ldr	r3, [r7, #4]
 800e032:	4a16      	ldr	r2, [pc, #88]	@ (800e08c <TIM_OC6_SetConfig+0xc4>)
 800e034:	4293      	cmp	r3, r2
 800e036:	d003      	beq.n	800e040 <TIM_OC6_SetConfig+0x78>
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	4a15      	ldr	r2, [pc, #84]	@ (800e090 <TIM_OC6_SetConfig+0xc8>)
 800e03c:	4293      	cmp	r3, r2
 800e03e:	d109      	bne.n	800e054 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800e040:	697b      	ldr	r3, [r7, #20]
 800e042:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800e046:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	695b      	ldr	r3, [r3, #20]
 800e04c:	029b      	lsls	r3, r3, #10
 800e04e:	697a      	ldr	r2, [r7, #20]
 800e050:	4313      	orrs	r3, r2
 800e052:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	697a      	ldr	r2, [r7, #20]
 800e058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	68fa      	ldr	r2, [r7, #12]
 800e05e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800e060:	683b      	ldr	r3, [r7, #0]
 800e062:	685a      	ldr	r2, [r3, #4]
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e068:	687b      	ldr	r3, [r7, #4]
 800e06a:	693a      	ldr	r2, [r7, #16]
 800e06c:	621a      	str	r2, [r3, #32]
}
 800e06e:	bf00      	nop
 800e070:	371c      	adds	r7, #28
 800e072:	46bd      	mov	sp, r7
 800e074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e078:	4770      	bx	lr
 800e07a:	bf00      	nop
 800e07c:	feff8fff 	.word	0xfeff8fff
 800e080:	40010000 	.word	0x40010000
 800e084:	40010400 	.word	0x40010400
 800e088:	40014000 	.word	0x40014000
 800e08c:	40014400 	.word	0x40014400
 800e090:	40014800 	.word	0x40014800

0800e094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800e094:	b480      	push	{r7}
 800e096:	b085      	sub	sp, #20
 800e098:	af00      	add	r7, sp, #0
 800e09a:	6078      	str	r0, [r7, #4]
 800e09c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	d101      	bne.n	800e0ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800e0a8:	2302      	movs	r3, #2
 800e0aa:	e077      	b.n	800e19c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	2201      	movs	r2, #1
 800e0b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2202      	movs	r2, #2
 800e0b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	685b      	ldr	r3, [r3, #4]
 800e0c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	689b      	ldr	r3, [r3, #8]
 800e0ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	4a35      	ldr	r2, [pc, #212]	@ (800e1a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e0d2:	4293      	cmp	r3, r2
 800e0d4:	d004      	beq.n	800e0e0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	4a34      	ldr	r2, [pc, #208]	@ (800e1ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e0dc:	4293      	cmp	r3, r2
 800e0de:	d108      	bne.n	800e0f2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800e0e6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	685b      	ldr	r3, [r3, #4]
 800e0ec:	68fa      	ldr	r2, [r7, #12]
 800e0ee:	4313      	orrs	r3, r2
 800e0f0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e0f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	68fa      	ldr	r2, [r7, #12]
 800e100:	4313      	orrs	r3, r2
 800e102:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	681b      	ldr	r3, [r3, #0]
 800e108:	68fa      	ldr	r2, [r7, #12]
 800e10a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4a25      	ldr	r2, [pc, #148]	@ (800e1a8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800e112:	4293      	cmp	r3, r2
 800e114:	d02c      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e11e:	d027      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	4a22      	ldr	r2, [pc, #136]	@ (800e1b0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800e126:	4293      	cmp	r3, r2
 800e128:	d022      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	4a21      	ldr	r2, [pc, #132]	@ (800e1b4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800e130:	4293      	cmp	r3, r2
 800e132:	d01d      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	4a1f      	ldr	r2, [pc, #124]	@ (800e1b8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800e13a:	4293      	cmp	r3, r2
 800e13c:	d018      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	4a1a      	ldr	r2, [pc, #104]	@ (800e1ac <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800e144:	4293      	cmp	r3, r2
 800e146:	d013      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	4a1b      	ldr	r2, [pc, #108]	@ (800e1bc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800e14e:	4293      	cmp	r3, r2
 800e150:	d00e      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	4a1a      	ldr	r2, [pc, #104]	@ (800e1c0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800e158:	4293      	cmp	r3, r2
 800e15a:	d009      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	681b      	ldr	r3, [r3, #0]
 800e160:	4a18      	ldr	r2, [pc, #96]	@ (800e1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800e162:	4293      	cmp	r3, r2
 800e164:	d004      	beq.n	800e170 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	681b      	ldr	r3, [r3, #0]
 800e16a:	4a17      	ldr	r2, [pc, #92]	@ (800e1c8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800e16c:	4293      	cmp	r3, r2
 800e16e:	d10c      	bne.n	800e18a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800e170:	68bb      	ldr	r3, [r7, #8]
 800e172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e176:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	689b      	ldr	r3, [r3, #8]
 800e17c:	68ba      	ldr	r2, [r7, #8]
 800e17e:	4313      	orrs	r3, r2
 800e180:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	68ba      	ldr	r2, [r7, #8]
 800e188:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2201      	movs	r2, #1
 800e18e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	2200      	movs	r2, #0
 800e196:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e19a:	2300      	movs	r3, #0
}
 800e19c:	4618      	mov	r0, r3
 800e19e:	3714      	adds	r7, #20
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a6:	4770      	bx	lr
 800e1a8:	40010000 	.word	0x40010000
 800e1ac:	40010400 	.word	0x40010400
 800e1b0:	40000400 	.word	0x40000400
 800e1b4:	40000800 	.word	0x40000800
 800e1b8:	40000c00 	.word	0x40000c00
 800e1bc:	40001800 	.word	0x40001800
 800e1c0:	40014000 	.word	0x40014000
 800e1c4:	4000e000 	.word	0x4000e000
 800e1c8:	4000e400 	.word	0x4000e400

0800e1cc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800e1cc:	b480      	push	{r7}
 800e1ce:	b085      	sub	sp, #20
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
 800e1d4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e1e0:	2b01      	cmp	r3, #1
 800e1e2:	d101      	bne.n	800e1e8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800e1e4:	2302      	movs	r3, #2
 800e1e6:	e073      	b.n	800e2d0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	2201      	movs	r2, #1
 800e1ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	68db      	ldr	r3, [r3, #12]
 800e1fa:	4313      	orrs	r3, r2
 800e1fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	689b      	ldr	r3, [r3, #8]
 800e208:	4313      	orrs	r3, r2
 800e20a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	685b      	ldr	r3, [r3, #4]
 800e216:	4313      	orrs	r3, r2
 800e218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	4313      	orrs	r3, r2
 800e226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	691b      	ldr	r3, [r3, #16]
 800e232:	4313      	orrs	r3, r2
 800e234:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	695b      	ldr	r3, [r3, #20]
 800e240:	4313      	orrs	r3, r2
 800e242:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800e24a:	683b      	ldr	r3, [r7, #0]
 800e24c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e24e:	4313      	orrs	r3, r2
 800e250:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800e258:	683b      	ldr	r3, [r7, #0]
 800e25a:	699b      	ldr	r3, [r3, #24]
 800e25c:	041b      	lsls	r3, r3, #16
 800e25e:	4313      	orrs	r3, r2
 800e260:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800e262:	68fb      	ldr	r3, [r7, #12]
 800e264:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	69db      	ldr	r3, [r3, #28]
 800e26c:	4313      	orrs	r3, r2
 800e26e:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	4a19      	ldr	r2, [pc, #100]	@ (800e2dc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800e276:	4293      	cmp	r3, r2
 800e278:	d004      	beq.n	800e284 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	681b      	ldr	r3, [r3, #0]
 800e27e:	4a18      	ldr	r2, [pc, #96]	@ (800e2e0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800e280:	4293      	cmp	r3, r2
 800e282:	d11c      	bne.n	800e2be <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800e28a:	683b      	ldr	r3, [r7, #0]
 800e28c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e28e:	051b      	lsls	r3, r3, #20
 800e290:	4313      	orrs	r3, r2
 800e292:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	6a1b      	ldr	r3, [r3, #32]
 800e29e:	4313      	orrs	r3, r2
 800e2a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2ac:	4313      	orrs	r3, r2
 800e2ae:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800e2b6:	683b      	ldr	r3, [r7, #0]
 800e2b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2ba:	4313      	orrs	r3, r2
 800e2bc:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	681b      	ldr	r3, [r3, #0]
 800e2c2:	68fa      	ldr	r2, [r7, #12]
 800e2c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800e2ce:	2300      	movs	r3, #0
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3714      	adds	r7, #20
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2da:	4770      	bx	lr
 800e2dc:	40010000 	.word	0x40010000
 800e2e0:	40010400 	.word	0x40010400

0800e2e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800e2e4:	b480      	push	{r7}
 800e2e6:	b083      	sub	sp, #12
 800e2e8:	af00      	add	r7, sp, #0
 800e2ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800e2ec:	bf00      	nop
 800e2ee:	370c      	adds	r7, #12
 800e2f0:	46bd      	mov	sp, r7
 800e2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f6:	4770      	bx	lr

0800e2f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b083      	sub	sp, #12
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800e300:	bf00      	nop
 800e302:	370c      	adds	r7, #12
 800e304:	46bd      	mov	sp, r7
 800e306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e30a:	4770      	bx	lr

0800e30c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b083      	sub	sp, #12
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800e314:	bf00      	nop
 800e316:	370c      	adds	r7, #12
 800e318:	46bd      	mov	sp, r7
 800e31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e31e:	4770      	bx	lr

0800e320 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e320:	b580      	push	{r7, lr}
 800e322:	b082      	sub	sp, #8
 800e324:	af00      	add	r7, sp, #0
 800e326:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d101      	bne.n	800e332 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e32e:	2301      	movs	r3, #1
 800e330:	e042      	b.n	800e3b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d106      	bne.n	800e34a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	2200      	movs	r2, #0
 800e340:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e344:	6878      	ldr	r0, [r7, #4]
 800e346:	f7f3 ff29 	bl	800219c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	2224      	movs	r2, #36	@ 0x24
 800e34e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	681a      	ldr	r2, [r3, #0]
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	681b      	ldr	r3, [r3, #0]
 800e35c:	f022 0201 	bic.w	r2, r2, #1
 800e360:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e366:	2b00      	cmp	r3, #0
 800e368:	d002      	beq.n	800e370 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f000 fe94 	bl	800f098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f000 f825 	bl	800e3c0 <UART_SetConfig>
 800e376:	4603      	mov	r3, r0
 800e378:	2b01      	cmp	r3, #1
 800e37a:	d101      	bne.n	800e380 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e37c:	2301      	movs	r3, #1
 800e37e:	e01b      	b.n	800e3b8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	685a      	ldr	r2, [r3, #4]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e38e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	689a      	ldr	r2, [r3, #8]
 800e396:	687b      	ldr	r3, [r7, #4]
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e39e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	681a      	ldr	r2, [r3, #0]
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	f042 0201 	orr.w	r2, r2, #1
 800e3ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e3b0:	6878      	ldr	r0, [r7, #4]
 800e3b2:	f000 ff13 	bl	800f1dc <UART_CheckIdleState>
 800e3b6:	4603      	mov	r3, r0
}
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	3708      	adds	r7, #8
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}

0800e3c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e3c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e3c4:	b092      	sub	sp, #72	@ 0x48
 800e3c6:	af00      	add	r7, sp, #0
 800e3c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e3d0:	697b      	ldr	r3, [r7, #20]
 800e3d2:	689a      	ldr	r2, [r3, #8]
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	691b      	ldr	r3, [r3, #16]
 800e3d8:	431a      	orrs	r2, r3
 800e3da:	697b      	ldr	r3, [r7, #20]
 800e3dc:	695b      	ldr	r3, [r3, #20]
 800e3de:	431a      	orrs	r2, r3
 800e3e0:	697b      	ldr	r3, [r7, #20]
 800e3e2:	69db      	ldr	r3, [r3, #28]
 800e3e4:	4313      	orrs	r3, r2
 800e3e6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e3e8:	697b      	ldr	r3, [r7, #20]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	681a      	ldr	r2, [r3, #0]
 800e3ee:	4bbe      	ldr	r3, [pc, #760]	@ (800e6e8 <UART_SetConfig+0x328>)
 800e3f0:	4013      	ands	r3, r2
 800e3f2:	697a      	ldr	r2, [r7, #20]
 800e3f4:	6812      	ldr	r2, [r2, #0]
 800e3f6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e3f8:	430b      	orrs	r3, r1
 800e3fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e3fc:	697b      	ldr	r3, [r7, #20]
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	685b      	ldr	r3, [r3, #4]
 800e402:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	68da      	ldr	r2, [r3, #12]
 800e40a:	697b      	ldr	r3, [r7, #20]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	430a      	orrs	r2, r1
 800e410:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e412:	697b      	ldr	r3, [r7, #20]
 800e414:	699b      	ldr	r3, [r3, #24]
 800e416:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e418:	697b      	ldr	r3, [r7, #20]
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	4ab3      	ldr	r2, [pc, #716]	@ (800e6ec <UART_SetConfig+0x32c>)
 800e41e:	4293      	cmp	r3, r2
 800e420:	d004      	beq.n	800e42c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e422:	697b      	ldr	r3, [r7, #20]
 800e424:	6a1b      	ldr	r3, [r3, #32]
 800e426:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e428:	4313      	orrs	r3, r2
 800e42a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	689a      	ldr	r2, [r3, #8]
 800e432:	4baf      	ldr	r3, [pc, #700]	@ (800e6f0 <UART_SetConfig+0x330>)
 800e434:	4013      	ands	r3, r2
 800e436:	697a      	ldr	r2, [r7, #20]
 800e438:	6812      	ldr	r2, [r2, #0]
 800e43a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e43c:	430b      	orrs	r3, r1
 800e43e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e440:	697b      	ldr	r3, [r7, #20]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e446:	f023 010f 	bic.w	r1, r3, #15
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e44e:	697b      	ldr	r3, [r7, #20]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	430a      	orrs	r2, r1
 800e454:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e456:	697b      	ldr	r3, [r7, #20]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	4aa6      	ldr	r2, [pc, #664]	@ (800e6f4 <UART_SetConfig+0x334>)
 800e45c:	4293      	cmp	r3, r2
 800e45e:	d177      	bne.n	800e550 <UART_SetConfig+0x190>
 800e460:	4ba5      	ldr	r3, [pc, #660]	@ (800e6f8 <UART_SetConfig+0x338>)
 800e462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e464:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e468:	2b28      	cmp	r3, #40	@ 0x28
 800e46a:	d86d      	bhi.n	800e548 <UART_SetConfig+0x188>
 800e46c:	a201      	add	r2, pc, #4	@ (adr r2, 800e474 <UART_SetConfig+0xb4>)
 800e46e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e472:	bf00      	nop
 800e474:	0800e519 	.word	0x0800e519
 800e478:	0800e549 	.word	0x0800e549
 800e47c:	0800e549 	.word	0x0800e549
 800e480:	0800e549 	.word	0x0800e549
 800e484:	0800e549 	.word	0x0800e549
 800e488:	0800e549 	.word	0x0800e549
 800e48c:	0800e549 	.word	0x0800e549
 800e490:	0800e549 	.word	0x0800e549
 800e494:	0800e521 	.word	0x0800e521
 800e498:	0800e549 	.word	0x0800e549
 800e49c:	0800e549 	.word	0x0800e549
 800e4a0:	0800e549 	.word	0x0800e549
 800e4a4:	0800e549 	.word	0x0800e549
 800e4a8:	0800e549 	.word	0x0800e549
 800e4ac:	0800e549 	.word	0x0800e549
 800e4b0:	0800e549 	.word	0x0800e549
 800e4b4:	0800e529 	.word	0x0800e529
 800e4b8:	0800e549 	.word	0x0800e549
 800e4bc:	0800e549 	.word	0x0800e549
 800e4c0:	0800e549 	.word	0x0800e549
 800e4c4:	0800e549 	.word	0x0800e549
 800e4c8:	0800e549 	.word	0x0800e549
 800e4cc:	0800e549 	.word	0x0800e549
 800e4d0:	0800e549 	.word	0x0800e549
 800e4d4:	0800e531 	.word	0x0800e531
 800e4d8:	0800e549 	.word	0x0800e549
 800e4dc:	0800e549 	.word	0x0800e549
 800e4e0:	0800e549 	.word	0x0800e549
 800e4e4:	0800e549 	.word	0x0800e549
 800e4e8:	0800e549 	.word	0x0800e549
 800e4ec:	0800e549 	.word	0x0800e549
 800e4f0:	0800e549 	.word	0x0800e549
 800e4f4:	0800e539 	.word	0x0800e539
 800e4f8:	0800e549 	.word	0x0800e549
 800e4fc:	0800e549 	.word	0x0800e549
 800e500:	0800e549 	.word	0x0800e549
 800e504:	0800e549 	.word	0x0800e549
 800e508:	0800e549 	.word	0x0800e549
 800e50c:	0800e549 	.word	0x0800e549
 800e510:	0800e549 	.word	0x0800e549
 800e514:	0800e541 	.word	0x0800e541
 800e518:	2301      	movs	r3, #1
 800e51a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e51e:	e326      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e520:	2304      	movs	r3, #4
 800e522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e526:	e322      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e528:	2308      	movs	r3, #8
 800e52a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e52e:	e31e      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e530:	2310      	movs	r3, #16
 800e532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e536:	e31a      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e538:	2320      	movs	r3, #32
 800e53a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e53e:	e316      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e540:	2340      	movs	r3, #64	@ 0x40
 800e542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e546:	e312      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e548:	2380      	movs	r3, #128	@ 0x80
 800e54a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e54e:	e30e      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e550:	697b      	ldr	r3, [r7, #20]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	4a69      	ldr	r2, [pc, #420]	@ (800e6fc <UART_SetConfig+0x33c>)
 800e556:	4293      	cmp	r3, r2
 800e558:	d130      	bne.n	800e5bc <UART_SetConfig+0x1fc>
 800e55a:	4b67      	ldr	r3, [pc, #412]	@ (800e6f8 <UART_SetConfig+0x338>)
 800e55c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e55e:	f003 0307 	and.w	r3, r3, #7
 800e562:	2b05      	cmp	r3, #5
 800e564:	d826      	bhi.n	800e5b4 <UART_SetConfig+0x1f4>
 800e566:	a201      	add	r2, pc, #4	@ (adr r2, 800e56c <UART_SetConfig+0x1ac>)
 800e568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e56c:	0800e585 	.word	0x0800e585
 800e570:	0800e58d 	.word	0x0800e58d
 800e574:	0800e595 	.word	0x0800e595
 800e578:	0800e59d 	.word	0x0800e59d
 800e57c:	0800e5a5 	.word	0x0800e5a5
 800e580:	0800e5ad 	.word	0x0800e5ad
 800e584:	2300      	movs	r3, #0
 800e586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e58a:	e2f0      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e58c:	2304      	movs	r3, #4
 800e58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e592:	e2ec      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e594:	2308      	movs	r3, #8
 800e596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e59a:	e2e8      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e59c:	2310      	movs	r3, #16
 800e59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5a2:	e2e4      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e5a4:	2320      	movs	r3, #32
 800e5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5aa:	e2e0      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e5ac:	2340      	movs	r3, #64	@ 0x40
 800e5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5b2:	e2dc      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e5b4:	2380      	movs	r3, #128	@ 0x80
 800e5b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5ba:	e2d8      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e5bc:	697b      	ldr	r3, [r7, #20]
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	4a4f      	ldr	r2, [pc, #316]	@ (800e700 <UART_SetConfig+0x340>)
 800e5c2:	4293      	cmp	r3, r2
 800e5c4:	d130      	bne.n	800e628 <UART_SetConfig+0x268>
 800e5c6:	4b4c      	ldr	r3, [pc, #304]	@ (800e6f8 <UART_SetConfig+0x338>)
 800e5c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e5ca:	f003 0307 	and.w	r3, r3, #7
 800e5ce:	2b05      	cmp	r3, #5
 800e5d0:	d826      	bhi.n	800e620 <UART_SetConfig+0x260>
 800e5d2:	a201      	add	r2, pc, #4	@ (adr r2, 800e5d8 <UART_SetConfig+0x218>)
 800e5d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e5d8:	0800e5f1 	.word	0x0800e5f1
 800e5dc:	0800e5f9 	.word	0x0800e5f9
 800e5e0:	0800e601 	.word	0x0800e601
 800e5e4:	0800e609 	.word	0x0800e609
 800e5e8:	0800e611 	.word	0x0800e611
 800e5ec:	0800e619 	.word	0x0800e619
 800e5f0:	2300      	movs	r3, #0
 800e5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5f6:	e2ba      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e5f8:	2304      	movs	r3, #4
 800e5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e5fe:	e2b6      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e600:	2308      	movs	r3, #8
 800e602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e606:	e2b2      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e608:	2310      	movs	r3, #16
 800e60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e60e:	e2ae      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e610:	2320      	movs	r3, #32
 800e612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e616:	e2aa      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e618:	2340      	movs	r3, #64	@ 0x40
 800e61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e61e:	e2a6      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e620:	2380      	movs	r3, #128	@ 0x80
 800e622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e626:	e2a2      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e628:	697b      	ldr	r3, [r7, #20]
 800e62a:	681b      	ldr	r3, [r3, #0]
 800e62c:	4a35      	ldr	r2, [pc, #212]	@ (800e704 <UART_SetConfig+0x344>)
 800e62e:	4293      	cmp	r3, r2
 800e630:	d130      	bne.n	800e694 <UART_SetConfig+0x2d4>
 800e632:	4b31      	ldr	r3, [pc, #196]	@ (800e6f8 <UART_SetConfig+0x338>)
 800e634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e636:	f003 0307 	and.w	r3, r3, #7
 800e63a:	2b05      	cmp	r3, #5
 800e63c:	d826      	bhi.n	800e68c <UART_SetConfig+0x2cc>
 800e63e:	a201      	add	r2, pc, #4	@ (adr r2, 800e644 <UART_SetConfig+0x284>)
 800e640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e644:	0800e65d 	.word	0x0800e65d
 800e648:	0800e665 	.word	0x0800e665
 800e64c:	0800e66d 	.word	0x0800e66d
 800e650:	0800e675 	.word	0x0800e675
 800e654:	0800e67d 	.word	0x0800e67d
 800e658:	0800e685 	.word	0x0800e685
 800e65c:	2300      	movs	r3, #0
 800e65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e662:	e284      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e664:	2304      	movs	r3, #4
 800e666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e66a:	e280      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e66c:	2308      	movs	r3, #8
 800e66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e672:	e27c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e674:	2310      	movs	r3, #16
 800e676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e67a:	e278      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e67c:	2320      	movs	r3, #32
 800e67e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e682:	e274      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e684:	2340      	movs	r3, #64	@ 0x40
 800e686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e68a:	e270      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e68c:	2380      	movs	r3, #128	@ 0x80
 800e68e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e692:	e26c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e694:	697b      	ldr	r3, [r7, #20]
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	4a1b      	ldr	r2, [pc, #108]	@ (800e708 <UART_SetConfig+0x348>)
 800e69a:	4293      	cmp	r3, r2
 800e69c:	d142      	bne.n	800e724 <UART_SetConfig+0x364>
 800e69e:	4b16      	ldr	r3, [pc, #88]	@ (800e6f8 <UART_SetConfig+0x338>)
 800e6a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e6a2:	f003 0307 	and.w	r3, r3, #7
 800e6a6:	2b05      	cmp	r3, #5
 800e6a8:	d838      	bhi.n	800e71c <UART_SetConfig+0x35c>
 800e6aa:	a201      	add	r2, pc, #4	@ (adr r2, 800e6b0 <UART_SetConfig+0x2f0>)
 800e6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6b0:	0800e6c9 	.word	0x0800e6c9
 800e6b4:	0800e6d1 	.word	0x0800e6d1
 800e6b8:	0800e6d9 	.word	0x0800e6d9
 800e6bc:	0800e6e1 	.word	0x0800e6e1
 800e6c0:	0800e70d 	.word	0x0800e70d
 800e6c4:	0800e715 	.word	0x0800e715
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6ce:	e24e      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e6d0:	2304      	movs	r3, #4
 800e6d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6d6:	e24a      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e6d8:	2308      	movs	r3, #8
 800e6da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6de:	e246      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e6e0:	2310      	movs	r3, #16
 800e6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e6e6:	e242      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e6e8:	cfff69f3 	.word	0xcfff69f3
 800e6ec:	58000c00 	.word	0x58000c00
 800e6f0:	11fff4ff 	.word	0x11fff4ff
 800e6f4:	40011000 	.word	0x40011000
 800e6f8:	58024400 	.word	0x58024400
 800e6fc:	40004400 	.word	0x40004400
 800e700:	40004800 	.word	0x40004800
 800e704:	40004c00 	.word	0x40004c00
 800e708:	40005000 	.word	0x40005000
 800e70c:	2320      	movs	r3, #32
 800e70e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e712:	e22c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e714:	2340      	movs	r3, #64	@ 0x40
 800e716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e71a:	e228      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e71c:	2380      	movs	r3, #128	@ 0x80
 800e71e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e722:	e224      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e724:	697b      	ldr	r3, [r7, #20]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	4ab1      	ldr	r2, [pc, #708]	@ (800e9f0 <UART_SetConfig+0x630>)
 800e72a:	4293      	cmp	r3, r2
 800e72c:	d176      	bne.n	800e81c <UART_SetConfig+0x45c>
 800e72e:	4bb1      	ldr	r3, [pc, #708]	@ (800e9f4 <UART_SetConfig+0x634>)
 800e730:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e732:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e736:	2b28      	cmp	r3, #40	@ 0x28
 800e738:	d86c      	bhi.n	800e814 <UART_SetConfig+0x454>
 800e73a:	a201      	add	r2, pc, #4	@ (adr r2, 800e740 <UART_SetConfig+0x380>)
 800e73c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e740:	0800e7e5 	.word	0x0800e7e5
 800e744:	0800e815 	.word	0x0800e815
 800e748:	0800e815 	.word	0x0800e815
 800e74c:	0800e815 	.word	0x0800e815
 800e750:	0800e815 	.word	0x0800e815
 800e754:	0800e815 	.word	0x0800e815
 800e758:	0800e815 	.word	0x0800e815
 800e75c:	0800e815 	.word	0x0800e815
 800e760:	0800e7ed 	.word	0x0800e7ed
 800e764:	0800e815 	.word	0x0800e815
 800e768:	0800e815 	.word	0x0800e815
 800e76c:	0800e815 	.word	0x0800e815
 800e770:	0800e815 	.word	0x0800e815
 800e774:	0800e815 	.word	0x0800e815
 800e778:	0800e815 	.word	0x0800e815
 800e77c:	0800e815 	.word	0x0800e815
 800e780:	0800e7f5 	.word	0x0800e7f5
 800e784:	0800e815 	.word	0x0800e815
 800e788:	0800e815 	.word	0x0800e815
 800e78c:	0800e815 	.word	0x0800e815
 800e790:	0800e815 	.word	0x0800e815
 800e794:	0800e815 	.word	0x0800e815
 800e798:	0800e815 	.word	0x0800e815
 800e79c:	0800e815 	.word	0x0800e815
 800e7a0:	0800e7fd 	.word	0x0800e7fd
 800e7a4:	0800e815 	.word	0x0800e815
 800e7a8:	0800e815 	.word	0x0800e815
 800e7ac:	0800e815 	.word	0x0800e815
 800e7b0:	0800e815 	.word	0x0800e815
 800e7b4:	0800e815 	.word	0x0800e815
 800e7b8:	0800e815 	.word	0x0800e815
 800e7bc:	0800e815 	.word	0x0800e815
 800e7c0:	0800e805 	.word	0x0800e805
 800e7c4:	0800e815 	.word	0x0800e815
 800e7c8:	0800e815 	.word	0x0800e815
 800e7cc:	0800e815 	.word	0x0800e815
 800e7d0:	0800e815 	.word	0x0800e815
 800e7d4:	0800e815 	.word	0x0800e815
 800e7d8:	0800e815 	.word	0x0800e815
 800e7dc:	0800e815 	.word	0x0800e815
 800e7e0:	0800e80d 	.word	0x0800e80d
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7ea:	e1c0      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e7ec:	2304      	movs	r3, #4
 800e7ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7f2:	e1bc      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e7f4:	2308      	movs	r3, #8
 800e7f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e7fa:	e1b8      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e7fc:	2310      	movs	r3, #16
 800e7fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e802:	e1b4      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e804:	2320      	movs	r3, #32
 800e806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e80a:	e1b0      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e80c:	2340      	movs	r3, #64	@ 0x40
 800e80e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e812:	e1ac      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e814:	2380      	movs	r3, #128	@ 0x80
 800e816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e81a:	e1a8      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e81c:	697b      	ldr	r3, [r7, #20]
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	4a75      	ldr	r2, [pc, #468]	@ (800e9f8 <UART_SetConfig+0x638>)
 800e822:	4293      	cmp	r3, r2
 800e824:	d130      	bne.n	800e888 <UART_SetConfig+0x4c8>
 800e826:	4b73      	ldr	r3, [pc, #460]	@ (800e9f4 <UART_SetConfig+0x634>)
 800e828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e82a:	f003 0307 	and.w	r3, r3, #7
 800e82e:	2b05      	cmp	r3, #5
 800e830:	d826      	bhi.n	800e880 <UART_SetConfig+0x4c0>
 800e832:	a201      	add	r2, pc, #4	@ (adr r2, 800e838 <UART_SetConfig+0x478>)
 800e834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e838:	0800e851 	.word	0x0800e851
 800e83c:	0800e859 	.word	0x0800e859
 800e840:	0800e861 	.word	0x0800e861
 800e844:	0800e869 	.word	0x0800e869
 800e848:	0800e871 	.word	0x0800e871
 800e84c:	0800e879 	.word	0x0800e879
 800e850:	2300      	movs	r3, #0
 800e852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e856:	e18a      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e858:	2304      	movs	r3, #4
 800e85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e85e:	e186      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e860:	2308      	movs	r3, #8
 800e862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e866:	e182      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e868:	2310      	movs	r3, #16
 800e86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e86e:	e17e      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e870:	2320      	movs	r3, #32
 800e872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e876:	e17a      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e878:	2340      	movs	r3, #64	@ 0x40
 800e87a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e87e:	e176      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e880:	2380      	movs	r3, #128	@ 0x80
 800e882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e886:	e172      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e888:	697b      	ldr	r3, [r7, #20]
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	4a5b      	ldr	r2, [pc, #364]	@ (800e9fc <UART_SetConfig+0x63c>)
 800e88e:	4293      	cmp	r3, r2
 800e890:	d130      	bne.n	800e8f4 <UART_SetConfig+0x534>
 800e892:	4b58      	ldr	r3, [pc, #352]	@ (800e9f4 <UART_SetConfig+0x634>)
 800e894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e896:	f003 0307 	and.w	r3, r3, #7
 800e89a:	2b05      	cmp	r3, #5
 800e89c:	d826      	bhi.n	800e8ec <UART_SetConfig+0x52c>
 800e89e:	a201      	add	r2, pc, #4	@ (adr r2, 800e8a4 <UART_SetConfig+0x4e4>)
 800e8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a4:	0800e8bd 	.word	0x0800e8bd
 800e8a8:	0800e8c5 	.word	0x0800e8c5
 800e8ac:	0800e8cd 	.word	0x0800e8cd
 800e8b0:	0800e8d5 	.word	0x0800e8d5
 800e8b4:	0800e8dd 	.word	0x0800e8dd
 800e8b8:	0800e8e5 	.word	0x0800e8e5
 800e8bc:	2300      	movs	r3, #0
 800e8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8c2:	e154      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8c4:	2304      	movs	r3, #4
 800e8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ca:	e150      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8cc:	2308      	movs	r3, #8
 800e8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8d2:	e14c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8d4:	2310      	movs	r3, #16
 800e8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8da:	e148      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8dc:	2320      	movs	r3, #32
 800e8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8e2:	e144      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8e4:	2340      	movs	r3, #64	@ 0x40
 800e8e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8ea:	e140      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8ec:	2380      	movs	r3, #128	@ 0x80
 800e8ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e8f2:	e13c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e8f4:	697b      	ldr	r3, [r7, #20]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	4a41      	ldr	r2, [pc, #260]	@ (800ea00 <UART_SetConfig+0x640>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	f040 8082 	bne.w	800ea04 <UART_SetConfig+0x644>
 800e900:	4b3c      	ldr	r3, [pc, #240]	@ (800e9f4 <UART_SetConfig+0x634>)
 800e902:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e904:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e908:	2b28      	cmp	r3, #40	@ 0x28
 800e90a:	d86d      	bhi.n	800e9e8 <UART_SetConfig+0x628>
 800e90c:	a201      	add	r2, pc, #4	@ (adr r2, 800e914 <UART_SetConfig+0x554>)
 800e90e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e912:	bf00      	nop
 800e914:	0800e9b9 	.word	0x0800e9b9
 800e918:	0800e9e9 	.word	0x0800e9e9
 800e91c:	0800e9e9 	.word	0x0800e9e9
 800e920:	0800e9e9 	.word	0x0800e9e9
 800e924:	0800e9e9 	.word	0x0800e9e9
 800e928:	0800e9e9 	.word	0x0800e9e9
 800e92c:	0800e9e9 	.word	0x0800e9e9
 800e930:	0800e9e9 	.word	0x0800e9e9
 800e934:	0800e9c1 	.word	0x0800e9c1
 800e938:	0800e9e9 	.word	0x0800e9e9
 800e93c:	0800e9e9 	.word	0x0800e9e9
 800e940:	0800e9e9 	.word	0x0800e9e9
 800e944:	0800e9e9 	.word	0x0800e9e9
 800e948:	0800e9e9 	.word	0x0800e9e9
 800e94c:	0800e9e9 	.word	0x0800e9e9
 800e950:	0800e9e9 	.word	0x0800e9e9
 800e954:	0800e9c9 	.word	0x0800e9c9
 800e958:	0800e9e9 	.word	0x0800e9e9
 800e95c:	0800e9e9 	.word	0x0800e9e9
 800e960:	0800e9e9 	.word	0x0800e9e9
 800e964:	0800e9e9 	.word	0x0800e9e9
 800e968:	0800e9e9 	.word	0x0800e9e9
 800e96c:	0800e9e9 	.word	0x0800e9e9
 800e970:	0800e9e9 	.word	0x0800e9e9
 800e974:	0800e9d1 	.word	0x0800e9d1
 800e978:	0800e9e9 	.word	0x0800e9e9
 800e97c:	0800e9e9 	.word	0x0800e9e9
 800e980:	0800e9e9 	.word	0x0800e9e9
 800e984:	0800e9e9 	.word	0x0800e9e9
 800e988:	0800e9e9 	.word	0x0800e9e9
 800e98c:	0800e9e9 	.word	0x0800e9e9
 800e990:	0800e9e9 	.word	0x0800e9e9
 800e994:	0800e9d9 	.word	0x0800e9d9
 800e998:	0800e9e9 	.word	0x0800e9e9
 800e99c:	0800e9e9 	.word	0x0800e9e9
 800e9a0:	0800e9e9 	.word	0x0800e9e9
 800e9a4:	0800e9e9 	.word	0x0800e9e9
 800e9a8:	0800e9e9 	.word	0x0800e9e9
 800e9ac:	0800e9e9 	.word	0x0800e9e9
 800e9b0:	0800e9e9 	.word	0x0800e9e9
 800e9b4:	0800e9e1 	.word	0x0800e9e1
 800e9b8:	2301      	movs	r3, #1
 800e9ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9be:	e0d6      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9c0:	2304      	movs	r3, #4
 800e9c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9c6:	e0d2      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9c8:	2308      	movs	r3, #8
 800e9ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ce:	e0ce      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9d0:	2310      	movs	r3, #16
 800e9d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9d6:	e0ca      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9d8:	2320      	movs	r3, #32
 800e9da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9de:	e0c6      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9e0:	2340      	movs	r3, #64	@ 0x40
 800e9e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9e6:	e0c2      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9e8:	2380      	movs	r3, #128	@ 0x80
 800e9ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800e9ee:	e0be      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800e9f0:	40011400 	.word	0x40011400
 800e9f4:	58024400 	.word	0x58024400
 800e9f8:	40007800 	.word	0x40007800
 800e9fc:	40007c00 	.word	0x40007c00
 800ea00:	40011800 	.word	0x40011800
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	4aad      	ldr	r2, [pc, #692]	@ (800ecc0 <UART_SetConfig+0x900>)
 800ea0a:	4293      	cmp	r3, r2
 800ea0c:	d176      	bne.n	800eafc <UART_SetConfig+0x73c>
 800ea0e:	4bad      	ldr	r3, [pc, #692]	@ (800ecc4 <UART_SetConfig+0x904>)
 800ea10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ea16:	2b28      	cmp	r3, #40	@ 0x28
 800ea18:	d86c      	bhi.n	800eaf4 <UART_SetConfig+0x734>
 800ea1a:	a201      	add	r2, pc, #4	@ (adr r2, 800ea20 <UART_SetConfig+0x660>)
 800ea1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea20:	0800eac5 	.word	0x0800eac5
 800ea24:	0800eaf5 	.word	0x0800eaf5
 800ea28:	0800eaf5 	.word	0x0800eaf5
 800ea2c:	0800eaf5 	.word	0x0800eaf5
 800ea30:	0800eaf5 	.word	0x0800eaf5
 800ea34:	0800eaf5 	.word	0x0800eaf5
 800ea38:	0800eaf5 	.word	0x0800eaf5
 800ea3c:	0800eaf5 	.word	0x0800eaf5
 800ea40:	0800eacd 	.word	0x0800eacd
 800ea44:	0800eaf5 	.word	0x0800eaf5
 800ea48:	0800eaf5 	.word	0x0800eaf5
 800ea4c:	0800eaf5 	.word	0x0800eaf5
 800ea50:	0800eaf5 	.word	0x0800eaf5
 800ea54:	0800eaf5 	.word	0x0800eaf5
 800ea58:	0800eaf5 	.word	0x0800eaf5
 800ea5c:	0800eaf5 	.word	0x0800eaf5
 800ea60:	0800ead5 	.word	0x0800ead5
 800ea64:	0800eaf5 	.word	0x0800eaf5
 800ea68:	0800eaf5 	.word	0x0800eaf5
 800ea6c:	0800eaf5 	.word	0x0800eaf5
 800ea70:	0800eaf5 	.word	0x0800eaf5
 800ea74:	0800eaf5 	.word	0x0800eaf5
 800ea78:	0800eaf5 	.word	0x0800eaf5
 800ea7c:	0800eaf5 	.word	0x0800eaf5
 800ea80:	0800eadd 	.word	0x0800eadd
 800ea84:	0800eaf5 	.word	0x0800eaf5
 800ea88:	0800eaf5 	.word	0x0800eaf5
 800ea8c:	0800eaf5 	.word	0x0800eaf5
 800ea90:	0800eaf5 	.word	0x0800eaf5
 800ea94:	0800eaf5 	.word	0x0800eaf5
 800ea98:	0800eaf5 	.word	0x0800eaf5
 800ea9c:	0800eaf5 	.word	0x0800eaf5
 800eaa0:	0800eae5 	.word	0x0800eae5
 800eaa4:	0800eaf5 	.word	0x0800eaf5
 800eaa8:	0800eaf5 	.word	0x0800eaf5
 800eaac:	0800eaf5 	.word	0x0800eaf5
 800eab0:	0800eaf5 	.word	0x0800eaf5
 800eab4:	0800eaf5 	.word	0x0800eaf5
 800eab8:	0800eaf5 	.word	0x0800eaf5
 800eabc:	0800eaf5 	.word	0x0800eaf5
 800eac0:	0800eaed 	.word	0x0800eaed
 800eac4:	2301      	movs	r3, #1
 800eac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaca:	e050      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eacc:	2304      	movs	r3, #4
 800eace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ead2:	e04c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800ead4:	2308      	movs	r3, #8
 800ead6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eada:	e048      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eadc:	2310      	movs	r3, #16
 800eade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eae2:	e044      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eae4:	2320      	movs	r3, #32
 800eae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaea:	e040      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eaec:	2340      	movs	r3, #64	@ 0x40
 800eaee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eaf2:	e03c      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eaf4:	2380      	movs	r3, #128	@ 0x80
 800eaf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eafa:	e038      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eafc:	697b      	ldr	r3, [r7, #20]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	4a71      	ldr	r2, [pc, #452]	@ (800ecc8 <UART_SetConfig+0x908>)
 800eb02:	4293      	cmp	r3, r2
 800eb04:	d130      	bne.n	800eb68 <UART_SetConfig+0x7a8>
 800eb06:	4b6f      	ldr	r3, [pc, #444]	@ (800ecc4 <UART_SetConfig+0x904>)
 800eb08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb0a:	f003 0307 	and.w	r3, r3, #7
 800eb0e:	2b05      	cmp	r3, #5
 800eb10:	d826      	bhi.n	800eb60 <UART_SetConfig+0x7a0>
 800eb12:	a201      	add	r2, pc, #4	@ (adr r2, 800eb18 <UART_SetConfig+0x758>)
 800eb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb18:	0800eb31 	.word	0x0800eb31
 800eb1c:	0800eb39 	.word	0x0800eb39
 800eb20:	0800eb41 	.word	0x0800eb41
 800eb24:	0800eb49 	.word	0x0800eb49
 800eb28:	0800eb51 	.word	0x0800eb51
 800eb2c:	0800eb59 	.word	0x0800eb59
 800eb30:	2302      	movs	r3, #2
 800eb32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb36:	e01a      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb38:	2304      	movs	r3, #4
 800eb3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb3e:	e016      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb40:	2308      	movs	r3, #8
 800eb42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb46:	e012      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb48:	2310      	movs	r3, #16
 800eb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb4e:	e00e      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb50:	2320      	movs	r3, #32
 800eb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb56:	e00a      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb58:	2340      	movs	r3, #64	@ 0x40
 800eb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb5e:	e006      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb60:	2380      	movs	r3, #128	@ 0x80
 800eb62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800eb66:	e002      	b.n	800eb6e <UART_SetConfig+0x7ae>
 800eb68:	2380      	movs	r3, #128	@ 0x80
 800eb6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800eb6e:	697b      	ldr	r3, [r7, #20]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	4a55      	ldr	r2, [pc, #340]	@ (800ecc8 <UART_SetConfig+0x908>)
 800eb74:	4293      	cmp	r3, r2
 800eb76:	f040 80f8 	bne.w	800ed6a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800eb7a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eb7e:	2b20      	cmp	r3, #32
 800eb80:	dc46      	bgt.n	800ec10 <UART_SetConfig+0x850>
 800eb82:	2b02      	cmp	r3, #2
 800eb84:	db75      	blt.n	800ec72 <UART_SetConfig+0x8b2>
 800eb86:	3b02      	subs	r3, #2
 800eb88:	2b1e      	cmp	r3, #30
 800eb8a:	d872      	bhi.n	800ec72 <UART_SetConfig+0x8b2>
 800eb8c:	a201      	add	r2, pc, #4	@ (adr r2, 800eb94 <UART_SetConfig+0x7d4>)
 800eb8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb92:	bf00      	nop
 800eb94:	0800ec17 	.word	0x0800ec17
 800eb98:	0800ec73 	.word	0x0800ec73
 800eb9c:	0800ec1f 	.word	0x0800ec1f
 800eba0:	0800ec73 	.word	0x0800ec73
 800eba4:	0800ec73 	.word	0x0800ec73
 800eba8:	0800ec73 	.word	0x0800ec73
 800ebac:	0800ec2f 	.word	0x0800ec2f
 800ebb0:	0800ec73 	.word	0x0800ec73
 800ebb4:	0800ec73 	.word	0x0800ec73
 800ebb8:	0800ec73 	.word	0x0800ec73
 800ebbc:	0800ec73 	.word	0x0800ec73
 800ebc0:	0800ec73 	.word	0x0800ec73
 800ebc4:	0800ec73 	.word	0x0800ec73
 800ebc8:	0800ec73 	.word	0x0800ec73
 800ebcc:	0800ec3f 	.word	0x0800ec3f
 800ebd0:	0800ec73 	.word	0x0800ec73
 800ebd4:	0800ec73 	.word	0x0800ec73
 800ebd8:	0800ec73 	.word	0x0800ec73
 800ebdc:	0800ec73 	.word	0x0800ec73
 800ebe0:	0800ec73 	.word	0x0800ec73
 800ebe4:	0800ec73 	.word	0x0800ec73
 800ebe8:	0800ec73 	.word	0x0800ec73
 800ebec:	0800ec73 	.word	0x0800ec73
 800ebf0:	0800ec73 	.word	0x0800ec73
 800ebf4:	0800ec73 	.word	0x0800ec73
 800ebf8:	0800ec73 	.word	0x0800ec73
 800ebfc:	0800ec73 	.word	0x0800ec73
 800ec00:	0800ec73 	.word	0x0800ec73
 800ec04:	0800ec73 	.word	0x0800ec73
 800ec08:	0800ec73 	.word	0x0800ec73
 800ec0c:	0800ec65 	.word	0x0800ec65
 800ec10:	2b40      	cmp	r3, #64	@ 0x40
 800ec12:	d02a      	beq.n	800ec6a <UART_SetConfig+0x8aa>
 800ec14:	e02d      	b.n	800ec72 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ec16:	f7fd f9cd 	bl	800bfb4 <HAL_RCCEx_GetD3PCLK1Freq>
 800ec1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ec1c:	e02f      	b.n	800ec7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ec1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ec22:	4618      	mov	r0, r3
 800ec24:	f7fd f9dc 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ec28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ec2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec2c:	e027      	b.n	800ec7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ec2e:	f107 0318 	add.w	r3, r7, #24
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7fd fb28 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ec38:	69fb      	ldr	r3, [r7, #28]
 800ec3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec3c:	e01f      	b.n	800ec7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ec3e:	4b21      	ldr	r3, [pc, #132]	@ (800ecc4 <UART_SetConfig+0x904>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	f003 0320 	and.w	r3, r3, #32
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d009      	beq.n	800ec5e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ec4a:	4b1e      	ldr	r3, [pc, #120]	@ (800ecc4 <UART_SetConfig+0x904>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	08db      	lsrs	r3, r3, #3
 800ec50:	f003 0303 	and.w	r3, r3, #3
 800ec54:	4a1d      	ldr	r2, [pc, #116]	@ (800eccc <UART_SetConfig+0x90c>)
 800ec56:	fa22 f303 	lsr.w	r3, r2, r3
 800ec5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ec5c:	e00f      	b.n	800ec7e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800ec5e:	4b1b      	ldr	r3, [pc, #108]	@ (800eccc <UART_SetConfig+0x90c>)
 800ec60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec62:	e00c      	b.n	800ec7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ec64:	4b1a      	ldr	r3, [pc, #104]	@ (800ecd0 <UART_SetConfig+0x910>)
 800ec66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec68:	e009      	b.n	800ec7e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ec6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ec6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ec70:	e005      	b.n	800ec7e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800ec72:	2300      	movs	r3, #0
 800ec74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ec76:	2301      	movs	r3, #1
 800ec78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ec7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ec7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	f000 81ee 	beq.w	800f062 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ec86:	697b      	ldr	r3, [r7, #20]
 800ec88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ec8a:	4a12      	ldr	r2, [pc, #72]	@ (800ecd4 <UART_SetConfig+0x914>)
 800ec8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ec90:	461a      	mov	r2, r3
 800ec92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ec94:	fbb3 f3f2 	udiv	r3, r3, r2
 800ec98:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ec9a:	697b      	ldr	r3, [r7, #20]
 800ec9c:	685a      	ldr	r2, [r3, #4]
 800ec9e:	4613      	mov	r3, r2
 800eca0:	005b      	lsls	r3, r3, #1
 800eca2:	4413      	add	r3, r2
 800eca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eca6:	429a      	cmp	r2, r3
 800eca8:	d305      	bcc.n	800ecb6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	685b      	ldr	r3, [r3, #4]
 800ecae:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ecb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ecb2:	429a      	cmp	r2, r3
 800ecb4:	d910      	bls.n	800ecd8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ecbc:	e1d1      	b.n	800f062 <UART_SetConfig+0xca2>
 800ecbe:	bf00      	nop
 800ecc0:	40011c00 	.word	0x40011c00
 800ecc4:	58024400 	.word	0x58024400
 800ecc8:	58000c00 	.word	0x58000c00
 800eccc:	03d09000 	.word	0x03d09000
 800ecd0:	003d0900 	.word	0x003d0900
 800ecd4:	080170ac 	.word	0x080170ac
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ecd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecda:	2200      	movs	r2, #0
 800ecdc:	60bb      	str	r3, [r7, #8]
 800ecde:	60fa      	str	r2, [r7, #12]
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ece4:	4ac0      	ldr	r2, [pc, #768]	@ (800efe8 <UART_SetConfig+0xc28>)
 800ece6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ecea:	b29b      	uxth	r3, r3
 800ecec:	2200      	movs	r2, #0
 800ecee:	603b      	str	r3, [r7, #0]
 800ecf0:	607a      	str	r2, [r7, #4]
 800ecf2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ecf6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ecfa:	f7f1 fb61 	bl	80003c0 <__aeabi_uldivmod>
 800ecfe:	4602      	mov	r2, r0
 800ed00:	460b      	mov	r3, r1
 800ed02:	4610      	mov	r0, r2
 800ed04:	4619      	mov	r1, r3
 800ed06:	f04f 0200 	mov.w	r2, #0
 800ed0a:	f04f 0300 	mov.w	r3, #0
 800ed0e:	020b      	lsls	r3, r1, #8
 800ed10:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ed14:	0202      	lsls	r2, r0, #8
 800ed16:	6979      	ldr	r1, [r7, #20]
 800ed18:	6849      	ldr	r1, [r1, #4]
 800ed1a:	0849      	lsrs	r1, r1, #1
 800ed1c:	2000      	movs	r0, #0
 800ed1e:	460c      	mov	r4, r1
 800ed20:	4605      	mov	r5, r0
 800ed22:	eb12 0804 	adds.w	r8, r2, r4
 800ed26:	eb43 0905 	adc.w	r9, r3, r5
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	685b      	ldr	r3, [r3, #4]
 800ed2e:	2200      	movs	r2, #0
 800ed30:	469a      	mov	sl, r3
 800ed32:	4693      	mov	fp, r2
 800ed34:	4652      	mov	r2, sl
 800ed36:	465b      	mov	r3, fp
 800ed38:	4640      	mov	r0, r8
 800ed3a:	4649      	mov	r1, r9
 800ed3c:	f7f1 fb40 	bl	80003c0 <__aeabi_uldivmod>
 800ed40:	4602      	mov	r2, r0
 800ed42:	460b      	mov	r3, r1
 800ed44:	4613      	mov	r3, r2
 800ed46:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ed48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed4a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ed4e:	d308      	bcc.n	800ed62 <UART_SetConfig+0x9a2>
 800ed50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ed52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ed56:	d204      	bcs.n	800ed62 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800ed58:	697b      	ldr	r3, [r7, #20]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ed5e:	60da      	str	r2, [r3, #12]
 800ed60:	e17f      	b.n	800f062 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800ed62:	2301      	movs	r3, #1
 800ed64:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ed68:	e17b      	b.n	800f062 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ed6a:	697b      	ldr	r3, [r7, #20]
 800ed6c:	69db      	ldr	r3, [r3, #28]
 800ed6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed72:	f040 80bd 	bne.w	800eef0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800ed76:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ed7a:	2b20      	cmp	r3, #32
 800ed7c:	dc48      	bgt.n	800ee10 <UART_SetConfig+0xa50>
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	db7b      	blt.n	800ee7a <UART_SetConfig+0xaba>
 800ed82:	2b20      	cmp	r3, #32
 800ed84:	d879      	bhi.n	800ee7a <UART_SetConfig+0xaba>
 800ed86:	a201      	add	r2, pc, #4	@ (adr r2, 800ed8c <UART_SetConfig+0x9cc>)
 800ed88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed8c:	0800ee17 	.word	0x0800ee17
 800ed90:	0800ee1f 	.word	0x0800ee1f
 800ed94:	0800ee7b 	.word	0x0800ee7b
 800ed98:	0800ee7b 	.word	0x0800ee7b
 800ed9c:	0800ee27 	.word	0x0800ee27
 800eda0:	0800ee7b 	.word	0x0800ee7b
 800eda4:	0800ee7b 	.word	0x0800ee7b
 800eda8:	0800ee7b 	.word	0x0800ee7b
 800edac:	0800ee37 	.word	0x0800ee37
 800edb0:	0800ee7b 	.word	0x0800ee7b
 800edb4:	0800ee7b 	.word	0x0800ee7b
 800edb8:	0800ee7b 	.word	0x0800ee7b
 800edbc:	0800ee7b 	.word	0x0800ee7b
 800edc0:	0800ee7b 	.word	0x0800ee7b
 800edc4:	0800ee7b 	.word	0x0800ee7b
 800edc8:	0800ee7b 	.word	0x0800ee7b
 800edcc:	0800ee47 	.word	0x0800ee47
 800edd0:	0800ee7b 	.word	0x0800ee7b
 800edd4:	0800ee7b 	.word	0x0800ee7b
 800edd8:	0800ee7b 	.word	0x0800ee7b
 800eddc:	0800ee7b 	.word	0x0800ee7b
 800ede0:	0800ee7b 	.word	0x0800ee7b
 800ede4:	0800ee7b 	.word	0x0800ee7b
 800ede8:	0800ee7b 	.word	0x0800ee7b
 800edec:	0800ee7b 	.word	0x0800ee7b
 800edf0:	0800ee7b 	.word	0x0800ee7b
 800edf4:	0800ee7b 	.word	0x0800ee7b
 800edf8:	0800ee7b 	.word	0x0800ee7b
 800edfc:	0800ee7b 	.word	0x0800ee7b
 800ee00:	0800ee7b 	.word	0x0800ee7b
 800ee04:	0800ee7b 	.word	0x0800ee7b
 800ee08:	0800ee7b 	.word	0x0800ee7b
 800ee0c:	0800ee6d 	.word	0x0800ee6d
 800ee10:	2b40      	cmp	r3, #64	@ 0x40
 800ee12:	d02e      	beq.n	800ee72 <UART_SetConfig+0xab2>
 800ee14:	e031      	b.n	800ee7a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ee16:	f7fb f9ed 	bl	800a1f4 <HAL_RCC_GetPCLK1Freq>
 800ee1a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee1c:	e033      	b.n	800ee86 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ee1e:	f7fb f9ff 	bl	800a220 <HAL_RCC_GetPCLK2Freq>
 800ee22:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ee24:	e02f      	b.n	800ee86 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ee26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f7fd f8d8 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ee30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee34:	e027      	b.n	800ee86 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ee36:	f107 0318 	add.w	r3, r7, #24
 800ee3a:	4618      	mov	r0, r3
 800ee3c:	f7fd fa24 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ee40:	69fb      	ldr	r3, [r7, #28]
 800ee42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee44:	e01f      	b.n	800ee86 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ee46:	4b69      	ldr	r3, [pc, #420]	@ (800efec <UART_SetConfig+0xc2c>)
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	f003 0320 	and.w	r3, r3, #32
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d009      	beq.n	800ee66 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ee52:	4b66      	ldr	r3, [pc, #408]	@ (800efec <UART_SetConfig+0xc2c>)
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	08db      	lsrs	r3, r3, #3
 800ee58:	f003 0303 	and.w	r3, r3, #3
 800ee5c:	4a64      	ldr	r2, [pc, #400]	@ (800eff0 <UART_SetConfig+0xc30>)
 800ee5e:	fa22 f303 	lsr.w	r3, r2, r3
 800ee62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ee64:	e00f      	b.n	800ee86 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800ee66:	4b62      	ldr	r3, [pc, #392]	@ (800eff0 <UART_SetConfig+0xc30>)
 800ee68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee6a:	e00c      	b.n	800ee86 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ee6c:	4b61      	ldr	r3, [pc, #388]	@ (800eff4 <UART_SetConfig+0xc34>)
 800ee6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee70:	e009      	b.n	800ee86 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ee72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ee76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ee78:	e005      	b.n	800ee86 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ee7e:	2301      	movs	r3, #1
 800ee80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ee84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ee86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	f000 80ea 	beq.w	800f062 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ee92:	4a55      	ldr	r2, [pc, #340]	@ (800efe8 <UART_SetConfig+0xc28>)
 800ee94:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ee98:	461a      	mov	r2, r3
 800ee9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee9c:	fbb3 f3f2 	udiv	r3, r3, r2
 800eea0:	005a      	lsls	r2, r3, #1
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	685b      	ldr	r3, [r3, #4]
 800eea6:	085b      	lsrs	r3, r3, #1
 800eea8:	441a      	add	r2, r3
 800eeaa:	697b      	ldr	r3, [r7, #20]
 800eeac:	685b      	ldr	r3, [r3, #4]
 800eeae:	fbb2 f3f3 	udiv	r3, r2, r3
 800eeb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eeb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eeb6:	2b0f      	cmp	r3, #15
 800eeb8:	d916      	bls.n	800eee8 <UART_SetConfig+0xb28>
 800eeba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eebc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eec0:	d212      	bcs.n	800eee8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800eec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eec4:	b29b      	uxth	r3, r3
 800eec6:	f023 030f 	bic.w	r3, r3, #15
 800eeca:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800eecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eece:	085b      	lsrs	r3, r3, #1
 800eed0:	b29b      	uxth	r3, r3
 800eed2:	f003 0307 	and.w	r3, r3, #7
 800eed6:	b29a      	uxth	r2, r3
 800eed8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800eeda:	4313      	orrs	r3, r2
 800eedc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800eede:	697b      	ldr	r3, [r7, #20]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800eee4:	60da      	str	r2, [r3, #12]
 800eee6:	e0bc      	b.n	800f062 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800eee8:	2301      	movs	r3, #1
 800eeea:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800eeee:	e0b8      	b.n	800f062 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800eef0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800eef4:	2b20      	cmp	r3, #32
 800eef6:	dc4b      	bgt.n	800ef90 <UART_SetConfig+0xbd0>
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	f2c0 8087 	blt.w	800f00c <UART_SetConfig+0xc4c>
 800eefe:	2b20      	cmp	r3, #32
 800ef00:	f200 8084 	bhi.w	800f00c <UART_SetConfig+0xc4c>
 800ef04:	a201      	add	r2, pc, #4	@ (adr r2, 800ef0c <UART_SetConfig+0xb4c>)
 800ef06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef0a:	bf00      	nop
 800ef0c:	0800ef97 	.word	0x0800ef97
 800ef10:	0800ef9f 	.word	0x0800ef9f
 800ef14:	0800f00d 	.word	0x0800f00d
 800ef18:	0800f00d 	.word	0x0800f00d
 800ef1c:	0800efa7 	.word	0x0800efa7
 800ef20:	0800f00d 	.word	0x0800f00d
 800ef24:	0800f00d 	.word	0x0800f00d
 800ef28:	0800f00d 	.word	0x0800f00d
 800ef2c:	0800efb7 	.word	0x0800efb7
 800ef30:	0800f00d 	.word	0x0800f00d
 800ef34:	0800f00d 	.word	0x0800f00d
 800ef38:	0800f00d 	.word	0x0800f00d
 800ef3c:	0800f00d 	.word	0x0800f00d
 800ef40:	0800f00d 	.word	0x0800f00d
 800ef44:	0800f00d 	.word	0x0800f00d
 800ef48:	0800f00d 	.word	0x0800f00d
 800ef4c:	0800efc7 	.word	0x0800efc7
 800ef50:	0800f00d 	.word	0x0800f00d
 800ef54:	0800f00d 	.word	0x0800f00d
 800ef58:	0800f00d 	.word	0x0800f00d
 800ef5c:	0800f00d 	.word	0x0800f00d
 800ef60:	0800f00d 	.word	0x0800f00d
 800ef64:	0800f00d 	.word	0x0800f00d
 800ef68:	0800f00d 	.word	0x0800f00d
 800ef6c:	0800f00d 	.word	0x0800f00d
 800ef70:	0800f00d 	.word	0x0800f00d
 800ef74:	0800f00d 	.word	0x0800f00d
 800ef78:	0800f00d 	.word	0x0800f00d
 800ef7c:	0800f00d 	.word	0x0800f00d
 800ef80:	0800f00d 	.word	0x0800f00d
 800ef84:	0800f00d 	.word	0x0800f00d
 800ef88:	0800f00d 	.word	0x0800f00d
 800ef8c:	0800efff 	.word	0x0800efff
 800ef90:	2b40      	cmp	r3, #64	@ 0x40
 800ef92:	d037      	beq.n	800f004 <UART_SetConfig+0xc44>
 800ef94:	e03a      	b.n	800f00c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ef96:	f7fb f92d 	bl	800a1f4 <HAL_RCC_GetPCLK1Freq>
 800ef9a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ef9c:	e03c      	b.n	800f018 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ef9e:	f7fb f93f 	bl	800a220 <HAL_RCC_GetPCLK2Freq>
 800efa2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800efa4:	e038      	b.n	800f018 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800efa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800efaa:	4618      	mov	r0, r3
 800efac:	f7fd f818 	bl	800bfe0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800efb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800efb4:	e030      	b.n	800f018 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800efb6:	f107 0318 	add.w	r3, r7, #24
 800efba:	4618      	mov	r0, r3
 800efbc:	f7fd f964 	bl	800c288 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800efc0:	69fb      	ldr	r3, [r7, #28]
 800efc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800efc4:	e028      	b.n	800f018 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800efc6:	4b09      	ldr	r3, [pc, #36]	@ (800efec <UART_SetConfig+0xc2c>)
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	f003 0320 	and.w	r3, r3, #32
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d012      	beq.n	800eff8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800efd2:	4b06      	ldr	r3, [pc, #24]	@ (800efec <UART_SetConfig+0xc2c>)
 800efd4:	681b      	ldr	r3, [r3, #0]
 800efd6:	08db      	lsrs	r3, r3, #3
 800efd8:	f003 0303 	and.w	r3, r3, #3
 800efdc:	4a04      	ldr	r2, [pc, #16]	@ (800eff0 <UART_SetConfig+0xc30>)
 800efde:	fa22 f303 	lsr.w	r3, r2, r3
 800efe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800efe4:	e018      	b.n	800f018 <UART_SetConfig+0xc58>
 800efe6:	bf00      	nop
 800efe8:	080170ac 	.word	0x080170ac
 800efec:	58024400 	.word	0x58024400
 800eff0:	03d09000 	.word	0x03d09000
 800eff4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800eff8:	4b24      	ldr	r3, [pc, #144]	@ (800f08c <UART_SetConfig+0xccc>)
 800effa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800effc:	e00c      	b.n	800f018 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800effe:	4b24      	ldr	r3, [pc, #144]	@ (800f090 <UART_SetConfig+0xcd0>)
 800f000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f002:	e009      	b.n	800f018 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f004:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f00a:	e005      	b.n	800f018 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800f00c:	2300      	movs	r3, #0
 800f00e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800f010:	2301      	movs	r3, #1
 800f012:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800f016:	bf00      	nop
    }

    if (pclk != 0U)
 800f018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d021      	beq.n	800f062 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f022:	4a1c      	ldr	r2, [pc, #112]	@ (800f094 <UART_SetConfig+0xcd4>)
 800f024:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f028:	461a      	mov	r2, r3
 800f02a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f02c:	fbb3 f2f2 	udiv	r2, r3, r2
 800f030:	697b      	ldr	r3, [r7, #20]
 800f032:	685b      	ldr	r3, [r3, #4]
 800f034:	085b      	lsrs	r3, r3, #1
 800f036:	441a      	add	r2, r3
 800f038:	697b      	ldr	r3, [r7, #20]
 800f03a:	685b      	ldr	r3, [r3, #4]
 800f03c:	fbb2 f3f3 	udiv	r3, r2, r3
 800f040:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f044:	2b0f      	cmp	r3, #15
 800f046:	d909      	bls.n	800f05c <UART_SetConfig+0xc9c>
 800f048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f04a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f04e:	d205      	bcs.n	800f05c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f052:	b29a      	uxth	r2, r3
 800f054:	697b      	ldr	r3, [r7, #20]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	60da      	str	r2, [r3, #12]
 800f05a:	e002      	b.n	800f062 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800f05c:	2301      	movs	r3, #1
 800f05e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f062:	697b      	ldr	r3, [r7, #20]
 800f064:	2201      	movs	r2, #1
 800f066:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	2201      	movs	r2, #1
 800f06e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f072:	697b      	ldr	r3, [r7, #20]
 800f074:	2200      	movs	r2, #0
 800f076:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f078:	697b      	ldr	r3, [r7, #20]
 800f07a:	2200      	movs	r2, #0
 800f07c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f07e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800f082:	4618      	mov	r0, r3
 800f084:	3748      	adds	r7, #72	@ 0x48
 800f086:	46bd      	mov	sp, r7
 800f088:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f08c:	03d09000 	.word	0x03d09000
 800f090:	003d0900 	.word	0x003d0900
 800f094:	080170ac 	.word	0x080170ac

0800f098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f098:	b480      	push	{r7}
 800f09a:	b083      	sub	sp, #12
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0a4:	f003 0308 	and.w	r3, r3, #8
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d00a      	beq.n	800f0c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	685b      	ldr	r3, [r3, #4]
 800f0b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	430a      	orrs	r2, r1
 800f0c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0c6:	f003 0301 	and.w	r3, r3, #1
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d00a      	beq.n	800f0e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	685b      	ldr	r3, [r3, #4]
 800f0d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	430a      	orrs	r2, r1
 800f0e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f0e8:	f003 0302 	and.w	r3, r3, #2
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d00a      	beq.n	800f106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	685b      	ldr	r3, [r3, #4]
 800f0f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	430a      	orrs	r2, r1
 800f104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f10a:	f003 0304 	and.w	r3, r3, #4
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d00a      	beq.n	800f128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	685b      	ldr	r3, [r3, #4]
 800f118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	430a      	orrs	r2, r1
 800f126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f12c:	f003 0310 	and.w	r3, r3, #16
 800f130:	2b00      	cmp	r3, #0
 800f132:	d00a      	beq.n	800f14a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	689b      	ldr	r3, [r3, #8]
 800f13a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	430a      	orrs	r2, r1
 800f148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f14e:	f003 0320 	and.w	r3, r3, #32
 800f152:	2b00      	cmp	r3, #0
 800f154:	d00a      	beq.n	800f16c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	689b      	ldr	r3, [r3, #8]
 800f15c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	681b      	ldr	r3, [r3, #0]
 800f168:	430a      	orrs	r2, r1
 800f16a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f174:	2b00      	cmp	r3, #0
 800f176:	d01a      	beq.n	800f1ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	685b      	ldr	r3, [r3, #4]
 800f17e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	430a      	orrs	r2, r1
 800f18c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f196:	d10a      	bne.n	800f1ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	430a      	orrs	r2, r1
 800f1ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f1b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d00a      	beq.n	800f1d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	430a      	orrs	r2, r1
 800f1ce:	605a      	str	r2, [r3, #4]
  }
}
 800f1d0:	bf00      	nop
 800f1d2:	370c      	adds	r7, #12
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr

0800f1dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f1dc:	b580      	push	{r7, lr}
 800f1de:	b098      	sub	sp, #96	@ 0x60
 800f1e0:	af02      	add	r7, sp, #8
 800f1e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f1ec:	f7f3 faa8 	bl	8002740 <HAL_GetTick>
 800f1f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	681b      	ldr	r3, [r3, #0]
 800f1f8:	f003 0308 	and.w	r3, r3, #8
 800f1fc:	2b08      	cmp	r3, #8
 800f1fe:	d12f      	bne.n	800f260 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f204:	9300      	str	r3, [sp, #0]
 800f206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f208:	2200      	movs	r2, #0
 800f20a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f20e:	6878      	ldr	r0, [r7, #4]
 800f210:	f000 f88e 	bl	800f330 <UART_WaitOnFlagUntilTimeout>
 800f214:	4603      	mov	r3, r0
 800f216:	2b00      	cmp	r3, #0
 800f218:	d022      	beq.n	800f260 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f222:	e853 3f00 	ldrex	r3, [r3]
 800f226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f22a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f22e:	653b      	str	r3, [r7, #80]	@ 0x50
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	461a      	mov	r2, r3
 800f236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f238:	647b      	str	r3, [r7, #68]	@ 0x44
 800f23a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f23c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f23e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f240:	e841 2300 	strex	r3, r2, [r1]
 800f244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d1e6      	bne.n	800f21a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2220      	movs	r2, #32
 800f250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	2200      	movs	r2, #0
 800f258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f25c:	2303      	movs	r3, #3
 800f25e:	e063      	b.n	800f328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	681b      	ldr	r3, [r3, #0]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	f003 0304 	and.w	r3, r3, #4
 800f26a:	2b04      	cmp	r3, #4
 800f26c:	d149      	bne.n	800f302 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f26e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f272:	9300      	str	r3, [sp, #0]
 800f274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f276:	2200      	movs	r2, #0
 800f278:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f000 f857 	bl	800f330 <UART_WaitOnFlagUntilTimeout>
 800f282:	4603      	mov	r3, r0
 800f284:	2b00      	cmp	r3, #0
 800f286:	d03c      	beq.n	800f302 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f290:	e853 3f00 	ldrex	r3, [r3]
 800f294:	623b      	str	r3, [r7, #32]
   return(result);
 800f296:	6a3b      	ldr	r3, [r7, #32]
 800f298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f29c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	461a      	mov	r2, r3
 800f2a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f2a6:	633b      	str	r3, [r7, #48]	@ 0x30
 800f2a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f2ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f2ae:	e841 2300 	strex	r3, r2, [r1]
 800f2b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f2b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d1e6      	bne.n	800f288 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	681b      	ldr	r3, [r3, #0]
 800f2be:	3308      	adds	r3, #8
 800f2c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f2c2:	693b      	ldr	r3, [r7, #16]
 800f2c4:	e853 3f00 	ldrex	r3, [r3]
 800f2c8:	60fb      	str	r3, [r7, #12]
   return(result);
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	f023 0301 	bic.w	r3, r3, #1
 800f2d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	681b      	ldr	r3, [r3, #0]
 800f2d6:	3308      	adds	r3, #8
 800f2d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f2da:	61fa      	str	r2, [r7, #28]
 800f2dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f2de:	69b9      	ldr	r1, [r7, #24]
 800f2e0:	69fa      	ldr	r2, [r7, #28]
 800f2e2:	e841 2300 	strex	r3, r2, [r1]
 800f2e6:	617b      	str	r3, [r7, #20]
   return(result);
 800f2e8:	697b      	ldr	r3, [r7, #20]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d1e5      	bne.n	800f2ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	2220      	movs	r2, #32
 800f2f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f2fe:	2303      	movs	r3, #3
 800f300:	e012      	b.n	800f328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	2220      	movs	r2, #32
 800f306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	2220      	movs	r2, #32
 800f30e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2200      	movs	r2, #0
 800f316:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2200      	movs	r2, #0
 800f31c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	2200      	movs	r2, #0
 800f322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f326:	2300      	movs	r3, #0
}
 800f328:	4618      	mov	r0, r3
 800f32a:	3758      	adds	r7, #88	@ 0x58
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}

0800f330 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b084      	sub	sp, #16
 800f334:	af00      	add	r7, sp, #0
 800f336:	60f8      	str	r0, [r7, #12]
 800f338:	60b9      	str	r1, [r7, #8]
 800f33a:	603b      	str	r3, [r7, #0]
 800f33c:	4613      	mov	r3, r2
 800f33e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f340:	e04f      	b.n	800f3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f342:	69bb      	ldr	r3, [r7, #24]
 800f344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f348:	d04b      	beq.n	800f3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f34a:	f7f3 f9f9 	bl	8002740 <HAL_GetTick>
 800f34e:	4602      	mov	r2, r0
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	1ad3      	subs	r3, r2, r3
 800f354:	69ba      	ldr	r2, [r7, #24]
 800f356:	429a      	cmp	r2, r3
 800f358:	d302      	bcc.n	800f360 <UART_WaitOnFlagUntilTimeout+0x30>
 800f35a:	69bb      	ldr	r3, [r7, #24]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d101      	bne.n	800f364 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f360:	2303      	movs	r3, #3
 800f362:	e04e      	b.n	800f402 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f003 0304 	and.w	r3, r3, #4
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d037      	beq.n	800f3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f372:	68bb      	ldr	r3, [r7, #8]
 800f374:	2b80      	cmp	r3, #128	@ 0x80
 800f376:	d034      	beq.n	800f3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800f378:	68bb      	ldr	r3, [r7, #8]
 800f37a:	2b40      	cmp	r3, #64	@ 0x40
 800f37c:	d031      	beq.n	800f3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	69db      	ldr	r3, [r3, #28]
 800f384:	f003 0308 	and.w	r3, r3, #8
 800f388:	2b08      	cmp	r3, #8
 800f38a:	d110      	bne.n	800f3ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	2208      	movs	r2, #8
 800f392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f394:	68f8      	ldr	r0, [r7, #12]
 800f396:	f000 f839 	bl	800f40c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	2208      	movs	r2, #8
 800f39e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	2200      	movs	r2, #0
 800f3a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f3aa:	2301      	movs	r3, #1
 800f3ac:	e029      	b.n	800f402 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	69db      	ldr	r3, [r3, #28]
 800f3b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f3b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f3bc:	d111      	bne.n	800f3e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f3c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f3c8:	68f8      	ldr	r0, [r7, #12]
 800f3ca:	f000 f81f 	bl	800f40c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	2220      	movs	r2, #32
 800f3d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f3d6:	68fb      	ldr	r3, [r7, #12]
 800f3d8:	2200      	movs	r2, #0
 800f3da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f3de:	2303      	movs	r3, #3
 800f3e0:	e00f      	b.n	800f402 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	69da      	ldr	r2, [r3, #28]
 800f3e8:	68bb      	ldr	r3, [r7, #8]
 800f3ea:	4013      	ands	r3, r2
 800f3ec:	68ba      	ldr	r2, [r7, #8]
 800f3ee:	429a      	cmp	r2, r3
 800f3f0:	bf0c      	ite	eq
 800f3f2:	2301      	moveq	r3, #1
 800f3f4:	2300      	movne	r3, #0
 800f3f6:	b2db      	uxtb	r3, r3
 800f3f8:	461a      	mov	r2, r3
 800f3fa:	79fb      	ldrb	r3, [r7, #7]
 800f3fc:	429a      	cmp	r2, r3
 800f3fe:	d0a0      	beq.n	800f342 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f400:	2300      	movs	r3, #0
}
 800f402:	4618      	mov	r0, r3
 800f404:	3710      	adds	r7, #16
 800f406:	46bd      	mov	sp, r7
 800f408:	bd80      	pop	{r7, pc}
	...

0800f40c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f40c:	b480      	push	{r7}
 800f40e:	b095      	sub	sp, #84	@ 0x54
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f41a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f41c:	e853 3f00 	ldrex	r3, [r3]
 800f420:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f424:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f428:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f42a:	687b      	ldr	r3, [r7, #4]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	461a      	mov	r2, r3
 800f430:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f432:	643b      	str	r3, [r7, #64]	@ 0x40
 800f434:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f436:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f438:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f43a:	e841 2300 	strex	r3, r2, [r1]
 800f43e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f442:	2b00      	cmp	r3, #0
 800f444:	d1e6      	bne.n	800f414 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	3308      	adds	r3, #8
 800f44c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f44e:	6a3b      	ldr	r3, [r7, #32]
 800f450:	e853 3f00 	ldrex	r3, [r3]
 800f454:	61fb      	str	r3, [r7, #28]
   return(result);
 800f456:	69fa      	ldr	r2, [r7, #28]
 800f458:	4b1e      	ldr	r3, [pc, #120]	@ (800f4d4 <UART_EndRxTransfer+0xc8>)
 800f45a:	4013      	ands	r3, r2
 800f45c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	3308      	adds	r3, #8
 800f464:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f466:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f468:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f46a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f46c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f46e:	e841 2300 	strex	r3, r2, [r1]
 800f472:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f476:	2b00      	cmp	r3, #0
 800f478:	d1e5      	bne.n	800f446 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f47e:	2b01      	cmp	r3, #1
 800f480:	d118      	bne.n	800f4b4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	e853 3f00 	ldrex	r3, [r3]
 800f48e:	60bb      	str	r3, [r7, #8]
   return(result);
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	f023 0310 	bic.w	r3, r3, #16
 800f496:	647b      	str	r3, [r7, #68]	@ 0x44
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	681b      	ldr	r3, [r3, #0]
 800f49c:	461a      	mov	r2, r3
 800f49e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f4a0:	61bb      	str	r3, [r7, #24]
 800f4a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4a4:	6979      	ldr	r1, [r7, #20]
 800f4a6:	69ba      	ldr	r2, [r7, #24]
 800f4a8:	e841 2300 	strex	r3, r2, [r1]
 800f4ac:	613b      	str	r3, [r7, #16]
   return(result);
 800f4ae:	693b      	ldr	r3, [r7, #16]
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d1e6      	bne.n	800f482 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	2220      	movs	r2, #32
 800f4b8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	2200      	movs	r2, #0
 800f4c0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f4c8:	bf00      	nop
 800f4ca:	3754      	adds	r7, #84	@ 0x54
 800f4cc:	46bd      	mov	sp, r7
 800f4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d2:	4770      	bx	lr
 800f4d4:	effffffe 	.word	0xeffffffe

0800f4d8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f4d8:	b480      	push	{r7}
 800f4da:	b085      	sub	sp, #20
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f4e6:	2b01      	cmp	r3, #1
 800f4e8:	d101      	bne.n	800f4ee <HAL_UARTEx_DisableFifoMode+0x16>
 800f4ea:	2302      	movs	r3, #2
 800f4ec:	e027      	b.n	800f53e <HAL_UARTEx_DisableFifoMode+0x66>
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	2201      	movs	r2, #1
 800f4f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2224      	movs	r2, #36	@ 0x24
 800f4fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	681b      	ldr	r3, [r3, #0]
 800f50a:	681a      	ldr	r2, [r3, #0]
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	f022 0201 	bic.w	r2, r2, #1
 800f514:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f51c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	2200      	movs	r2, #0
 800f522:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	68fa      	ldr	r2, [r7, #12]
 800f52a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2220      	movs	r2, #32
 800f530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2200      	movs	r2, #0
 800f538:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f53c:	2300      	movs	r3, #0
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3714      	adds	r7, #20
 800f542:	46bd      	mov	sp, r7
 800f544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f548:	4770      	bx	lr

0800f54a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f54a:	b580      	push	{r7, lr}
 800f54c:	b084      	sub	sp, #16
 800f54e:	af00      	add	r7, sp, #0
 800f550:	6078      	str	r0, [r7, #4]
 800f552:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f55a:	2b01      	cmp	r3, #1
 800f55c:	d101      	bne.n	800f562 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f55e:	2302      	movs	r3, #2
 800f560:	e02d      	b.n	800f5be <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	2201      	movs	r2, #1
 800f566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2224      	movs	r2, #36	@ 0x24
 800f56e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	681b      	ldr	r3, [r3, #0]
 800f57e:	681a      	ldr	r2, [r3, #0]
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	f022 0201 	bic.w	r2, r2, #1
 800f588:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f58a:	687b      	ldr	r3, [r7, #4]
 800f58c:	681b      	ldr	r3, [r3, #0]
 800f58e:	689b      	ldr	r3, [r3, #8]
 800f590:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	683a      	ldr	r2, [r7, #0]
 800f59a:	430a      	orrs	r2, r1
 800f59c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f59e:	6878      	ldr	r0, [r7, #4]
 800f5a0:	f000 f850 	bl	800f644 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	68fa      	ldr	r2, [r7, #12]
 800f5aa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	2220      	movs	r2, #32
 800f5b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f5bc:	2300      	movs	r3, #0
}
 800f5be:	4618      	mov	r0, r3
 800f5c0:	3710      	adds	r7, #16
 800f5c2:	46bd      	mov	sp, r7
 800f5c4:	bd80      	pop	{r7, pc}

0800f5c6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f5c6:	b580      	push	{r7, lr}
 800f5c8:	b084      	sub	sp, #16
 800f5ca:	af00      	add	r7, sp, #0
 800f5cc:	6078      	str	r0, [r7, #4]
 800f5ce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f5d6:	2b01      	cmp	r3, #1
 800f5d8:	d101      	bne.n	800f5de <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f5da:	2302      	movs	r3, #2
 800f5dc:	e02d      	b.n	800f63a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	2201      	movs	r2, #1
 800f5e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f5e6:	687b      	ldr	r3, [r7, #4]
 800f5e8:	2224      	movs	r2, #36	@ 0x24
 800f5ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	681a      	ldr	r2, [r3, #0]
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	681b      	ldr	r3, [r3, #0]
 800f600:	f022 0201 	bic.w	r2, r2, #1
 800f604:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	689b      	ldr	r3, [r3, #8]
 800f60c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	683a      	ldr	r2, [r7, #0]
 800f616:	430a      	orrs	r2, r1
 800f618:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f000 f812 	bl	800f644 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	68fa      	ldr	r2, [r7, #12]
 800f626:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	2220      	movs	r2, #32
 800f62c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2200      	movs	r2, #0
 800f634:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f638:	2300      	movs	r3, #0
}
 800f63a:	4618      	mov	r0, r3
 800f63c:	3710      	adds	r7, #16
 800f63e:	46bd      	mov	sp, r7
 800f640:	bd80      	pop	{r7, pc}
	...

0800f644 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f644:	b480      	push	{r7}
 800f646:	b085      	sub	sp, #20
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f650:	2b00      	cmp	r3, #0
 800f652:	d108      	bne.n	800f666 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	2201      	movs	r2, #1
 800f658:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f65c:	687b      	ldr	r3, [r7, #4]
 800f65e:	2201      	movs	r2, #1
 800f660:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f664:	e031      	b.n	800f6ca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f666:	2310      	movs	r3, #16
 800f668:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f66a:	2310      	movs	r3, #16
 800f66c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	689b      	ldr	r3, [r3, #8]
 800f674:	0e5b      	lsrs	r3, r3, #25
 800f676:	b2db      	uxtb	r3, r3
 800f678:	f003 0307 	and.w	r3, r3, #7
 800f67c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	689b      	ldr	r3, [r3, #8]
 800f684:	0f5b      	lsrs	r3, r3, #29
 800f686:	b2db      	uxtb	r3, r3
 800f688:	f003 0307 	and.w	r3, r3, #7
 800f68c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f68e:	7bbb      	ldrb	r3, [r7, #14]
 800f690:	7b3a      	ldrb	r2, [r7, #12]
 800f692:	4911      	ldr	r1, [pc, #68]	@ (800f6d8 <UARTEx_SetNbDataToProcess+0x94>)
 800f694:	5c8a      	ldrb	r2, [r1, r2]
 800f696:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f69a:	7b3a      	ldrb	r2, [r7, #12]
 800f69c:	490f      	ldr	r1, [pc, #60]	@ (800f6dc <UARTEx_SetNbDataToProcess+0x98>)
 800f69e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f6a0:	fb93 f3f2 	sdiv	r3, r3, r2
 800f6a4:	b29a      	uxth	r2, r3
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f6ac:	7bfb      	ldrb	r3, [r7, #15]
 800f6ae:	7b7a      	ldrb	r2, [r7, #13]
 800f6b0:	4909      	ldr	r1, [pc, #36]	@ (800f6d8 <UARTEx_SetNbDataToProcess+0x94>)
 800f6b2:	5c8a      	ldrb	r2, [r1, r2]
 800f6b4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f6b8:	7b7a      	ldrb	r2, [r7, #13]
 800f6ba:	4908      	ldr	r1, [pc, #32]	@ (800f6dc <UARTEx_SetNbDataToProcess+0x98>)
 800f6bc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f6be:	fb93 f3f2 	sdiv	r3, r3, r2
 800f6c2:	b29a      	uxth	r2, r3
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f6ca:	bf00      	nop
 800f6cc:	3714      	adds	r7, #20
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d4:	4770      	bx	lr
 800f6d6:	bf00      	nop
 800f6d8:	080170c4 	.word	0x080170c4
 800f6dc:	080170cc 	.word	0x080170cc

0800f6e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f6e0:	b084      	sub	sp, #16
 800f6e2:	b580      	push	{r7, lr}
 800f6e4:	b084      	sub	sp, #16
 800f6e6:	af00      	add	r7, sp, #0
 800f6e8:	6078      	str	r0, [r7, #4]
 800f6ea:	f107 001c 	add.w	r0, r7, #28
 800f6ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f6f2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800f6f6:	2b01      	cmp	r3, #1
 800f6f8:	d121      	bne.n	800f73e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	68da      	ldr	r2, [r3, #12]
 800f70a:	4b2c      	ldr	r3, [pc, #176]	@ (800f7bc <USB_CoreInit+0xdc>)
 800f70c:	4013      	ands	r3, r2
 800f70e:	687a      	ldr	r2, [r7, #4]
 800f710:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f712:	687b      	ldr	r3, [r7, #4]
 800f714:	68db      	ldr	r3, [r3, #12]
 800f716:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f71e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800f722:	2b01      	cmp	r3, #1
 800f724:	d105      	bne.n	800f732 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	68db      	ldr	r3, [r3, #12]
 800f72a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f732:	6878      	ldr	r0, [r7, #4]
 800f734:	f001 fafa 	bl	8010d2c <USB_CoreReset>
 800f738:	4603      	mov	r3, r0
 800f73a:	73fb      	strb	r3, [r7, #15]
 800f73c:	e01b      	b.n	800f776 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	68db      	ldr	r3, [r3, #12]
 800f742:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f74a:	6878      	ldr	r0, [r7, #4]
 800f74c:	f001 faee 	bl	8010d2c <USB_CoreReset>
 800f750:	4603      	mov	r3, r0
 800f752:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f754:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d106      	bne.n	800f76a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f760:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	639a      	str	r2, [r3, #56]	@ 0x38
 800f768:	e005      	b.n	800f776 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f76e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f776:	7fbb      	ldrb	r3, [r7, #30]
 800f778:	2b01      	cmp	r3, #1
 800f77a:	d116      	bne.n	800f7aa <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f780:	b29a      	uxth	r2, r3
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800f78a:	4b0d      	ldr	r3, [pc, #52]	@ (800f7c0 <USB_CoreInit+0xe0>)
 800f78c:	4313      	orrs	r3, r2
 800f78e:	687a      	ldr	r2, [r7, #4]
 800f790:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f792:	687b      	ldr	r3, [r7, #4]
 800f794:	689b      	ldr	r3, [r3, #8]
 800f796:	f043 0206 	orr.w	r2, r3, #6
 800f79a:	687b      	ldr	r3, [r7, #4]
 800f79c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	689b      	ldr	r3, [r3, #8]
 800f7a2:	f043 0220 	orr.w	r2, r3, #32
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f7aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800f7ac:	4618      	mov	r0, r3
 800f7ae:	3710      	adds	r7, #16
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f7b6:	b004      	add	sp, #16
 800f7b8:	4770      	bx	lr
 800f7ba:	bf00      	nop
 800f7bc:	ffbdffbf 	.word	0xffbdffbf
 800f7c0:	03ee0000 	.word	0x03ee0000

0800f7c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f7c4:	b480      	push	{r7}
 800f7c6:	b087      	sub	sp, #28
 800f7c8:	af00      	add	r7, sp, #0
 800f7ca:	60f8      	str	r0, [r7, #12]
 800f7cc:	60b9      	str	r1, [r7, #8]
 800f7ce:	4613      	mov	r3, r2
 800f7d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f7d2:	79fb      	ldrb	r3, [r7, #7]
 800f7d4:	2b02      	cmp	r3, #2
 800f7d6:	d165      	bne.n	800f8a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	4a41      	ldr	r2, [pc, #260]	@ (800f8e0 <USB_SetTurnaroundTime+0x11c>)
 800f7dc:	4293      	cmp	r3, r2
 800f7de:	d906      	bls.n	800f7ee <USB_SetTurnaroundTime+0x2a>
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	4a40      	ldr	r2, [pc, #256]	@ (800f8e4 <USB_SetTurnaroundTime+0x120>)
 800f7e4:	4293      	cmp	r3, r2
 800f7e6:	d202      	bcs.n	800f7ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f7e8:	230f      	movs	r3, #15
 800f7ea:	617b      	str	r3, [r7, #20]
 800f7ec:	e062      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f7ee:	68bb      	ldr	r3, [r7, #8]
 800f7f0:	4a3c      	ldr	r2, [pc, #240]	@ (800f8e4 <USB_SetTurnaroundTime+0x120>)
 800f7f2:	4293      	cmp	r3, r2
 800f7f4:	d306      	bcc.n	800f804 <USB_SetTurnaroundTime+0x40>
 800f7f6:	68bb      	ldr	r3, [r7, #8]
 800f7f8:	4a3b      	ldr	r2, [pc, #236]	@ (800f8e8 <USB_SetTurnaroundTime+0x124>)
 800f7fa:	4293      	cmp	r3, r2
 800f7fc:	d202      	bcs.n	800f804 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f7fe:	230e      	movs	r3, #14
 800f800:	617b      	str	r3, [r7, #20]
 800f802:	e057      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f804:	68bb      	ldr	r3, [r7, #8]
 800f806:	4a38      	ldr	r2, [pc, #224]	@ (800f8e8 <USB_SetTurnaroundTime+0x124>)
 800f808:	4293      	cmp	r3, r2
 800f80a:	d306      	bcc.n	800f81a <USB_SetTurnaroundTime+0x56>
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	4a37      	ldr	r2, [pc, #220]	@ (800f8ec <USB_SetTurnaroundTime+0x128>)
 800f810:	4293      	cmp	r3, r2
 800f812:	d202      	bcs.n	800f81a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f814:	230d      	movs	r3, #13
 800f816:	617b      	str	r3, [r7, #20]
 800f818:	e04c      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f81a:	68bb      	ldr	r3, [r7, #8]
 800f81c:	4a33      	ldr	r2, [pc, #204]	@ (800f8ec <USB_SetTurnaroundTime+0x128>)
 800f81e:	4293      	cmp	r3, r2
 800f820:	d306      	bcc.n	800f830 <USB_SetTurnaroundTime+0x6c>
 800f822:	68bb      	ldr	r3, [r7, #8]
 800f824:	4a32      	ldr	r2, [pc, #200]	@ (800f8f0 <USB_SetTurnaroundTime+0x12c>)
 800f826:	4293      	cmp	r3, r2
 800f828:	d802      	bhi.n	800f830 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f82a:	230c      	movs	r3, #12
 800f82c:	617b      	str	r3, [r7, #20]
 800f82e:	e041      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	4a2f      	ldr	r2, [pc, #188]	@ (800f8f0 <USB_SetTurnaroundTime+0x12c>)
 800f834:	4293      	cmp	r3, r2
 800f836:	d906      	bls.n	800f846 <USB_SetTurnaroundTime+0x82>
 800f838:	68bb      	ldr	r3, [r7, #8]
 800f83a:	4a2e      	ldr	r2, [pc, #184]	@ (800f8f4 <USB_SetTurnaroundTime+0x130>)
 800f83c:	4293      	cmp	r3, r2
 800f83e:	d802      	bhi.n	800f846 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f840:	230b      	movs	r3, #11
 800f842:	617b      	str	r3, [r7, #20]
 800f844:	e036      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f846:	68bb      	ldr	r3, [r7, #8]
 800f848:	4a2a      	ldr	r2, [pc, #168]	@ (800f8f4 <USB_SetTurnaroundTime+0x130>)
 800f84a:	4293      	cmp	r3, r2
 800f84c:	d906      	bls.n	800f85c <USB_SetTurnaroundTime+0x98>
 800f84e:	68bb      	ldr	r3, [r7, #8]
 800f850:	4a29      	ldr	r2, [pc, #164]	@ (800f8f8 <USB_SetTurnaroundTime+0x134>)
 800f852:	4293      	cmp	r3, r2
 800f854:	d802      	bhi.n	800f85c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f856:	230a      	movs	r3, #10
 800f858:	617b      	str	r3, [r7, #20]
 800f85a:	e02b      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f85c:	68bb      	ldr	r3, [r7, #8]
 800f85e:	4a26      	ldr	r2, [pc, #152]	@ (800f8f8 <USB_SetTurnaroundTime+0x134>)
 800f860:	4293      	cmp	r3, r2
 800f862:	d906      	bls.n	800f872 <USB_SetTurnaroundTime+0xae>
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	4a25      	ldr	r2, [pc, #148]	@ (800f8fc <USB_SetTurnaroundTime+0x138>)
 800f868:	4293      	cmp	r3, r2
 800f86a:	d202      	bcs.n	800f872 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f86c:	2309      	movs	r3, #9
 800f86e:	617b      	str	r3, [r7, #20]
 800f870:	e020      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	4a21      	ldr	r2, [pc, #132]	@ (800f8fc <USB_SetTurnaroundTime+0x138>)
 800f876:	4293      	cmp	r3, r2
 800f878:	d306      	bcc.n	800f888 <USB_SetTurnaroundTime+0xc4>
 800f87a:	68bb      	ldr	r3, [r7, #8]
 800f87c:	4a20      	ldr	r2, [pc, #128]	@ (800f900 <USB_SetTurnaroundTime+0x13c>)
 800f87e:	4293      	cmp	r3, r2
 800f880:	d802      	bhi.n	800f888 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f882:	2308      	movs	r3, #8
 800f884:	617b      	str	r3, [r7, #20]
 800f886:	e015      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f888:	68bb      	ldr	r3, [r7, #8]
 800f88a:	4a1d      	ldr	r2, [pc, #116]	@ (800f900 <USB_SetTurnaroundTime+0x13c>)
 800f88c:	4293      	cmp	r3, r2
 800f88e:	d906      	bls.n	800f89e <USB_SetTurnaroundTime+0xda>
 800f890:	68bb      	ldr	r3, [r7, #8]
 800f892:	4a1c      	ldr	r2, [pc, #112]	@ (800f904 <USB_SetTurnaroundTime+0x140>)
 800f894:	4293      	cmp	r3, r2
 800f896:	d202      	bcs.n	800f89e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f898:	2307      	movs	r3, #7
 800f89a:	617b      	str	r3, [r7, #20]
 800f89c:	e00a      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f89e:	2306      	movs	r3, #6
 800f8a0:	617b      	str	r3, [r7, #20]
 800f8a2:	e007      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f8a4:	79fb      	ldrb	r3, [r7, #7]
 800f8a6:	2b00      	cmp	r3, #0
 800f8a8:	d102      	bne.n	800f8b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f8aa:	2309      	movs	r3, #9
 800f8ac:	617b      	str	r3, [r7, #20]
 800f8ae:	e001      	b.n	800f8b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f8b0:	2309      	movs	r3, #9
 800f8b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	68db      	ldr	r3, [r3, #12]
 800f8b8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	68da      	ldr	r2, [r3, #12]
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	029b      	lsls	r3, r3, #10
 800f8c8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800f8cc:	431a      	orrs	r2, r3
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f8d2:	2300      	movs	r3, #0
}
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	371c      	adds	r7, #28
 800f8d8:	46bd      	mov	sp, r7
 800f8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8de:	4770      	bx	lr
 800f8e0:	00d8acbf 	.word	0x00d8acbf
 800f8e4:	00e4e1c0 	.word	0x00e4e1c0
 800f8e8:	00f42400 	.word	0x00f42400
 800f8ec:	01067380 	.word	0x01067380
 800f8f0:	011a499f 	.word	0x011a499f
 800f8f4:	01312cff 	.word	0x01312cff
 800f8f8:	014ca43f 	.word	0x014ca43f
 800f8fc:	016e3600 	.word	0x016e3600
 800f900:	01a6ab1f 	.word	0x01a6ab1f
 800f904:	01e84800 	.word	0x01e84800

0800f908 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f908:	b480      	push	{r7}
 800f90a:	b083      	sub	sp, #12
 800f90c:	af00      	add	r7, sp, #0
 800f90e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	689b      	ldr	r3, [r3, #8]
 800f914:	f043 0201 	orr.w	r2, r3, #1
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f91c:	2300      	movs	r3, #0
}
 800f91e:	4618      	mov	r0, r3
 800f920:	370c      	adds	r7, #12
 800f922:	46bd      	mov	sp, r7
 800f924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f928:	4770      	bx	lr

0800f92a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f92a:	b480      	push	{r7}
 800f92c:	b083      	sub	sp, #12
 800f92e:	af00      	add	r7, sp, #0
 800f930:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	689b      	ldr	r3, [r3, #8]
 800f936:	f023 0201 	bic.w	r2, r3, #1
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f93e:	2300      	movs	r3, #0
}
 800f940:	4618      	mov	r0, r3
 800f942:	370c      	adds	r7, #12
 800f944:	46bd      	mov	sp, r7
 800f946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94a:	4770      	bx	lr

0800f94c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f94c:	b580      	push	{r7, lr}
 800f94e:	b084      	sub	sp, #16
 800f950:	af00      	add	r7, sp, #0
 800f952:	6078      	str	r0, [r7, #4]
 800f954:	460b      	mov	r3, r1
 800f956:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f958:	2300      	movs	r3, #0
 800f95a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	68db      	ldr	r3, [r3, #12]
 800f960:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f968:	78fb      	ldrb	r3, [r7, #3]
 800f96a:	2b01      	cmp	r3, #1
 800f96c:	d115      	bne.n	800f99a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f96e:	687b      	ldr	r3, [r7, #4]
 800f970:	68db      	ldr	r3, [r3, #12]
 800f972:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f97a:	200a      	movs	r0, #10
 800f97c:	f7f2 feec 	bl	8002758 <HAL_Delay>
      ms += 10U;
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	330a      	adds	r3, #10
 800f984:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f986:	6878      	ldr	r0, [r7, #4]
 800f988:	f001 f93f 	bl	8010c0a <USB_GetMode>
 800f98c:	4603      	mov	r3, r0
 800f98e:	2b01      	cmp	r3, #1
 800f990:	d01e      	beq.n	800f9d0 <USB_SetCurrentMode+0x84>
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	2bc7      	cmp	r3, #199	@ 0xc7
 800f996:	d9f0      	bls.n	800f97a <USB_SetCurrentMode+0x2e>
 800f998:	e01a      	b.n	800f9d0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f99a:	78fb      	ldrb	r3, [r7, #3]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d115      	bne.n	800f9cc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	68db      	ldr	r3, [r3, #12]
 800f9a4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800f9ac:	200a      	movs	r0, #10
 800f9ae:	f7f2 fed3 	bl	8002758 <HAL_Delay>
      ms += 10U;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	330a      	adds	r3, #10
 800f9b6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	f001 f926 	bl	8010c0a <USB_GetMode>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d005      	beq.n	800f9d0 <USB_SetCurrentMode+0x84>
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	2bc7      	cmp	r3, #199	@ 0xc7
 800f9c8:	d9f0      	bls.n	800f9ac <USB_SetCurrentMode+0x60>
 800f9ca:	e001      	b.n	800f9d0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f9cc:	2301      	movs	r3, #1
 800f9ce:	e005      	b.n	800f9dc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	2bc8      	cmp	r3, #200	@ 0xc8
 800f9d4:	d101      	bne.n	800f9da <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f9d6:	2301      	movs	r3, #1
 800f9d8:	e000      	b.n	800f9dc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f9da:	2300      	movs	r3, #0
}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	3710      	adds	r7, #16
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	bd80      	pop	{r7, pc}

0800f9e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f9e4:	b084      	sub	sp, #16
 800f9e6:	b580      	push	{r7, lr}
 800f9e8:	b086      	sub	sp, #24
 800f9ea:	af00      	add	r7, sp, #0
 800f9ec:	6078      	str	r0, [r7, #4]
 800f9ee:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800f9f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f9f6:	2300      	movs	r3, #0
 800f9f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f9fe:	2300      	movs	r3, #0
 800fa00:	613b      	str	r3, [r7, #16]
 800fa02:	e009      	b.n	800fa18 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	693b      	ldr	r3, [r7, #16]
 800fa08:	3340      	adds	r3, #64	@ 0x40
 800fa0a:	009b      	lsls	r3, r3, #2
 800fa0c:	4413      	add	r3, r2
 800fa0e:	2200      	movs	r2, #0
 800fa10:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800fa12:	693b      	ldr	r3, [r7, #16]
 800fa14:	3301      	adds	r3, #1
 800fa16:	613b      	str	r3, [r7, #16]
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	2b0e      	cmp	r3, #14
 800fa1c:	d9f2      	bls.n	800fa04 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800fa1e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d11c      	bne.n	800fa60 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fa2c:	685b      	ldr	r3, [r3, #4]
 800fa2e:	68fa      	ldr	r2, [r7, #12]
 800fa30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fa34:	f043 0302 	orr.w	r3, r3, #2
 800fa38:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa3e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	601a      	str	r2, [r3, #0]
 800fa5e:	e005      	b.n	800fa6c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa64:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fa72:	461a      	mov	r2, r3
 800fa74:	2300      	movs	r3, #0
 800fa76:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800fa78:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800fa7c:	2b01      	cmp	r3, #1
 800fa7e:	d10d      	bne.n	800fa9c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800fa80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d104      	bne.n	800fa92 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800fa88:	2100      	movs	r1, #0
 800fa8a:	6878      	ldr	r0, [r7, #4]
 800fa8c:	f000 f968 	bl	800fd60 <USB_SetDevSpeed>
 800fa90:	e008      	b.n	800faa4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800fa92:	2101      	movs	r1, #1
 800fa94:	6878      	ldr	r0, [r7, #4]
 800fa96:	f000 f963 	bl	800fd60 <USB_SetDevSpeed>
 800fa9a:	e003      	b.n	800faa4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800fa9c:	2103      	movs	r1, #3
 800fa9e:	6878      	ldr	r0, [r7, #4]
 800faa0:	f000 f95e 	bl	800fd60 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800faa4:	2110      	movs	r1, #16
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f000 f8fa 	bl	800fca0 <USB_FlushTxFifo>
 800faac:	4603      	mov	r3, r0
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d001      	beq.n	800fab6 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800fab2:	2301      	movs	r3, #1
 800fab4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800fab6:	6878      	ldr	r0, [r7, #4]
 800fab8:	f000 f924 	bl	800fd04 <USB_FlushRxFifo>
 800fabc:	4603      	mov	r3, r0
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800fac2:	2301      	movs	r3, #1
 800fac4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800facc:	461a      	mov	r2, r3
 800face:	2300      	movs	r3, #0
 800fad0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fad8:	461a      	mov	r2, r3
 800fada:	2300      	movs	r3, #0
 800fadc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fae4:	461a      	mov	r2, r3
 800fae6:	2300      	movs	r3, #0
 800fae8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800faea:	2300      	movs	r3, #0
 800faec:	613b      	str	r3, [r7, #16]
 800faee:	e043      	b.n	800fb78 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800faf0:	693b      	ldr	r3, [r7, #16]
 800faf2:	015a      	lsls	r2, r3, #5
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	4413      	add	r3, r2
 800faf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fb02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fb06:	d118      	bne.n	800fb3a <USB_DevInit+0x156>
    {
      if (i == 0U)
 800fb08:	693b      	ldr	r3, [r7, #16]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d10a      	bne.n	800fb24 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800fb0e:	693b      	ldr	r3, [r7, #16]
 800fb10:	015a      	lsls	r2, r3, #5
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	4413      	add	r3, r2
 800fb16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb1a:	461a      	mov	r2, r3
 800fb1c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800fb20:	6013      	str	r3, [r2, #0]
 800fb22:	e013      	b.n	800fb4c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800fb24:	693b      	ldr	r3, [r7, #16]
 800fb26:	015a      	lsls	r2, r3, #5
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	4413      	add	r3, r2
 800fb2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb30:	461a      	mov	r2, r3
 800fb32:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800fb36:	6013      	str	r3, [r2, #0]
 800fb38:	e008      	b.n	800fb4c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800fb3a:	693b      	ldr	r3, [r7, #16]
 800fb3c:	015a      	lsls	r2, r3, #5
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	4413      	add	r3, r2
 800fb42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb46:	461a      	mov	r2, r3
 800fb48:	2300      	movs	r3, #0
 800fb4a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800fb4c:	693b      	ldr	r3, [r7, #16]
 800fb4e:	015a      	lsls	r2, r3, #5
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	4413      	add	r3, r2
 800fb54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb58:	461a      	mov	r2, r3
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800fb5e:	693b      	ldr	r3, [r7, #16]
 800fb60:	015a      	lsls	r2, r3, #5
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	4413      	add	r3, r2
 800fb66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fb6a:	461a      	mov	r2, r3
 800fb6c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800fb70:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fb72:	693b      	ldr	r3, [r7, #16]
 800fb74:	3301      	adds	r3, #1
 800fb76:	613b      	str	r3, [r7, #16]
 800fb78:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fb7c:	461a      	mov	r2, r3
 800fb7e:	693b      	ldr	r3, [r7, #16]
 800fb80:	4293      	cmp	r3, r2
 800fb82:	d3b5      	bcc.n	800faf0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fb84:	2300      	movs	r3, #0
 800fb86:	613b      	str	r3, [r7, #16]
 800fb88:	e043      	b.n	800fc12 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fb8a:	693b      	ldr	r3, [r7, #16]
 800fb8c:	015a      	lsls	r2, r3, #5
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	4413      	add	r3, r2
 800fb92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800fb9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800fba0:	d118      	bne.n	800fbd4 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800fba2:	693b      	ldr	r3, [r7, #16]
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d10a      	bne.n	800fbbe <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800fba8:	693b      	ldr	r3, [r7, #16]
 800fbaa:	015a      	lsls	r2, r3, #5
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	4413      	add	r3, r2
 800fbb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800fbba:	6013      	str	r3, [r2, #0]
 800fbbc:	e013      	b.n	800fbe6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800fbbe:	693b      	ldr	r3, [r7, #16]
 800fbc0:	015a      	lsls	r2, r3, #5
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	4413      	add	r3, r2
 800fbc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbca:	461a      	mov	r2, r3
 800fbcc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800fbd0:	6013      	str	r3, [r2, #0]
 800fbd2:	e008      	b.n	800fbe6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800fbd4:	693b      	ldr	r3, [r7, #16]
 800fbd6:	015a      	lsls	r2, r3, #5
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	4413      	add	r3, r2
 800fbdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbe0:	461a      	mov	r2, r3
 800fbe2:	2300      	movs	r3, #0
 800fbe4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800fbe6:	693b      	ldr	r3, [r7, #16]
 800fbe8:	015a      	lsls	r2, r3, #5
 800fbea:	68fb      	ldr	r3, [r7, #12]
 800fbec:	4413      	add	r3, r2
 800fbee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fbf2:	461a      	mov	r2, r3
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800fbf8:	693b      	ldr	r3, [r7, #16]
 800fbfa:	015a      	lsls	r2, r3, #5
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	4413      	add	r3, r2
 800fc00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fc04:	461a      	mov	r2, r3
 800fc06:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800fc0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	3301      	adds	r3, #1
 800fc10:	613b      	str	r3, [r7, #16]
 800fc12:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800fc16:	461a      	mov	r2, r3
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	4293      	cmp	r3, r2
 800fc1c:	d3b5      	bcc.n	800fb8a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800fc1e:	68fb      	ldr	r3, [r7, #12]
 800fc20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fc24:	691b      	ldr	r3, [r3, #16]
 800fc26:	68fa      	ldr	r2, [r7, #12]
 800fc28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800fc2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc30:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	2200      	movs	r2, #0
 800fc36:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800fc3e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800fc40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d105      	bne.n	800fc54 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	699b      	ldr	r3, [r3, #24]
 800fc4c:	f043 0210 	orr.w	r2, r3, #16
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	699a      	ldr	r2, [r3, #24]
 800fc58:	4b0f      	ldr	r3, [pc, #60]	@ (800fc98 <USB_DevInit+0x2b4>)
 800fc5a:	4313      	orrs	r3, r2
 800fc5c:	687a      	ldr	r2, [r7, #4]
 800fc5e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800fc60:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d005      	beq.n	800fc74 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	699b      	ldr	r3, [r3, #24]
 800fc6c:	f043 0208 	orr.w	r2, r3, #8
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800fc74:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800fc78:	2b01      	cmp	r3, #1
 800fc7a:	d105      	bne.n	800fc88 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800fc7c:	687b      	ldr	r3, [r7, #4]
 800fc7e:	699a      	ldr	r2, [r3, #24]
 800fc80:	4b06      	ldr	r3, [pc, #24]	@ (800fc9c <USB_DevInit+0x2b8>)
 800fc82:	4313      	orrs	r3, r2
 800fc84:	687a      	ldr	r2, [r7, #4]
 800fc86:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800fc88:	7dfb      	ldrb	r3, [r7, #23]
}
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	3718      	adds	r7, #24
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fc94:	b004      	add	sp, #16
 800fc96:	4770      	bx	lr
 800fc98:	803c3800 	.word	0x803c3800
 800fc9c:	40000004 	.word	0x40000004

0800fca0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800fca0:	b480      	push	{r7}
 800fca2:	b085      	sub	sp, #20
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
 800fca8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800fcaa:	2300      	movs	r3, #0
 800fcac:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	3301      	adds	r3, #1
 800fcb2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fcb4:	68fb      	ldr	r3, [r7, #12]
 800fcb6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fcba:	d901      	bls.n	800fcc0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800fcbc:	2303      	movs	r3, #3
 800fcbe:	e01b      	b.n	800fcf8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	691b      	ldr	r3, [r3, #16]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	daf2      	bge.n	800fcae <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800fcc8:	2300      	movs	r3, #0
 800fcca:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800fccc:	683b      	ldr	r3, [r7, #0]
 800fcce:	019b      	lsls	r3, r3, #6
 800fcd0:	f043 0220 	orr.w	r2, r3, #32
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fcd8:	68fb      	ldr	r3, [r7, #12]
 800fcda:	3301      	adds	r3, #1
 800fcdc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fce4:	d901      	bls.n	800fcea <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800fce6:	2303      	movs	r3, #3
 800fce8:	e006      	b.n	800fcf8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	691b      	ldr	r3, [r3, #16]
 800fcee:	f003 0320 	and.w	r3, r3, #32
 800fcf2:	2b20      	cmp	r3, #32
 800fcf4:	d0f0      	beq.n	800fcd8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800fcf6:	2300      	movs	r3, #0
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3714      	adds	r7, #20
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd02:	4770      	bx	lr

0800fd04 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800fd04:	b480      	push	{r7}
 800fd06:	b085      	sub	sp, #20
 800fd08:	af00      	add	r7, sp, #0
 800fd0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800fd0c:	2300      	movs	r3, #0
 800fd0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	3301      	adds	r3, #1
 800fd14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fd16:	68fb      	ldr	r3, [r7, #12]
 800fd18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fd1c:	d901      	bls.n	800fd22 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800fd1e:	2303      	movs	r3, #3
 800fd20:	e018      	b.n	800fd54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	691b      	ldr	r3, [r3, #16]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	daf2      	bge.n	800fd10 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800fd2a:	2300      	movs	r3, #0
 800fd2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	2210      	movs	r2, #16
 800fd32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	3301      	adds	r3, #1
 800fd38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800fd40:	d901      	bls.n	800fd46 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800fd42:	2303      	movs	r3, #3
 800fd44:	e006      	b.n	800fd54 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	691b      	ldr	r3, [r3, #16]
 800fd4a:	f003 0310 	and.w	r3, r3, #16
 800fd4e:	2b10      	cmp	r3, #16
 800fd50:	d0f0      	beq.n	800fd34 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800fd52:	2300      	movs	r3, #0
}
 800fd54:	4618      	mov	r0, r3
 800fd56:	3714      	adds	r7, #20
 800fd58:	46bd      	mov	sp, r7
 800fd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd5e:	4770      	bx	lr

0800fd60 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800fd60:	b480      	push	{r7}
 800fd62:	b085      	sub	sp, #20
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
 800fd68:	460b      	mov	r3, r1
 800fd6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800fd70:	68fb      	ldr	r3, [r7, #12]
 800fd72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fd76:	681a      	ldr	r2, [r3, #0]
 800fd78:	78fb      	ldrb	r3, [r7, #3]
 800fd7a:	68f9      	ldr	r1, [r7, #12]
 800fd7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800fd80:	4313      	orrs	r3, r2
 800fd82:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800fd84:	2300      	movs	r3, #0
}
 800fd86:	4618      	mov	r0, r3
 800fd88:	3714      	adds	r7, #20
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd90:	4770      	bx	lr

0800fd92 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800fd92:	b480      	push	{r7}
 800fd94:	b087      	sub	sp, #28
 800fd96:	af00      	add	r7, sp, #0
 800fd98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800fd9e:	693b      	ldr	r3, [r7, #16]
 800fda0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fda4:	689b      	ldr	r3, [r3, #8]
 800fda6:	f003 0306 	and.w	r3, r3, #6
 800fdaa:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d102      	bne.n	800fdb8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	75fb      	strb	r3, [r7, #23]
 800fdb6:	e00a      	b.n	800fdce <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	2b02      	cmp	r3, #2
 800fdbc:	d002      	beq.n	800fdc4 <USB_GetDevSpeed+0x32>
 800fdbe:	68fb      	ldr	r3, [r7, #12]
 800fdc0:	2b06      	cmp	r3, #6
 800fdc2:	d102      	bne.n	800fdca <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800fdc4:	2302      	movs	r3, #2
 800fdc6:	75fb      	strb	r3, [r7, #23]
 800fdc8:	e001      	b.n	800fdce <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800fdca:	230f      	movs	r3, #15
 800fdcc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fdce:	7dfb      	ldrb	r3, [r7, #23]
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	371c      	adds	r7, #28
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdda:	4770      	bx	lr

0800fddc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800fddc:	b480      	push	{r7}
 800fdde:	b085      	sub	sp, #20
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
 800fde4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	785b      	ldrb	r3, [r3, #1]
 800fdf4:	2b01      	cmp	r3, #1
 800fdf6:	d139      	bne.n	800fe6c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fdf8:	68fb      	ldr	r3, [r7, #12]
 800fdfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fdfe:	69da      	ldr	r2, [r3, #28]
 800fe00:	683b      	ldr	r3, [r7, #0]
 800fe02:	781b      	ldrb	r3, [r3, #0]
 800fe04:	f003 030f 	and.w	r3, r3, #15
 800fe08:	2101      	movs	r1, #1
 800fe0a:	fa01 f303 	lsl.w	r3, r1, r3
 800fe0e:	b29b      	uxth	r3, r3
 800fe10:	68f9      	ldr	r1, [r7, #12]
 800fe12:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800fe16:	4313      	orrs	r3, r2
 800fe18:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	015a      	lsls	r2, r3, #5
 800fe1e:	68fb      	ldr	r3, [r7, #12]
 800fe20:	4413      	add	r3, r2
 800fe22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d153      	bne.n	800fed8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fe30:	68bb      	ldr	r3, [r7, #8]
 800fe32:	015a      	lsls	r2, r3, #5
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	4413      	add	r3, r2
 800fe38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fe3c:	681a      	ldr	r2, [r3, #0]
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	689b      	ldr	r3, [r3, #8]
 800fe42:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fe46:	683b      	ldr	r3, [r7, #0]
 800fe48:	791b      	ldrb	r3, [r3, #4]
 800fe4a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fe4c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fe4e:	68bb      	ldr	r3, [r7, #8]
 800fe50:	059b      	lsls	r3, r3, #22
 800fe52:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fe54:	431a      	orrs	r2, r3
 800fe56:	68bb      	ldr	r3, [r7, #8]
 800fe58:	0159      	lsls	r1, r3, #5
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	440b      	add	r3, r1
 800fe5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fe62:	4619      	mov	r1, r3
 800fe64:	4b20      	ldr	r3, [pc, #128]	@ (800fee8 <USB_ActivateEndpoint+0x10c>)
 800fe66:	4313      	orrs	r3, r2
 800fe68:	600b      	str	r3, [r1, #0]
 800fe6a:	e035      	b.n	800fed8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800fe72:	69da      	ldr	r2, [r3, #28]
 800fe74:	683b      	ldr	r3, [r7, #0]
 800fe76:	781b      	ldrb	r3, [r3, #0]
 800fe78:	f003 030f 	and.w	r3, r3, #15
 800fe7c:	2101      	movs	r1, #1
 800fe7e:	fa01 f303 	lsl.w	r3, r1, r3
 800fe82:	041b      	lsls	r3, r3, #16
 800fe84:	68f9      	ldr	r1, [r7, #12]
 800fe86:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800fe8a:	4313      	orrs	r3, r2
 800fe8c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fe8e:	68bb      	ldr	r3, [r7, #8]
 800fe90:	015a      	lsls	r2, r3, #5
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	4413      	add	r3, r2
 800fe96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fe9a:	681b      	ldr	r3, [r3, #0]
 800fe9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d119      	bne.n	800fed8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fea4:	68bb      	ldr	r3, [r7, #8]
 800fea6:	015a      	lsls	r2, r3, #5
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	4413      	add	r3, r2
 800feac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800feb0:	681a      	ldr	r2, [r3, #0]
 800feb2:	683b      	ldr	r3, [r7, #0]
 800feb4:	689b      	ldr	r3, [r3, #8]
 800feb6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800feba:	683b      	ldr	r3, [r7, #0]
 800febc:	791b      	ldrb	r3, [r3, #4]
 800febe:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fec0:	430b      	orrs	r3, r1
 800fec2:	431a      	orrs	r2, r3
 800fec4:	68bb      	ldr	r3, [r7, #8]
 800fec6:	0159      	lsls	r1, r3, #5
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	440b      	add	r3, r1
 800fecc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fed0:	4619      	mov	r1, r3
 800fed2:	4b05      	ldr	r3, [pc, #20]	@ (800fee8 <USB_ActivateEndpoint+0x10c>)
 800fed4:	4313      	orrs	r3, r2
 800fed6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fed8:	2300      	movs	r3, #0
}
 800feda:	4618      	mov	r0, r3
 800fedc:	3714      	adds	r7, #20
 800fede:	46bd      	mov	sp, r7
 800fee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee4:	4770      	bx	lr
 800fee6:	bf00      	nop
 800fee8:	10008000 	.word	0x10008000

0800feec <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800feec:	b480      	push	{r7}
 800feee:	b085      	sub	sp, #20
 800fef0:	af00      	add	r7, sp, #0
 800fef2:	6078      	str	r0, [r7, #4]
 800fef4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fefa:	683b      	ldr	r3, [r7, #0]
 800fefc:	781b      	ldrb	r3, [r3, #0]
 800fefe:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	785b      	ldrb	r3, [r3, #1]
 800ff04:	2b01      	cmp	r3, #1
 800ff06:	d161      	bne.n	800ffcc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ff08:	68bb      	ldr	r3, [r7, #8]
 800ff0a:	015a      	lsls	r2, r3, #5
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	4413      	add	r3, r2
 800ff10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ff1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ff1e:	d11f      	bne.n	800ff60 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800ff20:	68bb      	ldr	r3, [r7, #8]
 800ff22:	015a      	lsls	r2, r3, #5
 800ff24:	68fb      	ldr	r3, [r7, #12]
 800ff26:	4413      	add	r3, r2
 800ff28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	68ba      	ldr	r2, [r7, #8]
 800ff30:	0151      	lsls	r1, r2, #5
 800ff32:	68fa      	ldr	r2, [r7, #12]
 800ff34:	440a      	add	r2, r1
 800ff36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ff3a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ff3e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800ff40:	68bb      	ldr	r3, [r7, #8]
 800ff42:	015a      	lsls	r2, r3, #5
 800ff44:	68fb      	ldr	r3, [r7, #12]
 800ff46:	4413      	add	r3, r2
 800ff48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ff4c:	681b      	ldr	r3, [r3, #0]
 800ff4e:	68ba      	ldr	r2, [r7, #8]
 800ff50:	0151      	lsls	r1, r2, #5
 800ff52:	68fa      	ldr	r2, [r7, #12]
 800ff54:	440a      	add	r2, r1
 800ff56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ff5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ff5e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ff66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ff68:	683b      	ldr	r3, [r7, #0]
 800ff6a:	781b      	ldrb	r3, [r3, #0]
 800ff6c:	f003 030f 	and.w	r3, r3, #15
 800ff70:	2101      	movs	r1, #1
 800ff72:	fa01 f303 	lsl.w	r3, r1, r3
 800ff76:	b29b      	uxth	r3, r3
 800ff78:	43db      	mvns	r3, r3
 800ff7a:	68f9      	ldr	r1, [r7, #12]
 800ff7c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ff80:	4013      	ands	r3, r2
 800ff82:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800ff84:	68fb      	ldr	r3, [r7, #12]
 800ff86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ff8a:	69da      	ldr	r2, [r3, #28]
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	781b      	ldrb	r3, [r3, #0]
 800ff90:	f003 030f 	and.w	r3, r3, #15
 800ff94:	2101      	movs	r1, #1
 800ff96:	fa01 f303 	lsl.w	r3, r1, r3
 800ff9a:	b29b      	uxth	r3, r3
 800ff9c:	43db      	mvns	r3, r3
 800ff9e:	68f9      	ldr	r1, [r7, #12]
 800ffa0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ffa4:	4013      	ands	r3, r2
 800ffa6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ffa8:	68bb      	ldr	r3, [r7, #8]
 800ffaa:	015a      	lsls	r2, r3, #5
 800ffac:	68fb      	ldr	r3, [r7, #12]
 800ffae:	4413      	add	r3, r2
 800ffb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ffb4:	681a      	ldr	r2, [r3, #0]
 800ffb6:	68bb      	ldr	r3, [r7, #8]
 800ffb8:	0159      	lsls	r1, r3, #5
 800ffba:	68fb      	ldr	r3, [r7, #12]
 800ffbc:	440b      	add	r3, r1
 800ffbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ffc2:	4619      	mov	r1, r3
 800ffc4:	4b35      	ldr	r3, [pc, #212]	@ (801009c <USB_DeactivateEndpoint+0x1b0>)
 800ffc6:	4013      	ands	r3, r2
 800ffc8:	600b      	str	r3, [r1, #0]
 800ffca:	e060      	b.n	801008e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ffcc:	68bb      	ldr	r3, [r7, #8]
 800ffce:	015a      	lsls	r2, r3, #5
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	4413      	add	r3, r2
 800ffd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ffd8:	681b      	ldr	r3, [r3, #0]
 800ffda:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ffde:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ffe2:	d11f      	bne.n	8010024 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ffe4:	68bb      	ldr	r3, [r7, #8]
 800ffe6:	015a      	lsls	r2, r3, #5
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	4413      	add	r3, r2
 800ffec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	68ba      	ldr	r2, [r7, #8]
 800fff4:	0151      	lsls	r1, r2, #5
 800fff6:	68fa      	ldr	r2, [r7, #12]
 800fff8:	440a      	add	r2, r1
 800fffa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800fffe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010002:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8010004:	68bb      	ldr	r3, [r7, #8]
 8010006:	015a      	lsls	r2, r3, #5
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	4413      	add	r3, r2
 801000c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010010:	681b      	ldr	r3, [r3, #0]
 8010012:	68ba      	ldr	r2, [r7, #8]
 8010014:	0151      	lsls	r1, r2, #5
 8010016:	68fa      	ldr	r2, [r7, #12]
 8010018:	440a      	add	r2, r1
 801001a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801001e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010022:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801002a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801002c:	683b      	ldr	r3, [r7, #0]
 801002e:	781b      	ldrb	r3, [r3, #0]
 8010030:	f003 030f 	and.w	r3, r3, #15
 8010034:	2101      	movs	r1, #1
 8010036:	fa01 f303 	lsl.w	r3, r1, r3
 801003a:	041b      	lsls	r3, r3, #16
 801003c:	43db      	mvns	r3, r3
 801003e:	68f9      	ldr	r1, [r7, #12]
 8010040:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010044:	4013      	ands	r3, r2
 8010046:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801004e:	69da      	ldr	r2, [r3, #28]
 8010050:	683b      	ldr	r3, [r7, #0]
 8010052:	781b      	ldrb	r3, [r3, #0]
 8010054:	f003 030f 	and.w	r3, r3, #15
 8010058:	2101      	movs	r1, #1
 801005a:	fa01 f303 	lsl.w	r3, r1, r3
 801005e:	041b      	lsls	r3, r3, #16
 8010060:	43db      	mvns	r3, r3
 8010062:	68f9      	ldr	r1, [r7, #12]
 8010064:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010068:	4013      	ands	r3, r2
 801006a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801006c:	68bb      	ldr	r3, [r7, #8]
 801006e:	015a      	lsls	r2, r3, #5
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	4413      	add	r3, r2
 8010074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	68bb      	ldr	r3, [r7, #8]
 801007c:	0159      	lsls	r1, r3, #5
 801007e:	68fb      	ldr	r3, [r7, #12]
 8010080:	440b      	add	r3, r1
 8010082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010086:	4619      	mov	r1, r3
 8010088:	4b05      	ldr	r3, [pc, #20]	@ (80100a0 <USB_DeactivateEndpoint+0x1b4>)
 801008a:	4013      	ands	r3, r2
 801008c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801008e:	2300      	movs	r3, #0
}
 8010090:	4618      	mov	r0, r3
 8010092:	3714      	adds	r7, #20
 8010094:	46bd      	mov	sp, r7
 8010096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009a:	4770      	bx	lr
 801009c:	ec337800 	.word	0xec337800
 80100a0:	eff37800 	.word	0xeff37800

080100a4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b08a      	sub	sp, #40	@ 0x28
 80100a8:	af02      	add	r7, sp, #8
 80100aa:	60f8      	str	r0, [r7, #12]
 80100ac:	60b9      	str	r1, [r7, #8]
 80100ae:	4613      	mov	r3, r2
 80100b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80100b6:	68bb      	ldr	r3, [r7, #8]
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80100bc:	68bb      	ldr	r3, [r7, #8]
 80100be:	785b      	ldrb	r3, [r3, #1]
 80100c0:	2b01      	cmp	r3, #1
 80100c2:	f040 8185 	bne.w	80103d0 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80100c6:	68bb      	ldr	r3, [r7, #8]
 80100c8:	691b      	ldr	r3, [r3, #16]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d132      	bne.n	8010134 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80100ce:	69bb      	ldr	r3, [r7, #24]
 80100d0:	015a      	lsls	r2, r3, #5
 80100d2:	69fb      	ldr	r3, [r7, #28]
 80100d4:	4413      	add	r3, r2
 80100d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100da:	691a      	ldr	r2, [r3, #16]
 80100dc:	69bb      	ldr	r3, [r7, #24]
 80100de:	0159      	lsls	r1, r3, #5
 80100e0:	69fb      	ldr	r3, [r7, #28]
 80100e2:	440b      	add	r3, r1
 80100e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100e8:	4619      	mov	r1, r3
 80100ea:	4ba7      	ldr	r3, [pc, #668]	@ (8010388 <USB_EPStartXfer+0x2e4>)
 80100ec:	4013      	ands	r3, r2
 80100ee:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80100f0:	69bb      	ldr	r3, [r7, #24]
 80100f2:	015a      	lsls	r2, r3, #5
 80100f4:	69fb      	ldr	r3, [r7, #28]
 80100f6:	4413      	add	r3, r2
 80100f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100fc:	691b      	ldr	r3, [r3, #16]
 80100fe:	69ba      	ldr	r2, [r7, #24]
 8010100:	0151      	lsls	r1, r2, #5
 8010102:	69fa      	ldr	r2, [r7, #28]
 8010104:	440a      	add	r2, r1
 8010106:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801010a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801010e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010110:	69bb      	ldr	r3, [r7, #24]
 8010112:	015a      	lsls	r2, r3, #5
 8010114:	69fb      	ldr	r3, [r7, #28]
 8010116:	4413      	add	r3, r2
 8010118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801011c:	691a      	ldr	r2, [r3, #16]
 801011e:	69bb      	ldr	r3, [r7, #24]
 8010120:	0159      	lsls	r1, r3, #5
 8010122:	69fb      	ldr	r3, [r7, #28]
 8010124:	440b      	add	r3, r1
 8010126:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801012a:	4619      	mov	r1, r3
 801012c:	4b97      	ldr	r3, [pc, #604]	@ (801038c <USB_EPStartXfer+0x2e8>)
 801012e:	4013      	ands	r3, r2
 8010130:	610b      	str	r3, [r1, #16]
 8010132:	e097      	b.n	8010264 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010134:	69bb      	ldr	r3, [r7, #24]
 8010136:	015a      	lsls	r2, r3, #5
 8010138:	69fb      	ldr	r3, [r7, #28]
 801013a:	4413      	add	r3, r2
 801013c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010140:	691a      	ldr	r2, [r3, #16]
 8010142:	69bb      	ldr	r3, [r7, #24]
 8010144:	0159      	lsls	r1, r3, #5
 8010146:	69fb      	ldr	r3, [r7, #28]
 8010148:	440b      	add	r3, r1
 801014a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801014e:	4619      	mov	r1, r3
 8010150:	4b8e      	ldr	r3, [pc, #568]	@ (801038c <USB_EPStartXfer+0x2e8>)
 8010152:	4013      	ands	r3, r2
 8010154:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010156:	69bb      	ldr	r3, [r7, #24]
 8010158:	015a      	lsls	r2, r3, #5
 801015a:	69fb      	ldr	r3, [r7, #28]
 801015c:	4413      	add	r3, r2
 801015e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010162:	691a      	ldr	r2, [r3, #16]
 8010164:	69bb      	ldr	r3, [r7, #24]
 8010166:	0159      	lsls	r1, r3, #5
 8010168:	69fb      	ldr	r3, [r7, #28]
 801016a:	440b      	add	r3, r1
 801016c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010170:	4619      	mov	r1, r3
 8010172:	4b85      	ldr	r3, [pc, #532]	@ (8010388 <USB_EPStartXfer+0x2e4>)
 8010174:	4013      	ands	r3, r2
 8010176:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8010178:	69bb      	ldr	r3, [r7, #24]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d11a      	bne.n	80101b4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801017e:	68bb      	ldr	r3, [r7, #8]
 8010180:	691a      	ldr	r2, [r3, #16]
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	689b      	ldr	r3, [r3, #8]
 8010186:	429a      	cmp	r2, r3
 8010188:	d903      	bls.n	8010192 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	689a      	ldr	r2, [r3, #8]
 801018e:	68bb      	ldr	r3, [r7, #8]
 8010190:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8010192:	69bb      	ldr	r3, [r7, #24]
 8010194:	015a      	lsls	r2, r3, #5
 8010196:	69fb      	ldr	r3, [r7, #28]
 8010198:	4413      	add	r3, r2
 801019a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801019e:	691b      	ldr	r3, [r3, #16]
 80101a0:	69ba      	ldr	r2, [r7, #24]
 80101a2:	0151      	lsls	r1, r2, #5
 80101a4:	69fa      	ldr	r2, [r7, #28]
 80101a6:	440a      	add	r2, r1
 80101a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80101ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80101b0:	6113      	str	r3, [r2, #16]
 80101b2:	e044      	b.n	801023e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80101b4:	68bb      	ldr	r3, [r7, #8]
 80101b6:	691a      	ldr	r2, [r3, #16]
 80101b8:	68bb      	ldr	r3, [r7, #8]
 80101ba:	689b      	ldr	r3, [r3, #8]
 80101bc:	4413      	add	r3, r2
 80101be:	1e5a      	subs	r2, r3, #1
 80101c0:	68bb      	ldr	r3, [r7, #8]
 80101c2:	689b      	ldr	r3, [r3, #8]
 80101c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80101c8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80101ca:	69bb      	ldr	r3, [r7, #24]
 80101cc:	015a      	lsls	r2, r3, #5
 80101ce:	69fb      	ldr	r3, [r7, #28]
 80101d0:	4413      	add	r3, r2
 80101d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80101d6:	691a      	ldr	r2, [r3, #16]
 80101d8:	8afb      	ldrh	r3, [r7, #22]
 80101da:	04d9      	lsls	r1, r3, #19
 80101dc:	4b6c      	ldr	r3, [pc, #432]	@ (8010390 <USB_EPStartXfer+0x2ec>)
 80101de:	400b      	ands	r3, r1
 80101e0:	69b9      	ldr	r1, [r7, #24]
 80101e2:	0148      	lsls	r0, r1, #5
 80101e4:	69f9      	ldr	r1, [r7, #28]
 80101e6:	4401      	add	r1, r0
 80101e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80101ec:	4313      	orrs	r3, r2
 80101ee:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80101f0:	68bb      	ldr	r3, [r7, #8]
 80101f2:	791b      	ldrb	r3, [r3, #4]
 80101f4:	2b01      	cmp	r3, #1
 80101f6:	d122      	bne.n	801023e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80101f8:	69bb      	ldr	r3, [r7, #24]
 80101fa:	015a      	lsls	r2, r3, #5
 80101fc:	69fb      	ldr	r3, [r7, #28]
 80101fe:	4413      	add	r3, r2
 8010200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010204:	691b      	ldr	r3, [r3, #16]
 8010206:	69ba      	ldr	r2, [r7, #24]
 8010208:	0151      	lsls	r1, r2, #5
 801020a:	69fa      	ldr	r2, [r7, #28]
 801020c:	440a      	add	r2, r1
 801020e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010212:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8010216:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8010218:	69bb      	ldr	r3, [r7, #24]
 801021a:	015a      	lsls	r2, r3, #5
 801021c:	69fb      	ldr	r3, [r7, #28]
 801021e:	4413      	add	r3, r2
 8010220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010224:	691a      	ldr	r2, [r3, #16]
 8010226:	8afb      	ldrh	r3, [r7, #22]
 8010228:	075b      	lsls	r3, r3, #29
 801022a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801022e:	69b9      	ldr	r1, [r7, #24]
 8010230:	0148      	lsls	r0, r1, #5
 8010232:	69f9      	ldr	r1, [r7, #28]
 8010234:	4401      	add	r1, r0
 8010236:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801023a:	4313      	orrs	r3, r2
 801023c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801023e:	69bb      	ldr	r3, [r7, #24]
 8010240:	015a      	lsls	r2, r3, #5
 8010242:	69fb      	ldr	r3, [r7, #28]
 8010244:	4413      	add	r3, r2
 8010246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801024a:	691a      	ldr	r2, [r3, #16]
 801024c:	68bb      	ldr	r3, [r7, #8]
 801024e:	691b      	ldr	r3, [r3, #16]
 8010250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010254:	69b9      	ldr	r1, [r7, #24]
 8010256:	0148      	lsls	r0, r1, #5
 8010258:	69f9      	ldr	r1, [r7, #28]
 801025a:	4401      	add	r1, r0
 801025c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8010260:	4313      	orrs	r3, r2
 8010262:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8010264:	79fb      	ldrb	r3, [r7, #7]
 8010266:	2b01      	cmp	r3, #1
 8010268:	d14b      	bne.n	8010302 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801026a:	68bb      	ldr	r3, [r7, #8]
 801026c:	69db      	ldr	r3, [r3, #28]
 801026e:	2b00      	cmp	r3, #0
 8010270:	d009      	beq.n	8010286 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8010272:	69bb      	ldr	r3, [r7, #24]
 8010274:	015a      	lsls	r2, r3, #5
 8010276:	69fb      	ldr	r3, [r7, #28]
 8010278:	4413      	add	r3, r2
 801027a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801027e:	461a      	mov	r2, r3
 8010280:	68bb      	ldr	r3, [r7, #8]
 8010282:	69db      	ldr	r3, [r3, #28]
 8010284:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8010286:	68bb      	ldr	r3, [r7, #8]
 8010288:	791b      	ldrb	r3, [r3, #4]
 801028a:	2b01      	cmp	r3, #1
 801028c:	d128      	bne.n	80102e0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801028e:	69fb      	ldr	r3, [r7, #28]
 8010290:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010294:	689b      	ldr	r3, [r3, #8]
 8010296:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801029a:	2b00      	cmp	r3, #0
 801029c:	d110      	bne.n	80102c0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801029e:	69bb      	ldr	r3, [r7, #24]
 80102a0:	015a      	lsls	r2, r3, #5
 80102a2:	69fb      	ldr	r3, [r7, #28]
 80102a4:	4413      	add	r3, r2
 80102a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80102aa:	681b      	ldr	r3, [r3, #0]
 80102ac:	69ba      	ldr	r2, [r7, #24]
 80102ae:	0151      	lsls	r1, r2, #5
 80102b0:	69fa      	ldr	r2, [r7, #28]
 80102b2:	440a      	add	r2, r1
 80102b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80102b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80102bc:	6013      	str	r3, [r2, #0]
 80102be:	e00f      	b.n	80102e0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80102c0:	69bb      	ldr	r3, [r7, #24]
 80102c2:	015a      	lsls	r2, r3, #5
 80102c4:	69fb      	ldr	r3, [r7, #28]
 80102c6:	4413      	add	r3, r2
 80102c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80102cc:	681b      	ldr	r3, [r3, #0]
 80102ce:	69ba      	ldr	r2, [r7, #24]
 80102d0:	0151      	lsls	r1, r2, #5
 80102d2:	69fa      	ldr	r2, [r7, #28]
 80102d4:	440a      	add	r2, r1
 80102d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80102da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80102de:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80102e0:	69bb      	ldr	r3, [r7, #24]
 80102e2:	015a      	lsls	r2, r3, #5
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	4413      	add	r3, r2
 80102e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	69ba      	ldr	r2, [r7, #24]
 80102f0:	0151      	lsls	r1, r2, #5
 80102f2:	69fa      	ldr	r2, [r7, #28]
 80102f4:	440a      	add	r2, r1
 80102f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80102fa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80102fe:	6013      	str	r3, [r2, #0]
 8010300:	e169      	b.n	80105d6 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010302:	69bb      	ldr	r3, [r7, #24]
 8010304:	015a      	lsls	r2, r3, #5
 8010306:	69fb      	ldr	r3, [r7, #28]
 8010308:	4413      	add	r3, r2
 801030a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	69ba      	ldr	r2, [r7, #24]
 8010312:	0151      	lsls	r1, r2, #5
 8010314:	69fa      	ldr	r2, [r7, #28]
 8010316:	440a      	add	r2, r1
 8010318:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801031c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8010320:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010322:	68bb      	ldr	r3, [r7, #8]
 8010324:	791b      	ldrb	r3, [r3, #4]
 8010326:	2b01      	cmp	r3, #1
 8010328:	d015      	beq.n	8010356 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801032a:	68bb      	ldr	r3, [r7, #8]
 801032c:	691b      	ldr	r3, [r3, #16]
 801032e:	2b00      	cmp	r3, #0
 8010330:	f000 8151 	beq.w	80105d6 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8010334:	69fb      	ldr	r3, [r7, #28]
 8010336:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801033a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801033c:	68bb      	ldr	r3, [r7, #8]
 801033e:	781b      	ldrb	r3, [r3, #0]
 8010340:	f003 030f 	and.w	r3, r3, #15
 8010344:	2101      	movs	r1, #1
 8010346:	fa01 f303 	lsl.w	r3, r1, r3
 801034a:	69f9      	ldr	r1, [r7, #28]
 801034c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010350:	4313      	orrs	r3, r2
 8010352:	634b      	str	r3, [r1, #52]	@ 0x34
 8010354:	e13f      	b.n	80105d6 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010356:	69fb      	ldr	r3, [r7, #28]
 8010358:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801035c:	689b      	ldr	r3, [r3, #8]
 801035e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010362:	2b00      	cmp	r3, #0
 8010364:	d116      	bne.n	8010394 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8010366:	69bb      	ldr	r3, [r7, #24]
 8010368:	015a      	lsls	r2, r3, #5
 801036a:	69fb      	ldr	r3, [r7, #28]
 801036c:	4413      	add	r3, r2
 801036e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010372:	681b      	ldr	r3, [r3, #0]
 8010374:	69ba      	ldr	r2, [r7, #24]
 8010376:	0151      	lsls	r1, r2, #5
 8010378:	69fa      	ldr	r2, [r7, #28]
 801037a:	440a      	add	r2, r1
 801037c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010380:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010384:	6013      	str	r3, [r2, #0]
 8010386:	e015      	b.n	80103b4 <USB_EPStartXfer+0x310>
 8010388:	e007ffff 	.word	0xe007ffff
 801038c:	fff80000 	.word	0xfff80000
 8010390:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8010394:	69bb      	ldr	r3, [r7, #24]
 8010396:	015a      	lsls	r2, r3, #5
 8010398:	69fb      	ldr	r3, [r7, #28]
 801039a:	4413      	add	r3, r2
 801039c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	69ba      	ldr	r2, [r7, #24]
 80103a4:	0151      	lsls	r1, r2, #5
 80103a6:	69fa      	ldr	r2, [r7, #28]
 80103a8:	440a      	add	r2, r1
 80103aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80103ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80103b2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80103b4:	68bb      	ldr	r3, [r7, #8]
 80103b6:	68d9      	ldr	r1, [r3, #12]
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	781a      	ldrb	r2, [r3, #0]
 80103bc:	68bb      	ldr	r3, [r7, #8]
 80103be:	691b      	ldr	r3, [r3, #16]
 80103c0:	b298      	uxth	r0, r3
 80103c2:	79fb      	ldrb	r3, [r7, #7]
 80103c4:	9300      	str	r3, [sp, #0]
 80103c6:	4603      	mov	r3, r0
 80103c8:	68f8      	ldr	r0, [r7, #12]
 80103ca:	f000 f9b9 	bl	8010740 <USB_WritePacket>
 80103ce:	e102      	b.n	80105d6 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80103d0:	69bb      	ldr	r3, [r7, #24]
 80103d2:	015a      	lsls	r2, r3, #5
 80103d4:	69fb      	ldr	r3, [r7, #28]
 80103d6:	4413      	add	r3, r2
 80103d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80103dc:	691a      	ldr	r2, [r3, #16]
 80103de:	69bb      	ldr	r3, [r7, #24]
 80103e0:	0159      	lsls	r1, r3, #5
 80103e2:	69fb      	ldr	r3, [r7, #28]
 80103e4:	440b      	add	r3, r1
 80103e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80103ea:	4619      	mov	r1, r3
 80103ec:	4b7c      	ldr	r3, [pc, #496]	@ (80105e0 <USB_EPStartXfer+0x53c>)
 80103ee:	4013      	ands	r3, r2
 80103f0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80103f2:	69bb      	ldr	r3, [r7, #24]
 80103f4:	015a      	lsls	r2, r3, #5
 80103f6:	69fb      	ldr	r3, [r7, #28]
 80103f8:	4413      	add	r3, r2
 80103fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80103fe:	691a      	ldr	r2, [r3, #16]
 8010400:	69bb      	ldr	r3, [r7, #24]
 8010402:	0159      	lsls	r1, r3, #5
 8010404:	69fb      	ldr	r3, [r7, #28]
 8010406:	440b      	add	r3, r1
 8010408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801040c:	4619      	mov	r1, r3
 801040e:	4b75      	ldr	r3, [pc, #468]	@ (80105e4 <USB_EPStartXfer+0x540>)
 8010410:	4013      	ands	r3, r2
 8010412:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8010414:	69bb      	ldr	r3, [r7, #24]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d12f      	bne.n	801047a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801041a:	68bb      	ldr	r3, [r7, #8]
 801041c:	691b      	ldr	r3, [r3, #16]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d003      	beq.n	801042a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8010422:	68bb      	ldr	r3, [r7, #8]
 8010424:	689a      	ldr	r2, [r3, #8]
 8010426:	68bb      	ldr	r3, [r7, #8]
 8010428:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801042a:	68bb      	ldr	r3, [r7, #8]
 801042c:	689a      	ldr	r2, [r3, #8]
 801042e:	68bb      	ldr	r3, [r7, #8]
 8010430:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8010432:	69bb      	ldr	r3, [r7, #24]
 8010434:	015a      	lsls	r2, r3, #5
 8010436:	69fb      	ldr	r3, [r7, #28]
 8010438:	4413      	add	r3, r2
 801043a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801043e:	691a      	ldr	r2, [r3, #16]
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	6a1b      	ldr	r3, [r3, #32]
 8010444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010448:	69b9      	ldr	r1, [r7, #24]
 801044a:	0148      	lsls	r0, r1, #5
 801044c:	69f9      	ldr	r1, [r7, #28]
 801044e:	4401      	add	r1, r0
 8010450:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8010454:	4313      	orrs	r3, r2
 8010456:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010458:	69bb      	ldr	r3, [r7, #24]
 801045a:	015a      	lsls	r2, r3, #5
 801045c:	69fb      	ldr	r3, [r7, #28]
 801045e:	4413      	add	r3, r2
 8010460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010464:	691b      	ldr	r3, [r3, #16]
 8010466:	69ba      	ldr	r2, [r7, #24]
 8010468:	0151      	lsls	r1, r2, #5
 801046a:	69fa      	ldr	r2, [r7, #28]
 801046c:	440a      	add	r2, r1
 801046e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010472:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010476:	6113      	str	r3, [r2, #16]
 8010478:	e05f      	b.n	801053a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801047a:	68bb      	ldr	r3, [r7, #8]
 801047c:	691b      	ldr	r3, [r3, #16]
 801047e:	2b00      	cmp	r3, #0
 8010480:	d123      	bne.n	80104ca <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010482:	69bb      	ldr	r3, [r7, #24]
 8010484:	015a      	lsls	r2, r3, #5
 8010486:	69fb      	ldr	r3, [r7, #28]
 8010488:	4413      	add	r3, r2
 801048a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801048e:	691a      	ldr	r2, [r3, #16]
 8010490:	68bb      	ldr	r3, [r7, #8]
 8010492:	689b      	ldr	r3, [r3, #8]
 8010494:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010498:	69b9      	ldr	r1, [r7, #24]
 801049a:	0148      	lsls	r0, r1, #5
 801049c:	69f9      	ldr	r1, [r7, #28]
 801049e:	4401      	add	r1, r0
 80104a0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80104a4:	4313      	orrs	r3, r2
 80104a6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80104a8:	69bb      	ldr	r3, [r7, #24]
 80104aa:	015a      	lsls	r2, r3, #5
 80104ac:	69fb      	ldr	r3, [r7, #28]
 80104ae:	4413      	add	r3, r2
 80104b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80104b4:	691b      	ldr	r3, [r3, #16]
 80104b6:	69ba      	ldr	r2, [r7, #24]
 80104b8:	0151      	lsls	r1, r2, #5
 80104ba:	69fa      	ldr	r2, [r7, #28]
 80104bc:	440a      	add	r2, r1
 80104be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80104c2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80104c6:	6113      	str	r3, [r2, #16]
 80104c8:	e037      	b.n	801053a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80104ca:	68bb      	ldr	r3, [r7, #8]
 80104cc:	691a      	ldr	r2, [r3, #16]
 80104ce:	68bb      	ldr	r3, [r7, #8]
 80104d0:	689b      	ldr	r3, [r3, #8]
 80104d2:	4413      	add	r3, r2
 80104d4:	1e5a      	subs	r2, r3, #1
 80104d6:	68bb      	ldr	r3, [r7, #8]
 80104d8:	689b      	ldr	r3, [r3, #8]
 80104da:	fbb2 f3f3 	udiv	r3, r2, r3
 80104de:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80104e0:	68bb      	ldr	r3, [r7, #8]
 80104e2:	689b      	ldr	r3, [r3, #8]
 80104e4:	8afa      	ldrh	r2, [r7, #22]
 80104e6:	fb03 f202 	mul.w	r2, r3, r2
 80104ea:	68bb      	ldr	r3, [r7, #8]
 80104ec:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80104ee:	69bb      	ldr	r3, [r7, #24]
 80104f0:	015a      	lsls	r2, r3, #5
 80104f2:	69fb      	ldr	r3, [r7, #28]
 80104f4:	4413      	add	r3, r2
 80104f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80104fa:	691a      	ldr	r2, [r3, #16]
 80104fc:	8afb      	ldrh	r3, [r7, #22]
 80104fe:	04d9      	lsls	r1, r3, #19
 8010500:	4b39      	ldr	r3, [pc, #228]	@ (80105e8 <USB_EPStartXfer+0x544>)
 8010502:	400b      	ands	r3, r1
 8010504:	69b9      	ldr	r1, [r7, #24]
 8010506:	0148      	lsls	r0, r1, #5
 8010508:	69f9      	ldr	r1, [r7, #28]
 801050a:	4401      	add	r1, r0
 801050c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8010510:	4313      	orrs	r3, r2
 8010512:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8010514:	69bb      	ldr	r3, [r7, #24]
 8010516:	015a      	lsls	r2, r3, #5
 8010518:	69fb      	ldr	r3, [r7, #28]
 801051a:	4413      	add	r3, r2
 801051c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010520:	691a      	ldr	r2, [r3, #16]
 8010522:	68bb      	ldr	r3, [r7, #8]
 8010524:	6a1b      	ldr	r3, [r3, #32]
 8010526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801052a:	69b9      	ldr	r1, [r7, #24]
 801052c:	0148      	lsls	r0, r1, #5
 801052e:	69f9      	ldr	r1, [r7, #28]
 8010530:	4401      	add	r1, r0
 8010532:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8010536:	4313      	orrs	r3, r2
 8010538:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801053a:	79fb      	ldrb	r3, [r7, #7]
 801053c:	2b01      	cmp	r3, #1
 801053e:	d10d      	bne.n	801055c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010540:	68bb      	ldr	r3, [r7, #8]
 8010542:	68db      	ldr	r3, [r3, #12]
 8010544:	2b00      	cmp	r3, #0
 8010546:	d009      	beq.n	801055c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010548:	68bb      	ldr	r3, [r7, #8]
 801054a:	68d9      	ldr	r1, [r3, #12]
 801054c:	69bb      	ldr	r3, [r7, #24]
 801054e:	015a      	lsls	r2, r3, #5
 8010550:	69fb      	ldr	r3, [r7, #28]
 8010552:	4413      	add	r3, r2
 8010554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010558:	460a      	mov	r2, r1
 801055a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801055c:	68bb      	ldr	r3, [r7, #8]
 801055e:	791b      	ldrb	r3, [r3, #4]
 8010560:	2b01      	cmp	r3, #1
 8010562:	d128      	bne.n	80105b6 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010564:	69fb      	ldr	r3, [r7, #28]
 8010566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801056a:	689b      	ldr	r3, [r3, #8]
 801056c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010570:	2b00      	cmp	r3, #0
 8010572:	d110      	bne.n	8010596 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010574:	69bb      	ldr	r3, [r7, #24]
 8010576:	015a      	lsls	r2, r3, #5
 8010578:	69fb      	ldr	r3, [r7, #28]
 801057a:	4413      	add	r3, r2
 801057c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	69ba      	ldr	r2, [r7, #24]
 8010584:	0151      	lsls	r1, r2, #5
 8010586:	69fa      	ldr	r2, [r7, #28]
 8010588:	440a      	add	r2, r1
 801058a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801058e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8010592:	6013      	str	r3, [r2, #0]
 8010594:	e00f      	b.n	80105b6 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8010596:	69bb      	ldr	r3, [r7, #24]
 8010598:	015a      	lsls	r2, r3, #5
 801059a:	69fb      	ldr	r3, [r7, #28]
 801059c:	4413      	add	r3, r2
 801059e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	69ba      	ldr	r2, [r7, #24]
 80105a6:	0151      	lsls	r1, r2, #5
 80105a8:	69fa      	ldr	r2, [r7, #28]
 80105aa:	440a      	add	r2, r1
 80105ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80105b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80105b4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80105b6:	69bb      	ldr	r3, [r7, #24]
 80105b8:	015a      	lsls	r2, r3, #5
 80105ba:	69fb      	ldr	r3, [r7, #28]
 80105bc:	4413      	add	r3, r2
 80105be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80105c2:	681b      	ldr	r3, [r3, #0]
 80105c4:	69ba      	ldr	r2, [r7, #24]
 80105c6:	0151      	lsls	r1, r2, #5
 80105c8:	69fa      	ldr	r2, [r7, #28]
 80105ca:	440a      	add	r2, r1
 80105cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80105d0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80105d4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80105d6:	2300      	movs	r3, #0
}
 80105d8:	4618      	mov	r0, r3
 80105da:	3720      	adds	r7, #32
 80105dc:	46bd      	mov	sp, r7
 80105de:	bd80      	pop	{r7, pc}
 80105e0:	fff80000 	.word	0xfff80000
 80105e4:	e007ffff 	.word	0xe007ffff
 80105e8:	1ff80000 	.word	0x1ff80000

080105ec <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80105ec:	b480      	push	{r7}
 80105ee:	b087      	sub	sp, #28
 80105f0:	af00      	add	r7, sp, #0
 80105f2:	6078      	str	r0, [r7, #4]
 80105f4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80105f6:	2300      	movs	r3, #0
 80105f8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80105fa:	2300      	movs	r3, #0
 80105fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8010602:	683b      	ldr	r3, [r7, #0]
 8010604:	785b      	ldrb	r3, [r3, #1]
 8010606:	2b01      	cmp	r3, #1
 8010608:	d14a      	bne.n	80106a0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801060a:	683b      	ldr	r3, [r7, #0]
 801060c:	781b      	ldrb	r3, [r3, #0]
 801060e:	015a      	lsls	r2, r3, #5
 8010610:	693b      	ldr	r3, [r7, #16]
 8010612:	4413      	add	r3, r2
 8010614:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801061e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010622:	f040 8086 	bne.w	8010732 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8010626:	683b      	ldr	r3, [r7, #0]
 8010628:	781b      	ldrb	r3, [r3, #0]
 801062a:	015a      	lsls	r2, r3, #5
 801062c:	693b      	ldr	r3, [r7, #16]
 801062e:	4413      	add	r3, r2
 8010630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010634:	681b      	ldr	r3, [r3, #0]
 8010636:	683a      	ldr	r2, [r7, #0]
 8010638:	7812      	ldrb	r2, [r2, #0]
 801063a:	0151      	lsls	r1, r2, #5
 801063c:	693a      	ldr	r2, [r7, #16]
 801063e:	440a      	add	r2, r1
 8010640:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010644:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8010648:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801064a:	683b      	ldr	r3, [r7, #0]
 801064c:	781b      	ldrb	r3, [r3, #0]
 801064e:	015a      	lsls	r2, r3, #5
 8010650:	693b      	ldr	r3, [r7, #16]
 8010652:	4413      	add	r3, r2
 8010654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	683a      	ldr	r2, [r7, #0]
 801065c:	7812      	ldrb	r2, [r2, #0]
 801065e:	0151      	lsls	r1, r2, #5
 8010660:	693a      	ldr	r2, [r7, #16]
 8010662:	440a      	add	r2, r1
 8010664:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010668:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801066c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	3301      	adds	r3, #1
 8010672:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010674:	68fb      	ldr	r3, [r7, #12]
 8010676:	f242 7210 	movw	r2, #10000	@ 0x2710
 801067a:	4293      	cmp	r3, r2
 801067c:	d902      	bls.n	8010684 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801067e:	2301      	movs	r3, #1
 8010680:	75fb      	strb	r3, [r7, #23]
          break;
 8010682:	e056      	b.n	8010732 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8010684:	683b      	ldr	r3, [r7, #0]
 8010686:	781b      	ldrb	r3, [r3, #0]
 8010688:	015a      	lsls	r2, r3, #5
 801068a:	693b      	ldr	r3, [r7, #16]
 801068c:	4413      	add	r3, r2
 801068e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010698:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801069c:	d0e7      	beq.n	801066e <USB_EPStopXfer+0x82>
 801069e:	e048      	b.n	8010732 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	781b      	ldrb	r3, [r3, #0]
 80106a4:	015a      	lsls	r2, r3, #5
 80106a6:	693b      	ldr	r3, [r7, #16]
 80106a8:	4413      	add	r3, r2
 80106aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80106ae:	681b      	ldr	r3, [r3, #0]
 80106b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80106b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80106b8:	d13b      	bne.n	8010732 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	781b      	ldrb	r3, [r3, #0]
 80106be:	015a      	lsls	r2, r3, #5
 80106c0:	693b      	ldr	r3, [r7, #16]
 80106c2:	4413      	add	r3, r2
 80106c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	683a      	ldr	r2, [r7, #0]
 80106cc:	7812      	ldrb	r2, [r2, #0]
 80106ce:	0151      	lsls	r1, r2, #5
 80106d0:	693a      	ldr	r2, [r7, #16]
 80106d2:	440a      	add	r2, r1
 80106d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80106d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80106dc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80106de:	683b      	ldr	r3, [r7, #0]
 80106e0:	781b      	ldrb	r3, [r3, #0]
 80106e2:	015a      	lsls	r2, r3, #5
 80106e4:	693b      	ldr	r3, [r7, #16]
 80106e6:	4413      	add	r3, r2
 80106e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	683a      	ldr	r2, [r7, #0]
 80106f0:	7812      	ldrb	r2, [r2, #0]
 80106f2:	0151      	lsls	r1, r2, #5
 80106f4:	693a      	ldr	r2, [r7, #16]
 80106f6:	440a      	add	r2, r1
 80106f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80106fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010700:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	3301      	adds	r3, #1
 8010706:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	f242 7210 	movw	r2, #10000	@ 0x2710
 801070e:	4293      	cmp	r3, r2
 8010710:	d902      	bls.n	8010718 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8010712:	2301      	movs	r3, #1
 8010714:	75fb      	strb	r3, [r7, #23]
          break;
 8010716:	e00c      	b.n	8010732 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8010718:	683b      	ldr	r3, [r7, #0]
 801071a:	781b      	ldrb	r3, [r3, #0]
 801071c:	015a      	lsls	r2, r3, #5
 801071e:	693b      	ldr	r3, [r7, #16]
 8010720:	4413      	add	r3, r2
 8010722:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801072c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010730:	d0e7      	beq.n	8010702 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8010732:	7dfb      	ldrb	r3, [r7, #23]
}
 8010734:	4618      	mov	r0, r3
 8010736:	371c      	adds	r7, #28
 8010738:	46bd      	mov	sp, r7
 801073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801073e:	4770      	bx	lr

08010740 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8010740:	b480      	push	{r7}
 8010742:	b089      	sub	sp, #36	@ 0x24
 8010744:	af00      	add	r7, sp, #0
 8010746:	60f8      	str	r0, [r7, #12]
 8010748:	60b9      	str	r1, [r7, #8]
 801074a:	4611      	mov	r1, r2
 801074c:	461a      	mov	r2, r3
 801074e:	460b      	mov	r3, r1
 8010750:	71fb      	strb	r3, [r7, #7]
 8010752:	4613      	mov	r3, r2
 8010754:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010756:	68fb      	ldr	r3, [r7, #12]
 8010758:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801075a:	68bb      	ldr	r3, [r7, #8]
 801075c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801075e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010762:	2b00      	cmp	r3, #0
 8010764:	d123      	bne.n	80107ae <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8010766:	88bb      	ldrh	r3, [r7, #4]
 8010768:	3303      	adds	r3, #3
 801076a:	089b      	lsrs	r3, r3, #2
 801076c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801076e:	2300      	movs	r3, #0
 8010770:	61bb      	str	r3, [r7, #24]
 8010772:	e018      	b.n	80107a6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8010774:	79fb      	ldrb	r3, [r7, #7]
 8010776:	031a      	lsls	r2, r3, #12
 8010778:	697b      	ldr	r3, [r7, #20]
 801077a:	4413      	add	r3, r2
 801077c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010780:	461a      	mov	r2, r3
 8010782:	69fb      	ldr	r3, [r7, #28]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010788:	69fb      	ldr	r3, [r7, #28]
 801078a:	3301      	adds	r3, #1
 801078c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801078e:	69fb      	ldr	r3, [r7, #28]
 8010790:	3301      	adds	r3, #1
 8010792:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010794:	69fb      	ldr	r3, [r7, #28]
 8010796:	3301      	adds	r3, #1
 8010798:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801079a:	69fb      	ldr	r3, [r7, #28]
 801079c:	3301      	adds	r3, #1
 801079e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80107a0:	69bb      	ldr	r3, [r7, #24]
 80107a2:	3301      	adds	r3, #1
 80107a4:	61bb      	str	r3, [r7, #24]
 80107a6:	69ba      	ldr	r2, [r7, #24]
 80107a8:	693b      	ldr	r3, [r7, #16]
 80107aa:	429a      	cmp	r2, r3
 80107ac:	d3e2      	bcc.n	8010774 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80107ae:	2300      	movs	r3, #0
}
 80107b0:	4618      	mov	r0, r3
 80107b2:	3724      	adds	r7, #36	@ 0x24
 80107b4:	46bd      	mov	sp, r7
 80107b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ba:	4770      	bx	lr

080107bc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80107bc:	b480      	push	{r7}
 80107be:	b08b      	sub	sp, #44	@ 0x2c
 80107c0:	af00      	add	r7, sp, #0
 80107c2:	60f8      	str	r0, [r7, #12]
 80107c4:	60b9      	str	r1, [r7, #8]
 80107c6:	4613      	mov	r3, r2
 80107c8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80107ce:	68bb      	ldr	r3, [r7, #8]
 80107d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80107d2:	88fb      	ldrh	r3, [r7, #6]
 80107d4:	089b      	lsrs	r3, r3, #2
 80107d6:	b29b      	uxth	r3, r3
 80107d8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80107da:	88fb      	ldrh	r3, [r7, #6]
 80107dc:	f003 0303 	and.w	r3, r3, #3
 80107e0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80107e2:	2300      	movs	r3, #0
 80107e4:	623b      	str	r3, [r7, #32]
 80107e6:	e014      	b.n	8010812 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80107e8:	69bb      	ldr	r3, [r7, #24]
 80107ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80107ee:	681a      	ldr	r2, [r3, #0]
 80107f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107f2:	601a      	str	r2, [r3, #0]
    pDest++;
 80107f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107f6:	3301      	adds	r3, #1
 80107f8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80107fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107fc:	3301      	adds	r3, #1
 80107fe:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010802:	3301      	adds	r3, #1
 8010804:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8010806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010808:	3301      	adds	r3, #1
 801080a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 801080c:	6a3b      	ldr	r3, [r7, #32]
 801080e:	3301      	adds	r3, #1
 8010810:	623b      	str	r3, [r7, #32]
 8010812:	6a3a      	ldr	r2, [r7, #32]
 8010814:	697b      	ldr	r3, [r7, #20]
 8010816:	429a      	cmp	r2, r3
 8010818:	d3e6      	bcc.n	80107e8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801081a:	8bfb      	ldrh	r3, [r7, #30]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d01e      	beq.n	801085e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8010820:	2300      	movs	r3, #0
 8010822:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8010824:	69bb      	ldr	r3, [r7, #24]
 8010826:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801082a:	461a      	mov	r2, r3
 801082c:	f107 0310 	add.w	r3, r7, #16
 8010830:	6812      	ldr	r2, [r2, #0]
 8010832:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8010834:	693a      	ldr	r2, [r7, #16]
 8010836:	6a3b      	ldr	r3, [r7, #32]
 8010838:	b2db      	uxtb	r3, r3
 801083a:	00db      	lsls	r3, r3, #3
 801083c:	fa22 f303 	lsr.w	r3, r2, r3
 8010840:	b2da      	uxtb	r2, r3
 8010842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010844:	701a      	strb	r2, [r3, #0]
      i++;
 8010846:	6a3b      	ldr	r3, [r7, #32]
 8010848:	3301      	adds	r3, #1
 801084a:	623b      	str	r3, [r7, #32]
      pDest++;
 801084c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801084e:	3301      	adds	r3, #1
 8010850:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8010852:	8bfb      	ldrh	r3, [r7, #30]
 8010854:	3b01      	subs	r3, #1
 8010856:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8010858:	8bfb      	ldrh	r3, [r7, #30]
 801085a:	2b00      	cmp	r3, #0
 801085c:	d1ea      	bne.n	8010834 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801085e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010860:	4618      	mov	r0, r3
 8010862:	372c      	adds	r7, #44	@ 0x2c
 8010864:	46bd      	mov	sp, r7
 8010866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801086a:	4770      	bx	lr

0801086c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801086c:	b480      	push	{r7}
 801086e:	b085      	sub	sp, #20
 8010870:	af00      	add	r7, sp, #0
 8010872:	6078      	str	r0, [r7, #4]
 8010874:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010876:	687b      	ldr	r3, [r7, #4]
 8010878:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801087a:	683b      	ldr	r3, [r7, #0]
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010880:	683b      	ldr	r3, [r7, #0]
 8010882:	785b      	ldrb	r3, [r3, #1]
 8010884:	2b01      	cmp	r3, #1
 8010886:	d12c      	bne.n	80108e2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010888:	68bb      	ldr	r3, [r7, #8]
 801088a:	015a      	lsls	r2, r3, #5
 801088c:	68fb      	ldr	r3, [r7, #12]
 801088e:	4413      	add	r3, r2
 8010890:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010894:	681b      	ldr	r3, [r3, #0]
 8010896:	2b00      	cmp	r3, #0
 8010898:	db12      	blt.n	80108c0 <USB_EPSetStall+0x54>
 801089a:	68bb      	ldr	r3, [r7, #8]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d00f      	beq.n	80108c0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80108a0:	68bb      	ldr	r3, [r7, #8]
 80108a2:	015a      	lsls	r2, r3, #5
 80108a4:	68fb      	ldr	r3, [r7, #12]
 80108a6:	4413      	add	r3, r2
 80108a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	68ba      	ldr	r2, [r7, #8]
 80108b0:	0151      	lsls	r1, r2, #5
 80108b2:	68fa      	ldr	r2, [r7, #12]
 80108b4:	440a      	add	r2, r1
 80108b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80108ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80108be:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80108c0:	68bb      	ldr	r3, [r7, #8]
 80108c2:	015a      	lsls	r2, r3, #5
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	4413      	add	r3, r2
 80108c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80108cc:	681b      	ldr	r3, [r3, #0]
 80108ce:	68ba      	ldr	r2, [r7, #8]
 80108d0:	0151      	lsls	r1, r2, #5
 80108d2:	68fa      	ldr	r2, [r7, #12]
 80108d4:	440a      	add	r2, r1
 80108d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80108da:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80108de:	6013      	str	r3, [r2, #0]
 80108e0:	e02b      	b.n	801093a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	015a      	lsls	r2, r3, #5
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	4413      	add	r3, r2
 80108ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	db12      	blt.n	801091a <USB_EPSetStall+0xae>
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d00f      	beq.n	801091a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80108fa:	68bb      	ldr	r3, [r7, #8]
 80108fc:	015a      	lsls	r2, r3, #5
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	4413      	add	r3, r2
 8010902:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010906:	681b      	ldr	r3, [r3, #0]
 8010908:	68ba      	ldr	r2, [r7, #8]
 801090a:	0151      	lsls	r1, r2, #5
 801090c:	68fa      	ldr	r2, [r7, #12]
 801090e:	440a      	add	r2, r1
 8010910:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010914:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8010918:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801091a:	68bb      	ldr	r3, [r7, #8]
 801091c:	015a      	lsls	r2, r3, #5
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	4413      	add	r3, r2
 8010922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010926:	681b      	ldr	r3, [r3, #0]
 8010928:	68ba      	ldr	r2, [r7, #8]
 801092a:	0151      	lsls	r1, r2, #5
 801092c:	68fa      	ldr	r2, [r7, #12]
 801092e:	440a      	add	r2, r1
 8010930:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010934:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010938:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801093a:	2300      	movs	r3, #0
}
 801093c:	4618      	mov	r0, r3
 801093e:	3714      	adds	r7, #20
 8010940:	46bd      	mov	sp, r7
 8010942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010946:	4770      	bx	lr

08010948 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010948:	b480      	push	{r7}
 801094a:	b085      	sub	sp, #20
 801094c:	af00      	add	r7, sp, #0
 801094e:	6078      	str	r0, [r7, #4]
 8010950:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010956:	683b      	ldr	r3, [r7, #0]
 8010958:	781b      	ldrb	r3, [r3, #0]
 801095a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801095c:	683b      	ldr	r3, [r7, #0]
 801095e:	785b      	ldrb	r3, [r3, #1]
 8010960:	2b01      	cmp	r3, #1
 8010962:	d128      	bne.n	80109b6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8010964:	68bb      	ldr	r3, [r7, #8]
 8010966:	015a      	lsls	r2, r3, #5
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	4413      	add	r3, r2
 801096c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	68ba      	ldr	r2, [r7, #8]
 8010974:	0151      	lsls	r1, r2, #5
 8010976:	68fa      	ldr	r2, [r7, #12]
 8010978:	440a      	add	r2, r1
 801097a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801097e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8010982:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	791b      	ldrb	r3, [r3, #4]
 8010988:	2b03      	cmp	r3, #3
 801098a:	d003      	beq.n	8010994 <USB_EPClearStall+0x4c>
 801098c:	683b      	ldr	r3, [r7, #0]
 801098e:	791b      	ldrb	r3, [r3, #4]
 8010990:	2b02      	cmp	r3, #2
 8010992:	d138      	bne.n	8010a06 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8010994:	68bb      	ldr	r3, [r7, #8]
 8010996:	015a      	lsls	r2, r3, #5
 8010998:	68fb      	ldr	r3, [r7, #12]
 801099a:	4413      	add	r3, r2
 801099c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	68ba      	ldr	r2, [r7, #8]
 80109a4:	0151      	lsls	r1, r2, #5
 80109a6:	68fa      	ldr	r2, [r7, #12]
 80109a8:	440a      	add	r2, r1
 80109aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80109ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80109b2:	6013      	str	r3, [r2, #0]
 80109b4:	e027      	b.n	8010a06 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	015a      	lsls	r2, r3, #5
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	4413      	add	r3, r2
 80109be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	68ba      	ldr	r2, [r7, #8]
 80109c6:	0151      	lsls	r1, r2, #5
 80109c8:	68fa      	ldr	r2, [r7, #12]
 80109ca:	440a      	add	r2, r1
 80109cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80109d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80109d4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80109d6:	683b      	ldr	r3, [r7, #0]
 80109d8:	791b      	ldrb	r3, [r3, #4]
 80109da:	2b03      	cmp	r3, #3
 80109dc:	d003      	beq.n	80109e6 <USB_EPClearStall+0x9e>
 80109de:	683b      	ldr	r3, [r7, #0]
 80109e0:	791b      	ldrb	r3, [r3, #4]
 80109e2:	2b02      	cmp	r3, #2
 80109e4:	d10f      	bne.n	8010a06 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80109e6:	68bb      	ldr	r3, [r7, #8]
 80109e8:	015a      	lsls	r2, r3, #5
 80109ea:	68fb      	ldr	r3, [r7, #12]
 80109ec:	4413      	add	r3, r2
 80109ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	68ba      	ldr	r2, [r7, #8]
 80109f6:	0151      	lsls	r1, r2, #5
 80109f8:	68fa      	ldr	r2, [r7, #12]
 80109fa:	440a      	add	r2, r1
 80109fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010a00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010a04:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010a06:	2300      	movs	r3, #0
}
 8010a08:	4618      	mov	r0, r3
 8010a0a:	3714      	adds	r7, #20
 8010a0c:	46bd      	mov	sp, r7
 8010a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a12:	4770      	bx	lr

08010a14 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8010a14:	b480      	push	{r7}
 8010a16:	b085      	sub	sp, #20
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
 8010a1c:	460b      	mov	r3, r1
 8010a1e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	68fa      	ldr	r2, [r7, #12]
 8010a2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010a32:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8010a36:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a3e:	681a      	ldr	r2, [r3, #0]
 8010a40:	78fb      	ldrb	r3, [r7, #3]
 8010a42:	011b      	lsls	r3, r3, #4
 8010a44:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8010a48:	68f9      	ldr	r1, [r7, #12]
 8010a4a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010a4e:	4313      	orrs	r3, r2
 8010a50:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8010a52:	2300      	movs	r3, #0
}
 8010a54:	4618      	mov	r0, r3
 8010a56:	3714      	adds	r7, #20
 8010a58:	46bd      	mov	sp, r7
 8010a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5e:	4770      	bx	lr

08010a60 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8010a60:	b480      	push	{r7}
 8010a62:	b085      	sub	sp, #20
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010a72:	681b      	ldr	r3, [r3, #0]
 8010a74:	68fa      	ldr	r2, [r7, #12]
 8010a76:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010a7a:	f023 0303 	bic.w	r3, r3, #3
 8010a7e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010a86:	685b      	ldr	r3, [r3, #4]
 8010a88:	68fa      	ldr	r2, [r7, #12]
 8010a8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010a8e:	f023 0302 	bic.w	r3, r3, #2
 8010a92:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010a94:	2300      	movs	r3, #0
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3714      	adds	r7, #20
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr

08010aa2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8010aa2:	b480      	push	{r7}
 8010aa4:	b085      	sub	sp, #20
 8010aa6:	af00      	add	r7, sp, #0
 8010aa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010ab4:	681b      	ldr	r3, [r3, #0]
 8010ab6:	68fa      	ldr	r2, [r7, #12]
 8010ab8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010abc:	f023 0303 	bic.w	r3, r3, #3
 8010ac0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ac8:	685b      	ldr	r3, [r3, #4]
 8010aca:	68fa      	ldr	r2, [r7, #12]
 8010acc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010ad0:	f043 0302 	orr.w	r3, r3, #2
 8010ad4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010ad6:	2300      	movs	r3, #0
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3714      	adds	r7, #20
 8010adc:	46bd      	mov	sp, r7
 8010ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ae2:	4770      	bx	lr

08010ae4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8010ae4:	b480      	push	{r7}
 8010ae6:	b085      	sub	sp, #20
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	695b      	ldr	r3, [r3, #20]
 8010af0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	699b      	ldr	r3, [r3, #24]
 8010af6:	68fa      	ldr	r2, [r7, #12]
 8010af8:	4013      	ands	r3, r2
 8010afa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010afc:	68fb      	ldr	r3, [r7, #12]
}
 8010afe:	4618      	mov	r0, r3
 8010b00:	3714      	adds	r7, #20
 8010b02:	46bd      	mov	sp, r7
 8010b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b08:	4770      	bx	lr

08010b0a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8010b0a:	b480      	push	{r7}
 8010b0c:	b085      	sub	sp, #20
 8010b0e:	af00      	add	r7, sp, #0
 8010b10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b1c:	699b      	ldr	r3, [r3, #24]
 8010b1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b26:	69db      	ldr	r3, [r3, #28]
 8010b28:	68ba      	ldr	r2, [r7, #8]
 8010b2a:	4013      	ands	r3, r2
 8010b2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010b2e:	68bb      	ldr	r3, [r7, #8]
 8010b30:	0c1b      	lsrs	r3, r3, #16
}
 8010b32:	4618      	mov	r0, r3
 8010b34:	3714      	adds	r7, #20
 8010b36:	46bd      	mov	sp, r7
 8010b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b3c:	4770      	bx	lr

08010b3e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8010b3e:	b480      	push	{r7}
 8010b40:	b085      	sub	sp, #20
 8010b42:	af00      	add	r7, sp, #0
 8010b44:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b50:	699b      	ldr	r3, [r3, #24]
 8010b52:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b5a:	69db      	ldr	r3, [r3, #28]
 8010b5c:	68ba      	ldr	r2, [r7, #8]
 8010b5e:	4013      	ands	r3, r2
 8010b60:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8010b62:	68bb      	ldr	r3, [r7, #8]
 8010b64:	b29b      	uxth	r3, r3
}
 8010b66:	4618      	mov	r0, r3
 8010b68:	3714      	adds	r7, #20
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b70:	4770      	bx	lr

08010b72 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010b72:	b480      	push	{r7}
 8010b74:	b085      	sub	sp, #20
 8010b76:	af00      	add	r7, sp, #0
 8010b78:	6078      	str	r0, [r7, #4]
 8010b7a:	460b      	mov	r3, r1
 8010b7c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8010b82:	78fb      	ldrb	r3, [r7, #3]
 8010b84:	015a      	lsls	r2, r3, #5
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	4413      	add	r3, r2
 8010b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010b8e:	689b      	ldr	r3, [r3, #8]
 8010b90:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b98:	695b      	ldr	r3, [r3, #20]
 8010b9a:	68ba      	ldr	r2, [r7, #8]
 8010b9c:	4013      	ands	r3, r2
 8010b9e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010ba0:	68bb      	ldr	r3, [r7, #8]
}
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	3714      	adds	r7, #20
 8010ba6:	46bd      	mov	sp, r7
 8010ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bac:	4770      	bx	lr

08010bae <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8010bae:	b480      	push	{r7}
 8010bb0:	b087      	sub	sp, #28
 8010bb2:	af00      	add	r7, sp, #0
 8010bb4:	6078      	str	r0, [r7, #4]
 8010bb6:	460b      	mov	r3, r1
 8010bb8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010bc4:	691b      	ldr	r3, [r3, #16]
 8010bc6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8010bc8:	697b      	ldr	r3, [r7, #20]
 8010bca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bd0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8010bd2:	78fb      	ldrb	r3, [r7, #3]
 8010bd4:	f003 030f 	and.w	r3, r3, #15
 8010bd8:	68fa      	ldr	r2, [r7, #12]
 8010bda:	fa22 f303 	lsr.w	r3, r2, r3
 8010bde:	01db      	lsls	r3, r3, #7
 8010be0:	b2db      	uxtb	r3, r3
 8010be2:	693a      	ldr	r2, [r7, #16]
 8010be4:	4313      	orrs	r3, r2
 8010be6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8010be8:	78fb      	ldrb	r3, [r7, #3]
 8010bea:	015a      	lsls	r2, r3, #5
 8010bec:	697b      	ldr	r3, [r7, #20]
 8010bee:	4413      	add	r3, r2
 8010bf0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010bf4:	689b      	ldr	r3, [r3, #8]
 8010bf6:	693a      	ldr	r2, [r7, #16]
 8010bf8:	4013      	ands	r3, r2
 8010bfa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010bfc:	68bb      	ldr	r3, [r7, #8]
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	371c      	adds	r7, #28
 8010c02:	46bd      	mov	sp, r7
 8010c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c08:	4770      	bx	lr

08010c0a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8010c0a:	b480      	push	{r7}
 8010c0c:	b083      	sub	sp, #12
 8010c0e:	af00      	add	r7, sp, #0
 8010c10:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	695b      	ldr	r3, [r3, #20]
 8010c16:	f003 0301 	and.w	r3, r3, #1
}
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	370c      	adds	r7, #12
 8010c1e:	46bd      	mov	sp, r7
 8010c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c24:	4770      	bx	lr
	...

08010c28 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8010c28:	b480      	push	{r7}
 8010c2a:	b085      	sub	sp, #20
 8010c2c:	af00      	add	r7, sp, #0
 8010c2e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c3a:	681a      	ldr	r2, [r3, #0]
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c42:	4619      	mov	r1, r3
 8010c44:	4b09      	ldr	r3, [pc, #36]	@ (8010c6c <USB_ActivateSetup+0x44>)
 8010c46:	4013      	ands	r3, r2
 8010c48:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c50:	685b      	ldr	r3, [r3, #4]
 8010c52:	68fa      	ldr	r2, [r7, #12]
 8010c54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010c58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010c5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010c5e:	2300      	movs	r3, #0
}
 8010c60:	4618      	mov	r0, r3
 8010c62:	3714      	adds	r7, #20
 8010c64:	46bd      	mov	sp, r7
 8010c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c6a:	4770      	bx	lr
 8010c6c:	fffff800 	.word	0xfffff800

08010c70 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8010c70:	b480      	push	{r7}
 8010c72:	b087      	sub	sp, #28
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	60f8      	str	r0, [r7, #12]
 8010c78:	460b      	mov	r3, r1
 8010c7a:	607a      	str	r2, [r7, #4]
 8010c7c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	333c      	adds	r3, #60	@ 0x3c
 8010c86:	3304      	adds	r3, #4
 8010c88:	681b      	ldr	r3, [r3, #0]
 8010c8a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010c8c:	693b      	ldr	r3, [r7, #16]
 8010c8e:	4a26      	ldr	r2, [pc, #152]	@ (8010d28 <USB_EP0_OutStart+0xb8>)
 8010c90:	4293      	cmp	r3, r2
 8010c92:	d90a      	bls.n	8010caa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010c94:	697b      	ldr	r3, [r7, #20]
 8010c96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010c9a:	681b      	ldr	r3, [r3, #0]
 8010c9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010ca0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010ca4:	d101      	bne.n	8010caa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	e037      	b.n	8010d1a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cb0:	461a      	mov	r2, r3
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010cb6:	697b      	ldr	r3, [r7, #20]
 8010cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cbc:	691b      	ldr	r3, [r3, #16]
 8010cbe:	697a      	ldr	r2, [r7, #20]
 8010cc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010cc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8010cc8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8010cca:	697b      	ldr	r3, [r7, #20]
 8010ccc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cd0:	691b      	ldr	r3, [r3, #16]
 8010cd2:	697a      	ldr	r2, [r7, #20]
 8010cd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010cd8:	f043 0318 	orr.w	r3, r3, #24
 8010cdc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8010cde:	697b      	ldr	r3, [r7, #20]
 8010ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ce4:	691b      	ldr	r3, [r3, #16]
 8010ce6:	697a      	ldr	r2, [r7, #20]
 8010ce8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010cec:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8010cf0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8010cf2:	7afb      	ldrb	r3, [r7, #11]
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d10f      	bne.n	8010d18 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010cf8:	697b      	ldr	r3, [r7, #20]
 8010cfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cfe:	461a      	mov	r2, r3
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010d04:	697b      	ldr	r3, [r7, #20]
 8010d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	697a      	ldr	r2, [r7, #20]
 8010d0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8010d12:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8010d16:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010d18:	2300      	movs	r3, #0
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	371c      	adds	r7, #28
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d24:	4770      	bx	lr
 8010d26:	bf00      	nop
 8010d28:	4f54300a 	.word	0x4f54300a

08010d2c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	b085      	sub	sp, #20
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010d34:	2300      	movs	r3, #0
 8010d36:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	3301      	adds	r3, #1
 8010d3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010d3e:	68fb      	ldr	r3, [r7, #12]
 8010d40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010d44:	d901      	bls.n	8010d4a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010d46:	2303      	movs	r3, #3
 8010d48:	e01b      	b.n	8010d82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	691b      	ldr	r3, [r3, #16]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	daf2      	bge.n	8010d38 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010d52:	2300      	movs	r3, #0
 8010d54:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	691b      	ldr	r3, [r3, #16]
 8010d5a:	f043 0201 	orr.w	r2, r3, #1
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	3301      	adds	r3, #1
 8010d66:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010d6e:	d901      	bls.n	8010d74 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8010d70:	2303      	movs	r3, #3
 8010d72:	e006      	b.n	8010d82 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	691b      	ldr	r3, [r3, #16]
 8010d78:	f003 0301 	and.w	r3, r3, #1
 8010d7c:	2b01      	cmp	r3, #1
 8010d7e:	d0f0      	beq.n	8010d62 <USB_CoreReset+0x36>

  return HAL_OK;
 8010d80:	2300      	movs	r3, #0
}
 8010d82:	4618      	mov	r0, r3
 8010d84:	3714      	adds	r7, #20
 8010d86:	46bd      	mov	sp, r7
 8010d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d8c:	4770      	bx	lr
	...

08010d90 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010d90:	b580      	push	{r7, lr}
 8010d92:	b084      	sub	sp, #16
 8010d94:	af00      	add	r7, sp, #0
 8010d96:	6078      	str	r0, [r7, #4]
 8010d98:	460b      	mov	r3, r1
 8010d9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8010d9c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8010da0:	f005 fb4e 	bl	8016440 <USBD_static_malloc>
 8010da4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	2b00      	cmp	r3, #0
 8010daa:	d109      	bne.n	8010dc0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	32b0      	adds	r2, #176	@ 0xb0
 8010db6:	2100      	movs	r1, #0
 8010db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8010dbc:	2302      	movs	r3, #2
 8010dbe:	e0d4      	b.n	8010f6a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8010dc0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8010dc4:	2100      	movs	r1, #0
 8010dc6:	68f8      	ldr	r0, [r7, #12]
 8010dc8:	f005 fba0 	bl	801650c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010dd2:	687b      	ldr	r3, [r7, #4]
 8010dd4:	32b0      	adds	r2, #176	@ 0xb0
 8010dd6:	68f9      	ldr	r1, [r7, #12]
 8010dd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	32b0      	adds	r2, #176	@ 0xb0
 8010de6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	7c1b      	ldrb	r3, [r3, #16]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d138      	bne.n	8010e6a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8010df8:	4b5e      	ldr	r3, [pc, #376]	@ (8010f74 <USBD_CDC_Init+0x1e4>)
 8010dfa:	7819      	ldrb	r1, [r3, #0]
 8010dfc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010e00:	2202      	movs	r2, #2
 8010e02:	6878      	ldr	r0, [r7, #4]
 8010e04:	f005 f9f9 	bl	80161fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8010e08:	4b5a      	ldr	r3, [pc, #360]	@ (8010f74 <USBD_CDC_Init+0x1e4>)
 8010e0a:	781b      	ldrb	r3, [r3, #0]
 8010e0c:	f003 020f 	and.w	r2, r3, #15
 8010e10:	6879      	ldr	r1, [r7, #4]
 8010e12:	4613      	mov	r3, r2
 8010e14:	009b      	lsls	r3, r3, #2
 8010e16:	4413      	add	r3, r2
 8010e18:	009b      	lsls	r3, r3, #2
 8010e1a:	440b      	add	r3, r1
 8010e1c:	3324      	adds	r3, #36	@ 0x24
 8010e1e:	2201      	movs	r2, #1
 8010e20:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8010e22:	4b55      	ldr	r3, [pc, #340]	@ (8010f78 <USBD_CDC_Init+0x1e8>)
 8010e24:	7819      	ldrb	r1, [r3, #0]
 8010e26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010e2a:	2202      	movs	r2, #2
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f005 f9e4 	bl	80161fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8010e32:	4b51      	ldr	r3, [pc, #324]	@ (8010f78 <USBD_CDC_Init+0x1e8>)
 8010e34:	781b      	ldrb	r3, [r3, #0]
 8010e36:	f003 020f 	and.w	r2, r3, #15
 8010e3a:	6879      	ldr	r1, [r7, #4]
 8010e3c:	4613      	mov	r3, r2
 8010e3e:	009b      	lsls	r3, r3, #2
 8010e40:	4413      	add	r3, r2
 8010e42:	009b      	lsls	r3, r3, #2
 8010e44:	440b      	add	r3, r1
 8010e46:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010e4a:	2201      	movs	r2, #1
 8010e4c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8010e4e:	4b4b      	ldr	r3, [pc, #300]	@ (8010f7c <USBD_CDC_Init+0x1ec>)
 8010e50:	781b      	ldrb	r3, [r3, #0]
 8010e52:	f003 020f 	and.w	r2, r3, #15
 8010e56:	6879      	ldr	r1, [r7, #4]
 8010e58:	4613      	mov	r3, r2
 8010e5a:	009b      	lsls	r3, r3, #2
 8010e5c:	4413      	add	r3, r2
 8010e5e:	009b      	lsls	r3, r3, #2
 8010e60:	440b      	add	r3, r1
 8010e62:	3326      	adds	r3, #38	@ 0x26
 8010e64:	2210      	movs	r2, #16
 8010e66:	801a      	strh	r2, [r3, #0]
 8010e68:	e035      	b.n	8010ed6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8010e6a:	4b42      	ldr	r3, [pc, #264]	@ (8010f74 <USBD_CDC_Init+0x1e4>)
 8010e6c:	7819      	ldrb	r1, [r3, #0]
 8010e6e:	2340      	movs	r3, #64	@ 0x40
 8010e70:	2202      	movs	r2, #2
 8010e72:	6878      	ldr	r0, [r7, #4]
 8010e74:	f005 f9c1 	bl	80161fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8010e78:	4b3e      	ldr	r3, [pc, #248]	@ (8010f74 <USBD_CDC_Init+0x1e4>)
 8010e7a:	781b      	ldrb	r3, [r3, #0]
 8010e7c:	f003 020f 	and.w	r2, r3, #15
 8010e80:	6879      	ldr	r1, [r7, #4]
 8010e82:	4613      	mov	r3, r2
 8010e84:	009b      	lsls	r3, r3, #2
 8010e86:	4413      	add	r3, r2
 8010e88:	009b      	lsls	r3, r3, #2
 8010e8a:	440b      	add	r3, r1
 8010e8c:	3324      	adds	r3, #36	@ 0x24
 8010e8e:	2201      	movs	r2, #1
 8010e90:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8010e92:	4b39      	ldr	r3, [pc, #228]	@ (8010f78 <USBD_CDC_Init+0x1e8>)
 8010e94:	7819      	ldrb	r1, [r3, #0]
 8010e96:	2340      	movs	r3, #64	@ 0x40
 8010e98:	2202      	movs	r2, #2
 8010e9a:	6878      	ldr	r0, [r7, #4]
 8010e9c:	f005 f9ad 	bl	80161fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8010ea0:	4b35      	ldr	r3, [pc, #212]	@ (8010f78 <USBD_CDC_Init+0x1e8>)
 8010ea2:	781b      	ldrb	r3, [r3, #0]
 8010ea4:	f003 020f 	and.w	r2, r3, #15
 8010ea8:	6879      	ldr	r1, [r7, #4]
 8010eaa:	4613      	mov	r3, r2
 8010eac:	009b      	lsls	r3, r3, #2
 8010eae:	4413      	add	r3, r2
 8010eb0:	009b      	lsls	r3, r3, #2
 8010eb2:	440b      	add	r3, r1
 8010eb4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010eb8:	2201      	movs	r2, #1
 8010eba:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8010ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8010f7c <USBD_CDC_Init+0x1ec>)
 8010ebe:	781b      	ldrb	r3, [r3, #0]
 8010ec0:	f003 020f 	and.w	r2, r3, #15
 8010ec4:	6879      	ldr	r1, [r7, #4]
 8010ec6:	4613      	mov	r3, r2
 8010ec8:	009b      	lsls	r3, r3, #2
 8010eca:	4413      	add	r3, r2
 8010ecc:	009b      	lsls	r3, r3, #2
 8010ece:	440b      	add	r3, r1
 8010ed0:	3326      	adds	r3, #38	@ 0x26
 8010ed2:	2210      	movs	r2, #16
 8010ed4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8010ed6:	4b29      	ldr	r3, [pc, #164]	@ (8010f7c <USBD_CDC_Init+0x1ec>)
 8010ed8:	7819      	ldrb	r1, [r3, #0]
 8010eda:	2308      	movs	r3, #8
 8010edc:	2203      	movs	r2, #3
 8010ede:	6878      	ldr	r0, [r7, #4]
 8010ee0:	f005 f98b 	bl	80161fa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8010ee4:	4b25      	ldr	r3, [pc, #148]	@ (8010f7c <USBD_CDC_Init+0x1ec>)
 8010ee6:	781b      	ldrb	r3, [r3, #0]
 8010ee8:	f003 020f 	and.w	r2, r3, #15
 8010eec:	6879      	ldr	r1, [r7, #4]
 8010eee:	4613      	mov	r3, r2
 8010ef0:	009b      	lsls	r3, r3, #2
 8010ef2:	4413      	add	r3, r2
 8010ef4:	009b      	lsls	r3, r3, #2
 8010ef6:	440b      	add	r3, r1
 8010ef8:	3324      	adds	r3, #36	@ 0x24
 8010efa:	2201      	movs	r2, #1
 8010efc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	2200      	movs	r2, #0
 8010f02:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010f0c:	687a      	ldr	r2, [r7, #4]
 8010f0e:	33b0      	adds	r3, #176	@ 0xb0
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	4413      	add	r3, r2
 8010f14:	685b      	ldr	r3, [r3, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8010f22:	68fb      	ldr	r3, [r7, #12]
 8010f24:	2200      	movs	r2, #0
 8010f26:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d101      	bne.n	8010f38 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8010f34:	2302      	movs	r3, #2
 8010f36:	e018      	b.n	8010f6a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	7c1b      	ldrb	r3, [r3, #16]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d10a      	bne.n	8010f56 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010f40:	4b0d      	ldr	r3, [pc, #52]	@ (8010f78 <USBD_CDC_Init+0x1e8>)
 8010f42:	7819      	ldrb	r1, [r3, #0]
 8010f44:	68fb      	ldr	r3, [r7, #12]
 8010f46:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010f4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f005 fa42 	bl	80163d8 <USBD_LL_PrepareReceive>
 8010f54:	e008      	b.n	8010f68 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8010f56:	4b08      	ldr	r3, [pc, #32]	@ (8010f78 <USBD_CDC_Init+0x1e8>)
 8010f58:	7819      	ldrb	r1, [r3, #0]
 8010f5a:	68fb      	ldr	r3, [r7, #12]
 8010f5c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8010f60:	2340      	movs	r3, #64	@ 0x40
 8010f62:	6878      	ldr	r0, [r7, #4]
 8010f64:	f005 fa38 	bl	80163d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8010f68:	2300      	movs	r3, #0
}
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	3710      	adds	r7, #16
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bd80      	pop	{r7, pc}
 8010f72:	bf00      	nop
 8010f74:	24000097 	.word	0x24000097
 8010f78:	24000098 	.word	0x24000098
 8010f7c:	24000099 	.word	0x24000099

08010f80 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b082      	sub	sp, #8
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
 8010f88:	460b      	mov	r3, r1
 8010f8a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8010f8c:	4b3a      	ldr	r3, [pc, #232]	@ (8011078 <USBD_CDC_DeInit+0xf8>)
 8010f8e:	781b      	ldrb	r3, [r3, #0]
 8010f90:	4619      	mov	r1, r3
 8010f92:	6878      	ldr	r0, [r7, #4]
 8010f94:	f005 f957 	bl	8016246 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8010f98:	4b37      	ldr	r3, [pc, #220]	@ (8011078 <USBD_CDC_DeInit+0xf8>)
 8010f9a:	781b      	ldrb	r3, [r3, #0]
 8010f9c:	f003 020f 	and.w	r2, r3, #15
 8010fa0:	6879      	ldr	r1, [r7, #4]
 8010fa2:	4613      	mov	r3, r2
 8010fa4:	009b      	lsls	r3, r3, #2
 8010fa6:	4413      	add	r3, r2
 8010fa8:	009b      	lsls	r3, r3, #2
 8010faa:	440b      	add	r3, r1
 8010fac:	3324      	adds	r3, #36	@ 0x24
 8010fae:	2200      	movs	r2, #0
 8010fb0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8010fb2:	4b32      	ldr	r3, [pc, #200]	@ (801107c <USBD_CDC_DeInit+0xfc>)
 8010fb4:	781b      	ldrb	r3, [r3, #0]
 8010fb6:	4619      	mov	r1, r3
 8010fb8:	6878      	ldr	r0, [r7, #4]
 8010fba:	f005 f944 	bl	8016246 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8010fbe:	4b2f      	ldr	r3, [pc, #188]	@ (801107c <USBD_CDC_DeInit+0xfc>)
 8010fc0:	781b      	ldrb	r3, [r3, #0]
 8010fc2:	f003 020f 	and.w	r2, r3, #15
 8010fc6:	6879      	ldr	r1, [r7, #4]
 8010fc8:	4613      	mov	r3, r2
 8010fca:	009b      	lsls	r3, r3, #2
 8010fcc:	4413      	add	r3, r2
 8010fce:	009b      	lsls	r3, r3, #2
 8010fd0:	440b      	add	r3, r1
 8010fd2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010fd6:	2200      	movs	r2, #0
 8010fd8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8010fda:	4b29      	ldr	r3, [pc, #164]	@ (8011080 <USBD_CDC_DeInit+0x100>)
 8010fdc:	781b      	ldrb	r3, [r3, #0]
 8010fde:	4619      	mov	r1, r3
 8010fe0:	6878      	ldr	r0, [r7, #4]
 8010fe2:	f005 f930 	bl	8016246 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8010fe6:	4b26      	ldr	r3, [pc, #152]	@ (8011080 <USBD_CDC_DeInit+0x100>)
 8010fe8:	781b      	ldrb	r3, [r3, #0]
 8010fea:	f003 020f 	and.w	r2, r3, #15
 8010fee:	6879      	ldr	r1, [r7, #4]
 8010ff0:	4613      	mov	r3, r2
 8010ff2:	009b      	lsls	r3, r3, #2
 8010ff4:	4413      	add	r3, r2
 8010ff6:	009b      	lsls	r3, r3, #2
 8010ff8:	440b      	add	r3, r1
 8010ffa:	3324      	adds	r3, #36	@ 0x24
 8010ffc:	2200      	movs	r2, #0
 8010ffe:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8011000:	4b1f      	ldr	r3, [pc, #124]	@ (8011080 <USBD_CDC_DeInit+0x100>)
 8011002:	781b      	ldrb	r3, [r3, #0]
 8011004:	f003 020f 	and.w	r2, r3, #15
 8011008:	6879      	ldr	r1, [r7, #4]
 801100a:	4613      	mov	r3, r2
 801100c:	009b      	lsls	r3, r3, #2
 801100e:	4413      	add	r3, r2
 8011010:	009b      	lsls	r3, r3, #2
 8011012:	440b      	add	r3, r1
 8011014:	3326      	adds	r3, #38	@ 0x26
 8011016:	2200      	movs	r2, #0
 8011018:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	32b0      	adds	r2, #176	@ 0xb0
 8011024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011028:	2b00      	cmp	r3, #0
 801102a:	d01f      	beq.n	801106c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011032:	687a      	ldr	r2, [r7, #4]
 8011034:	33b0      	adds	r3, #176	@ 0xb0
 8011036:	009b      	lsls	r3, r3, #2
 8011038:	4413      	add	r3, r2
 801103a:	685b      	ldr	r3, [r3, #4]
 801103c:	685b      	ldr	r3, [r3, #4]
 801103e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	32b0      	adds	r2, #176	@ 0xb0
 801104a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801104e:	4618      	mov	r0, r3
 8011050:	f005 fa04 	bl	801645c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	32b0      	adds	r2, #176	@ 0xb0
 801105e:	2100      	movs	r1, #0
 8011060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	2200      	movs	r2, #0
 8011068:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801106c:	2300      	movs	r3, #0
}
 801106e:	4618      	mov	r0, r3
 8011070:	3708      	adds	r7, #8
 8011072:	46bd      	mov	sp, r7
 8011074:	bd80      	pop	{r7, pc}
 8011076:	bf00      	nop
 8011078:	24000097 	.word	0x24000097
 801107c:	24000098 	.word	0x24000098
 8011080:	24000099 	.word	0x24000099

08011084 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8011084:	b580      	push	{r7, lr}
 8011086:	b086      	sub	sp, #24
 8011088:	af00      	add	r7, sp, #0
 801108a:	6078      	str	r0, [r7, #4]
 801108c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	32b0      	adds	r2, #176	@ 0xb0
 8011098:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801109c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801109e:	2300      	movs	r3, #0
 80110a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80110a2:	2300      	movs	r3, #0
 80110a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80110a6:	2300      	movs	r3, #0
 80110a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80110aa:	693b      	ldr	r3, [r7, #16]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d101      	bne.n	80110b4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80110b0:	2303      	movs	r3, #3
 80110b2:	e0bf      	b.n	8011234 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80110b4:	683b      	ldr	r3, [r7, #0]
 80110b6:	781b      	ldrb	r3, [r3, #0]
 80110b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d050      	beq.n	8011162 <USBD_CDC_Setup+0xde>
 80110c0:	2b20      	cmp	r3, #32
 80110c2:	f040 80af 	bne.w	8011224 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	88db      	ldrh	r3, [r3, #6]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d03a      	beq.n	8011144 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80110ce:	683b      	ldr	r3, [r7, #0]
 80110d0:	781b      	ldrb	r3, [r3, #0]
 80110d2:	b25b      	sxtb	r3, r3
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	da1b      	bge.n	8011110 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80110de:	687a      	ldr	r2, [r7, #4]
 80110e0:	33b0      	adds	r3, #176	@ 0xb0
 80110e2:	009b      	lsls	r3, r3, #2
 80110e4:	4413      	add	r3, r2
 80110e6:	685b      	ldr	r3, [r3, #4]
 80110e8:	689b      	ldr	r3, [r3, #8]
 80110ea:	683a      	ldr	r2, [r7, #0]
 80110ec:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80110ee:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80110f0:	683a      	ldr	r2, [r7, #0]
 80110f2:	88d2      	ldrh	r2, [r2, #6]
 80110f4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80110f6:	683b      	ldr	r3, [r7, #0]
 80110f8:	88db      	ldrh	r3, [r3, #6]
 80110fa:	2b07      	cmp	r3, #7
 80110fc:	bf28      	it	cs
 80110fe:	2307      	movcs	r3, #7
 8011100:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8011102:	693b      	ldr	r3, [r7, #16]
 8011104:	89fa      	ldrh	r2, [r7, #14]
 8011106:	4619      	mov	r1, r3
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f001 fdbd 	bl	8012c88 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801110e:	e090      	b.n	8011232 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8011110:	683b      	ldr	r3, [r7, #0]
 8011112:	785a      	ldrb	r2, [r3, #1]
 8011114:	693b      	ldr	r3, [r7, #16]
 8011116:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801111a:	683b      	ldr	r3, [r7, #0]
 801111c:	88db      	ldrh	r3, [r3, #6]
 801111e:	2b3f      	cmp	r3, #63	@ 0x3f
 8011120:	d803      	bhi.n	801112a <USBD_CDC_Setup+0xa6>
 8011122:	683b      	ldr	r3, [r7, #0]
 8011124:	88db      	ldrh	r3, [r3, #6]
 8011126:	b2da      	uxtb	r2, r3
 8011128:	e000      	b.n	801112c <USBD_CDC_Setup+0xa8>
 801112a:	2240      	movs	r2, #64	@ 0x40
 801112c:	693b      	ldr	r3, [r7, #16]
 801112e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8011132:	6939      	ldr	r1, [r7, #16]
 8011134:	693b      	ldr	r3, [r7, #16]
 8011136:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801113a:	461a      	mov	r2, r3
 801113c:	6878      	ldr	r0, [r7, #4]
 801113e:	f001 fdcf 	bl	8012ce0 <USBD_CtlPrepareRx>
      break;
 8011142:	e076      	b.n	8011232 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801114a:	687a      	ldr	r2, [r7, #4]
 801114c:	33b0      	adds	r3, #176	@ 0xb0
 801114e:	009b      	lsls	r3, r3, #2
 8011150:	4413      	add	r3, r2
 8011152:	685b      	ldr	r3, [r3, #4]
 8011154:	689b      	ldr	r3, [r3, #8]
 8011156:	683a      	ldr	r2, [r7, #0]
 8011158:	7850      	ldrb	r0, [r2, #1]
 801115a:	2200      	movs	r2, #0
 801115c:	6839      	ldr	r1, [r7, #0]
 801115e:	4798      	blx	r3
      break;
 8011160:	e067      	b.n	8011232 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011162:	683b      	ldr	r3, [r7, #0]
 8011164:	785b      	ldrb	r3, [r3, #1]
 8011166:	2b0b      	cmp	r3, #11
 8011168:	d851      	bhi.n	801120e <USBD_CDC_Setup+0x18a>
 801116a:	a201      	add	r2, pc, #4	@ (adr r2, 8011170 <USBD_CDC_Setup+0xec>)
 801116c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011170:	080111a1 	.word	0x080111a1
 8011174:	0801121d 	.word	0x0801121d
 8011178:	0801120f 	.word	0x0801120f
 801117c:	0801120f 	.word	0x0801120f
 8011180:	0801120f 	.word	0x0801120f
 8011184:	0801120f 	.word	0x0801120f
 8011188:	0801120f 	.word	0x0801120f
 801118c:	0801120f 	.word	0x0801120f
 8011190:	0801120f 	.word	0x0801120f
 8011194:	0801120f 	.word	0x0801120f
 8011198:	080111cb 	.word	0x080111cb
 801119c:	080111f5 	.word	0x080111f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111a6:	b2db      	uxtb	r3, r3
 80111a8:	2b03      	cmp	r3, #3
 80111aa:	d107      	bne.n	80111bc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80111ac:	f107 030a 	add.w	r3, r7, #10
 80111b0:	2202      	movs	r2, #2
 80111b2:	4619      	mov	r1, r3
 80111b4:	6878      	ldr	r0, [r7, #4]
 80111b6:	f001 fd67 	bl	8012c88 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80111ba:	e032      	b.n	8011222 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80111bc:	6839      	ldr	r1, [r7, #0]
 80111be:	6878      	ldr	r0, [r7, #4]
 80111c0:	f001 fce5 	bl	8012b8e <USBD_CtlError>
            ret = USBD_FAIL;
 80111c4:	2303      	movs	r3, #3
 80111c6:	75fb      	strb	r3, [r7, #23]
          break;
 80111c8:	e02b      	b.n	8011222 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80111ca:	687b      	ldr	r3, [r7, #4]
 80111cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111d0:	b2db      	uxtb	r3, r3
 80111d2:	2b03      	cmp	r3, #3
 80111d4:	d107      	bne.n	80111e6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80111d6:	f107 030d 	add.w	r3, r7, #13
 80111da:	2201      	movs	r2, #1
 80111dc:	4619      	mov	r1, r3
 80111de:	6878      	ldr	r0, [r7, #4]
 80111e0:	f001 fd52 	bl	8012c88 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80111e4:	e01d      	b.n	8011222 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80111e6:	6839      	ldr	r1, [r7, #0]
 80111e8:	6878      	ldr	r0, [r7, #4]
 80111ea:	f001 fcd0 	bl	8012b8e <USBD_CtlError>
            ret = USBD_FAIL;
 80111ee:	2303      	movs	r3, #3
 80111f0:	75fb      	strb	r3, [r7, #23]
          break;
 80111f2:	e016      	b.n	8011222 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80111fa:	b2db      	uxtb	r3, r3
 80111fc:	2b03      	cmp	r3, #3
 80111fe:	d00f      	beq.n	8011220 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8011200:	6839      	ldr	r1, [r7, #0]
 8011202:	6878      	ldr	r0, [r7, #4]
 8011204:	f001 fcc3 	bl	8012b8e <USBD_CtlError>
            ret = USBD_FAIL;
 8011208:	2303      	movs	r3, #3
 801120a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801120c:	e008      	b.n	8011220 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801120e:	6839      	ldr	r1, [r7, #0]
 8011210:	6878      	ldr	r0, [r7, #4]
 8011212:	f001 fcbc 	bl	8012b8e <USBD_CtlError>
          ret = USBD_FAIL;
 8011216:	2303      	movs	r3, #3
 8011218:	75fb      	strb	r3, [r7, #23]
          break;
 801121a:	e002      	b.n	8011222 <USBD_CDC_Setup+0x19e>
          break;
 801121c:	bf00      	nop
 801121e:	e008      	b.n	8011232 <USBD_CDC_Setup+0x1ae>
          break;
 8011220:	bf00      	nop
      }
      break;
 8011222:	e006      	b.n	8011232 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8011224:	6839      	ldr	r1, [r7, #0]
 8011226:	6878      	ldr	r0, [r7, #4]
 8011228:	f001 fcb1 	bl	8012b8e <USBD_CtlError>
      ret = USBD_FAIL;
 801122c:	2303      	movs	r3, #3
 801122e:	75fb      	strb	r3, [r7, #23]
      break;
 8011230:	bf00      	nop
  }

  return (uint8_t)ret;
 8011232:	7dfb      	ldrb	r3, [r7, #23]
}
 8011234:	4618      	mov	r0, r3
 8011236:	3718      	adds	r7, #24
 8011238:	46bd      	mov	sp, r7
 801123a:	bd80      	pop	{r7, pc}

0801123c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801123c:	b580      	push	{r7, lr}
 801123e:	b084      	sub	sp, #16
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
 8011244:	460b      	mov	r3, r1
 8011246:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801124e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	32b0      	adds	r2, #176	@ 0xb0
 801125a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d101      	bne.n	8011266 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8011262:	2303      	movs	r3, #3
 8011264:	e065      	b.n	8011332 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	32b0      	adds	r2, #176	@ 0xb0
 8011270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011274:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8011276:	78fb      	ldrb	r3, [r7, #3]
 8011278:	f003 020f 	and.w	r2, r3, #15
 801127c:	6879      	ldr	r1, [r7, #4]
 801127e:	4613      	mov	r3, r2
 8011280:	009b      	lsls	r3, r3, #2
 8011282:	4413      	add	r3, r2
 8011284:	009b      	lsls	r3, r3, #2
 8011286:	440b      	add	r3, r1
 8011288:	3318      	adds	r3, #24
 801128a:	681b      	ldr	r3, [r3, #0]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d02f      	beq.n	80112f0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8011290:	78fb      	ldrb	r3, [r7, #3]
 8011292:	f003 020f 	and.w	r2, r3, #15
 8011296:	6879      	ldr	r1, [r7, #4]
 8011298:	4613      	mov	r3, r2
 801129a:	009b      	lsls	r3, r3, #2
 801129c:	4413      	add	r3, r2
 801129e:	009b      	lsls	r3, r3, #2
 80112a0:	440b      	add	r3, r1
 80112a2:	3318      	adds	r3, #24
 80112a4:	681a      	ldr	r2, [r3, #0]
 80112a6:	78fb      	ldrb	r3, [r7, #3]
 80112a8:	f003 010f 	and.w	r1, r3, #15
 80112ac:	68f8      	ldr	r0, [r7, #12]
 80112ae:	460b      	mov	r3, r1
 80112b0:	00db      	lsls	r3, r3, #3
 80112b2:	440b      	add	r3, r1
 80112b4:	009b      	lsls	r3, r3, #2
 80112b6:	4403      	add	r3, r0
 80112b8:	331c      	adds	r3, #28
 80112ba:	681b      	ldr	r3, [r3, #0]
 80112bc:	fbb2 f1f3 	udiv	r1, r2, r3
 80112c0:	fb01 f303 	mul.w	r3, r1, r3
 80112c4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d112      	bne.n	80112f0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80112ca:	78fb      	ldrb	r3, [r7, #3]
 80112cc:	f003 020f 	and.w	r2, r3, #15
 80112d0:	6879      	ldr	r1, [r7, #4]
 80112d2:	4613      	mov	r3, r2
 80112d4:	009b      	lsls	r3, r3, #2
 80112d6:	4413      	add	r3, r2
 80112d8:	009b      	lsls	r3, r3, #2
 80112da:	440b      	add	r3, r1
 80112dc:	3318      	adds	r3, #24
 80112de:	2200      	movs	r2, #0
 80112e0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80112e2:	78f9      	ldrb	r1, [r7, #3]
 80112e4:	2300      	movs	r3, #0
 80112e6:	2200      	movs	r2, #0
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f005 f854 	bl	8016396 <USBD_LL_Transmit>
 80112ee:	e01f      	b.n	8011330 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80112f0:	68bb      	ldr	r3, [r7, #8]
 80112f2:	2200      	movs	r2, #0
 80112f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80112fe:	687a      	ldr	r2, [r7, #4]
 8011300:	33b0      	adds	r3, #176	@ 0xb0
 8011302:	009b      	lsls	r3, r3, #2
 8011304:	4413      	add	r3, r2
 8011306:	685b      	ldr	r3, [r3, #4]
 8011308:	691b      	ldr	r3, [r3, #16]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d010      	beq.n	8011330 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011314:	687a      	ldr	r2, [r7, #4]
 8011316:	33b0      	adds	r3, #176	@ 0xb0
 8011318:	009b      	lsls	r3, r3, #2
 801131a:	4413      	add	r3, r2
 801131c:	685b      	ldr	r3, [r3, #4]
 801131e:	691b      	ldr	r3, [r3, #16]
 8011320:	68ba      	ldr	r2, [r7, #8]
 8011322:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8011326:	68ba      	ldr	r2, [r7, #8]
 8011328:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801132c:	78fa      	ldrb	r2, [r7, #3]
 801132e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011330:	2300      	movs	r3, #0
}
 8011332:	4618      	mov	r0, r3
 8011334:	3710      	adds	r7, #16
 8011336:	46bd      	mov	sp, r7
 8011338:	bd80      	pop	{r7, pc}

0801133a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801133a:	b580      	push	{r7, lr}
 801133c:	b084      	sub	sp, #16
 801133e:	af00      	add	r7, sp, #0
 8011340:	6078      	str	r0, [r7, #4]
 8011342:	460b      	mov	r3, r1
 8011344:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	32b0      	adds	r2, #176	@ 0xb0
 8011350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011354:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	32b0      	adds	r2, #176	@ 0xb0
 8011360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d101      	bne.n	801136c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8011368:	2303      	movs	r3, #3
 801136a:	e01a      	b.n	80113a2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801136c:	78fb      	ldrb	r3, [r7, #3]
 801136e:	4619      	mov	r1, r3
 8011370:	6878      	ldr	r0, [r7, #4]
 8011372:	f005 f852 	bl	801641a <USBD_LL_GetRxDataSize>
 8011376:	4602      	mov	r2, r0
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011384:	687a      	ldr	r2, [r7, #4]
 8011386:	33b0      	adds	r3, #176	@ 0xb0
 8011388:	009b      	lsls	r3, r3, #2
 801138a:	4413      	add	r3, r2
 801138c:	685b      	ldr	r3, [r3, #4]
 801138e:	68db      	ldr	r3, [r3, #12]
 8011390:	68fa      	ldr	r2, [r7, #12]
 8011392:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8011396:	68fa      	ldr	r2, [r7, #12]
 8011398:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801139c:	4611      	mov	r1, r2
 801139e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80113a0:	2300      	movs	r3, #0
}
 80113a2:	4618      	mov	r0, r3
 80113a4:	3710      	adds	r7, #16
 80113a6:	46bd      	mov	sp, r7
 80113a8:	bd80      	pop	{r7, pc}

080113aa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80113aa:	b580      	push	{r7, lr}
 80113ac:	b084      	sub	sp, #16
 80113ae:	af00      	add	r7, sp, #0
 80113b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	32b0      	adds	r2, #176	@ 0xb0
 80113bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80113c0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d101      	bne.n	80113cc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80113c8:	2303      	movs	r3, #3
 80113ca:	e024      	b.n	8011416 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80113d2:	687a      	ldr	r2, [r7, #4]
 80113d4:	33b0      	adds	r3, #176	@ 0xb0
 80113d6:	009b      	lsls	r3, r3, #2
 80113d8:	4413      	add	r3, r2
 80113da:	685b      	ldr	r3, [r3, #4]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d019      	beq.n	8011414 <USBD_CDC_EP0_RxReady+0x6a>
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80113e6:	2bff      	cmp	r3, #255	@ 0xff
 80113e8:	d014      	beq.n	8011414 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80113f0:	687a      	ldr	r2, [r7, #4]
 80113f2:	33b0      	adds	r3, #176	@ 0xb0
 80113f4:	009b      	lsls	r3, r3, #2
 80113f6:	4413      	add	r3, r2
 80113f8:	685b      	ldr	r3, [r3, #4]
 80113fa:	689b      	ldr	r3, [r3, #8]
 80113fc:	68fa      	ldr	r2, [r7, #12]
 80113fe:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8011402:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8011404:	68fa      	ldr	r2, [r7, #12]
 8011406:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801140a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801140c:	68fb      	ldr	r3, [r7, #12]
 801140e:	22ff      	movs	r2, #255	@ 0xff
 8011410:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8011414:	2300      	movs	r3, #0
}
 8011416:	4618      	mov	r0, r3
 8011418:	3710      	adds	r7, #16
 801141a:	46bd      	mov	sp, r7
 801141c:	bd80      	pop	{r7, pc}
	...

08011420 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b086      	sub	sp, #24
 8011424:	af00      	add	r7, sp, #0
 8011426:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011428:	2182      	movs	r1, #130	@ 0x82
 801142a:	4818      	ldr	r0, [pc, #96]	@ (801148c <USBD_CDC_GetFSCfgDesc+0x6c>)
 801142c:	f000 fd4f 	bl	8011ece <USBD_GetEpDesc>
 8011430:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8011432:	2101      	movs	r1, #1
 8011434:	4815      	ldr	r0, [pc, #84]	@ (801148c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011436:	f000 fd4a 	bl	8011ece <USBD_GetEpDesc>
 801143a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801143c:	2181      	movs	r1, #129	@ 0x81
 801143e:	4813      	ldr	r0, [pc, #76]	@ (801148c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8011440:	f000 fd45 	bl	8011ece <USBD_GetEpDesc>
 8011444:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8011446:	697b      	ldr	r3, [r7, #20]
 8011448:	2b00      	cmp	r3, #0
 801144a:	d002      	beq.n	8011452 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801144c:	697b      	ldr	r3, [r7, #20]
 801144e:	2210      	movs	r2, #16
 8011450:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8011452:	693b      	ldr	r3, [r7, #16]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d006      	beq.n	8011466 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011458:	693b      	ldr	r3, [r7, #16]
 801145a:	2200      	movs	r2, #0
 801145c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011460:	711a      	strb	r2, [r3, #4]
 8011462:	2200      	movs	r2, #0
 8011464:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d006      	beq.n	801147a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	2200      	movs	r2, #0
 8011470:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011474:	711a      	strb	r2, [r3, #4]
 8011476:	2200      	movs	r2, #0
 8011478:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	2243      	movs	r2, #67	@ 0x43
 801147e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011480:	4b02      	ldr	r3, [pc, #8]	@ (801148c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8011482:	4618      	mov	r0, r3
 8011484:	3718      	adds	r7, #24
 8011486:	46bd      	mov	sp, r7
 8011488:	bd80      	pop	{r7, pc}
 801148a:	bf00      	nop
 801148c:	24000054 	.word	0x24000054

08011490 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b086      	sub	sp, #24
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011498:	2182      	movs	r1, #130	@ 0x82
 801149a:	4818      	ldr	r0, [pc, #96]	@ (80114fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801149c:	f000 fd17 	bl	8011ece <USBD_GetEpDesc>
 80114a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80114a2:	2101      	movs	r1, #1
 80114a4:	4815      	ldr	r0, [pc, #84]	@ (80114fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 80114a6:	f000 fd12 	bl	8011ece <USBD_GetEpDesc>
 80114aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80114ac:	2181      	movs	r1, #129	@ 0x81
 80114ae:	4813      	ldr	r0, [pc, #76]	@ (80114fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 80114b0:	f000 fd0d 	bl	8011ece <USBD_GetEpDesc>
 80114b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80114b6:	697b      	ldr	r3, [r7, #20]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d002      	beq.n	80114c2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80114bc:	697b      	ldr	r3, [r7, #20]
 80114be:	2210      	movs	r2, #16
 80114c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80114c2:	693b      	ldr	r3, [r7, #16]
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d006      	beq.n	80114d6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80114c8:	693b      	ldr	r3, [r7, #16]
 80114ca:	2200      	movs	r2, #0
 80114cc:	711a      	strb	r2, [r3, #4]
 80114ce:	2200      	movs	r2, #0
 80114d0:	f042 0202 	orr.w	r2, r2, #2
 80114d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80114d6:	68fb      	ldr	r3, [r7, #12]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d006      	beq.n	80114ea <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	2200      	movs	r2, #0
 80114e0:	711a      	strb	r2, [r3, #4]
 80114e2:	2200      	movs	r2, #0
 80114e4:	f042 0202 	orr.w	r2, r2, #2
 80114e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2243      	movs	r2, #67	@ 0x43
 80114ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80114f0:	4b02      	ldr	r3, [pc, #8]	@ (80114fc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	3718      	adds	r7, #24
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
 80114fa:	bf00      	nop
 80114fc:	24000054 	.word	0x24000054

08011500 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8011500:	b580      	push	{r7, lr}
 8011502:	b086      	sub	sp, #24
 8011504:	af00      	add	r7, sp, #0
 8011506:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8011508:	2182      	movs	r1, #130	@ 0x82
 801150a:	4818      	ldr	r0, [pc, #96]	@ (801156c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801150c:	f000 fcdf 	bl	8011ece <USBD_GetEpDesc>
 8011510:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8011512:	2101      	movs	r1, #1
 8011514:	4815      	ldr	r0, [pc, #84]	@ (801156c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8011516:	f000 fcda 	bl	8011ece <USBD_GetEpDesc>
 801151a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801151c:	2181      	movs	r1, #129	@ 0x81
 801151e:	4813      	ldr	r0, [pc, #76]	@ (801156c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8011520:	f000 fcd5 	bl	8011ece <USBD_GetEpDesc>
 8011524:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8011526:	697b      	ldr	r3, [r7, #20]
 8011528:	2b00      	cmp	r3, #0
 801152a:	d002      	beq.n	8011532 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801152c:	697b      	ldr	r3, [r7, #20]
 801152e:	2210      	movs	r2, #16
 8011530:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8011532:	693b      	ldr	r3, [r7, #16]
 8011534:	2b00      	cmp	r3, #0
 8011536:	d006      	beq.n	8011546 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8011538:	693b      	ldr	r3, [r7, #16]
 801153a:	2200      	movs	r2, #0
 801153c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011540:	711a      	strb	r2, [r3, #4]
 8011542:	2200      	movs	r2, #0
 8011544:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8011546:	68fb      	ldr	r3, [r7, #12]
 8011548:	2b00      	cmp	r3, #0
 801154a:	d006      	beq.n	801155a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	2200      	movs	r2, #0
 8011550:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011554:	711a      	strb	r2, [r3, #4]
 8011556:	2200      	movs	r2, #0
 8011558:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	2243      	movs	r2, #67	@ 0x43
 801155e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8011560:	4b02      	ldr	r3, [pc, #8]	@ (801156c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8011562:	4618      	mov	r0, r3
 8011564:	3718      	adds	r7, #24
 8011566:	46bd      	mov	sp, r7
 8011568:	bd80      	pop	{r7, pc}
 801156a:	bf00      	nop
 801156c:	24000054 	.word	0x24000054

08011570 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011570:	b480      	push	{r7}
 8011572:	b083      	sub	sp, #12
 8011574:	af00      	add	r7, sp, #0
 8011576:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	220a      	movs	r2, #10
 801157c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801157e:	4b03      	ldr	r3, [pc, #12]	@ (801158c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011580:	4618      	mov	r0, r3
 8011582:	370c      	adds	r7, #12
 8011584:	46bd      	mov	sp, r7
 8011586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158a:	4770      	bx	lr
 801158c:	24000010 	.word	0x24000010

08011590 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011590:	b480      	push	{r7}
 8011592:	b083      	sub	sp, #12
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
 8011598:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801159a:	683b      	ldr	r3, [r7, #0]
 801159c:	2b00      	cmp	r3, #0
 801159e:	d101      	bne.n	80115a4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80115a0:	2303      	movs	r3, #3
 80115a2:	e009      	b.n	80115b8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80115aa:	687a      	ldr	r2, [r7, #4]
 80115ac:	33b0      	adds	r3, #176	@ 0xb0
 80115ae:	009b      	lsls	r3, r3, #2
 80115b0:	4413      	add	r3, r2
 80115b2:	683a      	ldr	r2, [r7, #0]
 80115b4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80115b6:	2300      	movs	r3, #0
}
 80115b8:	4618      	mov	r0, r3
 80115ba:	370c      	adds	r7, #12
 80115bc:	46bd      	mov	sp, r7
 80115be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115c2:	4770      	bx	lr

080115c4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80115c4:	b480      	push	{r7}
 80115c6:	b087      	sub	sp, #28
 80115c8:	af00      	add	r7, sp, #0
 80115ca:	60f8      	str	r0, [r7, #12]
 80115cc:	60b9      	str	r1, [r7, #8]
 80115ce:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	32b0      	adds	r2, #176	@ 0xb0
 80115da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115de:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80115e0:	697b      	ldr	r3, [r7, #20]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d101      	bne.n	80115ea <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80115e6:	2303      	movs	r3, #3
 80115e8:	e008      	b.n	80115fc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80115ea:	697b      	ldr	r3, [r7, #20]
 80115ec:	68ba      	ldr	r2, [r7, #8]
 80115ee:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80115f2:	697b      	ldr	r3, [r7, #20]
 80115f4:	687a      	ldr	r2, [r7, #4]
 80115f6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80115fa:	2300      	movs	r3, #0
}
 80115fc:	4618      	mov	r0, r3
 80115fe:	371c      	adds	r7, #28
 8011600:	46bd      	mov	sp, r7
 8011602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011606:	4770      	bx	lr

08011608 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011608:	b480      	push	{r7}
 801160a:	b085      	sub	sp, #20
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
 8011610:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	32b0      	adds	r2, #176	@ 0xb0
 801161c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011620:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	2b00      	cmp	r3, #0
 8011626:	d101      	bne.n	801162c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8011628:	2303      	movs	r3, #3
 801162a:	e004      	b.n	8011636 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	683a      	ldr	r2, [r7, #0]
 8011630:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8011634:	2300      	movs	r3, #0
}
 8011636:	4618      	mov	r0, r3
 8011638:	3714      	adds	r7, #20
 801163a:	46bd      	mov	sp, r7
 801163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011640:	4770      	bx	lr
	...

08011644 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8011644:	b580      	push	{r7, lr}
 8011646:	b084      	sub	sp, #16
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	32b0      	adds	r2, #176	@ 0xb0
 8011656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801165a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 801165c:	2301      	movs	r3, #1
 801165e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d101      	bne.n	801166a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8011666:	2303      	movs	r3, #3
 8011668:	e025      	b.n	80116b6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801166a:	68bb      	ldr	r3, [r7, #8]
 801166c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8011670:	2b00      	cmp	r3, #0
 8011672:	d11f      	bne.n	80116b4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	2201      	movs	r2, #1
 8011678:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 801167c:	4b10      	ldr	r3, [pc, #64]	@ (80116c0 <USBD_CDC_TransmitPacket+0x7c>)
 801167e:	781b      	ldrb	r3, [r3, #0]
 8011680:	f003 020f 	and.w	r2, r3, #15
 8011684:	68bb      	ldr	r3, [r7, #8]
 8011686:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801168a:	6878      	ldr	r0, [r7, #4]
 801168c:	4613      	mov	r3, r2
 801168e:	009b      	lsls	r3, r3, #2
 8011690:	4413      	add	r3, r2
 8011692:	009b      	lsls	r3, r3, #2
 8011694:	4403      	add	r3, r0
 8011696:	3318      	adds	r3, #24
 8011698:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801169a:	4b09      	ldr	r3, [pc, #36]	@ (80116c0 <USBD_CDC_TransmitPacket+0x7c>)
 801169c:	7819      	ldrb	r1, [r3, #0]
 801169e:	68bb      	ldr	r3, [r7, #8]
 80116a0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80116a4:	68bb      	ldr	r3, [r7, #8]
 80116a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80116aa:	6878      	ldr	r0, [r7, #4]
 80116ac:	f004 fe73 	bl	8016396 <USBD_LL_Transmit>

    ret = USBD_OK;
 80116b0:	2300      	movs	r3, #0
 80116b2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80116b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80116b6:	4618      	mov	r0, r3
 80116b8:	3710      	adds	r7, #16
 80116ba:	46bd      	mov	sp, r7
 80116bc:	bd80      	pop	{r7, pc}
 80116be:	bf00      	nop
 80116c0:	24000097 	.word	0x24000097

080116c4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b084      	sub	sp, #16
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116d2:	687b      	ldr	r3, [r7, #4]
 80116d4:	32b0      	adds	r2, #176	@ 0xb0
 80116d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116da:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80116dc:	687b      	ldr	r3, [r7, #4]
 80116de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	32b0      	adds	r2, #176	@ 0xb0
 80116e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d101      	bne.n	80116f2 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80116ee:	2303      	movs	r3, #3
 80116f0:	e018      	b.n	8011724 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	7c1b      	ldrb	r3, [r3, #16]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d10a      	bne.n	8011710 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80116fa:	4b0c      	ldr	r3, [pc, #48]	@ (801172c <USBD_CDC_ReceivePacket+0x68>)
 80116fc:	7819      	ldrb	r1, [r3, #0]
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8011704:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011708:	6878      	ldr	r0, [r7, #4]
 801170a:	f004 fe65 	bl	80163d8 <USBD_LL_PrepareReceive>
 801170e:	e008      	b.n	8011722 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8011710:	4b06      	ldr	r3, [pc, #24]	@ (801172c <USBD_CDC_ReceivePacket+0x68>)
 8011712:	7819      	ldrb	r1, [r3, #0]
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801171a:	2340      	movs	r3, #64	@ 0x40
 801171c:	6878      	ldr	r0, [r7, #4]
 801171e:	f004 fe5b 	bl	80163d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011722:	2300      	movs	r3, #0
}
 8011724:	4618      	mov	r0, r3
 8011726:	3710      	adds	r7, #16
 8011728:	46bd      	mov	sp, r7
 801172a:	bd80      	pop	{r7, pc}
 801172c:	24000098 	.word	0x24000098

08011730 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011730:	b580      	push	{r7, lr}
 8011732:	b086      	sub	sp, #24
 8011734:	af00      	add	r7, sp, #0
 8011736:	60f8      	str	r0, [r7, #12]
 8011738:	60b9      	str	r1, [r7, #8]
 801173a:	4613      	mov	r3, r2
 801173c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801173e:	68fb      	ldr	r3, [r7, #12]
 8011740:	2b00      	cmp	r3, #0
 8011742:	d101      	bne.n	8011748 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8011744:	2303      	movs	r3, #3
 8011746:	e01f      	b.n	8011788 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	2200      	movs	r2, #0
 801174c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8011750:	68fb      	ldr	r3, [r7, #12]
 8011752:	2200      	movs	r2, #0
 8011754:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	2200      	movs	r2, #0
 801175c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011760:	68bb      	ldr	r3, [r7, #8]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d003      	beq.n	801176e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	68ba      	ldr	r2, [r7, #8]
 801176a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801176e:	68fb      	ldr	r3, [r7, #12]
 8011770:	2201      	movs	r2, #1
 8011772:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8011776:	68fb      	ldr	r3, [r7, #12]
 8011778:	79fa      	ldrb	r2, [r7, #7]
 801177a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801177c:	68f8      	ldr	r0, [r7, #12]
 801177e:	f004 fccf 	bl	8016120 <USBD_LL_Init>
 8011782:	4603      	mov	r3, r0
 8011784:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011786:	7dfb      	ldrb	r3, [r7, #23]
}
 8011788:	4618      	mov	r0, r3
 801178a:	3718      	adds	r7, #24
 801178c:	46bd      	mov	sp, r7
 801178e:	bd80      	pop	{r7, pc}

08011790 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011790:	b580      	push	{r7, lr}
 8011792:	b084      	sub	sp, #16
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
 8011798:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801179a:	2300      	movs	r3, #0
 801179c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801179e:	683b      	ldr	r3, [r7, #0]
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d101      	bne.n	80117a8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80117a4:	2303      	movs	r3, #3
 80117a6:	e025      	b.n	80117f4 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	683a      	ldr	r2, [r7, #0]
 80117ac:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	32ae      	adds	r2, #174	@ 0xae
 80117ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d00f      	beq.n	80117e4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	32ae      	adds	r2, #174	@ 0xae
 80117ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117d4:	f107 020e 	add.w	r2, r7, #14
 80117d8:	4610      	mov	r0, r2
 80117da:	4798      	blx	r3
 80117dc:	4602      	mov	r2, r0
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80117e4:	687b      	ldr	r3, [r7, #4]
 80117e6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80117ea:	1c5a      	adds	r2, r3, #1
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80117f2:	2300      	movs	r3, #0
}
 80117f4:	4618      	mov	r0, r3
 80117f6:	3710      	adds	r7, #16
 80117f8:	46bd      	mov	sp, r7
 80117fa:	bd80      	pop	{r7, pc}

080117fc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80117fc:	b580      	push	{r7, lr}
 80117fe:	b082      	sub	sp, #8
 8011800:	af00      	add	r7, sp, #0
 8011802:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011804:	6878      	ldr	r0, [r7, #4]
 8011806:	f004 fcdd 	bl	80161c4 <USBD_LL_Start>
 801180a:	4603      	mov	r3, r0
}
 801180c:	4618      	mov	r0, r3
 801180e:	3708      	adds	r7, #8
 8011810:	46bd      	mov	sp, r7
 8011812:	bd80      	pop	{r7, pc}

08011814 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8011814:	b480      	push	{r7}
 8011816:	b083      	sub	sp, #12
 8011818:	af00      	add	r7, sp, #0
 801181a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801181c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801181e:	4618      	mov	r0, r3
 8011820:	370c      	adds	r7, #12
 8011822:	46bd      	mov	sp, r7
 8011824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011828:	4770      	bx	lr

0801182a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801182a:	b580      	push	{r7, lr}
 801182c:	b084      	sub	sp, #16
 801182e:	af00      	add	r7, sp, #0
 8011830:	6078      	str	r0, [r7, #4]
 8011832:	460b      	mov	r3, r1
 8011834:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8011836:	2300      	movs	r3, #0
 8011838:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011840:	2b00      	cmp	r3, #0
 8011842:	d009      	beq.n	8011858 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	78fa      	ldrb	r2, [r7, #3]
 801184e:	4611      	mov	r1, r2
 8011850:	6878      	ldr	r0, [r7, #4]
 8011852:	4798      	blx	r3
 8011854:	4603      	mov	r3, r0
 8011856:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011858:	7bfb      	ldrb	r3, [r7, #15]
}
 801185a:	4618      	mov	r0, r3
 801185c:	3710      	adds	r7, #16
 801185e:	46bd      	mov	sp, r7
 8011860:	bd80      	pop	{r7, pc}

08011862 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011862:	b580      	push	{r7, lr}
 8011864:	b084      	sub	sp, #16
 8011866:	af00      	add	r7, sp, #0
 8011868:	6078      	str	r0, [r7, #4]
 801186a:	460b      	mov	r3, r1
 801186c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801186e:	2300      	movs	r3, #0
 8011870:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011878:	685b      	ldr	r3, [r3, #4]
 801187a:	78fa      	ldrb	r2, [r7, #3]
 801187c:	4611      	mov	r1, r2
 801187e:	6878      	ldr	r0, [r7, #4]
 8011880:	4798      	blx	r3
 8011882:	4603      	mov	r3, r0
 8011884:	2b00      	cmp	r3, #0
 8011886:	d001      	beq.n	801188c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8011888:	2303      	movs	r3, #3
 801188a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801188c:	7bfb      	ldrb	r3, [r7, #15]
}
 801188e:	4618      	mov	r0, r3
 8011890:	3710      	adds	r7, #16
 8011892:	46bd      	mov	sp, r7
 8011894:	bd80      	pop	{r7, pc}

08011896 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011896:	b580      	push	{r7, lr}
 8011898:	b084      	sub	sp, #16
 801189a:	af00      	add	r7, sp, #0
 801189c:	6078      	str	r0, [r7, #4]
 801189e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80118a6:	6839      	ldr	r1, [r7, #0]
 80118a8:	4618      	mov	r0, r3
 80118aa:	f001 f936 	bl	8012b1a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2201      	movs	r2, #1
 80118b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80118b6:	687b      	ldr	r3, [r7, #4]
 80118b8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80118bc:	461a      	mov	r2, r3
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80118c4:	687b      	ldr	r3, [r7, #4]
 80118c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80118ca:	f003 031f 	and.w	r3, r3, #31
 80118ce:	2b02      	cmp	r3, #2
 80118d0:	d01a      	beq.n	8011908 <USBD_LL_SetupStage+0x72>
 80118d2:	2b02      	cmp	r3, #2
 80118d4:	d822      	bhi.n	801191c <USBD_LL_SetupStage+0x86>
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d002      	beq.n	80118e0 <USBD_LL_SetupStage+0x4a>
 80118da:	2b01      	cmp	r3, #1
 80118dc:	d00a      	beq.n	80118f4 <USBD_LL_SetupStage+0x5e>
 80118de:	e01d      	b.n	801191c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80118e6:	4619      	mov	r1, r3
 80118e8:	6878      	ldr	r0, [r7, #4]
 80118ea:	f000 fb63 	bl	8011fb4 <USBD_StdDevReq>
 80118ee:	4603      	mov	r3, r0
 80118f0:	73fb      	strb	r3, [r7, #15]
      break;
 80118f2:	e020      	b.n	8011936 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80118fa:	4619      	mov	r1, r3
 80118fc:	6878      	ldr	r0, [r7, #4]
 80118fe:	f000 fbcb 	bl	8012098 <USBD_StdItfReq>
 8011902:	4603      	mov	r3, r0
 8011904:	73fb      	strb	r3, [r7, #15]
      break;
 8011906:	e016      	b.n	8011936 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801190e:	4619      	mov	r1, r3
 8011910:	6878      	ldr	r0, [r7, #4]
 8011912:	f000 fc2d 	bl	8012170 <USBD_StdEPReq>
 8011916:	4603      	mov	r3, r0
 8011918:	73fb      	strb	r3, [r7, #15]
      break;
 801191a:	e00c      	b.n	8011936 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8011922:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8011926:	b2db      	uxtb	r3, r3
 8011928:	4619      	mov	r1, r3
 801192a:	6878      	ldr	r0, [r7, #4]
 801192c:	f004 fcaa 	bl	8016284 <USBD_LL_StallEP>
 8011930:	4603      	mov	r3, r0
 8011932:	73fb      	strb	r3, [r7, #15]
      break;
 8011934:	bf00      	nop
  }

  return ret;
 8011936:	7bfb      	ldrb	r3, [r7, #15]
}
 8011938:	4618      	mov	r0, r3
 801193a:	3710      	adds	r7, #16
 801193c:	46bd      	mov	sp, r7
 801193e:	bd80      	pop	{r7, pc}

08011940 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b086      	sub	sp, #24
 8011944:	af00      	add	r7, sp, #0
 8011946:	60f8      	str	r0, [r7, #12]
 8011948:	460b      	mov	r3, r1
 801194a:	607a      	str	r2, [r7, #4]
 801194c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801194e:	2300      	movs	r3, #0
 8011950:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8011952:	7afb      	ldrb	r3, [r7, #11]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d16e      	bne.n	8011a36 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801195e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011966:	2b03      	cmp	r3, #3
 8011968:	f040 8098 	bne.w	8011a9c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801196c:	693b      	ldr	r3, [r7, #16]
 801196e:	689a      	ldr	r2, [r3, #8]
 8011970:	693b      	ldr	r3, [r7, #16]
 8011972:	68db      	ldr	r3, [r3, #12]
 8011974:	429a      	cmp	r2, r3
 8011976:	d913      	bls.n	80119a0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8011978:	693b      	ldr	r3, [r7, #16]
 801197a:	689a      	ldr	r2, [r3, #8]
 801197c:	693b      	ldr	r3, [r7, #16]
 801197e:	68db      	ldr	r3, [r3, #12]
 8011980:	1ad2      	subs	r2, r2, r3
 8011982:	693b      	ldr	r3, [r7, #16]
 8011984:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011986:	693b      	ldr	r3, [r7, #16]
 8011988:	68da      	ldr	r2, [r3, #12]
 801198a:	693b      	ldr	r3, [r7, #16]
 801198c:	689b      	ldr	r3, [r3, #8]
 801198e:	4293      	cmp	r3, r2
 8011990:	bf28      	it	cs
 8011992:	4613      	movcs	r3, r2
 8011994:	461a      	mov	r2, r3
 8011996:	6879      	ldr	r1, [r7, #4]
 8011998:	68f8      	ldr	r0, [r7, #12]
 801199a:	f001 f9be 	bl	8012d1a <USBD_CtlContinueRx>
 801199e:	e07d      	b.n	8011a9c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80119a0:	68fb      	ldr	r3, [r7, #12]
 80119a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80119a6:	f003 031f 	and.w	r3, r3, #31
 80119aa:	2b02      	cmp	r3, #2
 80119ac:	d014      	beq.n	80119d8 <USBD_LL_DataOutStage+0x98>
 80119ae:	2b02      	cmp	r3, #2
 80119b0:	d81d      	bhi.n	80119ee <USBD_LL_DataOutStage+0xae>
 80119b2:	2b00      	cmp	r3, #0
 80119b4:	d002      	beq.n	80119bc <USBD_LL_DataOutStage+0x7c>
 80119b6:	2b01      	cmp	r3, #1
 80119b8:	d003      	beq.n	80119c2 <USBD_LL_DataOutStage+0x82>
 80119ba:	e018      	b.n	80119ee <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80119bc:	2300      	movs	r3, #0
 80119be:	75bb      	strb	r3, [r7, #22]
            break;
 80119c0:	e018      	b.n	80119f4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80119c8:	b2db      	uxtb	r3, r3
 80119ca:	4619      	mov	r1, r3
 80119cc:	68f8      	ldr	r0, [r7, #12]
 80119ce:	f000 fa64 	bl	8011e9a <USBD_CoreFindIF>
 80119d2:	4603      	mov	r3, r0
 80119d4:	75bb      	strb	r3, [r7, #22]
            break;
 80119d6:	e00d      	b.n	80119f4 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80119de:	b2db      	uxtb	r3, r3
 80119e0:	4619      	mov	r1, r3
 80119e2:	68f8      	ldr	r0, [r7, #12]
 80119e4:	f000 fa66 	bl	8011eb4 <USBD_CoreFindEP>
 80119e8:	4603      	mov	r3, r0
 80119ea:	75bb      	strb	r3, [r7, #22]
            break;
 80119ec:	e002      	b.n	80119f4 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80119ee:	2300      	movs	r3, #0
 80119f0:	75bb      	strb	r3, [r7, #22]
            break;
 80119f2:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80119f4:	7dbb      	ldrb	r3, [r7, #22]
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d119      	bne.n	8011a2e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a00:	b2db      	uxtb	r3, r3
 8011a02:	2b03      	cmp	r3, #3
 8011a04:	d113      	bne.n	8011a2e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8011a06:	7dba      	ldrb	r2, [r7, #22]
 8011a08:	68fb      	ldr	r3, [r7, #12]
 8011a0a:	32ae      	adds	r2, #174	@ 0xae
 8011a0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a10:	691b      	ldr	r3, [r3, #16]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d00b      	beq.n	8011a2e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8011a16:	7dba      	ldrb	r2, [r7, #22]
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8011a1e:	7dba      	ldrb	r2, [r7, #22]
 8011a20:	68fb      	ldr	r3, [r7, #12]
 8011a22:	32ae      	adds	r2, #174	@ 0xae
 8011a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a28:	691b      	ldr	r3, [r3, #16]
 8011a2a:	68f8      	ldr	r0, [r7, #12]
 8011a2c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011a2e:	68f8      	ldr	r0, [r7, #12]
 8011a30:	f001 f984 	bl	8012d3c <USBD_CtlSendStatus>
 8011a34:	e032      	b.n	8011a9c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8011a36:	7afb      	ldrb	r3, [r7, #11]
 8011a38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011a3c:	b2db      	uxtb	r3, r3
 8011a3e:	4619      	mov	r1, r3
 8011a40:	68f8      	ldr	r0, [r7, #12]
 8011a42:	f000 fa37 	bl	8011eb4 <USBD_CoreFindEP>
 8011a46:	4603      	mov	r3, r0
 8011a48:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011a4a:	7dbb      	ldrb	r3, [r7, #22]
 8011a4c:	2bff      	cmp	r3, #255	@ 0xff
 8011a4e:	d025      	beq.n	8011a9c <USBD_LL_DataOutStage+0x15c>
 8011a50:	7dbb      	ldrb	r3, [r7, #22]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	d122      	bne.n	8011a9c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011a5c:	b2db      	uxtb	r3, r3
 8011a5e:	2b03      	cmp	r3, #3
 8011a60:	d117      	bne.n	8011a92 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8011a62:	7dba      	ldrb	r2, [r7, #22]
 8011a64:	68fb      	ldr	r3, [r7, #12]
 8011a66:	32ae      	adds	r2, #174	@ 0xae
 8011a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a6c:	699b      	ldr	r3, [r3, #24]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d00f      	beq.n	8011a92 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8011a72:	7dba      	ldrb	r2, [r7, #22]
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8011a7a:	7dba      	ldrb	r2, [r7, #22]
 8011a7c:	68fb      	ldr	r3, [r7, #12]
 8011a7e:	32ae      	adds	r2, #174	@ 0xae
 8011a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a84:	699b      	ldr	r3, [r3, #24]
 8011a86:	7afa      	ldrb	r2, [r7, #11]
 8011a88:	4611      	mov	r1, r2
 8011a8a:	68f8      	ldr	r0, [r7, #12]
 8011a8c:	4798      	blx	r3
 8011a8e:	4603      	mov	r3, r0
 8011a90:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8011a92:	7dfb      	ldrb	r3, [r7, #23]
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d001      	beq.n	8011a9c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8011a98:	7dfb      	ldrb	r3, [r7, #23]
 8011a9a:	e000      	b.n	8011a9e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8011a9c:	2300      	movs	r3, #0
}
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	3718      	adds	r7, #24
 8011aa2:	46bd      	mov	sp, r7
 8011aa4:	bd80      	pop	{r7, pc}

08011aa6 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011aa6:	b580      	push	{r7, lr}
 8011aa8:	b086      	sub	sp, #24
 8011aaa:	af00      	add	r7, sp, #0
 8011aac:	60f8      	str	r0, [r7, #12]
 8011aae:	460b      	mov	r3, r1
 8011ab0:	607a      	str	r2, [r7, #4]
 8011ab2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8011ab4:	7afb      	ldrb	r3, [r7, #11]
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d16f      	bne.n	8011b9a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8011aba:	68fb      	ldr	r3, [r7, #12]
 8011abc:	3314      	adds	r3, #20
 8011abe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8011ac6:	2b02      	cmp	r3, #2
 8011ac8:	d15a      	bne.n	8011b80 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8011aca:	693b      	ldr	r3, [r7, #16]
 8011acc:	689a      	ldr	r2, [r3, #8]
 8011ace:	693b      	ldr	r3, [r7, #16]
 8011ad0:	68db      	ldr	r3, [r3, #12]
 8011ad2:	429a      	cmp	r2, r3
 8011ad4:	d914      	bls.n	8011b00 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011ad6:	693b      	ldr	r3, [r7, #16]
 8011ad8:	689a      	ldr	r2, [r3, #8]
 8011ada:	693b      	ldr	r3, [r7, #16]
 8011adc:	68db      	ldr	r3, [r3, #12]
 8011ade:	1ad2      	subs	r2, r2, r3
 8011ae0:	693b      	ldr	r3, [r7, #16]
 8011ae2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011ae4:	693b      	ldr	r3, [r7, #16]
 8011ae6:	689b      	ldr	r3, [r3, #8]
 8011ae8:	461a      	mov	r2, r3
 8011aea:	6879      	ldr	r1, [r7, #4]
 8011aec:	68f8      	ldr	r0, [r7, #12]
 8011aee:	f001 f8e6 	bl	8012cbe <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011af2:	2300      	movs	r3, #0
 8011af4:	2200      	movs	r2, #0
 8011af6:	2100      	movs	r1, #0
 8011af8:	68f8      	ldr	r0, [r7, #12]
 8011afa:	f004 fc6d 	bl	80163d8 <USBD_LL_PrepareReceive>
 8011afe:	e03f      	b.n	8011b80 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011b00:	693b      	ldr	r3, [r7, #16]
 8011b02:	68da      	ldr	r2, [r3, #12]
 8011b04:	693b      	ldr	r3, [r7, #16]
 8011b06:	689b      	ldr	r3, [r3, #8]
 8011b08:	429a      	cmp	r2, r3
 8011b0a:	d11c      	bne.n	8011b46 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011b0c:	693b      	ldr	r3, [r7, #16]
 8011b0e:	685a      	ldr	r2, [r3, #4]
 8011b10:	693b      	ldr	r3, [r7, #16]
 8011b12:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011b14:	429a      	cmp	r2, r3
 8011b16:	d316      	bcc.n	8011b46 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011b18:	693b      	ldr	r3, [r7, #16]
 8011b1a:	685a      	ldr	r2, [r3, #4]
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011b22:	429a      	cmp	r2, r3
 8011b24:	d20f      	bcs.n	8011b46 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011b26:	2200      	movs	r2, #0
 8011b28:	2100      	movs	r1, #0
 8011b2a:	68f8      	ldr	r0, [r7, #12]
 8011b2c:	f001 f8c7 	bl	8012cbe <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011b30:	68fb      	ldr	r3, [r7, #12]
 8011b32:	2200      	movs	r2, #0
 8011b34:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011b38:	2300      	movs	r3, #0
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	2100      	movs	r1, #0
 8011b3e:	68f8      	ldr	r0, [r7, #12]
 8011b40:	f004 fc4a 	bl	80163d8 <USBD_LL_PrepareReceive>
 8011b44:	e01c      	b.n	8011b80 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011b46:	68fb      	ldr	r3, [r7, #12]
 8011b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011b4c:	b2db      	uxtb	r3, r3
 8011b4e:	2b03      	cmp	r3, #3
 8011b50:	d10f      	bne.n	8011b72 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b58:	68db      	ldr	r3, [r3, #12]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d009      	beq.n	8011b72 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	2200      	movs	r2, #0
 8011b62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011b6c:	68db      	ldr	r3, [r3, #12]
 8011b6e:	68f8      	ldr	r0, [r7, #12]
 8011b70:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011b72:	2180      	movs	r1, #128	@ 0x80
 8011b74:	68f8      	ldr	r0, [r7, #12]
 8011b76:	f004 fb85 	bl	8016284 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011b7a:	68f8      	ldr	r0, [r7, #12]
 8011b7c:	f001 f8f1 	bl	8012d62 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d03a      	beq.n	8011c00 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8011b8a:	68f8      	ldr	r0, [r7, #12]
 8011b8c:	f7ff fe42 	bl	8011814 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	2200      	movs	r2, #0
 8011b94:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8011b98:	e032      	b.n	8011c00 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8011b9a:	7afb      	ldrb	r3, [r7, #11]
 8011b9c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011ba0:	b2db      	uxtb	r3, r3
 8011ba2:	4619      	mov	r1, r3
 8011ba4:	68f8      	ldr	r0, [r7, #12]
 8011ba6:	f000 f985 	bl	8011eb4 <USBD_CoreFindEP>
 8011baa:	4603      	mov	r3, r0
 8011bac:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8011bae:	7dfb      	ldrb	r3, [r7, #23]
 8011bb0:	2bff      	cmp	r3, #255	@ 0xff
 8011bb2:	d025      	beq.n	8011c00 <USBD_LL_DataInStage+0x15a>
 8011bb4:	7dfb      	ldrb	r3, [r7, #23]
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	d122      	bne.n	8011c00 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011bc0:	b2db      	uxtb	r3, r3
 8011bc2:	2b03      	cmp	r3, #3
 8011bc4:	d11c      	bne.n	8011c00 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8011bc6:	7dfa      	ldrb	r2, [r7, #23]
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	32ae      	adds	r2, #174	@ 0xae
 8011bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bd0:	695b      	ldr	r3, [r3, #20]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d014      	beq.n	8011c00 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8011bd6:	7dfa      	ldrb	r2, [r7, #23]
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8011bde:	7dfa      	ldrb	r2, [r7, #23]
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	32ae      	adds	r2, #174	@ 0xae
 8011be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011be8:	695b      	ldr	r3, [r3, #20]
 8011bea:	7afa      	ldrb	r2, [r7, #11]
 8011bec:	4611      	mov	r1, r2
 8011bee:	68f8      	ldr	r0, [r7, #12]
 8011bf0:	4798      	blx	r3
 8011bf2:	4603      	mov	r3, r0
 8011bf4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8011bf6:	7dbb      	ldrb	r3, [r7, #22]
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	d001      	beq.n	8011c00 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8011bfc:	7dbb      	ldrb	r3, [r7, #22]
 8011bfe:	e000      	b.n	8011c02 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8011c00:	2300      	movs	r3, #0
}
 8011c02:	4618      	mov	r0, r3
 8011c04:	3718      	adds	r7, #24
 8011c06:	46bd      	mov	sp, r7
 8011c08:	bd80      	pop	{r7, pc}

08011c0a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011c0a:	b580      	push	{r7, lr}
 8011c0c:	b084      	sub	sp, #16
 8011c0e:	af00      	add	r7, sp, #0
 8011c10:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8011c12:	2300      	movs	r3, #0
 8011c14:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	2201      	movs	r2, #1
 8011c1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	2200      	movs	r2, #0
 8011c22:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	2200      	movs	r2, #0
 8011c2a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	2200      	movs	r2, #0
 8011c30:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	2200      	movs	r2, #0
 8011c38:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8011c3c:	687b      	ldr	r3, [r7, #4]
 8011c3e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d014      	beq.n	8011c70 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c4c:	685b      	ldr	r3, [r3, #4]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d00e      	beq.n	8011c70 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011c58:	685b      	ldr	r3, [r3, #4]
 8011c5a:	687a      	ldr	r2, [r7, #4]
 8011c5c:	6852      	ldr	r2, [r2, #4]
 8011c5e:	b2d2      	uxtb	r2, r2
 8011c60:	4611      	mov	r1, r2
 8011c62:	6878      	ldr	r0, [r7, #4]
 8011c64:	4798      	blx	r3
 8011c66:	4603      	mov	r3, r0
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d001      	beq.n	8011c70 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8011c6c:	2303      	movs	r3, #3
 8011c6e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011c70:	2340      	movs	r3, #64	@ 0x40
 8011c72:	2200      	movs	r2, #0
 8011c74:	2100      	movs	r1, #0
 8011c76:	6878      	ldr	r0, [r7, #4]
 8011c78:	f004 fabf 	bl	80161fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011c7c:	687b      	ldr	r3, [r7, #4]
 8011c7e:	2201      	movs	r2, #1
 8011c80:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	2240      	movs	r2, #64	@ 0x40
 8011c88:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011c8c:	2340      	movs	r3, #64	@ 0x40
 8011c8e:	2200      	movs	r2, #0
 8011c90:	2180      	movs	r1, #128	@ 0x80
 8011c92:	6878      	ldr	r0, [r7, #4]
 8011c94:	f004 fab1 	bl	80161fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2201      	movs	r2, #1
 8011c9c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	2240      	movs	r2, #64	@ 0x40
 8011ca2:	621a      	str	r2, [r3, #32]

  return ret;
 8011ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	3710      	adds	r7, #16
 8011caa:	46bd      	mov	sp, r7
 8011cac:	bd80      	pop	{r7, pc}

08011cae <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011cae:	b480      	push	{r7}
 8011cb0:	b083      	sub	sp, #12
 8011cb2:	af00      	add	r7, sp, #0
 8011cb4:	6078      	str	r0, [r7, #4]
 8011cb6:	460b      	mov	r3, r1
 8011cb8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	78fa      	ldrb	r2, [r7, #3]
 8011cbe:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011cc0:	2300      	movs	r3, #0
}
 8011cc2:	4618      	mov	r0, r3
 8011cc4:	370c      	adds	r7, #12
 8011cc6:	46bd      	mov	sp, r7
 8011cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ccc:	4770      	bx	lr

08011cce <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011cce:	b480      	push	{r7}
 8011cd0:	b083      	sub	sp, #12
 8011cd2:	af00      	add	r7, sp, #0
 8011cd4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011cdc:	b2db      	uxtb	r3, r3
 8011cde:	2b04      	cmp	r3, #4
 8011ce0:	d006      	beq.n	8011cf0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011ce8:	b2da      	uxtb	r2, r3
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011cf0:	687b      	ldr	r3, [r7, #4]
 8011cf2:	2204      	movs	r2, #4
 8011cf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8011cf8:	2300      	movs	r3, #0
}
 8011cfa:	4618      	mov	r0, r3
 8011cfc:	370c      	adds	r7, #12
 8011cfe:	46bd      	mov	sp, r7
 8011d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d04:	4770      	bx	lr

08011d06 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011d06:	b480      	push	{r7}
 8011d08:	b083      	sub	sp, #12
 8011d0a:	af00      	add	r7, sp, #0
 8011d0c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d14:	b2db      	uxtb	r3, r3
 8011d16:	2b04      	cmp	r3, #4
 8011d18:	d106      	bne.n	8011d28 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8011d20:	b2da      	uxtb	r2, r3
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8011d28:	2300      	movs	r3, #0
}
 8011d2a:	4618      	mov	r0, r3
 8011d2c:	370c      	adds	r7, #12
 8011d2e:	46bd      	mov	sp, r7
 8011d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d34:	4770      	bx	lr

08011d36 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8011d36:	b580      	push	{r7, lr}
 8011d38:	b082      	sub	sp, #8
 8011d3a:	af00      	add	r7, sp, #0
 8011d3c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d44:	b2db      	uxtb	r3, r3
 8011d46:	2b03      	cmp	r3, #3
 8011d48:	d110      	bne.n	8011d6c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d00b      	beq.n	8011d6c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d5a:	69db      	ldr	r3, [r3, #28]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d005      	beq.n	8011d6c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011d66:	69db      	ldr	r3, [r3, #28]
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8011d6c:	2300      	movs	r3, #0
}
 8011d6e:	4618      	mov	r0, r3
 8011d70:	3708      	adds	r7, #8
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}

08011d76 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8011d76:	b580      	push	{r7, lr}
 8011d78:	b082      	sub	sp, #8
 8011d7a:	af00      	add	r7, sp, #0
 8011d7c:	6078      	str	r0, [r7, #4]
 8011d7e:	460b      	mov	r3, r1
 8011d80:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8011d82:	687b      	ldr	r3, [r7, #4]
 8011d84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	32ae      	adds	r2, #174	@ 0xae
 8011d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d90:	2b00      	cmp	r3, #0
 8011d92:	d101      	bne.n	8011d98 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8011d94:	2303      	movs	r3, #3
 8011d96:	e01c      	b.n	8011dd2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011d98:	687b      	ldr	r3, [r7, #4]
 8011d9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011d9e:	b2db      	uxtb	r3, r3
 8011da0:	2b03      	cmp	r3, #3
 8011da2:	d115      	bne.n	8011dd0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	32ae      	adds	r2, #174	@ 0xae
 8011dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011db2:	6a1b      	ldr	r3, [r3, #32]
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	d00b      	beq.n	8011dd0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8011db8:	687b      	ldr	r3, [r7, #4]
 8011dba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	32ae      	adds	r2, #174	@ 0xae
 8011dc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011dc6:	6a1b      	ldr	r3, [r3, #32]
 8011dc8:	78fa      	ldrb	r2, [r7, #3]
 8011dca:	4611      	mov	r1, r2
 8011dcc:	6878      	ldr	r0, [r7, #4]
 8011dce:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011dd0:	2300      	movs	r3, #0
}
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	3708      	adds	r7, #8
 8011dd6:	46bd      	mov	sp, r7
 8011dd8:	bd80      	pop	{r7, pc}

08011dda <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8011dda:	b580      	push	{r7, lr}
 8011ddc:	b082      	sub	sp, #8
 8011dde:	af00      	add	r7, sp, #0
 8011de0:	6078      	str	r0, [r7, #4]
 8011de2:	460b      	mov	r3, r1
 8011de4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	32ae      	adds	r2, #174	@ 0xae
 8011df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d101      	bne.n	8011dfc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8011df8:	2303      	movs	r3, #3
 8011dfa:	e01c      	b.n	8011e36 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011dfc:	687b      	ldr	r3, [r7, #4]
 8011dfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8011e02:	b2db      	uxtb	r3, r3
 8011e04:	2b03      	cmp	r3, #3
 8011e06:	d115      	bne.n	8011e34 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	32ae      	adds	r2, #174	@ 0xae
 8011e12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d00b      	beq.n	8011e34 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	32ae      	adds	r2, #174	@ 0xae
 8011e26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011e2c:	78fa      	ldrb	r2, [r7, #3]
 8011e2e:	4611      	mov	r1, r2
 8011e30:	6878      	ldr	r0, [r7, #4]
 8011e32:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8011e34:	2300      	movs	r3, #0
}
 8011e36:	4618      	mov	r0, r3
 8011e38:	3708      	adds	r7, #8
 8011e3a:	46bd      	mov	sp, r7
 8011e3c:	bd80      	pop	{r7, pc}

08011e3e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8011e3e:	b480      	push	{r7}
 8011e40:	b083      	sub	sp, #12
 8011e42:	af00      	add	r7, sp, #0
 8011e44:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011e46:	2300      	movs	r3, #0
}
 8011e48:	4618      	mov	r0, r3
 8011e4a:	370c      	adds	r7, #12
 8011e4c:	46bd      	mov	sp, r7
 8011e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e52:	4770      	bx	lr

08011e54 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b084      	sub	sp, #16
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8011e5c:	2300      	movs	r3, #0
 8011e5e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	2201      	movs	r2, #1
 8011e64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d00e      	beq.n	8011e90 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8011e72:	687b      	ldr	r3, [r7, #4]
 8011e74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8011e78:	685b      	ldr	r3, [r3, #4]
 8011e7a:	687a      	ldr	r2, [r7, #4]
 8011e7c:	6852      	ldr	r2, [r2, #4]
 8011e7e:	b2d2      	uxtb	r2, r2
 8011e80:	4611      	mov	r1, r2
 8011e82:	6878      	ldr	r0, [r7, #4]
 8011e84:	4798      	blx	r3
 8011e86:	4603      	mov	r3, r0
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d001      	beq.n	8011e90 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8011e8c:	2303      	movs	r3, #3
 8011e8e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8011e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8011e92:	4618      	mov	r0, r3
 8011e94:	3710      	adds	r7, #16
 8011e96:	46bd      	mov	sp, r7
 8011e98:	bd80      	pop	{r7, pc}

08011e9a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011e9a:	b480      	push	{r7}
 8011e9c:	b083      	sub	sp, #12
 8011e9e:	af00      	add	r7, sp, #0
 8011ea0:	6078      	str	r0, [r7, #4]
 8011ea2:	460b      	mov	r3, r1
 8011ea4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8011ea6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8011ea8:	4618      	mov	r0, r3
 8011eaa:	370c      	adds	r7, #12
 8011eac:	46bd      	mov	sp, r7
 8011eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb2:	4770      	bx	lr

08011eb4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8011eb4:	b480      	push	{r7}
 8011eb6:	b083      	sub	sp, #12
 8011eb8:	af00      	add	r7, sp, #0
 8011eba:	6078      	str	r0, [r7, #4]
 8011ebc:	460b      	mov	r3, r1
 8011ebe:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8011ec0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	370c      	adds	r7, #12
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ecc:	4770      	bx	lr

08011ece <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8011ece:	b580      	push	{r7, lr}
 8011ed0:	b086      	sub	sp, #24
 8011ed2:	af00      	add	r7, sp, #0
 8011ed4:	6078      	str	r0, [r7, #4]
 8011ed6:	460b      	mov	r3, r1
 8011ed8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8011ee2:	2300      	movs	r3, #0
 8011ee4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	885b      	ldrh	r3, [r3, #2]
 8011eea:	b29b      	uxth	r3, r3
 8011eec:	68fa      	ldr	r2, [r7, #12]
 8011eee:	7812      	ldrb	r2, [r2, #0]
 8011ef0:	4293      	cmp	r3, r2
 8011ef2:	d91f      	bls.n	8011f34 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	781b      	ldrb	r3, [r3, #0]
 8011ef8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8011efa:	e013      	b.n	8011f24 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8011efc:	f107 030a 	add.w	r3, r7, #10
 8011f00:	4619      	mov	r1, r3
 8011f02:	6978      	ldr	r0, [r7, #20]
 8011f04:	f000 f81b 	bl	8011f3e <USBD_GetNextDesc>
 8011f08:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8011f0a:	697b      	ldr	r3, [r7, #20]
 8011f0c:	785b      	ldrb	r3, [r3, #1]
 8011f0e:	2b05      	cmp	r3, #5
 8011f10:	d108      	bne.n	8011f24 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8011f16:	693b      	ldr	r3, [r7, #16]
 8011f18:	789b      	ldrb	r3, [r3, #2]
 8011f1a:	78fa      	ldrb	r2, [r7, #3]
 8011f1c:	429a      	cmp	r2, r3
 8011f1e:	d008      	beq.n	8011f32 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8011f20:	2300      	movs	r3, #0
 8011f22:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	885b      	ldrh	r3, [r3, #2]
 8011f28:	b29a      	uxth	r2, r3
 8011f2a:	897b      	ldrh	r3, [r7, #10]
 8011f2c:	429a      	cmp	r2, r3
 8011f2e:	d8e5      	bhi.n	8011efc <USBD_GetEpDesc+0x2e>
 8011f30:	e000      	b.n	8011f34 <USBD_GetEpDesc+0x66>
          break;
 8011f32:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8011f34:	693b      	ldr	r3, [r7, #16]
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3718      	adds	r7, #24
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}

08011f3e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8011f3e:	b480      	push	{r7}
 8011f40:	b085      	sub	sp, #20
 8011f42:	af00      	add	r7, sp, #0
 8011f44:	6078      	str	r0, [r7, #4]
 8011f46:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8011f4c:	683b      	ldr	r3, [r7, #0]
 8011f4e:	881b      	ldrh	r3, [r3, #0]
 8011f50:	68fa      	ldr	r2, [r7, #12]
 8011f52:	7812      	ldrb	r2, [r2, #0]
 8011f54:	4413      	add	r3, r2
 8011f56:	b29a      	uxth	r2, r3
 8011f58:	683b      	ldr	r3, [r7, #0]
 8011f5a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8011f5c:	68fb      	ldr	r3, [r7, #12]
 8011f5e:	781b      	ldrb	r3, [r3, #0]
 8011f60:	461a      	mov	r2, r3
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	4413      	add	r3, r2
 8011f66:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8011f68:	68fb      	ldr	r3, [r7, #12]
}
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	3714      	adds	r7, #20
 8011f6e:	46bd      	mov	sp, r7
 8011f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f74:	4770      	bx	lr

08011f76 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8011f76:	b480      	push	{r7}
 8011f78:	b087      	sub	sp, #28
 8011f7a:	af00      	add	r7, sp, #0
 8011f7c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8011f82:	697b      	ldr	r3, [r7, #20]
 8011f84:	781b      	ldrb	r3, [r3, #0]
 8011f86:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8011f88:	697b      	ldr	r3, [r7, #20]
 8011f8a:	3301      	adds	r3, #1
 8011f8c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8011f8e:	697b      	ldr	r3, [r7, #20]
 8011f90:	781b      	ldrb	r3, [r3, #0]
 8011f92:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8011f94:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8011f98:	021b      	lsls	r3, r3, #8
 8011f9a:	b21a      	sxth	r2, r3
 8011f9c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011fa0:	4313      	orrs	r3, r2
 8011fa2:	b21b      	sxth	r3, r3
 8011fa4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8011fa6:	89fb      	ldrh	r3, [r7, #14]
}
 8011fa8:	4618      	mov	r0, r3
 8011faa:	371c      	adds	r7, #28
 8011fac:	46bd      	mov	sp, r7
 8011fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb2:	4770      	bx	lr

08011fb4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b084      	sub	sp, #16
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	6078      	str	r0, [r7, #4]
 8011fbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8011fbe:	2300      	movs	r3, #0
 8011fc0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8011fc2:	683b      	ldr	r3, [r7, #0]
 8011fc4:	781b      	ldrb	r3, [r3, #0]
 8011fc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8011fca:	2b40      	cmp	r3, #64	@ 0x40
 8011fcc:	d005      	beq.n	8011fda <USBD_StdDevReq+0x26>
 8011fce:	2b40      	cmp	r3, #64	@ 0x40
 8011fd0:	d857      	bhi.n	8012082 <USBD_StdDevReq+0xce>
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d00f      	beq.n	8011ff6 <USBD_StdDevReq+0x42>
 8011fd6:	2b20      	cmp	r3, #32
 8011fd8:	d153      	bne.n	8012082 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	32ae      	adds	r2, #174	@ 0xae
 8011fe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011fe8:	689b      	ldr	r3, [r3, #8]
 8011fea:	6839      	ldr	r1, [r7, #0]
 8011fec:	6878      	ldr	r0, [r7, #4]
 8011fee:	4798      	blx	r3
 8011ff0:	4603      	mov	r3, r0
 8011ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8011ff4:	e04a      	b.n	801208c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	785b      	ldrb	r3, [r3, #1]
 8011ffa:	2b09      	cmp	r3, #9
 8011ffc:	d83b      	bhi.n	8012076 <USBD_StdDevReq+0xc2>
 8011ffe:	a201      	add	r2, pc, #4	@ (adr r2, 8012004 <USBD_StdDevReq+0x50>)
 8012000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012004:	08012059 	.word	0x08012059
 8012008:	0801206d 	.word	0x0801206d
 801200c:	08012077 	.word	0x08012077
 8012010:	08012063 	.word	0x08012063
 8012014:	08012077 	.word	0x08012077
 8012018:	08012037 	.word	0x08012037
 801201c:	0801202d 	.word	0x0801202d
 8012020:	08012077 	.word	0x08012077
 8012024:	0801204f 	.word	0x0801204f
 8012028:	08012041 	.word	0x08012041
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801202c:	6839      	ldr	r1, [r7, #0]
 801202e:	6878      	ldr	r0, [r7, #4]
 8012030:	f000 fa3c 	bl	80124ac <USBD_GetDescriptor>
          break;
 8012034:	e024      	b.n	8012080 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012036:	6839      	ldr	r1, [r7, #0]
 8012038:	6878      	ldr	r0, [r7, #4]
 801203a:	f000 fbcb 	bl	80127d4 <USBD_SetAddress>
          break;
 801203e:	e01f      	b.n	8012080 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012040:	6839      	ldr	r1, [r7, #0]
 8012042:	6878      	ldr	r0, [r7, #4]
 8012044:	f000 fc0a 	bl	801285c <USBD_SetConfig>
 8012048:	4603      	mov	r3, r0
 801204a:	73fb      	strb	r3, [r7, #15]
          break;
 801204c:	e018      	b.n	8012080 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801204e:	6839      	ldr	r1, [r7, #0]
 8012050:	6878      	ldr	r0, [r7, #4]
 8012052:	f000 fcad 	bl	80129b0 <USBD_GetConfig>
          break;
 8012056:	e013      	b.n	8012080 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012058:	6839      	ldr	r1, [r7, #0]
 801205a:	6878      	ldr	r0, [r7, #4]
 801205c:	f000 fcde 	bl	8012a1c <USBD_GetStatus>
          break;
 8012060:	e00e      	b.n	8012080 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012062:	6839      	ldr	r1, [r7, #0]
 8012064:	6878      	ldr	r0, [r7, #4]
 8012066:	f000 fd0d 	bl	8012a84 <USBD_SetFeature>
          break;
 801206a:	e009      	b.n	8012080 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801206c:	6839      	ldr	r1, [r7, #0]
 801206e:	6878      	ldr	r0, [r7, #4]
 8012070:	f000 fd31 	bl	8012ad6 <USBD_ClrFeature>
          break;
 8012074:	e004      	b.n	8012080 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8012076:	6839      	ldr	r1, [r7, #0]
 8012078:	6878      	ldr	r0, [r7, #4]
 801207a:	f000 fd88 	bl	8012b8e <USBD_CtlError>
          break;
 801207e:	bf00      	nop
      }
      break;
 8012080:	e004      	b.n	801208c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012082:	6839      	ldr	r1, [r7, #0]
 8012084:	6878      	ldr	r0, [r7, #4]
 8012086:	f000 fd82 	bl	8012b8e <USBD_CtlError>
      break;
 801208a:	bf00      	nop
  }

  return ret;
 801208c:	7bfb      	ldrb	r3, [r7, #15]
}
 801208e:	4618      	mov	r0, r3
 8012090:	3710      	adds	r7, #16
 8012092:	46bd      	mov	sp, r7
 8012094:	bd80      	pop	{r7, pc}
 8012096:	bf00      	nop

08012098 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012098:	b580      	push	{r7, lr}
 801209a:	b084      	sub	sp, #16
 801209c:	af00      	add	r7, sp, #0
 801209e:	6078      	str	r0, [r7, #4]
 80120a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80120a2:	2300      	movs	r3, #0
 80120a4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80120a6:	683b      	ldr	r3, [r7, #0]
 80120a8:	781b      	ldrb	r3, [r3, #0]
 80120aa:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80120ae:	2b40      	cmp	r3, #64	@ 0x40
 80120b0:	d005      	beq.n	80120be <USBD_StdItfReq+0x26>
 80120b2:	2b40      	cmp	r3, #64	@ 0x40
 80120b4:	d852      	bhi.n	801215c <USBD_StdItfReq+0xc4>
 80120b6:	2b00      	cmp	r3, #0
 80120b8:	d001      	beq.n	80120be <USBD_StdItfReq+0x26>
 80120ba:	2b20      	cmp	r3, #32
 80120bc:	d14e      	bne.n	801215c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80120c4:	b2db      	uxtb	r3, r3
 80120c6:	3b01      	subs	r3, #1
 80120c8:	2b02      	cmp	r3, #2
 80120ca:	d840      	bhi.n	801214e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80120cc:	683b      	ldr	r3, [r7, #0]
 80120ce:	889b      	ldrh	r3, [r3, #4]
 80120d0:	b2db      	uxtb	r3, r3
 80120d2:	2b01      	cmp	r3, #1
 80120d4:	d836      	bhi.n	8012144 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80120d6:	683b      	ldr	r3, [r7, #0]
 80120d8:	889b      	ldrh	r3, [r3, #4]
 80120da:	b2db      	uxtb	r3, r3
 80120dc:	4619      	mov	r1, r3
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f7ff fedb 	bl	8011e9a <USBD_CoreFindIF>
 80120e4:	4603      	mov	r3, r0
 80120e6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80120e8:	7bbb      	ldrb	r3, [r7, #14]
 80120ea:	2bff      	cmp	r3, #255	@ 0xff
 80120ec:	d01d      	beq.n	801212a <USBD_StdItfReq+0x92>
 80120ee:	7bbb      	ldrb	r3, [r7, #14]
 80120f0:	2b00      	cmp	r3, #0
 80120f2:	d11a      	bne.n	801212a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80120f4:	7bba      	ldrb	r2, [r7, #14]
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	32ae      	adds	r2, #174	@ 0xae
 80120fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80120fe:	689b      	ldr	r3, [r3, #8]
 8012100:	2b00      	cmp	r3, #0
 8012102:	d00f      	beq.n	8012124 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012104:	7bba      	ldrb	r2, [r7, #14]
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801210c:	7bba      	ldrb	r2, [r7, #14]
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	32ae      	adds	r2, #174	@ 0xae
 8012112:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012116:	689b      	ldr	r3, [r3, #8]
 8012118:	6839      	ldr	r1, [r7, #0]
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	4798      	blx	r3
 801211e:	4603      	mov	r3, r0
 8012120:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012122:	e004      	b.n	801212e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012124:	2303      	movs	r3, #3
 8012126:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012128:	e001      	b.n	801212e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801212a:	2303      	movs	r3, #3
 801212c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801212e:	683b      	ldr	r3, [r7, #0]
 8012130:	88db      	ldrh	r3, [r3, #6]
 8012132:	2b00      	cmp	r3, #0
 8012134:	d110      	bne.n	8012158 <USBD_StdItfReq+0xc0>
 8012136:	7bfb      	ldrb	r3, [r7, #15]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d10d      	bne.n	8012158 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801213c:	6878      	ldr	r0, [r7, #4]
 801213e:	f000 fdfd 	bl	8012d3c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012142:	e009      	b.n	8012158 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012144:	6839      	ldr	r1, [r7, #0]
 8012146:	6878      	ldr	r0, [r7, #4]
 8012148:	f000 fd21 	bl	8012b8e <USBD_CtlError>
          break;
 801214c:	e004      	b.n	8012158 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801214e:	6839      	ldr	r1, [r7, #0]
 8012150:	6878      	ldr	r0, [r7, #4]
 8012152:	f000 fd1c 	bl	8012b8e <USBD_CtlError>
          break;
 8012156:	e000      	b.n	801215a <USBD_StdItfReq+0xc2>
          break;
 8012158:	bf00      	nop
      }
      break;
 801215a:	e004      	b.n	8012166 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801215c:	6839      	ldr	r1, [r7, #0]
 801215e:	6878      	ldr	r0, [r7, #4]
 8012160:	f000 fd15 	bl	8012b8e <USBD_CtlError>
      break;
 8012164:	bf00      	nop
  }

  return ret;
 8012166:	7bfb      	ldrb	r3, [r7, #15]
}
 8012168:	4618      	mov	r0, r3
 801216a:	3710      	adds	r7, #16
 801216c:	46bd      	mov	sp, r7
 801216e:	bd80      	pop	{r7, pc}

08012170 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012170:	b580      	push	{r7, lr}
 8012172:	b084      	sub	sp, #16
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]
 8012178:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801217a:	2300      	movs	r3, #0
 801217c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801217e:	683b      	ldr	r3, [r7, #0]
 8012180:	889b      	ldrh	r3, [r3, #4]
 8012182:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012184:	683b      	ldr	r3, [r7, #0]
 8012186:	781b      	ldrb	r3, [r3, #0]
 8012188:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801218c:	2b40      	cmp	r3, #64	@ 0x40
 801218e:	d007      	beq.n	80121a0 <USBD_StdEPReq+0x30>
 8012190:	2b40      	cmp	r3, #64	@ 0x40
 8012192:	f200 817f 	bhi.w	8012494 <USBD_StdEPReq+0x324>
 8012196:	2b00      	cmp	r3, #0
 8012198:	d02a      	beq.n	80121f0 <USBD_StdEPReq+0x80>
 801219a:	2b20      	cmp	r3, #32
 801219c:	f040 817a 	bne.w	8012494 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80121a0:	7bbb      	ldrb	r3, [r7, #14]
 80121a2:	4619      	mov	r1, r3
 80121a4:	6878      	ldr	r0, [r7, #4]
 80121a6:	f7ff fe85 	bl	8011eb4 <USBD_CoreFindEP>
 80121aa:	4603      	mov	r3, r0
 80121ac:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80121ae:	7b7b      	ldrb	r3, [r7, #13]
 80121b0:	2bff      	cmp	r3, #255	@ 0xff
 80121b2:	f000 8174 	beq.w	801249e <USBD_StdEPReq+0x32e>
 80121b6:	7b7b      	ldrb	r3, [r7, #13]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	f040 8170 	bne.w	801249e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80121be:	7b7a      	ldrb	r2, [r7, #13]
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 80121c6:	7b7a      	ldrb	r2, [r7, #13]
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	32ae      	adds	r2, #174	@ 0xae
 80121cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121d0:	689b      	ldr	r3, [r3, #8]
 80121d2:	2b00      	cmp	r3, #0
 80121d4:	f000 8163 	beq.w	801249e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80121d8:	7b7a      	ldrb	r2, [r7, #13]
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	32ae      	adds	r2, #174	@ 0xae
 80121de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80121e2:	689b      	ldr	r3, [r3, #8]
 80121e4:	6839      	ldr	r1, [r7, #0]
 80121e6:	6878      	ldr	r0, [r7, #4]
 80121e8:	4798      	blx	r3
 80121ea:	4603      	mov	r3, r0
 80121ec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80121ee:	e156      	b.n	801249e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80121f0:	683b      	ldr	r3, [r7, #0]
 80121f2:	785b      	ldrb	r3, [r3, #1]
 80121f4:	2b03      	cmp	r3, #3
 80121f6:	d008      	beq.n	801220a <USBD_StdEPReq+0x9a>
 80121f8:	2b03      	cmp	r3, #3
 80121fa:	f300 8145 	bgt.w	8012488 <USBD_StdEPReq+0x318>
 80121fe:	2b00      	cmp	r3, #0
 8012200:	f000 809b 	beq.w	801233a <USBD_StdEPReq+0x1ca>
 8012204:	2b01      	cmp	r3, #1
 8012206:	d03c      	beq.n	8012282 <USBD_StdEPReq+0x112>
 8012208:	e13e      	b.n	8012488 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012210:	b2db      	uxtb	r3, r3
 8012212:	2b02      	cmp	r3, #2
 8012214:	d002      	beq.n	801221c <USBD_StdEPReq+0xac>
 8012216:	2b03      	cmp	r3, #3
 8012218:	d016      	beq.n	8012248 <USBD_StdEPReq+0xd8>
 801221a:	e02c      	b.n	8012276 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801221c:	7bbb      	ldrb	r3, [r7, #14]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d00d      	beq.n	801223e <USBD_StdEPReq+0xce>
 8012222:	7bbb      	ldrb	r3, [r7, #14]
 8012224:	2b80      	cmp	r3, #128	@ 0x80
 8012226:	d00a      	beq.n	801223e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012228:	7bbb      	ldrb	r3, [r7, #14]
 801222a:	4619      	mov	r1, r3
 801222c:	6878      	ldr	r0, [r7, #4]
 801222e:	f004 f829 	bl	8016284 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012232:	2180      	movs	r1, #128	@ 0x80
 8012234:	6878      	ldr	r0, [r7, #4]
 8012236:	f004 f825 	bl	8016284 <USBD_LL_StallEP>
 801223a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801223c:	e020      	b.n	8012280 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801223e:	6839      	ldr	r1, [r7, #0]
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f000 fca4 	bl	8012b8e <USBD_CtlError>
              break;
 8012246:	e01b      	b.n	8012280 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012248:	683b      	ldr	r3, [r7, #0]
 801224a:	885b      	ldrh	r3, [r3, #2]
 801224c:	2b00      	cmp	r3, #0
 801224e:	d10e      	bne.n	801226e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012250:	7bbb      	ldrb	r3, [r7, #14]
 8012252:	2b00      	cmp	r3, #0
 8012254:	d00b      	beq.n	801226e <USBD_StdEPReq+0xfe>
 8012256:	7bbb      	ldrb	r3, [r7, #14]
 8012258:	2b80      	cmp	r3, #128	@ 0x80
 801225a:	d008      	beq.n	801226e <USBD_StdEPReq+0xfe>
 801225c:	683b      	ldr	r3, [r7, #0]
 801225e:	88db      	ldrh	r3, [r3, #6]
 8012260:	2b00      	cmp	r3, #0
 8012262:	d104      	bne.n	801226e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012264:	7bbb      	ldrb	r3, [r7, #14]
 8012266:	4619      	mov	r1, r3
 8012268:	6878      	ldr	r0, [r7, #4]
 801226a:	f004 f80b 	bl	8016284 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801226e:	6878      	ldr	r0, [r7, #4]
 8012270:	f000 fd64 	bl	8012d3c <USBD_CtlSendStatus>

              break;
 8012274:	e004      	b.n	8012280 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8012276:	6839      	ldr	r1, [r7, #0]
 8012278:	6878      	ldr	r0, [r7, #4]
 801227a:	f000 fc88 	bl	8012b8e <USBD_CtlError>
              break;
 801227e:	bf00      	nop
          }
          break;
 8012280:	e107      	b.n	8012492 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012288:	b2db      	uxtb	r3, r3
 801228a:	2b02      	cmp	r3, #2
 801228c:	d002      	beq.n	8012294 <USBD_StdEPReq+0x124>
 801228e:	2b03      	cmp	r3, #3
 8012290:	d016      	beq.n	80122c0 <USBD_StdEPReq+0x150>
 8012292:	e04b      	b.n	801232c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012294:	7bbb      	ldrb	r3, [r7, #14]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d00d      	beq.n	80122b6 <USBD_StdEPReq+0x146>
 801229a:	7bbb      	ldrb	r3, [r7, #14]
 801229c:	2b80      	cmp	r3, #128	@ 0x80
 801229e:	d00a      	beq.n	80122b6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80122a0:	7bbb      	ldrb	r3, [r7, #14]
 80122a2:	4619      	mov	r1, r3
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f003 ffed 	bl	8016284 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80122aa:	2180      	movs	r1, #128	@ 0x80
 80122ac:	6878      	ldr	r0, [r7, #4]
 80122ae:	f003 ffe9 	bl	8016284 <USBD_LL_StallEP>
 80122b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80122b4:	e040      	b.n	8012338 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80122b6:	6839      	ldr	r1, [r7, #0]
 80122b8:	6878      	ldr	r0, [r7, #4]
 80122ba:	f000 fc68 	bl	8012b8e <USBD_CtlError>
              break;
 80122be:	e03b      	b.n	8012338 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80122c0:	683b      	ldr	r3, [r7, #0]
 80122c2:	885b      	ldrh	r3, [r3, #2]
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d136      	bne.n	8012336 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80122c8:	7bbb      	ldrb	r3, [r7, #14]
 80122ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80122ce:	2b00      	cmp	r3, #0
 80122d0:	d004      	beq.n	80122dc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80122d2:	7bbb      	ldrb	r3, [r7, #14]
 80122d4:	4619      	mov	r1, r3
 80122d6:	6878      	ldr	r0, [r7, #4]
 80122d8:	f003 fff3 	bl	80162c2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80122dc:	6878      	ldr	r0, [r7, #4]
 80122de:	f000 fd2d 	bl	8012d3c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80122e2:	7bbb      	ldrb	r3, [r7, #14]
 80122e4:	4619      	mov	r1, r3
 80122e6:	6878      	ldr	r0, [r7, #4]
 80122e8:	f7ff fde4 	bl	8011eb4 <USBD_CoreFindEP>
 80122ec:	4603      	mov	r3, r0
 80122ee:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80122f0:	7b7b      	ldrb	r3, [r7, #13]
 80122f2:	2bff      	cmp	r3, #255	@ 0xff
 80122f4:	d01f      	beq.n	8012336 <USBD_StdEPReq+0x1c6>
 80122f6:	7b7b      	ldrb	r3, [r7, #13]
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d11c      	bne.n	8012336 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80122fc:	7b7a      	ldrb	r2, [r7, #13]
 80122fe:	687b      	ldr	r3, [r7, #4]
 8012300:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8012304:	7b7a      	ldrb	r2, [r7, #13]
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	32ae      	adds	r2, #174	@ 0xae
 801230a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801230e:	689b      	ldr	r3, [r3, #8]
 8012310:	2b00      	cmp	r3, #0
 8012312:	d010      	beq.n	8012336 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012314:	7b7a      	ldrb	r2, [r7, #13]
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	32ae      	adds	r2, #174	@ 0xae
 801231a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801231e:	689b      	ldr	r3, [r3, #8]
 8012320:	6839      	ldr	r1, [r7, #0]
 8012322:	6878      	ldr	r0, [r7, #4]
 8012324:	4798      	blx	r3
 8012326:	4603      	mov	r3, r0
 8012328:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801232a:	e004      	b.n	8012336 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801232c:	6839      	ldr	r1, [r7, #0]
 801232e:	6878      	ldr	r0, [r7, #4]
 8012330:	f000 fc2d 	bl	8012b8e <USBD_CtlError>
              break;
 8012334:	e000      	b.n	8012338 <USBD_StdEPReq+0x1c8>
              break;
 8012336:	bf00      	nop
          }
          break;
 8012338:	e0ab      	b.n	8012492 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801233a:	687b      	ldr	r3, [r7, #4]
 801233c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012340:	b2db      	uxtb	r3, r3
 8012342:	2b02      	cmp	r3, #2
 8012344:	d002      	beq.n	801234c <USBD_StdEPReq+0x1dc>
 8012346:	2b03      	cmp	r3, #3
 8012348:	d032      	beq.n	80123b0 <USBD_StdEPReq+0x240>
 801234a:	e097      	b.n	801247c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801234c:	7bbb      	ldrb	r3, [r7, #14]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d007      	beq.n	8012362 <USBD_StdEPReq+0x1f2>
 8012352:	7bbb      	ldrb	r3, [r7, #14]
 8012354:	2b80      	cmp	r3, #128	@ 0x80
 8012356:	d004      	beq.n	8012362 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8012358:	6839      	ldr	r1, [r7, #0]
 801235a:	6878      	ldr	r0, [r7, #4]
 801235c:	f000 fc17 	bl	8012b8e <USBD_CtlError>
                break;
 8012360:	e091      	b.n	8012486 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012362:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012366:	2b00      	cmp	r3, #0
 8012368:	da0b      	bge.n	8012382 <USBD_StdEPReq+0x212>
 801236a:	7bbb      	ldrb	r3, [r7, #14]
 801236c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012370:	4613      	mov	r3, r2
 8012372:	009b      	lsls	r3, r3, #2
 8012374:	4413      	add	r3, r2
 8012376:	009b      	lsls	r3, r3, #2
 8012378:	3310      	adds	r3, #16
 801237a:	687a      	ldr	r2, [r7, #4]
 801237c:	4413      	add	r3, r2
 801237e:	3304      	adds	r3, #4
 8012380:	e00b      	b.n	801239a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012382:	7bbb      	ldrb	r3, [r7, #14]
 8012384:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012388:	4613      	mov	r3, r2
 801238a:	009b      	lsls	r3, r3, #2
 801238c:	4413      	add	r3, r2
 801238e:	009b      	lsls	r3, r3, #2
 8012390:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012394:	687a      	ldr	r2, [r7, #4]
 8012396:	4413      	add	r3, r2
 8012398:	3304      	adds	r3, #4
 801239a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801239c:	68bb      	ldr	r3, [r7, #8]
 801239e:	2200      	movs	r2, #0
 80123a0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80123a2:	68bb      	ldr	r3, [r7, #8]
 80123a4:	2202      	movs	r2, #2
 80123a6:	4619      	mov	r1, r3
 80123a8:	6878      	ldr	r0, [r7, #4]
 80123aa:	f000 fc6d 	bl	8012c88 <USBD_CtlSendData>
              break;
 80123ae:	e06a      	b.n	8012486 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80123b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80123b4:	2b00      	cmp	r3, #0
 80123b6:	da11      	bge.n	80123dc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80123b8:	7bbb      	ldrb	r3, [r7, #14]
 80123ba:	f003 020f 	and.w	r2, r3, #15
 80123be:	6879      	ldr	r1, [r7, #4]
 80123c0:	4613      	mov	r3, r2
 80123c2:	009b      	lsls	r3, r3, #2
 80123c4:	4413      	add	r3, r2
 80123c6:	009b      	lsls	r3, r3, #2
 80123c8:	440b      	add	r3, r1
 80123ca:	3324      	adds	r3, #36	@ 0x24
 80123cc:	881b      	ldrh	r3, [r3, #0]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d117      	bne.n	8012402 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80123d2:	6839      	ldr	r1, [r7, #0]
 80123d4:	6878      	ldr	r0, [r7, #4]
 80123d6:	f000 fbda 	bl	8012b8e <USBD_CtlError>
                  break;
 80123da:	e054      	b.n	8012486 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80123dc:	7bbb      	ldrb	r3, [r7, #14]
 80123de:	f003 020f 	and.w	r2, r3, #15
 80123e2:	6879      	ldr	r1, [r7, #4]
 80123e4:	4613      	mov	r3, r2
 80123e6:	009b      	lsls	r3, r3, #2
 80123e8:	4413      	add	r3, r2
 80123ea:	009b      	lsls	r3, r3, #2
 80123ec:	440b      	add	r3, r1
 80123ee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80123f2:	881b      	ldrh	r3, [r3, #0]
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d104      	bne.n	8012402 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80123f8:	6839      	ldr	r1, [r7, #0]
 80123fa:	6878      	ldr	r0, [r7, #4]
 80123fc:	f000 fbc7 	bl	8012b8e <USBD_CtlError>
                  break;
 8012400:	e041      	b.n	8012486 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012402:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012406:	2b00      	cmp	r3, #0
 8012408:	da0b      	bge.n	8012422 <USBD_StdEPReq+0x2b2>
 801240a:	7bbb      	ldrb	r3, [r7, #14]
 801240c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012410:	4613      	mov	r3, r2
 8012412:	009b      	lsls	r3, r3, #2
 8012414:	4413      	add	r3, r2
 8012416:	009b      	lsls	r3, r3, #2
 8012418:	3310      	adds	r3, #16
 801241a:	687a      	ldr	r2, [r7, #4]
 801241c:	4413      	add	r3, r2
 801241e:	3304      	adds	r3, #4
 8012420:	e00b      	b.n	801243a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012422:	7bbb      	ldrb	r3, [r7, #14]
 8012424:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012428:	4613      	mov	r3, r2
 801242a:	009b      	lsls	r3, r3, #2
 801242c:	4413      	add	r3, r2
 801242e:	009b      	lsls	r3, r3, #2
 8012430:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012434:	687a      	ldr	r2, [r7, #4]
 8012436:	4413      	add	r3, r2
 8012438:	3304      	adds	r3, #4
 801243a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801243c:	7bbb      	ldrb	r3, [r7, #14]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d002      	beq.n	8012448 <USBD_StdEPReq+0x2d8>
 8012442:	7bbb      	ldrb	r3, [r7, #14]
 8012444:	2b80      	cmp	r3, #128	@ 0x80
 8012446:	d103      	bne.n	8012450 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8012448:	68bb      	ldr	r3, [r7, #8]
 801244a:	2200      	movs	r2, #0
 801244c:	601a      	str	r2, [r3, #0]
 801244e:	e00e      	b.n	801246e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012450:	7bbb      	ldrb	r3, [r7, #14]
 8012452:	4619      	mov	r1, r3
 8012454:	6878      	ldr	r0, [r7, #4]
 8012456:	f003 ff53 	bl	8016300 <USBD_LL_IsStallEP>
 801245a:	4603      	mov	r3, r0
 801245c:	2b00      	cmp	r3, #0
 801245e:	d003      	beq.n	8012468 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8012460:	68bb      	ldr	r3, [r7, #8]
 8012462:	2201      	movs	r2, #1
 8012464:	601a      	str	r2, [r3, #0]
 8012466:	e002      	b.n	801246e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8012468:	68bb      	ldr	r3, [r7, #8]
 801246a:	2200      	movs	r2, #0
 801246c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801246e:	68bb      	ldr	r3, [r7, #8]
 8012470:	2202      	movs	r2, #2
 8012472:	4619      	mov	r1, r3
 8012474:	6878      	ldr	r0, [r7, #4]
 8012476:	f000 fc07 	bl	8012c88 <USBD_CtlSendData>
              break;
 801247a:	e004      	b.n	8012486 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801247c:	6839      	ldr	r1, [r7, #0]
 801247e:	6878      	ldr	r0, [r7, #4]
 8012480:	f000 fb85 	bl	8012b8e <USBD_CtlError>
              break;
 8012484:	bf00      	nop
          }
          break;
 8012486:	e004      	b.n	8012492 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8012488:	6839      	ldr	r1, [r7, #0]
 801248a:	6878      	ldr	r0, [r7, #4]
 801248c:	f000 fb7f 	bl	8012b8e <USBD_CtlError>
          break;
 8012490:	bf00      	nop
      }
      break;
 8012492:	e005      	b.n	80124a0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8012494:	6839      	ldr	r1, [r7, #0]
 8012496:	6878      	ldr	r0, [r7, #4]
 8012498:	f000 fb79 	bl	8012b8e <USBD_CtlError>
      break;
 801249c:	e000      	b.n	80124a0 <USBD_StdEPReq+0x330>
      break;
 801249e:	bf00      	nop
  }

  return ret;
 80124a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80124a2:	4618      	mov	r0, r3
 80124a4:	3710      	adds	r7, #16
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd80      	pop	{r7, pc}
	...

080124ac <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	b084      	sub	sp, #16
 80124b0:	af00      	add	r7, sp, #0
 80124b2:	6078      	str	r0, [r7, #4]
 80124b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80124b6:	2300      	movs	r3, #0
 80124b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80124ba:	2300      	movs	r3, #0
 80124bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80124be:	2300      	movs	r3, #0
 80124c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80124c2:	683b      	ldr	r3, [r7, #0]
 80124c4:	885b      	ldrh	r3, [r3, #2]
 80124c6:	0a1b      	lsrs	r3, r3, #8
 80124c8:	b29b      	uxth	r3, r3
 80124ca:	3b01      	subs	r3, #1
 80124cc:	2b0e      	cmp	r3, #14
 80124ce:	f200 8152 	bhi.w	8012776 <USBD_GetDescriptor+0x2ca>
 80124d2:	a201      	add	r2, pc, #4	@ (adr r2, 80124d8 <USBD_GetDescriptor+0x2c>)
 80124d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124d8:	08012549 	.word	0x08012549
 80124dc:	08012561 	.word	0x08012561
 80124e0:	080125a1 	.word	0x080125a1
 80124e4:	08012777 	.word	0x08012777
 80124e8:	08012777 	.word	0x08012777
 80124ec:	08012717 	.word	0x08012717
 80124f0:	08012743 	.word	0x08012743
 80124f4:	08012777 	.word	0x08012777
 80124f8:	08012777 	.word	0x08012777
 80124fc:	08012777 	.word	0x08012777
 8012500:	08012777 	.word	0x08012777
 8012504:	08012777 	.word	0x08012777
 8012508:	08012777 	.word	0x08012777
 801250c:	08012777 	.word	0x08012777
 8012510:	08012515 	.word	0x08012515
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801251a:	69db      	ldr	r3, [r3, #28]
 801251c:	2b00      	cmp	r3, #0
 801251e:	d00b      	beq.n	8012538 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012526:	69db      	ldr	r3, [r3, #28]
 8012528:	687a      	ldr	r2, [r7, #4]
 801252a:	7c12      	ldrb	r2, [r2, #16]
 801252c:	f107 0108 	add.w	r1, r7, #8
 8012530:	4610      	mov	r0, r2
 8012532:	4798      	blx	r3
 8012534:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012536:	e126      	b.n	8012786 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012538:	6839      	ldr	r1, [r7, #0]
 801253a:	6878      	ldr	r0, [r7, #4]
 801253c:	f000 fb27 	bl	8012b8e <USBD_CtlError>
        err++;
 8012540:	7afb      	ldrb	r3, [r7, #11]
 8012542:	3301      	adds	r3, #1
 8012544:	72fb      	strb	r3, [r7, #11]
      break;
 8012546:	e11e      	b.n	8012786 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	687a      	ldr	r2, [r7, #4]
 8012552:	7c12      	ldrb	r2, [r2, #16]
 8012554:	f107 0108 	add.w	r1, r7, #8
 8012558:	4610      	mov	r0, r2
 801255a:	4798      	blx	r3
 801255c:	60f8      	str	r0, [r7, #12]
      break;
 801255e:	e112      	b.n	8012786 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012560:	687b      	ldr	r3, [r7, #4]
 8012562:	7c1b      	ldrb	r3, [r3, #16]
 8012564:	2b00      	cmp	r3, #0
 8012566:	d10d      	bne.n	8012584 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012570:	f107 0208 	add.w	r2, r7, #8
 8012574:	4610      	mov	r0, r2
 8012576:	4798      	blx	r3
 8012578:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801257a:	68fb      	ldr	r3, [r7, #12]
 801257c:	3301      	adds	r3, #1
 801257e:	2202      	movs	r2, #2
 8012580:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8012582:	e100      	b.n	8012786 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801258a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801258c:	f107 0208 	add.w	r2, r7, #8
 8012590:	4610      	mov	r0, r2
 8012592:	4798      	blx	r3
 8012594:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	3301      	adds	r3, #1
 801259a:	2202      	movs	r2, #2
 801259c:	701a      	strb	r2, [r3, #0]
      break;
 801259e:	e0f2      	b.n	8012786 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80125a0:	683b      	ldr	r3, [r7, #0]
 80125a2:	885b      	ldrh	r3, [r3, #2]
 80125a4:	b2db      	uxtb	r3, r3
 80125a6:	2b05      	cmp	r3, #5
 80125a8:	f200 80ac 	bhi.w	8012704 <USBD_GetDescriptor+0x258>
 80125ac:	a201      	add	r2, pc, #4	@ (adr r2, 80125b4 <USBD_GetDescriptor+0x108>)
 80125ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125b2:	bf00      	nop
 80125b4:	080125cd 	.word	0x080125cd
 80125b8:	08012601 	.word	0x08012601
 80125bc:	08012635 	.word	0x08012635
 80125c0:	08012669 	.word	0x08012669
 80125c4:	0801269d 	.word	0x0801269d
 80125c8:	080126d1 	.word	0x080126d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80125d2:	685b      	ldr	r3, [r3, #4]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d00b      	beq.n	80125f0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80125de:	685b      	ldr	r3, [r3, #4]
 80125e0:	687a      	ldr	r2, [r7, #4]
 80125e2:	7c12      	ldrb	r2, [r2, #16]
 80125e4:	f107 0108 	add.w	r1, r7, #8
 80125e8:	4610      	mov	r0, r2
 80125ea:	4798      	blx	r3
 80125ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80125ee:	e091      	b.n	8012714 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80125f0:	6839      	ldr	r1, [r7, #0]
 80125f2:	6878      	ldr	r0, [r7, #4]
 80125f4:	f000 facb 	bl	8012b8e <USBD_CtlError>
            err++;
 80125f8:	7afb      	ldrb	r3, [r7, #11]
 80125fa:	3301      	adds	r3, #1
 80125fc:	72fb      	strb	r3, [r7, #11]
          break;
 80125fe:	e089      	b.n	8012714 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012606:	689b      	ldr	r3, [r3, #8]
 8012608:	2b00      	cmp	r3, #0
 801260a:	d00b      	beq.n	8012624 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012612:	689b      	ldr	r3, [r3, #8]
 8012614:	687a      	ldr	r2, [r7, #4]
 8012616:	7c12      	ldrb	r2, [r2, #16]
 8012618:	f107 0108 	add.w	r1, r7, #8
 801261c:	4610      	mov	r0, r2
 801261e:	4798      	blx	r3
 8012620:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012622:	e077      	b.n	8012714 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012624:	6839      	ldr	r1, [r7, #0]
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f000 fab1 	bl	8012b8e <USBD_CtlError>
            err++;
 801262c:	7afb      	ldrb	r3, [r7, #11]
 801262e:	3301      	adds	r3, #1
 8012630:	72fb      	strb	r3, [r7, #11]
          break;
 8012632:	e06f      	b.n	8012714 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801263a:	68db      	ldr	r3, [r3, #12]
 801263c:	2b00      	cmp	r3, #0
 801263e:	d00b      	beq.n	8012658 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8012646:	68db      	ldr	r3, [r3, #12]
 8012648:	687a      	ldr	r2, [r7, #4]
 801264a:	7c12      	ldrb	r2, [r2, #16]
 801264c:	f107 0108 	add.w	r1, r7, #8
 8012650:	4610      	mov	r0, r2
 8012652:	4798      	blx	r3
 8012654:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012656:	e05d      	b.n	8012714 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8012658:	6839      	ldr	r1, [r7, #0]
 801265a:	6878      	ldr	r0, [r7, #4]
 801265c:	f000 fa97 	bl	8012b8e <USBD_CtlError>
            err++;
 8012660:	7afb      	ldrb	r3, [r7, #11]
 8012662:	3301      	adds	r3, #1
 8012664:	72fb      	strb	r3, [r7, #11]
          break;
 8012666:	e055      	b.n	8012714 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801266e:	691b      	ldr	r3, [r3, #16]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d00b      	beq.n	801268c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801267a:	691b      	ldr	r3, [r3, #16]
 801267c:	687a      	ldr	r2, [r7, #4]
 801267e:	7c12      	ldrb	r2, [r2, #16]
 8012680:	f107 0108 	add.w	r1, r7, #8
 8012684:	4610      	mov	r0, r2
 8012686:	4798      	blx	r3
 8012688:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801268a:	e043      	b.n	8012714 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801268c:	6839      	ldr	r1, [r7, #0]
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f000 fa7d 	bl	8012b8e <USBD_CtlError>
            err++;
 8012694:	7afb      	ldrb	r3, [r7, #11]
 8012696:	3301      	adds	r3, #1
 8012698:	72fb      	strb	r3, [r7, #11]
          break;
 801269a:	e03b      	b.n	8012714 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80126a2:	695b      	ldr	r3, [r3, #20]
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d00b      	beq.n	80126c0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80126a8:	687b      	ldr	r3, [r7, #4]
 80126aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80126ae:	695b      	ldr	r3, [r3, #20]
 80126b0:	687a      	ldr	r2, [r7, #4]
 80126b2:	7c12      	ldrb	r2, [r2, #16]
 80126b4:	f107 0108 	add.w	r1, r7, #8
 80126b8:	4610      	mov	r0, r2
 80126ba:	4798      	blx	r3
 80126bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80126be:	e029      	b.n	8012714 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80126c0:	6839      	ldr	r1, [r7, #0]
 80126c2:	6878      	ldr	r0, [r7, #4]
 80126c4:	f000 fa63 	bl	8012b8e <USBD_CtlError>
            err++;
 80126c8:	7afb      	ldrb	r3, [r7, #11]
 80126ca:	3301      	adds	r3, #1
 80126cc:	72fb      	strb	r3, [r7, #11]
          break;
 80126ce:	e021      	b.n	8012714 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80126d6:	699b      	ldr	r3, [r3, #24]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d00b      	beq.n	80126f4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80126e2:	699b      	ldr	r3, [r3, #24]
 80126e4:	687a      	ldr	r2, [r7, #4]
 80126e6:	7c12      	ldrb	r2, [r2, #16]
 80126e8:	f107 0108 	add.w	r1, r7, #8
 80126ec:	4610      	mov	r0, r2
 80126ee:	4798      	blx	r3
 80126f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80126f2:	e00f      	b.n	8012714 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80126f4:	6839      	ldr	r1, [r7, #0]
 80126f6:	6878      	ldr	r0, [r7, #4]
 80126f8:	f000 fa49 	bl	8012b8e <USBD_CtlError>
            err++;
 80126fc:	7afb      	ldrb	r3, [r7, #11]
 80126fe:	3301      	adds	r3, #1
 8012700:	72fb      	strb	r3, [r7, #11]
          break;
 8012702:	e007      	b.n	8012714 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8012704:	6839      	ldr	r1, [r7, #0]
 8012706:	6878      	ldr	r0, [r7, #4]
 8012708:	f000 fa41 	bl	8012b8e <USBD_CtlError>
          err++;
 801270c:	7afb      	ldrb	r3, [r7, #11]
 801270e:	3301      	adds	r3, #1
 8012710:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8012712:	bf00      	nop
      }
      break;
 8012714:	e037      	b.n	8012786 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	7c1b      	ldrb	r3, [r3, #16]
 801271a:	2b00      	cmp	r3, #0
 801271c:	d109      	bne.n	8012732 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012726:	f107 0208 	add.w	r2, r7, #8
 801272a:	4610      	mov	r0, r2
 801272c:	4798      	blx	r3
 801272e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012730:	e029      	b.n	8012786 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012732:	6839      	ldr	r1, [r7, #0]
 8012734:	6878      	ldr	r0, [r7, #4]
 8012736:	f000 fa2a 	bl	8012b8e <USBD_CtlError>
        err++;
 801273a:	7afb      	ldrb	r3, [r7, #11]
 801273c:	3301      	adds	r3, #1
 801273e:	72fb      	strb	r3, [r7, #11]
      break;
 8012740:	e021      	b.n	8012786 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	7c1b      	ldrb	r3, [r3, #16]
 8012746:	2b00      	cmp	r3, #0
 8012748:	d10d      	bne.n	8012766 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012752:	f107 0208 	add.w	r2, r7, #8
 8012756:	4610      	mov	r0, r2
 8012758:	4798      	blx	r3
 801275a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801275c:	68fb      	ldr	r3, [r7, #12]
 801275e:	3301      	adds	r3, #1
 8012760:	2207      	movs	r2, #7
 8012762:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012764:	e00f      	b.n	8012786 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8012766:	6839      	ldr	r1, [r7, #0]
 8012768:	6878      	ldr	r0, [r7, #4]
 801276a:	f000 fa10 	bl	8012b8e <USBD_CtlError>
        err++;
 801276e:	7afb      	ldrb	r3, [r7, #11]
 8012770:	3301      	adds	r3, #1
 8012772:	72fb      	strb	r3, [r7, #11]
      break;
 8012774:	e007      	b.n	8012786 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8012776:	6839      	ldr	r1, [r7, #0]
 8012778:	6878      	ldr	r0, [r7, #4]
 801277a:	f000 fa08 	bl	8012b8e <USBD_CtlError>
      err++;
 801277e:	7afb      	ldrb	r3, [r7, #11]
 8012780:	3301      	adds	r3, #1
 8012782:	72fb      	strb	r3, [r7, #11]
      break;
 8012784:	bf00      	nop
  }

  if (err != 0U)
 8012786:	7afb      	ldrb	r3, [r7, #11]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d11e      	bne.n	80127ca <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801278c:	683b      	ldr	r3, [r7, #0]
 801278e:	88db      	ldrh	r3, [r3, #6]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d016      	beq.n	80127c2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8012794:	893b      	ldrh	r3, [r7, #8]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d00e      	beq.n	80127b8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	88da      	ldrh	r2, [r3, #6]
 801279e:	893b      	ldrh	r3, [r7, #8]
 80127a0:	4293      	cmp	r3, r2
 80127a2:	bf28      	it	cs
 80127a4:	4613      	movcs	r3, r2
 80127a6:	b29b      	uxth	r3, r3
 80127a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80127aa:	893b      	ldrh	r3, [r7, #8]
 80127ac:	461a      	mov	r2, r3
 80127ae:	68f9      	ldr	r1, [r7, #12]
 80127b0:	6878      	ldr	r0, [r7, #4]
 80127b2:	f000 fa69 	bl	8012c88 <USBD_CtlSendData>
 80127b6:	e009      	b.n	80127cc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80127b8:	6839      	ldr	r1, [r7, #0]
 80127ba:	6878      	ldr	r0, [r7, #4]
 80127bc:	f000 f9e7 	bl	8012b8e <USBD_CtlError>
 80127c0:	e004      	b.n	80127cc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80127c2:	6878      	ldr	r0, [r7, #4]
 80127c4:	f000 faba 	bl	8012d3c <USBD_CtlSendStatus>
 80127c8:	e000      	b.n	80127cc <USBD_GetDescriptor+0x320>
    return;
 80127ca:	bf00      	nop
  }
}
 80127cc:	3710      	adds	r7, #16
 80127ce:	46bd      	mov	sp, r7
 80127d0:	bd80      	pop	{r7, pc}
 80127d2:	bf00      	nop

080127d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80127d4:	b580      	push	{r7, lr}
 80127d6:	b084      	sub	sp, #16
 80127d8:	af00      	add	r7, sp, #0
 80127da:	6078      	str	r0, [r7, #4]
 80127dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80127de:	683b      	ldr	r3, [r7, #0]
 80127e0:	889b      	ldrh	r3, [r3, #4]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d131      	bne.n	801284a <USBD_SetAddress+0x76>
 80127e6:	683b      	ldr	r3, [r7, #0]
 80127e8:	88db      	ldrh	r3, [r3, #6]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d12d      	bne.n	801284a <USBD_SetAddress+0x76>
 80127ee:	683b      	ldr	r3, [r7, #0]
 80127f0:	885b      	ldrh	r3, [r3, #2]
 80127f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80127f4:	d829      	bhi.n	801284a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80127f6:	683b      	ldr	r3, [r7, #0]
 80127f8:	885b      	ldrh	r3, [r3, #2]
 80127fa:	b2db      	uxtb	r3, r3
 80127fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012800:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012808:	b2db      	uxtb	r3, r3
 801280a:	2b03      	cmp	r3, #3
 801280c:	d104      	bne.n	8012818 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801280e:	6839      	ldr	r1, [r7, #0]
 8012810:	6878      	ldr	r0, [r7, #4]
 8012812:	f000 f9bc 	bl	8012b8e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012816:	e01d      	b.n	8012854 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	7bfa      	ldrb	r2, [r7, #15]
 801281c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8012820:	7bfb      	ldrb	r3, [r7, #15]
 8012822:	4619      	mov	r1, r3
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f003 fd97 	bl	8016358 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801282a:	6878      	ldr	r0, [r7, #4]
 801282c:	f000 fa86 	bl	8012d3c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8012830:	7bfb      	ldrb	r3, [r7, #15]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d004      	beq.n	8012840 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8012836:	687b      	ldr	r3, [r7, #4]
 8012838:	2202      	movs	r2, #2
 801283a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801283e:	e009      	b.n	8012854 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8012840:	687b      	ldr	r3, [r7, #4]
 8012842:	2201      	movs	r2, #1
 8012844:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012848:	e004      	b.n	8012854 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801284a:	6839      	ldr	r1, [r7, #0]
 801284c:	6878      	ldr	r0, [r7, #4]
 801284e:	f000 f99e 	bl	8012b8e <USBD_CtlError>
  }
}
 8012852:	bf00      	nop
 8012854:	bf00      	nop
 8012856:	3710      	adds	r7, #16
 8012858:	46bd      	mov	sp, r7
 801285a:	bd80      	pop	{r7, pc}

0801285c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801285c:	b580      	push	{r7, lr}
 801285e:	b084      	sub	sp, #16
 8012860:	af00      	add	r7, sp, #0
 8012862:	6078      	str	r0, [r7, #4]
 8012864:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012866:	2300      	movs	r3, #0
 8012868:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801286a:	683b      	ldr	r3, [r7, #0]
 801286c:	885b      	ldrh	r3, [r3, #2]
 801286e:	b2da      	uxtb	r2, r3
 8012870:	4b4e      	ldr	r3, [pc, #312]	@ (80129ac <USBD_SetConfig+0x150>)
 8012872:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012874:	4b4d      	ldr	r3, [pc, #308]	@ (80129ac <USBD_SetConfig+0x150>)
 8012876:	781b      	ldrb	r3, [r3, #0]
 8012878:	2b01      	cmp	r3, #1
 801287a:	d905      	bls.n	8012888 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801287c:	6839      	ldr	r1, [r7, #0]
 801287e:	6878      	ldr	r0, [r7, #4]
 8012880:	f000 f985 	bl	8012b8e <USBD_CtlError>
    return USBD_FAIL;
 8012884:	2303      	movs	r3, #3
 8012886:	e08c      	b.n	80129a2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8012888:	687b      	ldr	r3, [r7, #4]
 801288a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801288e:	b2db      	uxtb	r3, r3
 8012890:	2b02      	cmp	r3, #2
 8012892:	d002      	beq.n	801289a <USBD_SetConfig+0x3e>
 8012894:	2b03      	cmp	r3, #3
 8012896:	d029      	beq.n	80128ec <USBD_SetConfig+0x90>
 8012898:	e075      	b.n	8012986 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801289a:	4b44      	ldr	r3, [pc, #272]	@ (80129ac <USBD_SetConfig+0x150>)
 801289c:	781b      	ldrb	r3, [r3, #0]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d020      	beq.n	80128e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80128a2:	4b42      	ldr	r3, [pc, #264]	@ (80129ac <USBD_SetConfig+0x150>)
 80128a4:	781b      	ldrb	r3, [r3, #0]
 80128a6:	461a      	mov	r2, r3
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80128ac:	4b3f      	ldr	r3, [pc, #252]	@ (80129ac <USBD_SetConfig+0x150>)
 80128ae:	781b      	ldrb	r3, [r3, #0]
 80128b0:	4619      	mov	r1, r3
 80128b2:	6878      	ldr	r0, [r7, #4]
 80128b4:	f7fe ffb9 	bl	801182a <USBD_SetClassConfig>
 80128b8:	4603      	mov	r3, r0
 80128ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80128bc:	7bfb      	ldrb	r3, [r7, #15]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d008      	beq.n	80128d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80128c2:	6839      	ldr	r1, [r7, #0]
 80128c4:	6878      	ldr	r0, [r7, #4]
 80128c6:	f000 f962 	bl	8012b8e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	2202      	movs	r2, #2
 80128ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80128d2:	e065      	b.n	80129a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80128d4:	6878      	ldr	r0, [r7, #4]
 80128d6:	f000 fa31 	bl	8012d3c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	2203      	movs	r2, #3
 80128de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80128e2:	e05d      	b.n	80129a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80128e4:	6878      	ldr	r0, [r7, #4]
 80128e6:	f000 fa29 	bl	8012d3c <USBD_CtlSendStatus>
      break;
 80128ea:	e059      	b.n	80129a0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80128ec:	4b2f      	ldr	r3, [pc, #188]	@ (80129ac <USBD_SetConfig+0x150>)
 80128ee:	781b      	ldrb	r3, [r3, #0]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d112      	bne.n	801291a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80128f4:	687b      	ldr	r3, [r7, #4]
 80128f6:	2202      	movs	r2, #2
 80128f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80128fc:	4b2b      	ldr	r3, [pc, #172]	@ (80129ac <USBD_SetConfig+0x150>)
 80128fe:	781b      	ldrb	r3, [r3, #0]
 8012900:	461a      	mov	r2, r3
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012906:	4b29      	ldr	r3, [pc, #164]	@ (80129ac <USBD_SetConfig+0x150>)
 8012908:	781b      	ldrb	r3, [r3, #0]
 801290a:	4619      	mov	r1, r3
 801290c:	6878      	ldr	r0, [r7, #4]
 801290e:	f7fe ffa8 	bl	8011862 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8012912:	6878      	ldr	r0, [r7, #4]
 8012914:	f000 fa12 	bl	8012d3c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012918:	e042      	b.n	80129a0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801291a:	4b24      	ldr	r3, [pc, #144]	@ (80129ac <USBD_SetConfig+0x150>)
 801291c:	781b      	ldrb	r3, [r3, #0]
 801291e:	461a      	mov	r2, r3
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	685b      	ldr	r3, [r3, #4]
 8012924:	429a      	cmp	r2, r3
 8012926:	d02a      	beq.n	801297e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	685b      	ldr	r3, [r3, #4]
 801292c:	b2db      	uxtb	r3, r3
 801292e:	4619      	mov	r1, r3
 8012930:	6878      	ldr	r0, [r7, #4]
 8012932:	f7fe ff96 	bl	8011862 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8012936:	4b1d      	ldr	r3, [pc, #116]	@ (80129ac <USBD_SetConfig+0x150>)
 8012938:	781b      	ldrb	r3, [r3, #0]
 801293a:	461a      	mov	r2, r3
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012940:	4b1a      	ldr	r3, [pc, #104]	@ (80129ac <USBD_SetConfig+0x150>)
 8012942:	781b      	ldrb	r3, [r3, #0]
 8012944:	4619      	mov	r1, r3
 8012946:	6878      	ldr	r0, [r7, #4]
 8012948:	f7fe ff6f 	bl	801182a <USBD_SetClassConfig>
 801294c:	4603      	mov	r3, r0
 801294e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012950:	7bfb      	ldrb	r3, [r7, #15]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d00f      	beq.n	8012976 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8012956:	6839      	ldr	r1, [r7, #0]
 8012958:	6878      	ldr	r0, [r7, #4]
 801295a:	f000 f918 	bl	8012b8e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	685b      	ldr	r3, [r3, #4]
 8012962:	b2db      	uxtb	r3, r3
 8012964:	4619      	mov	r1, r3
 8012966:	6878      	ldr	r0, [r7, #4]
 8012968:	f7fe ff7b 	bl	8011862 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	2202      	movs	r2, #2
 8012970:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8012974:	e014      	b.n	80129a0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8012976:	6878      	ldr	r0, [r7, #4]
 8012978:	f000 f9e0 	bl	8012d3c <USBD_CtlSendStatus>
      break;
 801297c:	e010      	b.n	80129a0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801297e:	6878      	ldr	r0, [r7, #4]
 8012980:	f000 f9dc 	bl	8012d3c <USBD_CtlSendStatus>
      break;
 8012984:	e00c      	b.n	80129a0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8012986:	6839      	ldr	r1, [r7, #0]
 8012988:	6878      	ldr	r0, [r7, #4]
 801298a:	f000 f900 	bl	8012b8e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801298e:	4b07      	ldr	r3, [pc, #28]	@ (80129ac <USBD_SetConfig+0x150>)
 8012990:	781b      	ldrb	r3, [r3, #0]
 8012992:	4619      	mov	r1, r3
 8012994:	6878      	ldr	r0, [r7, #4]
 8012996:	f7fe ff64 	bl	8011862 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801299a:	2303      	movs	r3, #3
 801299c:	73fb      	strb	r3, [r7, #15]
      break;
 801299e:	bf00      	nop
  }

  return ret;
 80129a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80129a2:	4618      	mov	r0, r3
 80129a4:	3710      	adds	r7, #16
 80129a6:	46bd      	mov	sp, r7
 80129a8:	bd80      	pop	{r7, pc}
 80129aa:	bf00      	nop
 80129ac:	240019ac 	.word	0x240019ac

080129b0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b082      	sub	sp, #8
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
 80129b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80129ba:	683b      	ldr	r3, [r7, #0]
 80129bc:	88db      	ldrh	r3, [r3, #6]
 80129be:	2b01      	cmp	r3, #1
 80129c0:	d004      	beq.n	80129cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80129c2:	6839      	ldr	r1, [r7, #0]
 80129c4:	6878      	ldr	r0, [r7, #4]
 80129c6:	f000 f8e2 	bl	8012b8e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80129ca:	e023      	b.n	8012a14 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80129cc:	687b      	ldr	r3, [r7, #4]
 80129ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129d2:	b2db      	uxtb	r3, r3
 80129d4:	2b02      	cmp	r3, #2
 80129d6:	dc02      	bgt.n	80129de <USBD_GetConfig+0x2e>
 80129d8:	2b00      	cmp	r3, #0
 80129da:	dc03      	bgt.n	80129e4 <USBD_GetConfig+0x34>
 80129dc:	e015      	b.n	8012a0a <USBD_GetConfig+0x5a>
 80129de:	2b03      	cmp	r3, #3
 80129e0:	d00b      	beq.n	80129fa <USBD_GetConfig+0x4a>
 80129e2:	e012      	b.n	8012a0a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	2200      	movs	r2, #0
 80129e8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	3308      	adds	r3, #8
 80129ee:	2201      	movs	r2, #1
 80129f0:	4619      	mov	r1, r3
 80129f2:	6878      	ldr	r0, [r7, #4]
 80129f4:	f000 f948 	bl	8012c88 <USBD_CtlSendData>
        break;
 80129f8:	e00c      	b.n	8012a14 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	3304      	adds	r3, #4
 80129fe:	2201      	movs	r2, #1
 8012a00:	4619      	mov	r1, r3
 8012a02:	6878      	ldr	r0, [r7, #4]
 8012a04:	f000 f940 	bl	8012c88 <USBD_CtlSendData>
        break;
 8012a08:	e004      	b.n	8012a14 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012a0a:	6839      	ldr	r1, [r7, #0]
 8012a0c:	6878      	ldr	r0, [r7, #4]
 8012a0e:	f000 f8be 	bl	8012b8e <USBD_CtlError>
        break;
 8012a12:	bf00      	nop
}
 8012a14:	bf00      	nop
 8012a16:	3708      	adds	r7, #8
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bd80      	pop	{r7, pc}

08012a1c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a1c:	b580      	push	{r7, lr}
 8012a1e:	b082      	sub	sp, #8
 8012a20:	af00      	add	r7, sp, #0
 8012a22:	6078      	str	r0, [r7, #4]
 8012a24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a2c:	b2db      	uxtb	r3, r3
 8012a2e:	3b01      	subs	r3, #1
 8012a30:	2b02      	cmp	r3, #2
 8012a32:	d81e      	bhi.n	8012a72 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012a34:	683b      	ldr	r3, [r7, #0]
 8012a36:	88db      	ldrh	r3, [r3, #6]
 8012a38:	2b02      	cmp	r3, #2
 8012a3a:	d004      	beq.n	8012a46 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012a3c:	6839      	ldr	r1, [r7, #0]
 8012a3e:	6878      	ldr	r0, [r7, #4]
 8012a40:	f000 f8a5 	bl	8012b8e <USBD_CtlError>
        break;
 8012a44:	e01a      	b.n	8012a7c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	2201      	movs	r2, #1
 8012a4a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	d005      	beq.n	8012a62 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	68db      	ldr	r3, [r3, #12]
 8012a5a:	f043 0202 	orr.w	r2, r3, #2
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012a62:	687b      	ldr	r3, [r7, #4]
 8012a64:	330c      	adds	r3, #12
 8012a66:	2202      	movs	r2, #2
 8012a68:	4619      	mov	r1, r3
 8012a6a:	6878      	ldr	r0, [r7, #4]
 8012a6c:	f000 f90c 	bl	8012c88 <USBD_CtlSendData>
      break;
 8012a70:	e004      	b.n	8012a7c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012a72:	6839      	ldr	r1, [r7, #0]
 8012a74:	6878      	ldr	r0, [r7, #4]
 8012a76:	f000 f88a 	bl	8012b8e <USBD_CtlError>
      break;
 8012a7a:	bf00      	nop
  }
}
 8012a7c:	bf00      	nop
 8012a7e:	3708      	adds	r7, #8
 8012a80:	46bd      	mov	sp, r7
 8012a82:	bd80      	pop	{r7, pc}

08012a84 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a84:	b580      	push	{r7, lr}
 8012a86:	b082      	sub	sp, #8
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	6078      	str	r0, [r7, #4]
 8012a8c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012a8e:	683b      	ldr	r3, [r7, #0]
 8012a90:	885b      	ldrh	r3, [r3, #2]
 8012a92:	2b01      	cmp	r3, #1
 8012a94:	d107      	bne.n	8012aa6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	2201      	movs	r2, #1
 8012a9a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012a9e:	6878      	ldr	r0, [r7, #4]
 8012aa0:	f000 f94c 	bl	8012d3c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8012aa4:	e013      	b.n	8012ace <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8012aa6:	683b      	ldr	r3, [r7, #0]
 8012aa8:	885b      	ldrh	r3, [r3, #2]
 8012aaa:	2b02      	cmp	r3, #2
 8012aac:	d10b      	bne.n	8012ac6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8012aae:	683b      	ldr	r3, [r7, #0]
 8012ab0:	889b      	ldrh	r3, [r3, #4]
 8012ab2:	0a1b      	lsrs	r3, r3, #8
 8012ab4:	b29b      	uxth	r3, r3
 8012ab6:	b2da      	uxtb	r2, r3
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8012abe:	6878      	ldr	r0, [r7, #4]
 8012ac0:	f000 f93c 	bl	8012d3c <USBD_CtlSendStatus>
}
 8012ac4:	e003      	b.n	8012ace <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8012ac6:	6839      	ldr	r1, [r7, #0]
 8012ac8:	6878      	ldr	r0, [r7, #4]
 8012aca:	f000 f860 	bl	8012b8e <USBD_CtlError>
}
 8012ace:	bf00      	nop
 8012ad0:	3708      	adds	r7, #8
 8012ad2:	46bd      	mov	sp, r7
 8012ad4:	bd80      	pop	{r7, pc}

08012ad6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ad6:	b580      	push	{r7, lr}
 8012ad8:	b082      	sub	sp, #8
 8012ada:	af00      	add	r7, sp, #0
 8012adc:	6078      	str	r0, [r7, #4]
 8012ade:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ae6:	b2db      	uxtb	r3, r3
 8012ae8:	3b01      	subs	r3, #1
 8012aea:	2b02      	cmp	r3, #2
 8012aec:	d80b      	bhi.n	8012b06 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012aee:	683b      	ldr	r3, [r7, #0]
 8012af0:	885b      	ldrh	r3, [r3, #2]
 8012af2:	2b01      	cmp	r3, #1
 8012af4:	d10c      	bne.n	8012b10 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012af6:	687b      	ldr	r3, [r7, #4]
 8012af8:	2200      	movs	r2, #0
 8012afa:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012afe:	6878      	ldr	r0, [r7, #4]
 8012b00:	f000 f91c 	bl	8012d3c <USBD_CtlSendStatus>
      }
      break;
 8012b04:	e004      	b.n	8012b10 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012b06:	6839      	ldr	r1, [r7, #0]
 8012b08:	6878      	ldr	r0, [r7, #4]
 8012b0a:	f000 f840 	bl	8012b8e <USBD_CtlError>
      break;
 8012b0e:	e000      	b.n	8012b12 <USBD_ClrFeature+0x3c>
      break;
 8012b10:	bf00      	nop
  }
}
 8012b12:	bf00      	nop
 8012b14:	3708      	adds	r7, #8
 8012b16:	46bd      	mov	sp, r7
 8012b18:	bd80      	pop	{r7, pc}

08012b1a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012b1a:	b580      	push	{r7, lr}
 8012b1c:	b084      	sub	sp, #16
 8012b1e:	af00      	add	r7, sp, #0
 8012b20:	6078      	str	r0, [r7, #4]
 8012b22:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012b24:	683b      	ldr	r3, [r7, #0]
 8012b26:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	781a      	ldrb	r2, [r3, #0]
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012b30:	68fb      	ldr	r3, [r7, #12]
 8012b32:	3301      	adds	r3, #1
 8012b34:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012b36:	68fb      	ldr	r3, [r7, #12]
 8012b38:	781a      	ldrb	r2, [r3, #0]
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	3301      	adds	r3, #1
 8012b42:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012b44:	68f8      	ldr	r0, [r7, #12]
 8012b46:	f7ff fa16 	bl	8011f76 <SWAPBYTE>
 8012b4a:	4603      	mov	r3, r0
 8012b4c:	461a      	mov	r2, r3
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	3301      	adds	r3, #1
 8012b56:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	3301      	adds	r3, #1
 8012b5c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012b5e:	68f8      	ldr	r0, [r7, #12]
 8012b60:	f7ff fa09 	bl	8011f76 <SWAPBYTE>
 8012b64:	4603      	mov	r3, r0
 8012b66:	461a      	mov	r2, r3
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012b6c:	68fb      	ldr	r3, [r7, #12]
 8012b6e:	3301      	adds	r3, #1
 8012b70:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012b72:	68fb      	ldr	r3, [r7, #12]
 8012b74:	3301      	adds	r3, #1
 8012b76:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012b78:	68f8      	ldr	r0, [r7, #12]
 8012b7a:	f7ff f9fc 	bl	8011f76 <SWAPBYTE>
 8012b7e:	4603      	mov	r3, r0
 8012b80:	461a      	mov	r2, r3
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	80da      	strh	r2, [r3, #6]
}
 8012b86:	bf00      	nop
 8012b88:	3710      	adds	r7, #16
 8012b8a:	46bd      	mov	sp, r7
 8012b8c:	bd80      	pop	{r7, pc}

08012b8e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b8e:	b580      	push	{r7, lr}
 8012b90:	b082      	sub	sp, #8
 8012b92:	af00      	add	r7, sp, #0
 8012b94:	6078      	str	r0, [r7, #4]
 8012b96:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012b98:	2180      	movs	r1, #128	@ 0x80
 8012b9a:	6878      	ldr	r0, [r7, #4]
 8012b9c:	f003 fb72 	bl	8016284 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012ba0:	2100      	movs	r1, #0
 8012ba2:	6878      	ldr	r0, [r7, #4]
 8012ba4:	f003 fb6e 	bl	8016284 <USBD_LL_StallEP>
}
 8012ba8:	bf00      	nop
 8012baa:	3708      	adds	r7, #8
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd80      	pop	{r7, pc}

08012bb0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012bb0:	b580      	push	{r7, lr}
 8012bb2:	b086      	sub	sp, #24
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	60f8      	str	r0, [r7, #12]
 8012bb8:	60b9      	str	r1, [r7, #8]
 8012bba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012bbc:	2300      	movs	r3, #0
 8012bbe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d042      	beq.n	8012c4c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8012bc6:	68fb      	ldr	r3, [r7, #12]
 8012bc8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8012bca:	6938      	ldr	r0, [r7, #16]
 8012bcc:	f000 f842 	bl	8012c54 <USBD_GetLen>
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	3301      	adds	r3, #1
 8012bd4:	005b      	lsls	r3, r3, #1
 8012bd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012bda:	d808      	bhi.n	8012bee <USBD_GetString+0x3e>
 8012bdc:	6938      	ldr	r0, [r7, #16]
 8012bde:	f000 f839 	bl	8012c54 <USBD_GetLen>
 8012be2:	4603      	mov	r3, r0
 8012be4:	3301      	adds	r3, #1
 8012be6:	b29b      	uxth	r3, r3
 8012be8:	005b      	lsls	r3, r3, #1
 8012bea:	b29a      	uxth	r2, r3
 8012bec:	e001      	b.n	8012bf2 <USBD_GetString+0x42>
 8012bee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012bf6:	7dfb      	ldrb	r3, [r7, #23]
 8012bf8:	68ba      	ldr	r2, [r7, #8]
 8012bfa:	4413      	add	r3, r2
 8012bfc:	687a      	ldr	r2, [r7, #4]
 8012bfe:	7812      	ldrb	r2, [r2, #0]
 8012c00:	701a      	strb	r2, [r3, #0]
  idx++;
 8012c02:	7dfb      	ldrb	r3, [r7, #23]
 8012c04:	3301      	adds	r3, #1
 8012c06:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012c08:	7dfb      	ldrb	r3, [r7, #23]
 8012c0a:	68ba      	ldr	r2, [r7, #8]
 8012c0c:	4413      	add	r3, r2
 8012c0e:	2203      	movs	r2, #3
 8012c10:	701a      	strb	r2, [r3, #0]
  idx++;
 8012c12:	7dfb      	ldrb	r3, [r7, #23]
 8012c14:	3301      	adds	r3, #1
 8012c16:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012c18:	e013      	b.n	8012c42 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8012c1a:	7dfb      	ldrb	r3, [r7, #23]
 8012c1c:	68ba      	ldr	r2, [r7, #8]
 8012c1e:	4413      	add	r3, r2
 8012c20:	693a      	ldr	r2, [r7, #16]
 8012c22:	7812      	ldrb	r2, [r2, #0]
 8012c24:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012c26:	693b      	ldr	r3, [r7, #16]
 8012c28:	3301      	adds	r3, #1
 8012c2a:	613b      	str	r3, [r7, #16]
    idx++;
 8012c2c:	7dfb      	ldrb	r3, [r7, #23]
 8012c2e:	3301      	adds	r3, #1
 8012c30:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012c32:	7dfb      	ldrb	r3, [r7, #23]
 8012c34:	68ba      	ldr	r2, [r7, #8]
 8012c36:	4413      	add	r3, r2
 8012c38:	2200      	movs	r2, #0
 8012c3a:	701a      	strb	r2, [r3, #0]
    idx++;
 8012c3c:	7dfb      	ldrb	r3, [r7, #23]
 8012c3e:	3301      	adds	r3, #1
 8012c40:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012c42:	693b      	ldr	r3, [r7, #16]
 8012c44:	781b      	ldrb	r3, [r3, #0]
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d1e7      	bne.n	8012c1a <USBD_GetString+0x6a>
 8012c4a:	e000      	b.n	8012c4e <USBD_GetString+0x9e>
    return;
 8012c4c:	bf00      	nop
  }
}
 8012c4e:	3718      	adds	r7, #24
 8012c50:	46bd      	mov	sp, r7
 8012c52:	bd80      	pop	{r7, pc}

08012c54 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012c54:	b480      	push	{r7}
 8012c56:	b085      	sub	sp, #20
 8012c58:	af00      	add	r7, sp, #0
 8012c5a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012c5c:	2300      	movs	r3, #0
 8012c5e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012c64:	e005      	b.n	8012c72 <USBD_GetLen+0x1e>
  {
    len++;
 8012c66:	7bfb      	ldrb	r3, [r7, #15]
 8012c68:	3301      	adds	r3, #1
 8012c6a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012c6c:	68bb      	ldr	r3, [r7, #8]
 8012c6e:	3301      	adds	r3, #1
 8012c70:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012c72:	68bb      	ldr	r3, [r7, #8]
 8012c74:	781b      	ldrb	r3, [r3, #0]
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	d1f5      	bne.n	8012c66 <USBD_GetLen+0x12>
  }

  return len;
 8012c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c7c:	4618      	mov	r0, r3
 8012c7e:	3714      	adds	r7, #20
 8012c80:	46bd      	mov	sp, r7
 8012c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c86:	4770      	bx	lr

08012c88 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012c88:	b580      	push	{r7, lr}
 8012c8a:	b084      	sub	sp, #16
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	60f8      	str	r0, [r7, #12]
 8012c90:	60b9      	str	r1, [r7, #8]
 8012c92:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012c94:	68fb      	ldr	r3, [r7, #12]
 8012c96:	2202      	movs	r2, #2
 8012c98:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	687a      	ldr	r2, [r7, #4]
 8012ca0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012ca2:	68fb      	ldr	r3, [r7, #12]
 8012ca4:	687a      	ldr	r2, [r7, #4]
 8012ca6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	68ba      	ldr	r2, [r7, #8]
 8012cac:	2100      	movs	r1, #0
 8012cae:	68f8      	ldr	r0, [r7, #12]
 8012cb0:	f003 fb71 	bl	8016396 <USBD_LL_Transmit>

  return USBD_OK;
 8012cb4:	2300      	movs	r3, #0
}
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	3710      	adds	r7, #16
 8012cba:	46bd      	mov	sp, r7
 8012cbc:	bd80      	pop	{r7, pc}

08012cbe <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012cbe:	b580      	push	{r7, lr}
 8012cc0:	b084      	sub	sp, #16
 8012cc2:	af00      	add	r7, sp, #0
 8012cc4:	60f8      	str	r0, [r7, #12]
 8012cc6:	60b9      	str	r1, [r7, #8]
 8012cc8:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	68ba      	ldr	r2, [r7, #8]
 8012cce:	2100      	movs	r1, #0
 8012cd0:	68f8      	ldr	r0, [r7, #12]
 8012cd2:	f003 fb60 	bl	8016396 <USBD_LL_Transmit>

  return USBD_OK;
 8012cd6:	2300      	movs	r3, #0
}
 8012cd8:	4618      	mov	r0, r3
 8012cda:	3710      	adds	r7, #16
 8012cdc:	46bd      	mov	sp, r7
 8012cde:	bd80      	pop	{r7, pc}

08012ce0 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012ce0:	b580      	push	{r7, lr}
 8012ce2:	b084      	sub	sp, #16
 8012ce4:	af00      	add	r7, sp, #0
 8012ce6:	60f8      	str	r0, [r7, #12]
 8012ce8:	60b9      	str	r1, [r7, #8]
 8012cea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	2203      	movs	r2, #3
 8012cf0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8012cf4:	68fb      	ldr	r3, [r7, #12]
 8012cf6:	687a      	ldr	r2, [r7, #4]
 8012cf8:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	687a      	ldr	r2, [r7, #4]
 8012d00:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	68ba      	ldr	r2, [r7, #8]
 8012d08:	2100      	movs	r1, #0
 8012d0a:	68f8      	ldr	r0, [r7, #12]
 8012d0c:	f003 fb64 	bl	80163d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012d10:	2300      	movs	r3, #0
}
 8012d12:	4618      	mov	r0, r3
 8012d14:	3710      	adds	r7, #16
 8012d16:	46bd      	mov	sp, r7
 8012d18:	bd80      	pop	{r7, pc}

08012d1a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012d1a:	b580      	push	{r7, lr}
 8012d1c:	b084      	sub	sp, #16
 8012d1e:	af00      	add	r7, sp, #0
 8012d20:	60f8      	str	r0, [r7, #12]
 8012d22:	60b9      	str	r1, [r7, #8]
 8012d24:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	68ba      	ldr	r2, [r7, #8]
 8012d2a:	2100      	movs	r1, #0
 8012d2c:	68f8      	ldr	r0, [r7, #12]
 8012d2e:	f003 fb53 	bl	80163d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012d32:	2300      	movs	r3, #0
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	3710      	adds	r7, #16
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	bd80      	pop	{r7, pc}

08012d3c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012d3c:	b580      	push	{r7, lr}
 8012d3e:	b082      	sub	sp, #8
 8012d40:	af00      	add	r7, sp, #0
 8012d42:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	2204      	movs	r2, #4
 8012d48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012d4c:	2300      	movs	r3, #0
 8012d4e:	2200      	movs	r2, #0
 8012d50:	2100      	movs	r1, #0
 8012d52:	6878      	ldr	r0, [r7, #4]
 8012d54:	f003 fb1f 	bl	8016396 <USBD_LL_Transmit>

  return USBD_OK;
 8012d58:	2300      	movs	r3, #0
}
 8012d5a:	4618      	mov	r0, r3
 8012d5c:	3708      	adds	r7, #8
 8012d5e:	46bd      	mov	sp, r7
 8012d60:	bd80      	pop	{r7, pc}

08012d62 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012d62:	b580      	push	{r7, lr}
 8012d64:	b082      	sub	sp, #8
 8012d66:	af00      	add	r7, sp, #0
 8012d68:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	2205      	movs	r2, #5
 8012d6e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012d72:	2300      	movs	r3, #0
 8012d74:	2200      	movs	r2, #0
 8012d76:	2100      	movs	r1, #0
 8012d78:	6878      	ldr	r0, [r7, #4]
 8012d7a:	f003 fb2d 	bl	80163d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012d7e:	2300      	movs	r3, #0
}
 8012d80:	4618      	mov	r0, r3
 8012d82:	3708      	adds	r7, #8
 8012d84:	46bd      	mov	sp, r7
 8012d86:	bd80      	pop	{r7, pc}

08012d88 <__NVIC_SetPriority>:
{
 8012d88:	b480      	push	{r7}
 8012d8a:	b083      	sub	sp, #12
 8012d8c:	af00      	add	r7, sp, #0
 8012d8e:	4603      	mov	r3, r0
 8012d90:	6039      	str	r1, [r7, #0]
 8012d92:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8012d94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	db0a      	blt.n	8012db2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012d9c:	683b      	ldr	r3, [r7, #0]
 8012d9e:	b2da      	uxtb	r2, r3
 8012da0:	490c      	ldr	r1, [pc, #48]	@ (8012dd4 <__NVIC_SetPriority+0x4c>)
 8012da2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012da6:	0112      	lsls	r2, r2, #4
 8012da8:	b2d2      	uxtb	r2, r2
 8012daa:	440b      	add	r3, r1
 8012dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8012db0:	e00a      	b.n	8012dc8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8012db2:	683b      	ldr	r3, [r7, #0]
 8012db4:	b2da      	uxtb	r2, r3
 8012db6:	4908      	ldr	r1, [pc, #32]	@ (8012dd8 <__NVIC_SetPriority+0x50>)
 8012db8:	88fb      	ldrh	r3, [r7, #6]
 8012dba:	f003 030f 	and.w	r3, r3, #15
 8012dbe:	3b04      	subs	r3, #4
 8012dc0:	0112      	lsls	r2, r2, #4
 8012dc2:	b2d2      	uxtb	r2, r2
 8012dc4:	440b      	add	r3, r1
 8012dc6:	761a      	strb	r2, [r3, #24]
}
 8012dc8:	bf00      	nop
 8012dca:	370c      	adds	r7, #12
 8012dcc:	46bd      	mov	sp, r7
 8012dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dd2:	4770      	bx	lr
 8012dd4:	e000e100 	.word	0xe000e100
 8012dd8:	e000ed00 	.word	0xe000ed00

08012ddc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8012ddc:	b580      	push	{r7, lr}
 8012dde:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8012de0:	4b05      	ldr	r3, [pc, #20]	@ (8012df8 <SysTick_Handler+0x1c>)
 8012de2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8012de4:	f001 fd46 	bl	8014874 <xTaskGetSchedulerState>
 8012de8:	4603      	mov	r3, r0
 8012dea:	2b01      	cmp	r3, #1
 8012dec:	d001      	beq.n	8012df2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8012dee:	f002 fb3b 	bl	8015468 <xPortSysTickHandler>
  }
}
 8012df2:	bf00      	nop
 8012df4:	bd80      	pop	{r7, pc}
 8012df6:	bf00      	nop
 8012df8:	e000e010 	.word	0xe000e010

08012dfc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8012e00:	2100      	movs	r1, #0
 8012e02:	f06f 0004 	mvn.w	r0, #4
 8012e06:	f7ff ffbf 	bl	8012d88 <__NVIC_SetPriority>
#endif
}
 8012e0a:	bf00      	nop
 8012e0c:	bd80      	pop	{r7, pc}
	...

08012e10 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012e10:	b480      	push	{r7}
 8012e12:	b083      	sub	sp, #12
 8012e14:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e16:	f3ef 8305 	mrs	r3, IPSR
 8012e1a:	603b      	str	r3, [r7, #0]
  return(result);
 8012e1c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d003      	beq.n	8012e2a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8012e22:	f06f 0305 	mvn.w	r3, #5
 8012e26:	607b      	str	r3, [r7, #4]
 8012e28:	e00c      	b.n	8012e44 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8012e54 <osKernelInitialize+0x44>)
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d105      	bne.n	8012e3e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8012e32:	4b08      	ldr	r3, [pc, #32]	@ (8012e54 <osKernelInitialize+0x44>)
 8012e34:	2201      	movs	r2, #1
 8012e36:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012e38:	2300      	movs	r3, #0
 8012e3a:	607b      	str	r3, [r7, #4]
 8012e3c:	e002      	b.n	8012e44 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8012e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8012e42:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012e44:	687b      	ldr	r3, [r7, #4]
}
 8012e46:	4618      	mov	r0, r3
 8012e48:	370c      	adds	r7, #12
 8012e4a:	46bd      	mov	sp, r7
 8012e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e50:	4770      	bx	lr
 8012e52:	bf00      	nop
 8012e54:	240019b0 	.word	0x240019b0

08012e58 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b082      	sub	sp, #8
 8012e5c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012e5e:	f3ef 8305 	mrs	r3, IPSR
 8012e62:	603b      	str	r3, [r7, #0]
  return(result);
 8012e64:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d003      	beq.n	8012e72 <osKernelStart+0x1a>
    stat = osErrorISR;
 8012e6a:	f06f 0305 	mvn.w	r3, #5
 8012e6e:	607b      	str	r3, [r7, #4]
 8012e70:	e010      	b.n	8012e94 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8012e72:	4b0b      	ldr	r3, [pc, #44]	@ (8012ea0 <osKernelStart+0x48>)
 8012e74:	681b      	ldr	r3, [r3, #0]
 8012e76:	2b01      	cmp	r3, #1
 8012e78:	d109      	bne.n	8012e8e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012e7a:	f7ff ffbf 	bl	8012dfc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8012e7e:	4b08      	ldr	r3, [pc, #32]	@ (8012ea0 <osKernelStart+0x48>)
 8012e80:	2202      	movs	r2, #2
 8012e82:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012e84:	f001 f892 	bl	8013fac <vTaskStartScheduler>
      stat = osOK;
 8012e88:	2300      	movs	r3, #0
 8012e8a:	607b      	str	r3, [r7, #4]
 8012e8c:	e002      	b.n	8012e94 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8012e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8012e92:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8012e94:	687b      	ldr	r3, [r7, #4]
}
 8012e96:	4618      	mov	r0, r3
 8012e98:	3708      	adds	r7, #8
 8012e9a:	46bd      	mov	sp, r7
 8012e9c:	bd80      	pop	{r7, pc}
 8012e9e:	bf00      	nop
 8012ea0:	240019b0 	.word	0x240019b0

08012ea4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8012ea4:	b580      	push	{r7, lr}
 8012ea6:	b08e      	sub	sp, #56	@ 0x38
 8012ea8:	af04      	add	r7, sp, #16
 8012eaa:	60f8      	str	r0, [r7, #12]
 8012eac:	60b9      	str	r1, [r7, #8]
 8012eae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012eb4:	f3ef 8305 	mrs	r3, IPSR
 8012eb8:	617b      	str	r3, [r7, #20]
  return(result);
 8012eba:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	d17e      	bne.n	8012fbe <osThreadNew+0x11a>
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d07b      	beq.n	8012fbe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8012ec6:	2380      	movs	r3, #128	@ 0x80
 8012ec8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8012eca:	2318      	movs	r3, #24
 8012ecc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8012ece:	2300      	movs	r3, #0
 8012ed0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8012ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8012ed6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d045      	beq.n	8012f6a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	681b      	ldr	r3, [r3, #0]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	d002      	beq.n	8012eec <osThreadNew+0x48>
        name = attr->name;
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8012eec:	687b      	ldr	r3, [r7, #4]
 8012eee:	699b      	ldr	r3, [r3, #24]
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	d002      	beq.n	8012efa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8012ef4:	687b      	ldr	r3, [r7, #4]
 8012ef6:	699b      	ldr	r3, [r3, #24]
 8012ef8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8012efa:	69fb      	ldr	r3, [r7, #28]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d008      	beq.n	8012f12 <osThreadNew+0x6e>
 8012f00:	69fb      	ldr	r3, [r7, #28]
 8012f02:	2b38      	cmp	r3, #56	@ 0x38
 8012f04:	d805      	bhi.n	8012f12 <osThreadNew+0x6e>
 8012f06:	687b      	ldr	r3, [r7, #4]
 8012f08:	685b      	ldr	r3, [r3, #4]
 8012f0a:	f003 0301 	and.w	r3, r3, #1
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d001      	beq.n	8012f16 <osThreadNew+0x72>
        return (NULL);
 8012f12:	2300      	movs	r3, #0
 8012f14:	e054      	b.n	8012fc0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	695b      	ldr	r3, [r3, #20]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d003      	beq.n	8012f26 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	695b      	ldr	r3, [r3, #20]
 8012f22:	089b      	lsrs	r3, r3, #2
 8012f24:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	689b      	ldr	r3, [r3, #8]
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	d00e      	beq.n	8012f4c <osThreadNew+0xa8>
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	68db      	ldr	r3, [r3, #12]
 8012f32:	2ba7      	cmp	r3, #167	@ 0xa7
 8012f34:	d90a      	bls.n	8012f4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012f3a:	2b00      	cmp	r3, #0
 8012f3c:	d006      	beq.n	8012f4c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	695b      	ldr	r3, [r3, #20]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d002      	beq.n	8012f4c <osThreadNew+0xa8>
        mem = 1;
 8012f46:	2301      	movs	r3, #1
 8012f48:	61bb      	str	r3, [r7, #24]
 8012f4a:	e010      	b.n	8012f6e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	689b      	ldr	r3, [r3, #8]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d10c      	bne.n	8012f6e <osThreadNew+0xca>
 8012f54:	687b      	ldr	r3, [r7, #4]
 8012f56:	68db      	ldr	r3, [r3, #12]
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	d108      	bne.n	8012f6e <osThreadNew+0xca>
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	691b      	ldr	r3, [r3, #16]
 8012f60:	2b00      	cmp	r3, #0
 8012f62:	d104      	bne.n	8012f6e <osThreadNew+0xca>
          mem = 0;
 8012f64:	2300      	movs	r3, #0
 8012f66:	61bb      	str	r3, [r7, #24]
 8012f68:	e001      	b.n	8012f6e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8012f6a:	2300      	movs	r3, #0
 8012f6c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8012f6e:	69bb      	ldr	r3, [r7, #24]
 8012f70:	2b01      	cmp	r3, #1
 8012f72:	d110      	bne.n	8012f96 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8012f78:	687a      	ldr	r2, [r7, #4]
 8012f7a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8012f7c:	9202      	str	r2, [sp, #8]
 8012f7e:	9301      	str	r3, [sp, #4]
 8012f80:	69fb      	ldr	r3, [r7, #28]
 8012f82:	9300      	str	r3, [sp, #0]
 8012f84:	68bb      	ldr	r3, [r7, #8]
 8012f86:	6a3a      	ldr	r2, [r7, #32]
 8012f88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012f8a:	68f8      	ldr	r0, [r7, #12]
 8012f8c:	f000 fe1a 	bl	8013bc4 <xTaskCreateStatic>
 8012f90:	4603      	mov	r3, r0
 8012f92:	613b      	str	r3, [r7, #16]
 8012f94:	e013      	b.n	8012fbe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8012f96:	69bb      	ldr	r3, [r7, #24]
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d110      	bne.n	8012fbe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8012f9c:	6a3b      	ldr	r3, [r7, #32]
 8012f9e:	b29a      	uxth	r2, r3
 8012fa0:	f107 0310 	add.w	r3, r7, #16
 8012fa4:	9301      	str	r3, [sp, #4]
 8012fa6:	69fb      	ldr	r3, [r7, #28]
 8012fa8:	9300      	str	r3, [sp, #0]
 8012faa:	68bb      	ldr	r3, [r7, #8]
 8012fac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012fae:	68f8      	ldr	r0, [r7, #12]
 8012fb0:	f000 fe68 	bl	8013c84 <xTaskCreate>
 8012fb4:	4603      	mov	r3, r0
 8012fb6:	2b01      	cmp	r3, #1
 8012fb8:	d001      	beq.n	8012fbe <osThreadNew+0x11a>
            hTask = NULL;
 8012fba:	2300      	movs	r3, #0
 8012fbc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8012fbe:	693b      	ldr	r3, [r7, #16]
}
 8012fc0:	4618      	mov	r0, r3
 8012fc2:	3728      	adds	r7, #40	@ 0x28
 8012fc4:	46bd      	mov	sp, r7
 8012fc6:	bd80      	pop	{r7, pc}

08012fc8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b084      	sub	sp, #16
 8012fcc:	af00      	add	r7, sp, #0
 8012fce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012fd0:	f3ef 8305 	mrs	r3, IPSR
 8012fd4:	60bb      	str	r3, [r7, #8]
  return(result);
 8012fd6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d003      	beq.n	8012fe4 <osDelay+0x1c>
    stat = osErrorISR;
 8012fdc:	f06f 0305 	mvn.w	r3, #5
 8012fe0:	60fb      	str	r3, [r7, #12]
 8012fe2:	e007      	b.n	8012ff4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d002      	beq.n	8012ff4 <osDelay+0x2c>
      vTaskDelay(ticks);
 8012fee:	6878      	ldr	r0, [r7, #4]
 8012ff0:	f000 ffa6 	bl	8013f40 <vTaskDelay>
    }
  }

  return (stat);
 8012ff4:	68fb      	ldr	r3, [r7, #12]
}
 8012ff6:	4618      	mov	r0, r3
 8012ff8:	3710      	adds	r7, #16
 8012ffa:	46bd      	mov	sp, r7
 8012ffc:	bd80      	pop	{r7, pc}
	...

08013000 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013000:	b480      	push	{r7}
 8013002:	b085      	sub	sp, #20
 8013004:	af00      	add	r7, sp, #0
 8013006:	60f8      	str	r0, [r7, #12]
 8013008:	60b9      	str	r1, [r7, #8]
 801300a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	4a07      	ldr	r2, [pc, #28]	@ (801302c <vApplicationGetIdleTaskMemory+0x2c>)
 8013010:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013012:	68bb      	ldr	r3, [r7, #8]
 8013014:	4a06      	ldr	r2, [pc, #24]	@ (8013030 <vApplicationGetIdleTaskMemory+0x30>)
 8013016:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	2280      	movs	r2, #128	@ 0x80
 801301c:	601a      	str	r2, [r3, #0]
}
 801301e:	bf00      	nop
 8013020:	3714      	adds	r7, #20
 8013022:	46bd      	mov	sp, r7
 8013024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013028:	4770      	bx	lr
 801302a:	bf00      	nop
 801302c:	240019b4 	.word	0x240019b4
 8013030:	24001a5c 	.word	0x24001a5c

08013034 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013034:	b480      	push	{r7}
 8013036:	b085      	sub	sp, #20
 8013038:	af00      	add	r7, sp, #0
 801303a:	60f8      	str	r0, [r7, #12]
 801303c:	60b9      	str	r1, [r7, #8]
 801303e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	4a07      	ldr	r2, [pc, #28]	@ (8013060 <vApplicationGetTimerTaskMemory+0x2c>)
 8013044:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8013046:	68bb      	ldr	r3, [r7, #8]
 8013048:	4a06      	ldr	r2, [pc, #24]	@ (8013064 <vApplicationGetTimerTaskMemory+0x30>)
 801304a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013052:	601a      	str	r2, [r3, #0]
}
 8013054:	bf00      	nop
 8013056:	3714      	adds	r7, #20
 8013058:	46bd      	mov	sp, r7
 801305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801305e:	4770      	bx	lr
 8013060:	24001c5c 	.word	0x24001c5c
 8013064:	24001d04 	.word	0x24001d04

08013068 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013068:	b480      	push	{r7}
 801306a:	b083      	sub	sp, #12
 801306c:	af00      	add	r7, sp, #0
 801306e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	f103 0208 	add.w	r2, r3, #8
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801307a:	687b      	ldr	r3, [r7, #4]
 801307c:	f04f 32ff 	mov.w	r2, #4294967295
 8013080:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013082:	687b      	ldr	r3, [r7, #4]
 8013084:	f103 0208 	add.w	r2, r3, #8
 8013088:	687b      	ldr	r3, [r7, #4]
 801308a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	f103 0208 	add.w	r2, r3, #8
 8013092:	687b      	ldr	r3, [r7, #4]
 8013094:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	2200      	movs	r2, #0
 801309a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801309c:	bf00      	nop
 801309e:	370c      	adds	r7, #12
 80130a0:	46bd      	mov	sp, r7
 80130a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130a6:	4770      	bx	lr

080130a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80130a8:	b480      	push	{r7}
 80130aa:	b083      	sub	sp, #12
 80130ac:	af00      	add	r7, sp, #0
 80130ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	2200      	movs	r2, #0
 80130b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80130b6:	bf00      	nop
 80130b8:	370c      	adds	r7, #12
 80130ba:	46bd      	mov	sp, r7
 80130bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130c0:	4770      	bx	lr

080130c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80130c2:	b480      	push	{r7}
 80130c4:	b085      	sub	sp, #20
 80130c6:	af00      	add	r7, sp, #0
 80130c8:	6078      	str	r0, [r7, #4]
 80130ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80130cc:	687b      	ldr	r3, [r7, #4]
 80130ce:	685b      	ldr	r3, [r3, #4]
 80130d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80130d2:	683b      	ldr	r3, [r7, #0]
 80130d4:	68fa      	ldr	r2, [r7, #12]
 80130d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	689a      	ldr	r2, [r3, #8]
 80130dc:	683b      	ldr	r3, [r7, #0]
 80130de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80130e0:	68fb      	ldr	r3, [r7, #12]
 80130e2:	689b      	ldr	r3, [r3, #8]
 80130e4:	683a      	ldr	r2, [r7, #0]
 80130e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80130e8:	68fb      	ldr	r3, [r7, #12]
 80130ea:	683a      	ldr	r2, [r7, #0]
 80130ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80130ee:	683b      	ldr	r3, [r7, #0]
 80130f0:	687a      	ldr	r2, [r7, #4]
 80130f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	1c5a      	adds	r2, r3, #1
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	601a      	str	r2, [r3, #0]
}
 80130fe:	bf00      	nop
 8013100:	3714      	adds	r7, #20
 8013102:	46bd      	mov	sp, r7
 8013104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013108:	4770      	bx	lr

0801310a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801310a:	b480      	push	{r7}
 801310c:	b085      	sub	sp, #20
 801310e:	af00      	add	r7, sp, #0
 8013110:	6078      	str	r0, [r7, #4]
 8013112:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013114:	683b      	ldr	r3, [r7, #0]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801311a:	68bb      	ldr	r3, [r7, #8]
 801311c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013120:	d103      	bne.n	801312a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	691b      	ldr	r3, [r3, #16]
 8013126:	60fb      	str	r3, [r7, #12]
 8013128:	e00c      	b.n	8013144 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	3308      	adds	r3, #8
 801312e:	60fb      	str	r3, [r7, #12]
 8013130:	e002      	b.n	8013138 <vListInsert+0x2e>
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	685b      	ldr	r3, [r3, #4]
 8013136:	60fb      	str	r3, [r7, #12]
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	685b      	ldr	r3, [r3, #4]
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	68ba      	ldr	r2, [r7, #8]
 8013140:	429a      	cmp	r2, r3
 8013142:	d2f6      	bcs.n	8013132 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013144:	68fb      	ldr	r3, [r7, #12]
 8013146:	685a      	ldr	r2, [r3, #4]
 8013148:	683b      	ldr	r3, [r7, #0]
 801314a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801314c:	683b      	ldr	r3, [r7, #0]
 801314e:	685b      	ldr	r3, [r3, #4]
 8013150:	683a      	ldr	r2, [r7, #0]
 8013152:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013154:	683b      	ldr	r3, [r7, #0]
 8013156:	68fa      	ldr	r2, [r7, #12]
 8013158:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	683a      	ldr	r2, [r7, #0]
 801315e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013160:	683b      	ldr	r3, [r7, #0]
 8013162:	687a      	ldr	r2, [r7, #4]
 8013164:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	1c5a      	adds	r2, r3, #1
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	601a      	str	r2, [r3, #0]
}
 8013170:	bf00      	nop
 8013172:	3714      	adds	r7, #20
 8013174:	46bd      	mov	sp, r7
 8013176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801317a:	4770      	bx	lr

0801317c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801317c:	b480      	push	{r7}
 801317e:	b085      	sub	sp, #20
 8013180:	af00      	add	r7, sp, #0
 8013182:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	691b      	ldr	r3, [r3, #16]
 8013188:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	685b      	ldr	r3, [r3, #4]
 801318e:	687a      	ldr	r2, [r7, #4]
 8013190:	6892      	ldr	r2, [r2, #8]
 8013192:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	689b      	ldr	r3, [r3, #8]
 8013198:	687a      	ldr	r2, [r7, #4]
 801319a:	6852      	ldr	r2, [r2, #4]
 801319c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	685b      	ldr	r3, [r3, #4]
 80131a2:	687a      	ldr	r2, [r7, #4]
 80131a4:	429a      	cmp	r2, r3
 80131a6:	d103      	bne.n	80131b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	689a      	ldr	r2, [r3, #8]
 80131ac:	68fb      	ldr	r3, [r7, #12]
 80131ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80131b0:	687b      	ldr	r3, [r7, #4]
 80131b2:	2200      	movs	r2, #0
 80131b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	1e5a      	subs	r2, r3, #1
 80131bc:	68fb      	ldr	r3, [r7, #12]
 80131be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	681b      	ldr	r3, [r3, #0]
}
 80131c4:	4618      	mov	r0, r3
 80131c6:	3714      	adds	r7, #20
 80131c8:	46bd      	mov	sp, r7
 80131ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ce:	4770      	bx	lr

080131d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80131d0:	b580      	push	{r7, lr}
 80131d2:	b084      	sub	sp, #16
 80131d4:	af00      	add	r7, sp, #0
 80131d6:	6078      	str	r0, [r7, #4]
 80131d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80131da:	687b      	ldr	r3, [r7, #4]
 80131dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d10b      	bne.n	80131fc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80131e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80131e8:	f383 8811 	msr	BASEPRI, r3
 80131ec:	f3bf 8f6f 	isb	sy
 80131f0:	f3bf 8f4f 	dsb	sy
 80131f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80131f6:	bf00      	nop
 80131f8:	bf00      	nop
 80131fa:	e7fd      	b.n	80131f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80131fc:	f002 f8a4 	bl	8015348 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	681a      	ldr	r2, [r3, #0]
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013208:	68f9      	ldr	r1, [r7, #12]
 801320a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801320c:	fb01 f303 	mul.w	r3, r1, r3
 8013210:	441a      	add	r2, r3
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8013216:	68fb      	ldr	r3, [r7, #12]
 8013218:	2200      	movs	r2, #0
 801321a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 801321c:	68fb      	ldr	r3, [r7, #12]
 801321e:	681a      	ldr	r2, [r3, #0]
 8013220:	68fb      	ldr	r3, [r7, #12]
 8013222:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	681a      	ldr	r2, [r3, #0]
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801322c:	3b01      	subs	r3, #1
 801322e:	68f9      	ldr	r1, [r7, #12]
 8013230:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8013232:	fb01 f303 	mul.w	r3, r1, r3
 8013236:	441a      	add	r2, r3
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	22ff      	movs	r2, #255	@ 0xff
 8013240:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	22ff      	movs	r2, #255	@ 0xff
 8013248:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	2b00      	cmp	r3, #0
 8013250:	d114      	bne.n	801327c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	691b      	ldr	r3, [r3, #16]
 8013256:	2b00      	cmp	r3, #0
 8013258:	d01a      	beq.n	8013290 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801325a:	68fb      	ldr	r3, [r7, #12]
 801325c:	3310      	adds	r3, #16
 801325e:	4618      	mov	r0, r3
 8013260:	f001 f942 	bl	80144e8 <xTaskRemoveFromEventList>
 8013264:	4603      	mov	r3, r0
 8013266:	2b00      	cmp	r3, #0
 8013268:	d012      	beq.n	8013290 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 801326a:	4b0d      	ldr	r3, [pc, #52]	@ (80132a0 <xQueueGenericReset+0xd0>)
 801326c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013270:	601a      	str	r2, [r3, #0]
 8013272:	f3bf 8f4f 	dsb	sy
 8013276:	f3bf 8f6f 	isb	sy
 801327a:	e009      	b.n	8013290 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801327c:	68fb      	ldr	r3, [r7, #12]
 801327e:	3310      	adds	r3, #16
 8013280:	4618      	mov	r0, r3
 8013282:	f7ff fef1 	bl	8013068 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	3324      	adds	r3, #36	@ 0x24
 801328a:	4618      	mov	r0, r3
 801328c:	f7ff feec 	bl	8013068 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013290:	f002 f88c 	bl	80153ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8013294:	2301      	movs	r3, #1
}
 8013296:	4618      	mov	r0, r3
 8013298:	3710      	adds	r7, #16
 801329a:	46bd      	mov	sp, r7
 801329c:	bd80      	pop	{r7, pc}
 801329e:	bf00      	nop
 80132a0:	e000ed04 	.word	0xe000ed04

080132a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80132a4:	b580      	push	{r7, lr}
 80132a6:	b08e      	sub	sp, #56	@ 0x38
 80132a8:	af02      	add	r7, sp, #8
 80132aa:	60f8      	str	r0, [r7, #12]
 80132ac:	60b9      	str	r1, [r7, #8]
 80132ae:	607a      	str	r2, [r7, #4]
 80132b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80132b2:	68fb      	ldr	r3, [r7, #12]
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d10b      	bne.n	80132d0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80132b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132bc:	f383 8811 	msr	BASEPRI, r3
 80132c0:	f3bf 8f6f 	isb	sy
 80132c4:	f3bf 8f4f 	dsb	sy
 80132c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80132ca:	bf00      	nop
 80132cc:	bf00      	nop
 80132ce:	e7fd      	b.n	80132cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80132d0:	683b      	ldr	r3, [r7, #0]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d10b      	bne.n	80132ee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80132d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132da:	f383 8811 	msr	BASEPRI, r3
 80132de:	f3bf 8f6f 	isb	sy
 80132e2:	f3bf 8f4f 	dsb	sy
 80132e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80132e8:	bf00      	nop
 80132ea:	bf00      	nop
 80132ec:	e7fd      	b.n	80132ea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d002      	beq.n	80132fa <xQueueGenericCreateStatic+0x56>
 80132f4:	68bb      	ldr	r3, [r7, #8]
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d001      	beq.n	80132fe <xQueueGenericCreateStatic+0x5a>
 80132fa:	2301      	movs	r3, #1
 80132fc:	e000      	b.n	8013300 <xQueueGenericCreateStatic+0x5c>
 80132fe:	2300      	movs	r3, #0
 8013300:	2b00      	cmp	r3, #0
 8013302:	d10b      	bne.n	801331c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8013304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013308:	f383 8811 	msr	BASEPRI, r3
 801330c:	f3bf 8f6f 	isb	sy
 8013310:	f3bf 8f4f 	dsb	sy
 8013314:	623b      	str	r3, [r7, #32]
}
 8013316:	bf00      	nop
 8013318:	bf00      	nop
 801331a:	e7fd      	b.n	8013318 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	2b00      	cmp	r3, #0
 8013320:	d102      	bne.n	8013328 <xQueueGenericCreateStatic+0x84>
 8013322:	68bb      	ldr	r3, [r7, #8]
 8013324:	2b00      	cmp	r3, #0
 8013326:	d101      	bne.n	801332c <xQueueGenericCreateStatic+0x88>
 8013328:	2301      	movs	r3, #1
 801332a:	e000      	b.n	801332e <xQueueGenericCreateStatic+0x8a>
 801332c:	2300      	movs	r3, #0
 801332e:	2b00      	cmp	r3, #0
 8013330:	d10b      	bne.n	801334a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8013332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013336:	f383 8811 	msr	BASEPRI, r3
 801333a:	f3bf 8f6f 	isb	sy
 801333e:	f3bf 8f4f 	dsb	sy
 8013342:	61fb      	str	r3, [r7, #28]
}
 8013344:	bf00      	nop
 8013346:	bf00      	nop
 8013348:	e7fd      	b.n	8013346 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801334a:	2350      	movs	r3, #80	@ 0x50
 801334c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801334e:	697b      	ldr	r3, [r7, #20]
 8013350:	2b50      	cmp	r3, #80	@ 0x50
 8013352:	d00b      	beq.n	801336c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8013354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013358:	f383 8811 	msr	BASEPRI, r3
 801335c:	f3bf 8f6f 	isb	sy
 8013360:	f3bf 8f4f 	dsb	sy
 8013364:	61bb      	str	r3, [r7, #24]
}
 8013366:	bf00      	nop
 8013368:	bf00      	nop
 801336a:	e7fd      	b.n	8013368 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801336c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801336e:	683b      	ldr	r3, [r7, #0]
 8013370:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8013372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013374:	2b00      	cmp	r3, #0
 8013376:	d00d      	beq.n	8013394 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801337a:	2201      	movs	r2, #1
 801337c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013380:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8013384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013386:	9300      	str	r3, [sp, #0]
 8013388:	4613      	mov	r3, r2
 801338a:	687a      	ldr	r2, [r7, #4]
 801338c:	68b9      	ldr	r1, [r7, #8]
 801338e:	68f8      	ldr	r0, [r7, #12]
 8013390:	f000 f805 	bl	801339e <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8013394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8013396:	4618      	mov	r0, r3
 8013398:	3730      	adds	r7, #48	@ 0x30
 801339a:	46bd      	mov	sp, r7
 801339c:	bd80      	pop	{r7, pc}

0801339e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801339e:	b580      	push	{r7, lr}
 80133a0:	b084      	sub	sp, #16
 80133a2:	af00      	add	r7, sp, #0
 80133a4:	60f8      	str	r0, [r7, #12]
 80133a6:	60b9      	str	r1, [r7, #8]
 80133a8:	607a      	str	r2, [r7, #4]
 80133aa:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80133ac:	68bb      	ldr	r3, [r7, #8]
 80133ae:	2b00      	cmp	r3, #0
 80133b0:	d103      	bne.n	80133ba <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80133b2:	69bb      	ldr	r3, [r7, #24]
 80133b4:	69ba      	ldr	r2, [r7, #24]
 80133b6:	601a      	str	r2, [r3, #0]
 80133b8:	e002      	b.n	80133c0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80133ba:	69bb      	ldr	r3, [r7, #24]
 80133bc:	687a      	ldr	r2, [r7, #4]
 80133be:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80133c0:	69bb      	ldr	r3, [r7, #24]
 80133c2:	68fa      	ldr	r2, [r7, #12]
 80133c4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80133c6:	69bb      	ldr	r3, [r7, #24]
 80133c8:	68ba      	ldr	r2, [r7, #8]
 80133ca:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80133cc:	2101      	movs	r1, #1
 80133ce:	69b8      	ldr	r0, [r7, #24]
 80133d0:	f7ff fefe 	bl	80131d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80133d4:	69bb      	ldr	r3, [r7, #24]
 80133d6:	78fa      	ldrb	r2, [r7, #3]
 80133d8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80133dc:	bf00      	nop
 80133de:	3710      	adds	r7, #16
 80133e0:	46bd      	mov	sp, r7
 80133e2:	bd80      	pop	{r7, pc}

080133e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	b08e      	sub	sp, #56	@ 0x38
 80133e8:	af00      	add	r7, sp, #0
 80133ea:	60f8      	str	r0, [r7, #12]
 80133ec:	60b9      	str	r1, [r7, #8]
 80133ee:	607a      	str	r2, [r7, #4]
 80133f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80133f2:	2300      	movs	r3, #0
 80133f4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80133f6:	68fb      	ldr	r3, [r7, #12]
 80133f8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80133fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d10b      	bne.n	8013418 <xQueueGenericSend+0x34>
	__asm volatile
 8013400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013404:	f383 8811 	msr	BASEPRI, r3
 8013408:	f3bf 8f6f 	isb	sy
 801340c:	f3bf 8f4f 	dsb	sy
 8013410:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8013412:	bf00      	nop
 8013414:	bf00      	nop
 8013416:	e7fd      	b.n	8013414 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013418:	68bb      	ldr	r3, [r7, #8]
 801341a:	2b00      	cmp	r3, #0
 801341c:	d103      	bne.n	8013426 <xQueueGenericSend+0x42>
 801341e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013422:	2b00      	cmp	r3, #0
 8013424:	d101      	bne.n	801342a <xQueueGenericSend+0x46>
 8013426:	2301      	movs	r3, #1
 8013428:	e000      	b.n	801342c <xQueueGenericSend+0x48>
 801342a:	2300      	movs	r3, #0
 801342c:	2b00      	cmp	r3, #0
 801342e:	d10b      	bne.n	8013448 <xQueueGenericSend+0x64>
	__asm volatile
 8013430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013434:	f383 8811 	msr	BASEPRI, r3
 8013438:	f3bf 8f6f 	isb	sy
 801343c:	f3bf 8f4f 	dsb	sy
 8013440:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8013442:	bf00      	nop
 8013444:	bf00      	nop
 8013446:	e7fd      	b.n	8013444 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013448:	683b      	ldr	r3, [r7, #0]
 801344a:	2b02      	cmp	r3, #2
 801344c:	d103      	bne.n	8013456 <xQueueGenericSend+0x72>
 801344e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013450:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013452:	2b01      	cmp	r3, #1
 8013454:	d101      	bne.n	801345a <xQueueGenericSend+0x76>
 8013456:	2301      	movs	r3, #1
 8013458:	e000      	b.n	801345c <xQueueGenericSend+0x78>
 801345a:	2300      	movs	r3, #0
 801345c:	2b00      	cmp	r3, #0
 801345e:	d10b      	bne.n	8013478 <xQueueGenericSend+0x94>
	__asm volatile
 8013460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013464:	f383 8811 	msr	BASEPRI, r3
 8013468:	f3bf 8f6f 	isb	sy
 801346c:	f3bf 8f4f 	dsb	sy
 8013470:	623b      	str	r3, [r7, #32]
}
 8013472:	bf00      	nop
 8013474:	bf00      	nop
 8013476:	e7fd      	b.n	8013474 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013478:	f001 f9fc 	bl	8014874 <xTaskGetSchedulerState>
 801347c:	4603      	mov	r3, r0
 801347e:	2b00      	cmp	r3, #0
 8013480:	d102      	bne.n	8013488 <xQueueGenericSend+0xa4>
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d101      	bne.n	801348c <xQueueGenericSend+0xa8>
 8013488:	2301      	movs	r3, #1
 801348a:	e000      	b.n	801348e <xQueueGenericSend+0xaa>
 801348c:	2300      	movs	r3, #0
 801348e:	2b00      	cmp	r3, #0
 8013490:	d10b      	bne.n	80134aa <xQueueGenericSend+0xc6>
	__asm volatile
 8013492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013496:	f383 8811 	msr	BASEPRI, r3
 801349a:	f3bf 8f6f 	isb	sy
 801349e:	f3bf 8f4f 	dsb	sy
 80134a2:	61fb      	str	r3, [r7, #28]
}
 80134a4:	bf00      	nop
 80134a6:	bf00      	nop
 80134a8:	e7fd      	b.n	80134a6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80134aa:	f001 ff4d 	bl	8015348 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80134ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80134b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80134b6:	429a      	cmp	r2, r3
 80134b8:	d302      	bcc.n	80134c0 <xQueueGenericSend+0xdc>
 80134ba:	683b      	ldr	r3, [r7, #0]
 80134bc:	2b02      	cmp	r3, #2
 80134be:	d129      	bne.n	8013514 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80134c0:	683a      	ldr	r2, [r7, #0]
 80134c2:	68b9      	ldr	r1, [r7, #8]
 80134c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80134c6:	f000 fa0f 	bl	80138e8 <prvCopyDataToQueue>
 80134ca:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80134cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80134d0:	2b00      	cmp	r3, #0
 80134d2:	d010      	beq.n	80134f6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80134d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134d6:	3324      	adds	r3, #36	@ 0x24
 80134d8:	4618      	mov	r0, r3
 80134da:	f001 f805 	bl	80144e8 <xTaskRemoveFromEventList>
 80134de:	4603      	mov	r3, r0
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d013      	beq.n	801350c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80134e4:	4b3f      	ldr	r3, [pc, #252]	@ (80135e4 <xQueueGenericSend+0x200>)
 80134e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80134ea:	601a      	str	r2, [r3, #0]
 80134ec:	f3bf 8f4f 	dsb	sy
 80134f0:	f3bf 8f6f 	isb	sy
 80134f4:	e00a      	b.n	801350c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80134f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d007      	beq.n	801350c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80134fc:	4b39      	ldr	r3, [pc, #228]	@ (80135e4 <xQueueGenericSend+0x200>)
 80134fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013502:	601a      	str	r2, [r3, #0]
 8013504:	f3bf 8f4f 	dsb	sy
 8013508:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801350c:	f001 ff4e 	bl	80153ac <vPortExitCritical>
				return pdPASS;
 8013510:	2301      	movs	r3, #1
 8013512:	e063      	b.n	80135dc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013514:	687b      	ldr	r3, [r7, #4]
 8013516:	2b00      	cmp	r3, #0
 8013518:	d103      	bne.n	8013522 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801351a:	f001 ff47 	bl	80153ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801351e:	2300      	movs	r3, #0
 8013520:	e05c      	b.n	80135dc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013522:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013524:	2b00      	cmp	r3, #0
 8013526:	d106      	bne.n	8013536 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013528:	f107 0314 	add.w	r3, r7, #20
 801352c:	4618      	mov	r0, r3
 801352e:	f001 f83f 	bl	80145b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013532:	2301      	movs	r3, #1
 8013534:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013536:	f001 ff39 	bl	80153ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801353a:	f000 fda7 	bl	801408c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801353e:	f001 ff03 	bl	8015348 <vPortEnterCritical>
 8013542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013544:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013548:	b25b      	sxtb	r3, r3
 801354a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801354e:	d103      	bne.n	8013558 <xQueueGenericSend+0x174>
 8013550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013552:	2200      	movs	r2, #0
 8013554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801355a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801355e:	b25b      	sxtb	r3, r3
 8013560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013564:	d103      	bne.n	801356e <xQueueGenericSend+0x18a>
 8013566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013568:	2200      	movs	r2, #0
 801356a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801356e:	f001 ff1d 	bl	80153ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013572:	1d3a      	adds	r2, r7, #4
 8013574:	f107 0314 	add.w	r3, r7, #20
 8013578:	4611      	mov	r1, r2
 801357a:	4618      	mov	r0, r3
 801357c:	f001 f82e 	bl	80145dc <xTaskCheckForTimeOut>
 8013580:	4603      	mov	r3, r0
 8013582:	2b00      	cmp	r3, #0
 8013584:	d124      	bne.n	80135d0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013586:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013588:	f000 faa6 	bl	8013ad8 <prvIsQueueFull>
 801358c:	4603      	mov	r3, r0
 801358e:	2b00      	cmp	r3, #0
 8013590:	d018      	beq.n	80135c4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8013592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013594:	3310      	adds	r3, #16
 8013596:	687a      	ldr	r2, [r7, #4]
 8013598:	4611      	mov	r1, r2
 801359a:	4618      	mov	r0, r3
 801359c:	f000 ff52 	bl	8014444 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80135a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80135a2:	f000 fa31 	bl	8013a08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80135a6:	f000 fd7f 	bl	80140a8 <xTaskResumeAll>
 80135aa:	4603      	mov	r3, r0
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	f47f af7c 	bne.w	80134aa <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80135b2:	4b0c      	ldr	r3, [pc, #48]	@ (80135e4 <xQueueGenericSend+0x200>)
 80135b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80135b8:	601a      	str	r2, [r3, #0]
 80135ba:	f3bf 8f4f 	dsb	sy
 80135be:	f3bf 8f6f 	isb	sy
 80135c2:	e772      	b.n	80134aa <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80135c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80135c6:	f000 fa1f 	bl	8013a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80135ca:	f000 fd6d 	bl	80140a8 <xTaskResumeAll>
 80135ce:	e76c      	b.n	80134aa <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80135d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80135d2:	f000 fa19 	bl	8013a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80135d6:	f000 fd67 	bl	80140a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80135da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80135dc:	4618      	mov	r0, r3
 80135de:	3738      	adds	r7, #56	@ 0x38
 80135e0:	46bd      	mov	sp, r7
 80135e2:	bd80      	pop	{r7, pc}
 80135e4:	e000ed04 	.word	0xe000ed04

080135e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80135e8:	b580      	push	{r7, lr}
 80135ea:	b090      	sub	sp, #64	@ 0x40
 80135ec:	af00      	add	r7, sp, #0
 80135ee:	60f8      	str	r0, [r7, #12]
 80135f0:	60b9      	str	r1, [r7, #8]
 80135f2:	607a      	str	r2, [r7, #4]
 80135f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80135f6:	68fb      	ldr	r3, [r7, #12]
 80135f8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80135fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d10b      	bne.n	8013618 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8013600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013604:	f383 8811 	msr	BASEPRI, r3
 8013608:	f3bf 8f6f 	isb	sy
 801360c:	f3bf 8f4f 	dsb	sy
 8013610:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8013612:	bf00      	nop
 8013614:	bf00      	nop
 8013616:	e7fd      	b.n	8013614 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013618:	68bb      	ldr	r3, [r7, #8]
 801361a:	2b00      	cmp	r3, #0
 801361c:	d103      	bne.n	8013626 <xQueueGenericSendFromISR+0x3e>
 801361e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013622:	2b00      	cmp	r3, #0
 8013624:	d101      	bne.n	801362a <xQueueGenericSendFromISR+0x42>
 8013626:	2301      	movs	r3, #1
 8013628:	e000      	b.n	801362c <xQueueGenericSendFromISR+0x44>
 801362a:	2300      	movs	r3, #0
 801362c:	2b00      	cmp	r3, #0
 801362e:	d10b      	bne.n	8013648 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8013630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013634:	f383 8811 	msr	BASEPRI, r3
 8013638:	f3bf 8f6f 	isb	sy
 801363c:	f3bf 8f4f 	dsb	sy
 8013640:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8013642:	bf00      	nop
 8013644:	bf00      	nop
 8013646:	e7fd      	b.n	8013644 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013648:	683b      	ldr	r3, [r7, #0]
 801364a:	2b02      	cmp	r3, #2
 801364c:	d103      	bne.n	8013656 <xQueueGenericSendFromISR+0x6e>
 801364e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013652:	2b01      	cmp	r3, #1
 8013654:	d101      	bne.n	801365a <xQueueGenericSendFromISR+0x72>
 8013656:	2301      	movs	r3, #1
 8013658:	e000      	b.n	801365c <xQueueGenericSendFromISR+0x74>
 801365a:	2300      	movs	r3, #0
 801365c:	2b00      	cmp	r3, #0
 801365e:	d10b      	bne.n	8013678 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8013660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013664:	f383 8811 	msr	BASEPRI, r3
 8013668:	f3bf 8f6f 	isb	sy
 801366c:	f3bf 8f4f 	dsb	sy
 8013670:	623b      	str	r3, [r7, #32]
}
 8013672:	bf00      	nop
 8013674:	bf00      	nop
 8013676:	e7fd      	b.n	8013674 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013678:	f001 ff46 	bl	8015508 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 801367c:	f3ef 8211 	mrs	r2, BASEPRI
 8013680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013684:	f383 8811 	msr	BASEPRI, r3
 8013688:	f3bf 8f6f 	isb	sy
 801368c:	f3bf 8f4f 	dsb	sy
 8013690:	61fa      	str	r2, [r7, #28]
 8013692:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013694:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013696:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801369a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801369c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801369e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80136a0:	429a      	cmp	r2, r3
 80136a2:	d302      	bcc.n	80136aa <xQueueGenericSendFromISR+0xc2>
 80136a4:	683b      	ldr	r3, [r7, #0]
 80136a6:	2b02      	cmp	r3, #2
 80136a8:	d12f      	bne.n	801370a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80136aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80136b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80136b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80136b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80136ba:	683a      	ldr	r2, [r7, #0]
 80136bc:	68b9      	ldr	r1, [r7, #8]
 80136be:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80136c0:	f000 f912 	bl	80138e8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80136c4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80136c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80136cc:	d112      	bne.n	80136f4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80136ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80136d2:	2b00      	cmp	r3, #0
 80136d4:	d016      	beq.n	8013704 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80136d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80136d8:	3324      	adds	r3, #36	@ 0x24
 80136da:	4618      	mov	r0, r3
 80136dc:	f000 ff04 	bl	80144e8 <xTaskRemoveFromEventList>
 80136e0:	4603      	mov	r3, r0
 80136e2:	2b00      	cmp	r3, #0
 80136e4:	d00e      	beq.n	8013704 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	d00b      	beq.n	8013704 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	2201      	movs	r2, #1
 80136f0:	601a      	str	r2, [r3, #0]
 80136f2:	e007      	b.n	8013704 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80136f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80136f8:	3301      	adds	r3, #1
 80136fa:	b2db      	uxtb	r3, r3
 80136fc:	b25a      	sxtb	r2, r3
 80136fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8013704:	2301      	movs	r3, #1
 8013706:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8013708:	e001      	b.n	801370e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801370a:	2300      	movs	r3, #0
 801370c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801370e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013710:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8013712:	697b      	ldr	r3, [r7, #20]
 8013714:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8013718:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801371a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 801371c:	4618      	mov	r0, r3
 801371e:	3740      	adds	r7, #64	@ 0x40
 8013720:	46bd      	mov	sp, r7
 8013722:	bd80      	pop	{r7, pc}

08013724 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013724:	b580      	push	{r7, lr}
 8013726:	b08c      	sub	sp, #48	@ 0x30
 8013728:	af00      	add	r7, sp, #0
 801372a:	60f8      	str	r0, [r7, #12]
 801372c:	60b9      	str	r1, [r7, #8]
 801372e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8013730:	2300      	movs	r3, #0
 8013732:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013734:	68fb      	ldr	r3, [r7, #12]
 8013736:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013738:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801373a:	2b00      	cmp	r3, #0
 801373c:	d10b      	bne.n	8013756 <xQueueReceive+0x32>
	__asm volatile
 801373e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013742:	f383 8811 	msr	BASEPRI, r3
 8013746:	f3bf 8f6f 	isb	sy
 801374a:	f3bf 8f4f 	dsb	sy
 801374e:	623b      	str	r3, [r7, #32]
}
 8013750:	bf00      	nop
 8013752:	bf00      	nop
 8013754:	e7fd      	b.n	8013752 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013756:	68bb      	ldr	r3, [r7, #8]
 8013758:	2b00      	cmp	r3, #0
 801375a:	d103      	bne.n	8013764 <xQueueReceive+0x40>
 801375c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013760:	2b00      	cmp	r3, #0
 8013762:	d101      	bne.n	8013768 <xQueueReceive+0x44>
 8013764:	2301      	movs	r3, #1
 8013766:	e000      	b.n	801376a <xQueueReceive+0x46>
 8013768:	2300      	movs	r3, #0
 801376a:	2b00      	cmp	r3, #0
 801376c:	d10b      	bne.n	8013786 <xQueueReceive+0x62>
	__asm volatile
 801376e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013772:	f383 8811 	msr	BASEPRI, r3
 8013776:	f3bf 8f6f 	isb	sy
 801377a:	f3bf 8f4f 	dsb	sy
 801377e:	61fb      	str	r3, [r7, #28]
}
 8013780:	bf00      	nop
 8013782:	bf00      	nop
 8013784:	e7fd      	b.n	8013782 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013786:	f001 f875 	bl	8014874 <xTaskGetSchedulerState>
 801378a:	4603      	mov	r3, r0
 801378c:	2b00      	cmp	r3, #0
 801378e:	d102      	bne.n	8013796 <xQueueReceive+0x72>
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d101      	bne.n	801379a <xQueueReceive+0x76>
 8013796:	2301      	movs	r3, #1
 8013798:	e000      	b.n	801379c <xQueueReceive+0x78>
 801379a:	2300      	movs	r3, #0
 801379c:	2b00      	cmp	r3, #0
 801379e:	d10b      	bne.n	80137b8 <xQueueReceive+0x94>
	__asm volatile
 80137a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80137a4:	f383 8811 	msr	BASEPRI, r3
 80137a8:	f3bf 8f6f 	isb	sy
 80137ac:	f3bf 8f4f 	dsb	sy
 80137b0:	61bb      	str	r3, [r7, #24]
}
 80137b2:	bf00      	nop
 80137b4:	bf00      	nop
 80137b6:	e7fd      	b.n	80137b4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80137b8:	f001 fdc6 	bl	8015348 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80137bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80137c0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80137c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d01f      	beq.n	8013808 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80137c8:	68b9      	ldr	r1, [r7, #8]
 80137ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80137cc:	f000 f8f6 	bl	80139bc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80137d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80137d2:	1e5a      	subs	r2, r3, #1
 80137d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137d6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80137d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137da:	691b      	ldr	r3, [r3, #16]
 80137dc:	2b00      	cmp	r3, #0
 80137de:	d00f      	beq.n	8013800 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80137e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137e2:	3310      	adds	r3, #16
 80137e4:	4618      	mov	r0, r3
 80137e6:	f000 fe7f 	bl	80144e8 <xTaskRemoveFromEventList>
 80137ea:	4603      	mov	r3, r0
 80137ec:	2b00      	cmp	r3, #0
 80137ee:	d007      	beq.n	8013800 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80137f0:	4b3c      	ldr	r3, [pc, #240]	@ (80138e4 <xQueueReceive+0x1c0>)
 80137f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80137f6:	601a      	str	r2, [r3, #0]
 80137f8:	f3bf 8f4f 	dsb	sy
 80137fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013800:	f001 fdd4 	bl	80153ac <vPortExitCritical>
				return pdPASS;
 8013804:	2301      	movs	r3, #1
 8013806:	e069      	b.n	80138dc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	2b00      	cmp	r3, #0
 801380c:	d103      	bne.n	8013816 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801380e:	f001 fdcd 	bl	80153ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013812:	2300      	movs	r3, #0
 8013814:	e062      	b.n	80138dc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013818:	2b00      	cmp	r3, #0
 801381a:	d106      	bne.n	801382a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801381c:	f107 0310 	add.w	r3, r7, #16
 8013820:	4618      	mov	r0, r3
 8013822:	f000 fec5 	bl	80145b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013826:	2301      	movs	r3, #1
 8013828:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801382a:	f001 fdbf 	bl	80153ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801382e:	f000 fc2d 	bl	801408c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013832:	f001 fd89 	bl	8015348 <vPortEnterCritical>
 8013836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801383c:	b25b      	sxtb	r3, r3
 801383e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013842:	d103      	bne.n	801384c <xQueueReceive+0x128>
 8013844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013846:	2200      	movs	r2, #0
 8013848:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801384c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801384e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013852:	b25b      	sxtb	r3, r3
 8013854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013858:	d103      	bne.n	8013862 <xQueueReceive+0x13e>
 801385a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801385c:	2200      	movs	r2, #0
 801385e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013862:	f001 fda3 	bl	80153ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013866:	1d3a      	adds	r2, r7, #4
 8013868:	f107 0310 	add.w	r3, r7, #16
 801386c:	4611      	mov	r1, r2
 801386e:	4618      	mov	r0, r3
 8013870:	f000 feb4 	bl	80145dc <xTaskCheckForTimeOut>
 8013874:	4603      	mov	r3, r0
 8013876:	2b00      	cmp	r3, #0
 8013878:	d123      	bne.n	80138c2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801387a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801387c:	f000 f916 	bl	8013aac <prvIsQueueEmpty>
 8013880:	4603      	mov	r3, r0
 8013882:	2b00      	cmp	r3, #0
 8013884:	d017      	beq.n	80138b6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013888:	3324      	adds	r3, #36	@ 0x24
 801388a:	687a      	ldr	r2, [r7, #4]
 801388c:	4611      	mov	r1, r2
 801388e:	4618      	mov	r0, r3
 8013890:	f000 fdd8 	bl	8014444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013894:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8013896:	f000 f8b7 	bl	8013a08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801389a:	f000 fc05 	bl	80140a8 <xTaskResumeAll>
 801389e:	4603      	mov	r3, r0
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d189      	bne.n	80137b8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80138a4:	4b0f      	ldr	r3, [pc, #60]	@ (80138e4 <xQueueReceive+0x1c0>)
 80138a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80138aa:	601a      	str	r2, [r3, #0]
 80138ac:	f3bf 8f4f 	dsb	sy
 80138b0:	f3bf 8f6f 	isb	sy
 80138b4:	e780      	b.n	80137b8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80138b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80138b8:	f000 f8a6 	bl	8013a08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80138bc:	f000 fbf4 	bl	80140a8 <xTaskResumeAll>
 80138c0:	e77a      	b.n	80137b8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80138c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80138c4:	f000 f8a0 	bl	8013a08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80138c8:	f000 fbee 	bl	80140a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80138cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80138ce:	f000 f8ed 	bl	8013aac <prvIsQueueEmpty>
 80138d2:	4603      	mov	r3, r0
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	f43f af6f 	beq.w	80137b8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80138da:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80138dc:	4618      	mov	r0, r3
 80138de:	3730      	adds	r7, #48	@ 0x30
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bd80      	pop	{r7, pc}
 80138e4:	e000ed04 	.word	0xe000ed04

080138e8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80138e8:	b580      	push	{r7, lr}
 80138ea:	b086      	sub	sp, #24
 80138ec:	af00      	add	r7, sp, #0
 80138ee:	60f8      	str	r0, [r7, #12]
 80138f0:	60b9      	str	r1, [r7, #8]
 80138f2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80138f4:	2300      	movs	r3, #0
 80138f6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80138fc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013902:	2b00      	cmp	r3, #0
 8013904:	d10d      	bne.n	8013922 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	2b00      	cmp	r3, #0
 801390c:	d14d      	bne.n	80139aa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801390e:	68fb      	ldr	r3, [r7, #12]
 8013910:	689b      	ldr	r3, [r3, #8]
 8013912:	4618      	mov	r0, r3
 8013914:	f000 ffcc 	bl	80148b0 <xTaskPriorityDisinherit>
 8013918:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801391a:	68fb      	ldr	r3, [r7, #12]
 801391c:	2200      	movs	r2, #0
 801391e:	609a      	str	r2, [r3, #8]
 8013920:	e043      	b.n	80139aa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013922:	687b      	ldr	r3, [r7, #4]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d119      	bne.n	801395c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013928:	68fb      	ldr	r3, [r7, #12]
 801392a:	6858      	ldr	r0, [r3, #4]
 801392c:	68fb      	ldr	r3, [r7, #12]
 801392e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013930:	461a      	mov	r2, r3
 8013932:	68b9      	ldr	r1, [r7, #8]
 8013934:	f002 fe7c 	bl	8016630 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	685a      	ldr	r2, [r3, #4]
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013940:	441a      	add	r2, r3
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	685a      	ldr	r2, [r3, #4]
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	689b      	ldr	r3, [r3, #8]
 801394e:	429a      	cmp	r2, r3
 8013950:	d32b      	bcc.n	80139aa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013952:	68fb      	ldr	r3, [r7, #12]
 8013954:	681a      	ldr	r2, [r3, #0]
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	605a      	str	r2, [r3, #4]
 801395a:	e026      	b.n	80139aa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801395c:	68fb      	ldr	r3, [r7, #12]
 801395e:	68d8      	ldr	r0, [r3, #12]
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013964:	461a      	mov	r2, r3
 8013966:	68b9      	ldr	r1, [r7, #8]
 8013968:	f002 fe62 	bl	8016630 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	68da      	ldr	r2, [r3, #12]
 8013970:	68fb      	ldr	r3, [r7, #12]
 8013972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013974:	425b      	negs	r3, r3
 8013976:	441a      	add	r2, r3
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	68da      	ldr	r2, [r3, #12]
 8013980:	68fb      	ldr	r3, [r7, #12]
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	429a      	cmp	r2, r3
 8013986:	d207      	bcs.n	8013998 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	689a      	ldr	r2, [r3, #8]
 801398c:	68fb      	ldr	r3, [r7, #12]
 801398e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013990:	425b      	negs	r3, r3
 8013992:	441a      	add	r2, r3
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	2b02      	cmp	r3, #2
 801399c:	d105      	bne.n	80139aa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801399e:	693b      	ldr	r3, [r7, #16]
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	d002      	beq.n	80139aa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80139a4:	693b      	ldr	r3, [r7, #16]
 80139a6:	3b01      	subs	r3, #1
 80139a8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80139aa:	693b      	ldr	r3, [r7, #16]
 80139ac:	1c5a      	adds	r2, r3, #1
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80139b2:	697b      	ldr	r3, [r7, #20]
}
 80139b4:	4618      	mov	r0, r3
 80139b6:	3718      	adds	r7, #24
 80139b8:	46bd      	mov	sp, r7
 80139ba:	bd80      	pop	{r7, pc}

080139bc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80139bc:	b580      	push	{r7, lr}
 80139be:	b082      	sub	sp, #8
 80139c0:	af00      	add	r7, sp, #0
 80139c2:	6078      	str	r0, [r7, #4]
 80139c4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80139c6:	687b      	ldr	r3, [r7, #4]
 80139c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d018      	beq.n	8013a00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	68da      	ldr	r2, [r3, #12]
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80139d6:	441a      	add	r2, r3
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	68da      	ldr	r2, [r3, #12]
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	689b      	ldr	r3, [r3, #8]
 80139e4:	429a      	cmp	r2, r3
 80139e6:	d303      	bcc.n	80139f0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	681a      	ldr	r2, [r3, #0]
 80139ec:	687b      	ldr	r3, [r7, #4]
 80139ee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	68d9      	ldr	r1, [r3, #12]
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80139f8:	461a      	mov	r2, r3
 80139fa:	6838      	ldr	r0, [r7, #0]
 80139fc:	f002 fe18 	bl	8016630 <memcpy>
	}
}
 8013a00:	bf00      	nop
 8013a02:	3708      	adds	r7, #8
 8013a04:	46bd      	mov	sp, r7
 8013a06:	bd80      	pop	{r7, pc}

08013a08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013a08:	b580      	push	{r7, lr}
 8013a0a:	b084      	sub	sp, #16
 8013a0c:	af00      	add	r7, sp, #0
 8013a0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013a10:	f001 fc9a 	bl	8015348 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013a1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013a1c:	e011      	b.n	8013a42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d012      	beq.n	8013a4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	3324      	adds	r3, #36	@ 0x24
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	f000 fd5c 	bl	80144e8 <xTaskRemoveFromEventList>
 8013a30:	4603      	mov	r3, r0
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d001      	beq.n	8013a3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013a36:	f000 fe35 	bl	80146a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013a3a:	7bfb      	ldrb	r3, [r7, #15]
 8013a3c:	3b01      	subs	r3, #1
 8013a3e:	b2db      	uxtb	r3, r3
 8013a40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013a42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013a46:	2b00      	cmp	r3, #0
 8013a48:	dce9      	bgt.n	8013a1e <prvUnlockQueue+0x16>
 8013a4a:	e000      	b.n	8013a4e <prvUnlockQueue+0x46>
					break;
 8013a4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	22ff      	movs	r2, #255	@ 0xff
 8013a52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8013a56:	f001 fca9 	bl	80153ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013a5a:	f001 fc75 	bl	8015348 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013a64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013a66:	e011      	b.n	8013a8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	691b      	ldr	r3, [r3, #16]
 8013a6c:	2b00      	cmp	r3, #0
 8013a6e:	d012      	beq.n	8013a96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013a70:	687b      	ldr	r3, [r7, #4]
 8013a72:	3310      	adds	r3, #16
 8013a74:	4618      	mov	r0, r3
 8013a76:	f000 fd37 	bl	80144e8 <xTaskRemoveFromEventList>
 8013a7a:	4603      	mov	r3, r0
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d001      	beq.n	8013a84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8013a80:	f000 fe10 	bl	80146a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8013a84:	7bbb      	ldrb	r3, [r7, #14]
 8013a86:	3b01      	subs	r3, #1
 8013a88:	b2db      	uxtb	r3, r3
 8013a8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013a8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013a90:	2b00      	cmp	r3, #0
 8013a92:	dce9      	bgt.n	8013a68 <prvUnlockQueue+0x60>
 8013a94:	e000      	b.n	8013a98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8013a96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	22ff      	movs	r2, #255	@ 0xff
 8013a9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8013aa0:	f001 fc84 	bl	80153ac <vPortExitCritical>
}
 8013aa4:	bf00      	nop
 8013aa6:	3710      	adds	r7, #16
 8013aa8:	46bd      	mov	sp, r7
 8013aaa:	bd80      	pop	{r7, pc}

08013aac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8013aac:	b580      	push	{r7, lr}
 8013aae:	b084      	sub	sp, #16
 8013ab0:	af00      	add	r7, sp, #0
 8013ab2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013ab4:	f001 fc48 	bl	8015348 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d102      	bne.n	8013ac6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8013ac0:	2301      	movs	r3, #1
 8013ac2:	60fb      	str	r3, [r7, #12]
 8013ac4:	e001      	b.n	8013aca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013aca:	f001 fc6f 	bl	80153ac <vPortExitCritical>

	return xReturn;
 8013ace:	68fb      	ldr	r3, [r7, #12]
}
 8013ad0:	4618      	mov	r0, r3
 8013ad2:	3710      	adds	r7, #16
 8013ad4:	46bd      	mov	sp, r7
 8013ad6:	bd80      	pop	{r7, pc}

08013ad8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8013ad8:	b580      	push	{r7, lr}
 8013ada:	b084      	sub	sp, #16
 8013adc:	af00      	add	r7, sp, #0
 8013ade:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8013ae0:	f001 fc32 	bl	8015348 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8013ae8:	687b      	ldr	r3, [r7, #4]
 8013aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8013aec:	429a      	cmp	r2, r3
 8013aee:	d102      	bne.n	8013af6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8013af0:	2301      	movs	r3, #1
 8013af2:	60fb      	str	r3, [r7, #12]
 8013af4:	e001      	b.n	8013afa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8013af6:	2300      	movs	r3, #0
 8013af8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8013afa:	f001 fc57 	bl	80153ac <vPortExitCritical>

	return xReturn;
 8013afe:	68fb      	ldr	r3, [r7, #12]
}
 8013b00:	4618      	mov	r0, r3
 8013b02:	3710      	adds	r7, #16
 8013b04:	46bd      	mov	sp, r7
 8013b06:	bd80      	pop	{r7, pc}

08013b08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8013b08:	b480      	push	{r7}
 8013b0a:	b085      	sub	sp, #20
 8013b0c:	af00      	add	r7, sp, #0
 8013b0e:	6078      	str	r0, [r7, #4]
 8013b10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013b12:	2300      	movs	r3, #0
 8013b14:	60fb      	str	r3, [r7, #12]
 8013b16:	e014      	b.n	8013b42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8013b18:	4a0f      	ldr	r2, [pc, #60]	@ (8013b58 <vQueueAddToRegistry+0x50>)
 8013b1a:	68fb      	ldr	r3, [r7, #12]
 8013b1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d10b      	bne.n	8013b3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8013b24:	490c      	ldr	r1, [pc, #48]	@ (8013b58 <vQueueAddToRegistry+0x50>)
 8013b26:	68fb      	ldr	r3, [r7, #12]
 8013b28:	683a      	ldr	r2, [r7, #0]
 8013b2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8013b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8013b58 <vQueueAddToRegistry+0x50>)
 8013b30:	68fb      	ldr	r3, [r7, #12]
 8013b32:	00db      	lsls	r3, r3, #3
 8013b34:	4413      	add	r3, r2
 8013b36:	687a      	ldr	r2, [r7, #4]
 8013b38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8013b3a:	e006      	b.n	8013b4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8013b3c:	68fb      	ldr	r3, [r7, #12]
 8013b3e:	3301      	adds	r3, #1
 8013b40:	60fb      	str	r3, [r7, #12]
 8013b42:	68fb      	ldr	r3, [r7, #12]
 8013b44:	2b07      	cmp	r3, #7
 8013b46:	d9e7      	bls.n	8013b18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8013b48:	bf00      	nop
 8013b4a:	bf00      	nop
 8013b4c:	3714      	adds	r7, #20
 8013b4e:	46bd      	mov	sp, r7
 8013b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b54:	4770      	bx	lr
 8013b56:	bf00      	nop
 8013b58:	24002104 	.word	0x24002104

08013b5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	b086      	sub	sp, #24
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	60f8      	str	r0, [r7, #12]
 8013b64:	60b9      	str	r1, [r7, #8]
 8013b66:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8013b6c:	f001 fbec 	bl	8015348 <vPortEnterCritical>
 8013b70:	697b      	ldr	r3, [r7, #20]
 8013b72:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8013b76:	b25b      	sxtb	r3, r3
 8013b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b7c:	d103      	bne.n	8013b86 <vQueueWaitForMessageRestricted+0x2a>
 8013b7e:	697b      	ldr	r3, [r7, #20]
 8013b80:	2200      	movs	r2, #0
 8013b82:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8013b86:	697b      	ldr	r3, [r7, #20]
 8013b88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8013b8c:	b25b      	sxtb	r3, r3
 8013b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b92:	d103      	bne.n	8013b9c <vQueueWaitForMessageRestricted+0x40>
 8013b94:	697b      	ldr	r3, [r7, #20]
 8013b96:	2200      	movs	r2, #0
 8013b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8013b9c:	f001 fc06 	bl	80153ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8013ba0:	697b      	ldr	r3, [r7, #20]
 8013ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d106      	bne.n	8013bb6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8013ba8:	697b      	ldr	r3, [r7, #20]
 8013baa:	3324      	adds	r3, #36	@ 0x24
 8013bac:	687a      	ldr	r2, [r7, #4]
 8013bae:	68b9      	ldr	r1, [r7, #8]
 8013bb0:	4618      	mov	r0, r3
 8013bb2:	f000 fc6d 	bl	8014490 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8013bb6:	6978      	ldr	r0, [r7, #20]
 8013bb8:	f7ff ff26 	bl	8013a08 <prvUnlockQueue>
	}
 8013bbc:	bf00      	nop
 8013bbe:	3718      	adds	r7, #24
 8013bc0:	46bd      	mov	sp, r7
 8013bc2:	bd80      	pop	{r7, pc}

08013bc4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	b08e      	sub	sp, #56	@ 0x38
 8013bc8:	af04      	add	r7, sp, #16
 8013bca:	60f8      	str	r0, [r7, #12]
 8013bcc:	60b9      	str	r1, [r7, #8]
 8013bce:	607a      	str	r2, [r7, #4]
 8013bd0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8013bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d10b      	bne.n	8013bf0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8013bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bdc:	f383 8811 	msr	BASEPRI, r3
 8013be0:	f3bf 8f6f 	isb	sy
 8013be4:	f3bf 8f4f 	dsb	sy
 8013be8:	623b      	str	r3, [r7, #32]
}
 8013bea:	bf00      	nop
 8013bec:	bf00      	nop
 8013bee:	e7fd      	b.n	8013bec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8013bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d10b      	bne.n	8013c0e <xTaskCreateStatic+0x4a>
	__asm volatile
 8013bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013bfa:	f383 8811 	msr	BASEPRI, r3
 8013bfe:	f3bf 8f6f 	isb	sy
 8013c02:	f3bf 8f4f 	dsb	sy
 8013c06:	61fb      	str	r3, [r7, #28]
}
 8013c08:	bf00      	nop
 8013c0a:	bf00      	nop
 8013c0c:	e7fd      	b.n	8013c0a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8013c0e:	23a8      	movs	r3, #168	@ 0xa8
 8013c10:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8013c12:	693b      	ldr	r3, [r7, #16]
 8013c14:	2ba8      	cmp	r3, #168	@ 0xa8
 8013c16:	d00b      	beq.n	8013c30 <xTaskCreateStatic+0x6c>
	__asm volatile
 8013c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013c1c:	f383 8811 	msr	BASEPRI, r3
 8013c20:	f3bf 8f6f 	isb	sy
 8013c24:	f3bf 8f4f 	dsb	sy
 8013c28:	61bb      	str	r3, [r7, #24]
}
 8013c2a:	bf00      	nop
 8013c2c:	bf00      	nop
 8013c2e:	e7fd      	b.n	8013c2c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8013c30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8013c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	d01e      	beq.n	8013c76 <xTaskCreateStatic+0xb2>
 8013c38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c3a:	2b00      	cmp	r3, #0
 8013c3c:	d01b      	beq.n	8013c76 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013c3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c40:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8013c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013c46:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8013c48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c4a:	2202      	movs	r2, #2
 8013c4c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8013c50:	2300      	movs	r3, #0
 8013c52:	9303      	str	r3, [sp, #12]
 8013c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c56:	9302      	str	r3, [sp, #8]
 8013c58:	f107 0314 	add.w	r3, r7, #20
 8013c5c:	9301      	str	r3, [sp, #4]
 8013c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c60:	9300      	str	r3, [sp, #0]
 8013c62:	683b      	ldr	r3, [r7, #0]
 8013c64:	687a      	ldr	r2, [r7, #4]
 8013c66:	68b9      	ldr	r1, [r7, #8]
 8013c68:	68f8      	ldr	r0, [r7, #12]
 8013c6a:	f000 f851 	bl	8013d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013c6e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013c70:	f000 f8f6 	bl	8013e60 <prvAddNewTaskToReadyList>
 8013c74:	e001      	b.n	8013c7a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8013c76:	2300      	movs	r3, #0
 8013c78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8013c7a:	697b      	ldr	r3, [r7, #20]
	}
 8013c7c:	4618      	mov	r0, r3
 8013c7e:	3728      	adds	r7, #40	@ 0x28
 8013c80:	46bd      	mov	sp, r7
 8013c82:	bd80      	pop	{r7, pc}

08013c84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8013c84:	b580      	push	{r7, lr}
 8013c86:	b08c      	sub	sp, #48	@ 0x30
 8013c88:	af04      	add	r7, sp, #16
 8013c8a:	60f8      	str	r0, [r7, #12]
 8013c8c:	60b9      	str	r1, [r7, #8]
 8013c8e:	603b      	str	r3, [r7, #0]
 8013c90:	4613      	mov	r3, r2
 8013c92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8013c94:	88fb      	ldrh	r3, [r7, #6]
 8013c96:	009b      	lsls	r3, r3, #2
 8013c98:	4618      	mov	r0, r3
 8013c9a:	f001 fc77 	bl	801558c <pvPortMalloc>
 8013c9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8013ca0:	697b      	ldr	r3, [r7, #20]
 8013ca2:	2b00      	cmp	r3, #0
 8013ca4:	d00e      	beq.n	8013cc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8013ca6:	20a8      	movs	r0, #168	@ 0xa8
 8013ca8:	f001 fc70 	bl	801558c <pvPortMalloc>
 8013cac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8013cae:	69fb      	ldr	r3, [r7, #28]
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d003      	beq.n	8013cbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8013cb4:	69fb      	ldr	r3, [r7, #28]
 8013cb6:	697a      	ldr	r2, [r7, #20]
 8013cb8:	631a      	str	r2, [r3, #48]	@ 0x30
 8013cba:	e005      	b.n	8013cc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8013cbc:	6978      	ldr	r0, [r7, #20]
 8013cbe:	f001 fd33 	bl	8015728 <vPortFree>
 8013cc2:	e001      	b.n	8013cc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8013cc4:	2300      	movs	r3, #0
 8013cc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8013cc8:	69fb      	ldr	r3, [r7, #28]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d017      	beq.n	8013cfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8013cce:	69fb      	ldr	r3, [r7, #28]
 8013cd0:	2200      	movs	r2, #0
 8013cd2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8013cd6:	88fa      	ldrh	r2, [r7, #6]
 8013cd8:	2300      	movs	r3, #0
 8013cda:	9303      	str	r3, [sp, #12]
 8013cdc:	69fb      	ldr	r3, [r7, #28]
 8013cde:	9302      	str	r3, [sp, #8]
 8013ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ce2:	9301      	str	r3, [sp, #4]
 8013ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013ce6:	9300      	str	r3, [sp, #0]
 8013ce8:	683b      	ldr	r3, [r7, #0]
 8013cea:	68b9      	ldr	r1, [r7, #8]
 8013cec:	68f8      	ldr	r0, [r7, #12]
 8013cee:	f000 f80f 	bl	8013d10 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8013cf2:	69f8      	ldr	r0, [r7, #28]
 8013cf4:	f000 f8b4 	bl	8013e60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8013cf8:	2301      	movs	r3, #1
 8013cfa:	61bb      	str	r3, [r7, #24]
 8013cfc:	e002      	b.n	8013d04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8013cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8013d02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8013d04:	69bb      	ldr	r3, [r7, #24]
	}
 8013d06:	4618      	mov	r0, r3
 8013d08:	3720      	adds	r7, #32
 8013d0a:	46bd      	mov	sp, r7
 8013d0c:	bd80      	pop	{r7, pc}
	...

08013d10 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8013d10:	b580      	push	{r7, lr}
 8013d12:	b088      	sub	sp, #32
 8013d14:	af00      	add	r7, sp, #0
 8013d16:	60f8      	str	r0, [r7, #12]
 8013d18:	60b9      	str	r1, [r7, #8]
 8013d1a:	607a      	str	r2, [r7, #4]
 8013d1c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8013d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d20:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	009b      	lsls	r3, r3, #2
 8013d26:	461a      	mov	r2, r3
 8013d28:	21a5      	movs	r1, #165	@ 0xa5
 8013d2a:	f002 fbef 	bl	801650c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8013d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013d30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013d32:	6879      	ldr	r1, [r7, #4]
 8013d34:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8013d38:	440b      	add	r3, r1
 8013d3a:	009b      	lsls	r3, r3, #2
 8013d3c:	4413      	add	r3, r2
 8013d3e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8013d40:	69bb      	ldr	r3, [r7, #24]
 8013d42:	f023 0307 	bic.w	r3, r3, #7
 8013d46:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8013d48:	69bb      	ldr	r3, [r7, #24]
 8013d4a:	f003 0307 	and.w	r3, r3, #7
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d00b      	beq.n	8013d6a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8013d52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013d56:	f383 8811 	msr	BASEPRI, r3
 8013d5a:	f3bf 8f6f 	isb	sy
 8013d5e:	f3bf 8f4f 	dsb	sy
 8013d62:	617b      	str	r3, [r7, #20]
}
 8013d64:	bf00      	nop
 8013d66:	bf00      	nop
 8013d68:	e7fd      	b.n	8013d66 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8013d6a:	68bb      	ldr	r3, [r7, #8]
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d01f      	beq.n	8013db0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013d70:	2300      	movs	r3, #0
 8013d72:	61fb      	str	r3, [r7, #28]
 8013d74:	e012      	b.n	8013d9c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8013d76:	68ba      	ldr	r2, [r7, #8]
 8013d78:	69fb      	ldr	r3, [r7, #28]
 8013d7a:	4413      	add	r3, r2
 8013d7c:	7819      	ldrb	r1, [r3, #0]
 8013d7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d80:	69fb      	ldr	r3, [r7, #28]
 8013d82:	4413      	add	r3, r2
 8013d84:	3334      	adds	r3, #52	@ 0x34
 8013d86:	460a      	mov	r2, r1
 8013d88:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8013d8a:	68ba      	ldr	r2, [r7, #8]
 8013d8c:	69fb      	ldr	r3, [r7, #28]
 8013d8e:	4413      	add	r3, r2
 8013d90:	781b      	ldrb	r3, [r3, #0]
 8013d92:	2b00      	cmp	r3, #0
 8013d94:	d006      	beq.n	8013da4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8013d96:	69fb      	ldr	r3, [r7, #28]
 8013d98:	3301      	adds	r3, #1
 8013d9a:	61fb      	str	r3, [r7, #28]
 8013d9c:	69fb      	ldr	r3, [r7, #28]
 8013d9e:	2b0f      	cmp	r3, #15
 8013da0:	d9e9      	bls.n	8013d76 <prvInitialiseNewTask+0x66>
 8013da2:	e000      	b.n	8013da6 <prvInitialiseNewTask+0x96>
			{
				break;
 8013da4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8013da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013da8:	2200      	movs	r2, #0
 8013daa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8013dae:	e003      	b.n	8013db8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8013db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013db2:	2200      	movs	r2, #0
 8013db4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8013db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dba:	2b37      	cmp	r3, #55	@ 0x37
 8013dbc:	d901      	bls.n	8013dc2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8013dbe:	2337      	movs	r3, #55	@ 0x37
 8013dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8013dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dc4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013dc6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8013dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013dcc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8013dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dd0:	2200      	movs	r2, #0
 8013dd2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8013dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dd6:	3304      	adds	r3, #4
 8013dd8:	4618      	mov	r0, r3
 8013dda:	f7ff f965 	bl	80130a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8013dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013de0:	3318      	adds	r3, #24
 8013de2:	4618      	mov	r0, r3
 8013de4:	f7ff f960 	bl	80130a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8013de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013dec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013df0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8013df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013df6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8013df8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013dfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013dfc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8013dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e00:	2200      	movs	r2, #0
 8013e02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8013e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e08:	2200      	movs	r2, #0
 8013e0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8013e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e10:	3354      	adds	r3, #84	@ 0x54
 8013e12:	224c      	movs	r2, #76	@ 0x4c
 8013e14:	2100      	movs	r1, #0
 8013e16:	4618      	mov	r0, r3
 8013e18:	f002 fb78 	bl	801650c <memset>
 8013e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8013e54 <prvInitialiseNewTask+0x144>)
 8013e20:	659a      	str	r2, [r3, #88]	@ 0x58
 8013e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e24:	4a0c      	ldr	r2, [pc, #48]	@ (8013e58 <prvInitialiseNewTask+0x148>)
 8013e26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8013e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e2a:	4a0c      	ldr	r2, [pc, #48]	@ (8013e5c <prvInitialiseNewTask+0x14c>)
 8013e2c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8013e2e:	683a      	ldr	r2, [r7, #0]
 8013e30:	68f9      	ldr	r1, [r7, #12]
 8013e32:	69b8      	ldr	r0, [r7, #24]
 8013e34:	f001 f95a 	bl	80150ec <pxPortInitialiseStack>
 8013e38:	4602      	mov	r2, r0
 8013e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8013e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e40:	2b00      	cmp	r3, #0
 8013e42:	d002      	beq.n	8013e4a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8013e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013e46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013e4a:	bf00      	nop
 8013e4c:	3720      	adds	r7, #32
 8013e4e:	46bd      	mov	sp, r7
 8013e50:	bd80      	pop	{r7, pc}
 8013e52:	bf00      	nop
 8013e54:	24013378 	.word	0x24013378
 8013e58:	240133e0 	.word	0x240133e0
 8013e5c:	24013448 	.word	0x24013448

08013e60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8013e60:	b580      	push	{r7, lr}
 8013e62:	b082      	sub	sp, #8
 8013e64:	af00      	add	r7, sp, #0
 8013e66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8013e68:	f001 fa6e 	bl	8015348 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8013e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8013f24 <prvAddNewTaskToReadyList+0xc4>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	3301      	adds	r3, #1
 8013e72:	4a2c      	ldr	r2, [pc, #176]	@ (8013f24 <prvAddNewTaskToReadyList+0xc4>)
 8013e74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8013e76:	4b2c      	ldr	r3, [pc, #176]	@ (8013f28 <prvAddNewTaskToReadyList+0xc8>)
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	2b00      	cmp	r3, #0
 8013e7c:	d109      	bne.n	8013e92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8013e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8013f28 <prvAddNewTaskToReadyList+0xc8>)
 8013e80:	687b      	ldr	r3, [r7, #4]
 8013e82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8013e84:	4b27      	ldr	r3, [pc, #156]	@ (8013f24 <prvAddNewTaskToReadyList+0xc4>)
 8013e86:	681b      	ldr	r3, [r3, #0]
 8013e88:	2b01      	cmp	r3, #1
 8013e8a:	d110      	bne.n	8013eae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8013e8c:	f000 fc2e 	bl	80146ec <prvInitialiseTaskLists>
 8013e90:	e00d      	b.n	8013eae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8013e92:	4b26      	ldr	r3, [pc, #152]	@ (8013f2c <prvAddNewTaskToReadyList+0xcc>)
 8013e94:	681b      	ldr	r3, [r3, #0]
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d109      	bne.n	8013eae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8013e9a:	4b23      	ldr	r3, [pc, #140]	@ (8013f28 <prvAddNewTaskToReadyList+0xc8>)
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ea0:	687b      	ldr	r3, [r7, #4]
 8013ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ea4:	429a      	cmp	r2, r3
 8013ea6:	d802      	bhi.n	8013eae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8013ea8:	4a1f      	ldr	r2, [pc, #124]	@ (8013f28 <prvAddNewTaskToReadyList+0xc8>)
 8013eaa:	687b      	ldr	r3, [r7, #4]
 8013eac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8013eae:	4b20      	ldr	r3, [pc, #128]	@ (8013f30 <prvAddNewTaskToReadyList+0xd0>)
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	3301      	adds	r3, #1
 8013eb4:	4a1e      	ldr	r2, [pc, #120]	@ (8013f30 <prvAddNewTaskToReadyList+0xd0>)
 8013eb6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8013eb8:	4b1d      	ldr	r3, [pc, #116]	@ (8013f30 <prvAddNewTaskToReadyList+0xd0>)
 8013eba:	681a      	ldr	r2, [r3, #0]
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8013f34 <prvAddNewTaskToReadyList+0xd4>)
 8013ec6:	681b      	ldr	r3, [r3, #0]
 8013ec8:	429a      	cmp	r2, r3
 8013eca:	d903      	bls.n	8013ed4 <prvAddNewTaskToReadyList+0x74>
 8013ecc:	687b      	ldr	r3, [r7, #4]
 8013ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013ed0:	4a18      	ldr	r2, [pc, #96]	@ (8013f34 <prvAddNewTaskToReadyList+0xd4>)
 8013ed2:	6013      	str	r3, [r2, #0]
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013ed8:	4613      	mov	r3, r2
 8013eda:	009b      	lsls	r3, r3, #2
 8013edc:	4413      	add	r3, r2
 8013ede:	009b      	lsls	r3, r3, #2
 8013ee0:	4a15      	ldr	r2, [pc, #84]	@ (8013f38 <prvAddNewTaskToReadyList+0xd8>)
 8013ee2:	441a      	add	r2, r3
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	3304      	adds	r3, #4
 8013ee8:	4619      	mov	r1, r3
 8013eea:	4610      	mov	r0, r2
 8013eec:	f7ff f8e9 	bl	80130c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8013ef0:	f001 fa5c 	bl	80153ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8013ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8013f2c <prvAddNewTaskToReadyList+0xcc>)
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	2b00      	cmp	r3, #0
 8013efa:	d00e      	beq.n	8013f1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8013efc:	4b0a      	ldr	r3, [pc, #40]	@ (8013f28 <prvAddNewTaskToReadyList+0xc8>)
 8013efe:	681b      	ldr	r3, [r3, #0]
 8013f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d207      	bcs.n	8013f1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8013f0a:	4b0c      	ldr	r3, [pc, #48]	@ (8013f3c <prvAddNewTaskToReadyList+0xdc>)
 8013f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f10:	601a      	str	r2, [r3, #0]
 8013f12:	f3bf 8f4f 	dsb	sy
 8013f16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8013f1a:	bf00      	nop
 8013f1c:	3708      	adds	r7, #8
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	bd80      	pop	{r7, pc}
 8013f22:	bf00      	nop
 8013f24:	24002618 	.word	0x24002618
 8013f28:	24002144 	.word	0x24002144
 8013f2c:	24002624 	.word	0x24002624
 8013f30:	24002634 	.word	0x24002634
 8013f34:	24002620 	.word	0x24002620
 8013f38:	24002148 	.word	0x24002148
 8013f3c:	e000ed04 	.word	0xe000ed04

08013f40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8013f40:	b580      	push	{r7, lr}
 8013f42:	b084      	sub	sp, #16
 8013f44:	af00      	add	r7, sp, #0
 8013f46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8013f48:	2300      	movs	r3, #0
 8013f4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	2b00      	cmp	r3, #0
 8013f50:	d018      	beq.n	8013f84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8013f52:	4b14      	ldr	r3, [pc, #80]	@ (8013fa4 <vTaskDelay+0x64>)
 8013f54:	681b      	ldr	r3, [r3, #0]
 8013f56:	2b00      	cmp	r3, #0
 8013f58:	d00b      	beq.n	8013f72 <vTaskDelay+0x32>
	__asm volatile
 8013f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013f5e:	f383 8811 	msr	BASEPRI, r3
 8013f62:	f3bf 8f6f 	isb	sy
 8013f66:	f3bf 8f4f 	dsb	sy
 8013f6a:	60bb      	str	r3, [r7, #8]
}
 8013f6c:	bf00      	nop
 8013f6e:	bf00      	nop
 8013f70:	e7fd      	b.n	8013f6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8013f72:	f000 f88b 	bl	801408c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8013f76:	2100      	movs	r1, #0
 8013f78:	6878      	ldr	r0, [r7, #4]
 8013f7a:	f000 fd09 	bl	8014990 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8013f7e:	f000 f893 	bl	80140a8 <xTaskResumeAll>
 8013f82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8013f84:	68fb      	ldr	r3, [r7, #12]
 8013f86:	2b00      	cmp	r3, #0
 8013f88:	d107      	bne.n	8013f9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8013f8a:	4b07      	ldr	r3, [pc, #28]	@ (8013fa8 <vTaskDelay+0x68>)
 8013f8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8013f90:	601a      	str	r2, [r3, #0]
 8013f92:	f3bf 8f4f 	dsb	sy
 8013f96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8013f9a:	bf00      	nop
 8013f9c:	3710      	adds	r7, #16
 8013f9e:	46bd      	mov	sp, r7
 8013fa0:	bd80      	pop	{r7, pc}
 8013fa2:	bf00      	nop
 8013fa4:	24002640 	.word	0x24002640
 8013fa8:	e000ed04 	.word	0xe000ed04

08013fac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8013fac:	b580      	push	{r7, lr}
 8013fae:	b08a      	sub	sp, #40	@ 0x28
 8013fb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8013fb2:	2300      	movs	r3, #0
 8013fb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8013fba:	463a      	mov	r2, r7
 8013fbc:	1d39      	adds	r1, r7, #4
 8013fbe:	f107 0308 	add.w	r3, r7, #8
 8013fc2:	4618      	mov	r0, r3
 8013fc4:	f7ff f81c 	bl	8013000 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8013fc8:	6839      	ldr	r1, [r7, #0]
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	68ba      	ldr	r2, [r7, #8]
 8013fce:	9202      	str	r2, [sp, #8]
 8013fd0:	9301      	str	r3, [sp, #4]
 8013fd2:	2300      	movs	r3, #0
 8013fd4:	9300      	str	r3, [sp, #0]
 8013fd6:	2300      	movs	r3, #0
 8013fd8:	460a      	mov	r2, r1
 8013fda:	4924      	ldr	r1, [pc, #144]	@ (801406c <vTaskStartScheduler+0xc0>)
 8013fdc:	4824      	ldr	r0, [pc, #144]	@ (8014070 <vTaskStartScheduler+0xc4>)
 8013fde:	f7ff fdf1 	bl	8013bc4 <xTaskCreateStatic>
 8013fe2:	4603      	mov	r3, r0
 8013fe4:	4a23      	ldr	r2, [pc, #140]	@ (8014074 <vTaskStartScheduler+0xc8>)
 8013fe6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8013fe8:	4b22      	ldr	r3, [pc, #136]	@ (8014074 <vTaskStartScheduler+0xc8>)
 8013fea:	681b      	ldr	r3, [r3, #0]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d002      	beq.n	8013ff6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8013ff0:	2301      	movs	r3, #1
 8013ff2:	617b      	str	r3, [r7, #20]
 8013ff4:	e001      	b.n	8013ffa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8013ff6:	2300      	movs	r3, #0
 8013ff8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8013ffa:	697b      	ldr	r3, [r7, #20]
 8013ffc:	2b01      	cmp	r3, #1
 8013ffe:	d102      	bne.n	8014006 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8014000:	f000 fd1a 	bl	8014a38 <xTimerCreateTimerTask>
 8014004:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014006:	697b      	ldr	r3, [r7, #20]
 8014008:	2b01      	cmp	r3, #1
 801400a:	d11b      	bne.n	8014044 <vTaskStartScheduler+0x98>
	__asm volatile
 801400c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014010:	f383 8811 	msr	BASEPRI, r3
 8014014:	f3bf 8f6f 	isb	sy
 8014018:	f3bf 8f4f 	dsb	sy
 801401c:	613b      	str	r3, [r7, #16]
}
 801401e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014020:	4b15      	ldr	r3, [pc, #84]	@ (8014078 <vTaskStartScheduler+0xcc>)
 8014022:	681b      	ldr	r3, [r3, #0]
 8014024:	3354      	adds	r3, #84	@ 0x54
 8014026:	4a15      	ldr	r2, [pc, #84]	@ (801407c <vTaskStartScheduler+0xd0>)
 8014028:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801402a:	4b15      	ldr	r3, [pc, #84]	@ (8014080 <vTaskStartScheduler+0xd4>)
 801402c:	f04f 32ff 	mov.w	r2, #4294967295
 8014030:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014032:	4b14      	ldr	r3, [pc, #80]	@ (8014084 <vTaskStartScheduler+0xd8>)
 8014034:	2201      	movs	r2, #1
 8014036:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014038:	4b13      	ldr	r3, [pc, #76]	@ (8014088 <vTaskStartScheduler+0xdc>)
 801403a:	2200      	movs	r2, #0
 801403c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801403e:	f001 f8df 	bl	8015200 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014042:	e00f      	b.n	8014064 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014044:	697b      	ldr	r3, [r7, #20]
 8014046:	f1b3 3fff 	cmp.w	r3, #4294967295
 801404a:	d10b      	bne.n	8014064 <vTaskStartScheduler+0xb8>
	__asm volatile
 801404c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014050:	f383 8811 	msr	BASEPRI, r3
 8014054:	f3bf 8f6f 	isb	sy
 8014058:	f3bf 8f4f 	dsb	sy
 801405c:	60fb      	str	r3, [r7, #12]
}
 801405e:	bf00      	nop
 8014060:	bf00      	nop
 8014062:	e7fd      	b.n	8014060 <vTaskStartScheduler+0xb4>
}
 8014064:	bf00      	nop
 8014066:	3718      	adds	r7, #24
 8014068:	46bd      	mov	sp, r7
 801406a:	bd80      	pop	{r7, pc}
 801406c:	08016f80 	.word	0x08016f80
 8014070:	080146bd 	.word	0x080146bd
 8014074:	2400263c 	.word	0x2400263c
 8014078:	24002144 	.word	0x24002144
 801407c:	24000108 	.word	0x24000108
 8014080:	24002638 	.word	0x24002638
 8014084:	24002624 	.word	0x24002624
 8014088:	2400261c 	.word	0x2400261c

0801408c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801408c:	b480      	push	{r7}
 801408e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014090:	4b04      	ldr	r3, [pc, #16]	@ (80140a4 <vTaskSuspendAll+0x18>)
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	3301      	adds	r3, #1
 8014096:	4a03      	ldr	r2, [pc, #12]	@ (80140a4 <vTaskSuspendAll+0x18>)
 8014098:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801409a:	bf00      	nop
 801409c:	46bd      	mov	sp, r7
 801409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a2:	4770      	bx	lr
 80140a4:	24002640 	.word	0x24002640

080140a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80140a8:	b580      	push	{r7, lr}
 80140aa:	b084      	sub	sp, #16
 80140ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80140ae:	2300      	movs	r3, #0
 80140b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80140b2:	2300      	movs	r3, #0
 80140b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80140b6:	4b42      	ldr	r3, [pc, #264]	@ (80141c0 <xTaskResumeAll+0x118>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	d10b      	bne.n	80140d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80140be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80140c2:	f383 8811 	msr	BASEPRI, r3
 80140c6:	f3bf 8f6f 	isb	sy
 80140ca:	f3bf 8f4f 	dsb	sy
 80140ce:	603b      	str	r3, [r7, #0]
}
 80140d0:	bf00      	nop
 80140d2:	bf00      	nop
 80140d4:	e7fd      	b.n	80140d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80140d6:	f001 f937 	bl	8015348 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80140da:	4b39      	ldr	r3, [pc, #228]	@ (80141c0 <xTaskResumeAll+0x118>)
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	3b01      	subs	r3, #1
 80140e0:	4a37      	ldr	r2, [pc, #220]	@ (80141c0 <xTaskResumeAll+0x118>)
 80140e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80140e4:	4b36      	ldr	r3, [pc, #216]	@ (80141c0 <xTaskResumeAll+0x118>)
 80140e6:	681b      	ldr	r3, [r3, #0]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d162      	bne.n	80141b2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80140ec:	4b35      	ldr	r3, [pc, #212]	@ (80141c4 <xTaskResumeAll+0x11c>)
 80140ee:	681b      	ldr	r3, [r3, #0]
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	d05e      	beq.n	80141b2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80140f4:	e02f      	b.n	8014156 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80140f6:	4b34      	ldr	r3, [pc, #208]	@ (80141c8 <xTaskResumeAll+0x120>)
 80140f8:	68db      	ldr	r3, [r3, #12]
 80140fa:	68db      	ldr	r3, [r3, #12]
 80140fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80140fe:	68fb      	ldr	r3, [r7, #12]
 8014100:	3318      	adds	r3, #24
 8014102:	4618      	mov	r0, r3
 8014104:	f7ff f83a 	bl	801317c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014108:	68fb      	ldr	r3, [r7, #12]
 801410a:	3304      	adds	r3, #4
 801410c:	4618      	mov	r0, r3
 801410e:	f7ff f835 	bl	801317c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8014112:	68fb      	ldr	r3, [r7, #12]
 8014114:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014116:	4b2d      	ldr	r3, [pc, #180]	@ (80141cc <xTaskResumeAll+0x124>)
 8014118:	681b      	ldr	r3, [r3, #0]
 801411a:	429a      	cmp	r2, r3
 801411c:	d903      	bls.n	8014126 <xTaskResumeAll+0x7e>
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014122:	4a2a      	ldr	r2, [pc, #168]	@ (80141cc <xTaskResumeAll+0x124>)
 8014124:	6013      	str	r3, [r2, #0]
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801412a:	4613      	mov	r3, r2
 801412c:	009b      	lsls	r3, r3, #2
 801412e:	4413      	add	r3, r2
 8014130:	009b      	lsls	r3, r3, #2
 8014132:	4a27      	ldr	r2, [pc, #156]	@ (80141d0 <xTaskResumeAll+0x128>)
 8014134:	441a      	add	r2, r3
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	3304      	adds	r3, #4
 801413a:	4619      	mov	r1, r3
 801413c:	4610      	mov	r0, r2
 801413e:	f7fe ffc0 	bl	80130c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8014142:	68fb      	ldr	r3, [r7, #12]
 8014144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014146:	4b23      	ldr	r3, [pc, #140]	@ (80141d4 <xTaskResumeAll+0x12c>)
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801414c:	429a      	cmp	r2, r3
 801414e:	d302      	bcc.n	8014156 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8014150:	4b21      	ldr	r3, [pc, #132]	@ (80141d8 <xTaskResumeAll+0x130>)
 8014152:	2201      	movs	r2, #1
 8014154:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014156:	4b1c      	ldr	r3, [pc, #112]	@ (80141c8 <xTaskResumeAll+0x120>)
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	2b00      	cmp	r3, #0
 801415c:	d1cb      	bne.n	80140f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	2b00      	cmp	r3, #0
 8014162:	d001      	beq.n	8014168 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014164:	f000 fb66 	bl	8014834 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8014168:	4b1c      	ldr	r3, [pc, #112]	@ (80141dc <xTaskResumeAll+0x134>)
 801416a:	681b      	ldr	r3, [r3, #0]
 801416c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	2b00      	cmp	r3, #0
 8014172:	d010      	beq.n	8014196 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014174:	f000 f846 	bl	8014204 <xTaskIncrementTick>
 8014178:	4603      	mov	r3, r0
 801417a:	2b00      	cmp	r3, #0
 801417c:	d002      	beq.n	8014184 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801417e:	4b16      	ldr	r3, [pc, #88]	@ (80141d8 <xTaskResumeAll+0x130>)
 8014180:	2201      	movs	r2, #1
 8014182:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	3b01      	subs	r3, #1
 8014188:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801418a:	687b      	ldr	r3, [r7, #4]
 801418c:	2b00      	cmp	r3, #0
 801418e:	d1f1      	bne.n	8014174 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8014190:	4b12      	ldr	r3, [pc, #72]	@ (80141dc <xTaskResumeAll+0x134>)
 8014192:	2200      	movs	r2, #0
 8014194:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014196:	4b10      	ldr	r3, [pc, #64]	@ (80141d8 <xTaskResumeAll+0x130>)
 8014198:	681b      	ldr	r3, [r3, #0]
 801419a:	2b00      	cmp	r3, #0
 801419c:	d009      	beq.n	80141b2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801419e:	2301      	movs	r3, #1
 80141a0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80141a2:	4b0f      	ldr	r3, [pc, #60]	@ (80141e0 <xTaskResumeAll+0x138>)
 80141a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80141a8:	601a      	str	r2, [r3, #0]
 80141aa:	f3bf 8f4f 	dsb	sy
 80141ae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80141b2:	f001 f8fb 	bl	80153ac <vPortExitCritical>

	return xAlreadyYielded;
 80141b6:	68bb      	ldr	r3, [r7, #8]
}
 80141b8:	4618      	mov	r0, r3
 80141ba:	3710      	adds	r7, #16
 80141bc:	46bd      	mov	sp, r7
 80141be:	bd80      	pop	{r7, pc}
 80141c0:	24002640 	.word	0x24002640
 80141c4:	24002618 	.word	0x24002618
 80141c8:	240025d8 	.word	0x240025d8
 80141cc:	24002620 	.word	0x24002620
 80141d0:	24002148 	.word	0x24002148
 80141d4:	24002144 	.word	0x24002144
 80141d8:	2400262c 	.word	0x2400262c
 80141dc:	24002628 	.word	0x24002628
 80141e0:	e000ed04 	.word	0xe000ed04

080141e4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80141e4:	b480      	push	{r7}
 80141e6:	b083      	sub	sp, #12
 80141e8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80141ea:	4b05      	ldr	r3, [pc, #20]	@ (8014200 <xTaskGetTickCount+0x1c>)
 80141ec:	681b      	ldr	r3, [r3, #0]
 80141ee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80141f0:	687b      	ldr	r3, [r7, #4]
}
 80141f2:	4618      	mov	r0, r3
 80141f4:	370c      	adds	r7, #12
 80141f6:	46bd      	mov	sp, r7
 80141f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fc:	4770      	bx	lr
 80141fe:	bf00      	nop
 8014200:	2400261c 	.word	0x2400261c

08014204 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8014204:	b580      	push	{r7, lr}
 8014206:	b086      	sub	sp, #24
 8014208:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801420a:	2300      	movs	r3, #0
 801420c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801420e:	4b4f      	ldr	r3, [pc, #316]	@ (801434c <xTaskIncrementTick+0x148>)
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	2b00      	cmp	r3, #0
 8014214:	f040 8090 	bne.w	8014338 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8014218:	4b4d      	ldr	r3, [pc, #308]	@ (8014350 <xTaskIncrementTick+0x14c>)
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	3301      	adds	r3, #1
 801421e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8014220:	4a4b      	ldr	r2, [pc, #300]	@ (8014350 <xTaskIncrementTick+0x14c>)
 8014222:	693b      	ldr	r3, [r7, #16]
 8014224:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8014226:	693b      	ldr	r3, [r7, #16]
 8014228:	2b00      	cmp	r3, #0
 801422a:	d121      	bne.n	8014270 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801422c:	4b49      	ldr	r3, [pc, #292]	@ (8014354 <xTaskIncrementTick+0x150>)
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	681b      	ldr	r3, [r3, #0]
 8014232:	2b00      	cmp	r3, #0
 8014234:	d00b      	beq.n	801424e <xTaskIncrementTick+0x4a>
	__asm volatile
 8014236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801423a:	f383 8811 	msr	BASEPRI, r3
 801423e:	f3bf 8f6f 	isb	sy
 8014242:	f3bf 8f4f 	dsb	sy
 8014246:	603b      	str	r3, [r7, #0]
}
 8014248:	bf00      	nop
 801424a:	bf00      	nop
 801424c:	e7fd      	b.n	801424a <xTaskIncrementTick+0x46>
 801424e:	4b41      	ldr	r3, [pc, #260]	@ (8014354 <xTaskIncrementTick+0x150>)
 8014250:	681b      	ldr	r3, [r3, #0]
 8014252:	60fb      	str	r3, [r7, #12]
 8014254:	4b40      	ldr	r3, [pc, #256]	@ (8014358 <xTaskIncrementTick+0x154>)
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	4a3e      	ldr	r2, [pc, #248]	@ (8014354 <xTaskIncrementTick+0x150>)
 801425a:	6013      	str	r3, [r2, #0]
 801425c:	4a3e      	ldr	r2, [pc, #248]	@ (8014358 <xTaskIncrementTick+0x154>)
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	6013      	str	r3, [r2, #0]
 8014262:	4b3e      	ldr	r3, [pc, #248]	@ (801435c <xTaskIncrementTick+0x158>)
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	3301      	adds	r3, #1
 8014268:	4a3c      	ldr	r2, [pc, #240]	@ (801435c <xTaskIncrementTick+0x158>)
 801426a:	6013      	str	r3, [r2, #0]
 801426c:	f000 fae2 	bl	8014834 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014270:	4b3b      	ldr	r3, [pc, #236]	@ (8014360 <xTaskIncrementTick+0x15c>)
 8014272:	681b      	ldr	r3, [r3, #0]
 8014274:	693a      	ldr	r2, [r7, #16]
 8014276:	429a      	cmp	r2, r3
 8014278:	d349      	bcc.n	801430e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801427a:	4b36      	ldr	r3, [pc, #216]	@ (8014354 <xTaskIncrementTick+0x150>)
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	681b      	ldr	r3, [r3, #0]
 8014280:	2b00      	cmp	r3, #0
 8014282:	d104      	bne.n	801428e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014284:	4b36      	ldr	r3, [pc, #216]	@ (8014360 <xTaskIncrementTick+0x15c>)
 8014286:	f04f 32ff 	mov.w	r2, #4294967295
 801428a:	601a      	str	r2, [r3, #0]
					break;
 801428c:	e03f      	b.n	801430e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801428e:	4b31      	ldr	r3, [pc, #196]	@ (8014354 <xTaskIncrementTick+0x150>)
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	68db      	ldr	r3, [r3, #12]
 8014294:	68db      	ldr	r3, [r3, #12]
 8014296:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014298:	68bb      	ldr	r3, [r7, #8]
 801429a:	685b      	ldr	r3, [r3, #4]
 801429c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801429e:	693a      	ldr	r2, [r7, #16]
 80142a0:	687b      	ldr	r3, [r7, #4]
 80142a2:	429a      	cmp	r2, r3
 80142a4:	d203      	bcs.n	80142ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80142a6:	4a2e      	ldr	r2, [pc, #184]	@ (8014360 <xTaskIncrementTick+0x15c>)
 80142a8:	687b      	ldr	r3, [r7, #4]
 80142aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80142ac:	e02f      	b.n	801430e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80142ae:	68bb      	ldr	r3, [r7, #8]
 80142b0:	3304      	adds	r3, #4
 80142b2:	4618      	mov	r0, r3
 80142b4:	f7fe ff62 	bl	801317c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80142b8:	68bb      	ldr	r3, [r7, #8]
 80142ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142bc:	2b00      	cmp	r3, #0
 80142be:	d004      	beq.n	80142ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80142c0:	68bb      	ldr	r3, [r7, #8]
 80142c2:	3318      	adds	r3, #24
 80142c4:	4618      	mov	r0, r3
 80142c6:	f7fe ff59 	bl	801317c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80142ca:	68bb      	ldr	r3, [r7, #8]
 80142cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142ce:	4b25      	ldr	r3, [pc, #148]	@ (8014364 <xTaskIncrementTick+0x160>)
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	429a      	cmp	r2, r3
 80142d4:	d903      	bls.n	80142de <xTaskIncrementTick+0xda>
 80142d6:	68bb      	ldr	r3, [r7, #8]
 80142d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80142da:	4a22      	ldr	r2, [pc, #136]	@ (8014364 <xTaskIncrementTick+0x160>)
 80142dc:	6013      	str	r3, [r2, #0]
 80142de:	68bb      	ldr	r3, [r7, #8]
 80142e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142e2:	4613      	mov	r3, r2
 80142e4:	009b      	lsls	r3, r3, #2
 80142e6:	4413      	add	r3, r2
 80142e8:	009b      	lsls	r3, r3, #2
 80142ea:	4a1f      	ldr	r2, [pc, #124]	@ (8014368 <xTaskIncrementTick+0x164>)
 80142ec:	441a      	add	r2, r3
 80142ee:	68bb      	ldr	r3, [r7, #8]
 80142f0:	3304      	adds	r3, #4
 80142f2:	4619      	mov	r1, r3
 80142f4:	4610      	mov	r0, r2
 80142f6:	f7fe fee4 	bl	80130c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80142fa:	68bb      	ldr	r3, [r7, #8]
 80142fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80142fe:	4b1b      	ldr	r3, [pc, #108]	@ (801436c <xTaskIncrementTick+0x168>)
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014304:	429a      	cmp	r2, r3
 8014306:	d3b8      	bcc.n	801427a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8014308:	2301      	movs	r3, #1
 801430a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801430c:	e7b5      	b.n	801427a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801430e:	4b17      	ldr	r3, [pc, #92]	@ (801436c <xTaskIncrementTick+0x168>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014314:	4914      	ldr	r1, [pc, #80]	@ (8014368 <xTaskIncrementTick+0x164>)
 8014316:	4613      	mov	r3, r2
 8014318:	009b      	lsls	r3, r3, #2
 801431a:	4413      	add	r3, r2
 801431c:	009b      	lsls	r3, r3, #2
 801431e:	440b      	add	r3, r1
 8014320:	681b      	ldr	r3, [r3, #0]
 8014322:	2b01      	cmp	r3, #1
 8014324:	d901      	bls.n	801432a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8014326:	2301      	movs	r3, #1
 8014328:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801432a:	4b11      	ldr	r3, [pc, #68]	@ (8014370 <xTaskIncrementTick+0x16c>)
 801432c:	681b      	ldr	r3, [r3, #0]
 801432e:	2b00      	cmp	r3, #0
 8014330:	d007      	beq.n	8014342 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8014332:	2301      	movs	r3, #1
 8014334:	617b      	str	r3, [r7, #20]
 8014336:	e004      	b.n	8014342 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8014338:	4b0e      	ldr	r3, [pc, #56]	@ (8014374 <xTaskIncrementTick+0x170>)
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	3301      	adds	r3, #1
 801433e:	4a0d      	ldr	r2, [pc, #52]	@ (8014374 <xTaskIncrementTick+0x170>)
 8014340:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8014342:	697b      	ldr	r3, [r7, #20]
}
 8014344:	4618      	mov	r0, r3
 8014346:	3718      	adds	r7, #24
 8014348:	46bd      	mov	sp, r7
 801434a:	bd80      	pop	{r7, pc}
 801434c:	24002640 	.word	0x24002640
 8014350:	2400261c 	.word	0x2400261c
 8014354:	240025d0 	.word	0x240025d0
 8014358:	240025d4 	.word	0x240025d4
 801435c:	24002630 	.word	0x24002630
 8014360:	24002638 	.word	0x24002638
 8014364:	24002620 	.word	0x24002620
 8014368:	24002148 	.word	0x24002148
 801436c:	24002144 	.word	0x24002144
 8014370:	2400262c 	.word	0x2400262c
 8014374:	24002628 	.word	0x24002628

08014378 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014378:	b480      	push	{r7}
 801437a:	b085      	sub	sp, #20
 801437c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801437e:	4b2b      	ldr	r3, [pc, #172]	@ (801442c <vTaskSwitchContext+0xb4>)
 8014380:	681b      	ldr	r3, [r3, #0]
 8014382:	2b00      	cmp	r3, #0
 8014384:	d003      	beq.n	801438e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014386:	4b2a      	ldr	r3, [pc, #168]	@ (8014430 <vTaskSwitchContext+0xb8>)
 8014388:	2201      	movs	r2, #1
 801438a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801438c:	e047      	b.n	801441e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 801438e:	4b28      	ldr	r3, [pc, #160]	@ (8014430 <vTaskSwitchContext+0xb8>)
 8014390:	2200      	movs	r2, #0
 8014392:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014394:	4b27      	ldr	r3, [pc, #156]	@ (8014434 <vTaskSwitchContext+0xbc>)
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	60fb      	str	r3, [r7, #12]
 801439a:	e011      	b.n	80143c0 <vTaskSwitchContext+0x48>
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d10b      	bne.n	80143ba <vTaskSwitchContext+0x42>
	__asm volatile
 80143a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80143a6:	f383 8811 	msr	BASEPRI, r3
 80143aa:	f3bf 8f6f 	isb	sy
 80143ae:	f3bf 8f4f 	dsb	sy
 80143b2:	607b      	str	r3, [r7, #4]
}
 80143b4:	bf00      	nop
 80143b6:	bf00      	nop
 80143b8:	e7fd      	b.n	80143b6 <vTaskSwitchContext+0x3e>
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	3b01      	subs	r3, #1
 80143be:	60fb      	str	r3, [r7, #12]
 80143c0:	491d      	ldr	r1, [pc, #116]	@ (8014438 <vTaskSwitchContext+0xc0>)
 80143c2:	68fa      	ldr	r2, [r7, #12]
 80143c4:	4613      	mov	r3, r2
 80143c6:	009b      	lsls	r3, r3, #2
 80143c8:	4413      	add	r3, r2
 80143ca:	009b      	lsls	r3, r3, #2
 80143cc:	440b      	add	r3, r1
 80143ce:	681b      	ldr	r3, [r3, #0]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d0e3      	beq.n	801439c <vTaskSwitchContext+0x24>
 80143d4:	68fa      	ldr	r2, [r7, #12]
 80143d6:	4613      	mov	r3, r2
 80143d8:	009b      	lsls	r3, r3, #2
 80143da:	4413      	add	r3, r2
 80143dc:	009b      	lsls	r3, r3, #2
 80143de:	4a16      	ldr	r2, [pc, #88]	@ (8014438 <vTaskSwitchContext+0xc0>)
 80143e0:	4413      	add	r3, r2
 80143e2:	60bb      	str	r3, [r7, #8]
 80143e4:	68bb      	ldr	r3, [r7, #8]
 80143e6:	685b      	ldr	r3, [r3, #4]
 80143e8:	685a      	ldr	r2, [r3, #4]
 80143ea:	68bb      	ldr	r3, [r7, #8]
 80143ec:	605a      	str	r2, [r3, #4]
 80143ee:	68bb      	ldr	r3, [r7, #8]
 80143f0:	685a      	ldr	r2, [r3, #4]
 80143f2:	68bb      	ldr	r3, [r7, #8]
 80143f4:	3308      	adds	r3, #8
 80143f6:	429a      	cmp	r2, r3
 80143f8:	d104      	bne.n	8014404 <vTaskSwitchContext+0x8c>
 80143fa:	68bb      	ldr	r3, [r7, #8]
 80143fc:	685b      	ldr	r3, [r3, #4]
 80143fe:	685a      	ldr	r2, [r3, #4]
 8014400:	68bb      	ldr	r3, [r7, #8]
 8014402:	605a      	str	r2, [r3, #4]
 8014404:	68bb      	ldr	r3, [r7, #8]
 8014406:	685b      	ldr	r3, [r3, #4]
 8014408:	68db      	ldr	r3, [r3, #12]
 801440a:	4a0c      	ldr	r2, [pc, #48]	@ (801443c <vTaskSwitchContext+0xc4>)
 801440c:	6013      	str	r3, [r2, #0]
 801440e:	4a09      	ldr	r2, [pc, #36]	@ (8014434 <vTaskSwitchContext+0xbc>)
 8014410:	68fb      	ldr	r3, [r7, #12]
 8014412:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014414:	4b09      	ldr	r3, [pc, #36]	@ (801443c <vTaskSwitchContext+0xc4>)
 8014416:	681b      	ldr	r3, [r3, #0]
 8014418:	3354      	adds	r3, #84	@ 0x54
 801441a:	4a09      	ldr	r2, [pc, #36]	@ (8014440 <vTaskSwitchContext+0xc8>)
 801441c:	6013      	str	r3, [r2, #0]
}
 801441e:	bf00      	nop
 8014420:	3714      	adds	r7, #20
 8014422:	46bd      	mov	sp, r7
 8014424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014428:	4770      	bx	lr
 801442a:	bf00      	nop
 801442c:	24002640 	.word	0x24002640
 8014430:	2400262c 	.word	0x2400262c
 8014434:	24002620 	.word	0x24002620
 8014438:	24002148 	.word	0x24002148
 801443c:	24002144 	.word	0x24002144
 8014440:	24000108 	.word	0x24000108

08014444 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014444:	b580      	push	{r7, lr}
 8014446:	b084      	sub	sp, #16
 8014448:	af00      	add	r7, sp, #0
 801444a:	6078      	str	r0, [r7, #4]
 801444c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801444e:	687b      	ldr	r3, [r7, #4]
 8014450:	2b00      	cmp	r3, #0
 8014452:	d10b      	bne.n	801446c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8014454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014458:	f383 8811 	msr	BASEPRI, r3
 801445c:	f3bf 8f6f 	isb	sy
 8014460:	f3bf 8f4f 	dsb	sy
 8014464:	60fb      	str	r3, [r7, #12]
}
 8014466:	bf00      	nop
 8014468:	bf00      	nop
 801446a:	e7fd      	b.n	8014468 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801446c:	4b07      	ldr	r3, [pc, #28]	@ (801448c <vTaskPlaceOnEventList+0x48>)
 801446e:	681b      	ldr	r3, [r3, #0]
 8014470:	3318      	adds	r3, #24
 8014472:	4619      	mov	r1, r3
 8014474:	6878      	ldr	r0, [r7, #4]
 8014476:	f7fe fe48 	bl	801310a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801447a:	2101      	movs	r1, #1
 801447c:	6838      	ldr	r0, [r7, #0]
 801447e:	f000 fa87 	bl	8014990 <prvAddCurrentTaskToDelayedList>
}
 8014482:	bf00      	nop
 8014484:	3710      	adds	r7, #16
 8014486:	46bd      	mov	sp, r7
 8014488:	bd80      	pop	{r7, pc}
 801448a:	bf00      	nop
 801448c:	24002144 	.word	0x24002144

08014490 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014490:	b580      	push	{r7, lr}
 8014492:	b086      	sub	sp, #24
 8014494:	af00      	add	r7, sp, #0
 8014496:	60f8      	str	r0, [r7, #12]
 8014498:	60b9      	str	r1, [r7, #8]
 801449a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801449c:	68fb      	ldr	r3, [r7, #12]
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d10b      	bne.n	80144ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80144a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144a6:	f383 8811 	msr	BASEPRI, r3
 80144aa:	f3bf 8f6f 	isb	sy
 80144ae:	f3bf 8f4f 	dsb	sy
 80144b2:	617b      	str	r3, [r7, #20]
}
 80144b4:	bf00      	nop
 80144b6:	bf00      	nop
 80144b8:	e7fd      	b.n	80144b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80144ba:	4b0a      	ldr	r3, [pc, #40]	@ (80144e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80144bc:	681b      	ldr	r3, [r3, #0]
 80144be:	3318      	adds	r3, #24
 80144c0:	4619      	mov	r1, r3
 80144c2:	68f8      	ldr	r0, [r7, #12]
 80144c4:	f7fe fdfd 	bl	80130c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d002      	beq.n	80144d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80144ce:	f04f 33ff 	mov.w	r3, #4294967295
 80144d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80144d4:	6879      	ldr	r1, [r7, #4]
 80144d6:	68b8      	ldr	r0, [r7, #8]
 80144d8:	f000 fa5a 	bl	8014990 <prvAddCurrentTaskToDelayedList>
	}
 80144dc:	bf00      	nop
 80144de:	3718      	adds	r7, #24
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}
 80144e4:	24002144 	.word	0x24002144

080144e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80144e8:	b580      	push	{r7, lr}
 80144ea:	b086      	sub	sp, #24
 80144ec:	af00      	add	r7, sp, #0
 80144ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	68db      	ldr	r3, [r3, #12]
 80144f4:	68db      	ldr	r3, [r3, #12]
 80144f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80144f8:	693b      	ldr	r3, [r7, #16]
 80144fa:	2b00      	cmp	r3, #0
 80144fc:	d10b      	bne.n	8014516 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80144fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014502:	f383 8811 	msr	BASEPRI, r3
 8014506:	f3bf 8f6f 	isb	sy
 801450a:	f3bf 8f4f 	dsb	sy
 801450e:	60fb      	str	r3, [r7, #12]
}
 8014510:	bf00      	nop
 8014512:	bf00      	nop
 8014514:	e7fd      	b.n	8014512 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014516:	693b      	ldr	r3, [r7, #16]
 8014518:	3318      	adds	r3, #24
 801451a:	4618      	mov	r0, r3
 801451c:	f7fe fe2e 	bl	801317c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014520:	4b1d      	ldr	r3, [pc, #116]	@ (8014598 <xTaskRemoveFromEventList+0xb0>)
 8014522:	681b      	ldr	r3, [r3, #0]
 8014524:	2b00      	cmp	r3, #0
 8014526:	d11d      	bne.n	8014564 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014528:	693b      	ldr	r3, [r7, #16]
 801452a:	3304      	adds	r3, #4
 801452c:	4618      	mov	r0, r3
 801452e:	f7fe fe25 	bl	801317c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014532:	693b      	ldr	r3, [r7, #16]
 8014534:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014536:	4b19      	ldr	r3, [pc, #100]	@ (801459c <xTaskRemoveFromEventList+0xb4>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	429a      	cmp	r2, r3
 801453c:	d903      	bls.n	8014546 <xTaskRemoveFromEventList+0x5e>
 801453e:	693b      	ldr	r3, [r7, #16]
 8014540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014542:	4a16      	ldr	r2, [pc, #88]	@ (801459c <xTaskRemoveFromEventList+0xb4>)
 8014544:	6013      	str	r3, [r2, #0]
 8014546:	693b      	ldr	r3, [r7, #16]
 8014548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801454a:	4613      	mov	r3, r2
 801454c:	009b      	lsls	r3, r3, #2
 801454e:	4413      	add	r3, r2
 8014550:	009b      	lsls	r3, r3, #2
 8014552:	4a13      	ldr	r2, [pc, #76]	@ (80145a0 <xTaskRemoveFromEventList+0xb8>)
 8014554:	441a      	add	r2, r3
 8014556:	693b      	ldr	r3, [r7, #16]
 8014558:	3304      	adds	r3, #4
 801455a:	4619      	mov	r1, r3
 801455c:	4610      	mov	r0, r2
 801455e:	f7fe fdb0 	bl	80130c2 <vListInsertEnd>
 8014562:	e005      	b.n	8014570 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014564:	693b      	ldr	r3, [r7, #16]
 8014566:	3318      	adds	r3, #24
 8014568:	4619      	mov	r1, r3
 801456a:	480e      	ldr	r0, [pc, #56]	@ (80145a4 <xTaskRemoveFromEventList+0xbc>)
 801456c:	f7fe fda9 	bl	80130c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014570:	693b      	ldr	r3, [r7, #16]
 8014572:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014574:	4b0c      	ldr	r3, [pc, #48]	@ (80145a8 <xTaskRemoveFromEventList+0xc0>)
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801457a:	429a      	cmp	r2, r3
 801457c:	d905      	bls.n	801458a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801457e:	2301      	movs	r3, #1
 8014580:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014582:	4b0a      	ldr	r3, [pc, #40]	@ (80145ac <xTaskRemoveFromEventList+0xc4>)
 8014584:	2201      	movs	r2, #1
 8014586:	601a      	str	r2, [r3, #0]
 8014588:	e001      	b.n	801458e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801458a:	2300      	movs	r3, #0
 801458c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801458e:	697b      	ldr	r3, [r7, #20]
}
 8014590:	4618      	mov	r0, r3
 8014592:	3718      	adds	r7, #24
 8014594:	46bd      	mov	sp, r7
 8014596:	bd80      	pop	{r7, pc}
 8014598:	24002640 	.word	0x24002640
 801459c:	24002620 	.word	0x24002620
 80145a0:	24002148 	.word	0x24002148
 80145a4:	240025d8 	.word	0x240025d8
 80145a8:	24002144 	.word	0x24002144
 80145ac:	2400262c 	.word	0x2400262c

080145b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80145b0:	b480      	push	{r7}
 80145b2:	b083      	sub	sp, #12
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80145b8:	4b06      	ldr	r3, [pc, #24]	@ (80145d4 <vTaskInternalSetTimeOutState+0x24>)
 80145ba:	681a      	ldr	r2, [r3, #0]
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80145c0:	4b05      	ldr	r3, [pc, #20]	@ (80145d8 <vTaskInternalSetTimeOutState+0x28>)
 80145c2:	681a      	ldr	r2, [r3, #0]
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	605a      	str	r2, [r3, #4]
}
 80145c8:	bf00      	nop
 80145ca:	370c      	adds	r7, #12
 80145cc:	46bd      	mov	sp, r7
 80145ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145d2:	4770      	bx	lr
 80145d4:	24002630 	.word	0x24002630
 80145d8:	2400261c 	.word	0x2400261c

080145dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80145dc:	b580      	push	{r7, lr}
 80145de:	b088      	sub	sp, #32
 80145e0:	af00      	add	r7, sp, #0
 80145e2:	6078      	str	r0, [r7, #4]
 80145e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	2b00      	cmp	r3, #0
 80145ea:	d10b      	bne.n	8014604 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80145ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145f0:	f383 8811 	msr	BASEPRI, r3
 80145f4:	f3bf 8f6f 	isb	sy
 80145f8:	f3bf 8f4f 	dsb	sy
 80145fc:	613b      	str	r3, [r7, #16]
}
 80145fe:	bf00      	nop
 8014600:	bf00      	nop
 8014602:	e7fd      	b.n	8014600 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8014604:	683b      	ldr	r3, [r7, #0]
 8014606:	2b00      	cmp	r3, #0
 8014608:	d10b      	bne.n	8014622 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801460a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801460e:	f383 8811 	msr	BASEPRI, r3
 8014612:	f3bf 8f6f 	isb	sy
 8014616:	f3bf 8f4f 	dsb	sy
 801461a:	60fb      	str	r3, [r7, #12]
}
 801461c:	bf00      	nop
 801461e:	bf00      	nop
 8014620:	e7fd      	b.n	801461e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8014622:	f000 fe91 	bl	8015348 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014626:	4b1d      	ldr	r3, [pc, #116]	@ (801469c <xTaskCheckForTimeOut+0xc0>)
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	685b      	ldr	r3, [r3, #4]
 8014630:	69ba      	ldr	r2, [r7, #24]
 8014632:	1ad3      	subs	r3, r2, r3
 8014634:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014636:	683b      	ldr	r3, [r7, #0]
 8014638:	681b      	ldr	r3, [r3, #0]
 801463a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801463e:	d102      	bne.n	8014646 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014640:	2300      	movs	r3, #0
 8014642:	61fb      	str	r3, [r7, #28]
 8014644:	e023      	b.n	801468e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	681a      	ldr	r2, [r3, #0]
 801464a:	4b15      	ldr	r3, [pc, #84]	@ (80146a0 <xTaskCheckForTimeOut+0xc4>)
 801464c:	681b      	ldr	r3, [r3, #0]
 801464e:	429a      	cmp	r2, r3
 8014650:	d007      	beq.n	8014662 <xTaskCheckForTimeOut+0x86>
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	685b      	ldr	r3, [r3, #4]
 8014656:	69ba      	ldr	r2, [r7, #24]
 8014658:	429a      	cmp	r2, r3
 801465a:	d302      	bcc.n	8014662 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801465c:	2301      	movs	r3, #1
 801465e:	61fb      	str	r3, [r7, #28]
 8014660:	e015      	b.n	801468e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014662:	683b      	ldr	r3, [r7, #0]
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	697a      	ldr	r2, [r7, #20]
 8014668:	429a      	cmp	r2, r3
 801466a:	d20b      	bcs.n	8014684 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801466c:	683b      	ldr	r3, [r7, #0]
 801466e:	681a      	ldr	r2, [r3, #0]
 8014670:	697b      	ldr	r3, [r7, #20]
 8014672:	1ad2      	subs	r2, r2, r3
 8014674:	683b      	ldr	r3, [r7, #0]
 8014676:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014678:	6878      	ldr	r0, [r7, #4]
 801467a:	f7ff ff99 	bl	80145b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801467e:	2300      	movs	r3, #0
 8014680:	61fb      	str	r3, [r7, #28]
 8014682:	e004      	b.n	801468e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014684:	683b      	ldr	r3, [r7, #0]
 8014686:	2200      	movs	r2, #0
 8014688:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801468a:	2301      	movs	r3, #1
 801468c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801468e:	f000 fe8d 	bl	80153ac <vPortExitCritical>

	return xReturn;
 8014692:	69fb      	ldr	r3, [r7, #28]
}
 8014694:	4618      	mov	r0, r3
 8014696:	3720      	adds	r7, #32
 8014698:	46bd      	mov	sp, r7
 801469a:	bd80      	pop	{r7, pc}
 801469c:	2400261c 	.word	0x2400261c
 80146a0:	24002630 	.word	0x24002630

080146a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80146a4:	b480      	push	{r7}
 80146a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80146a8:	4b03      	ldr	r3, [pc, #12]	@ (80146b8 <vTaskMissedYield+0x14>)
 80146aa:	2201      	movs	r2, #1
 80146ac:	601a      	str	r2, [r3, #0]
}
 80146ae:	bf00      	nop
 80146b0:	46bd      	mov	sp, r7
 80146b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146b6:	4770      	bx	lr
 80146b8:	2400262c 	.word	0x2400262c

080146bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80146bc:	b580      	push	{r7, lr}
 80146be:	b082      	sub	sp, #8
 80146c0:	af00      	add	r7, sp, #0
 80146c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80146c4:	f000 f852 	bl	801476c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80146c8:	4b06      	ldr	r3, [pc, #24]	@ (80146e4 <prvIdleTask+0x28>)
 80146ca:	681b      	ldr	r3, [r3, #0]
 80146cc:	2b01      	cmp	r3, #1
 80146ce:	d9f9      	bls.n	80146c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80146d0:	4b05      	ldr	r3, [pc, #20]	@ (80146e8 <prvIdleTask+0x2c>)
 80146d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80146d6:	601a      	str	r2, [r3, #0]
 80146d8:	f3bf 8f4f 	dsb	sy
 80146dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80146e0:	e7f0      	b.n	80146c4 <prvIdleTask+0x8>
 80146e2:	bf00      	nop
 80146e4:	24002148 	.word	0x24002148
 80146e8:	e000ed04 	.word	0xe000ed04

080146ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80146ec:	b580      	push	{r7, lr}
 80146ee:	b082      	sub	sp, #8
 80146f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80146f2:	2300      	movs	r3, #0
 80146f4:	607b      	str	r3, [r7, #4]
 80146f6:	e00c      	b.n	8014712 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80146f8:	687a      	ldr	r2, [r7, #4]
 80146fa:	4613      	mov	r3, r2
 80146fc:	009b      	lsls	r3, r3, #2
 80146fe:	4413      	add	r3, r2
 8014700:	009b      	lsls	r3, r3, #2
 8014702:	4a12      	ldr	r2, [pc, #72]	@ (801474c <prvInitialiseTaskLists+0x60>)
 8014704:	4413      	add	r3, r2
 8014706:	4618      	mov	r0, r3
 8014708:	f7fe fcae 	bl	8013068 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	3301      	adds	r3, #1
 8014710:	607b      	str	r3, [r7, #4]
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	2b37      	cmp	r3, #55	@ 0x37
 8014716:	d9ef      	bls.n	80146f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014718:	480d      	ldr	r0, [pc, #52]	@ (8014750 <prvInitialiseTaskLists+0x64>)
 801471a:	f7fe fca5 	bl	8013068 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801471e:	480d      	ldr	r0, [pc, #52]	@ (8014754 <prvInitialiseTaskLists+0x68>)
 8014720:	f7fe fca2 	bl	8013068 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014724:	480c      	ldr	r0, [pc, #48]	@ (8014758 <prvInitialiseTaskLists+0x6c>)
 8014726:	f7fe fc9f 	bl	8013068 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801472a:	480c      	ldr	r0, [pc, #48]	@ (801475c <prvInitialiseTaskLists+0x70>)
 801472c:	f7fe fc9c 	bl	8013068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014730:	480b      	ldr	r0, [pc, #44]	@ (8014760 <prvInitialiseTaskLists+0x74>)
 8014732:	f7fe fc99 	bl	8013068 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014736:	4b0b      	ldr	r3, [pc, #44]	@ (8014764 <prvInitialiseTaskLists+0x78>)
 8014738:	4a05      	ldr	r2, [pc, #20]	@ (8014750 <prvInitialiseTaskLists+0x64>)
 801473a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801473c:	4b0a      	ldr	r3, [pc, #40]	@ (8014768 <prvInitialiseTaskLists+0x7c>)
 801473e:	4a05      	ldr	r2, [pc, #20]	@ (8014754 <prvInitialiseTaskLists+0x68>)
 8014740:	601a      	str	r2, [r3, #0]
}
 8014742:	bf00      	nop
 8014744:	3708      	adds	r7, #8
 8014746:	46bd      	mov	sp, r7
 8014748:	bd80      	pop	{r7, pc}
 801474a:	bf00      	nop
 801474c:	24002148 	.word	0x24002148
 8014750:	240025a8 	.word	0x240025a8
 8014754:	240025bc 	.word	0x240025bc
 8014758:	240025d8 	.word	0x240025d8
 801475c:	240025ec 	.word	0x240025ec
 8014760:	24002604 	.word	0x24002604
 8014764:	240025d0 	.word	0x240025d0
 8014768:	240025d4 	.word	0x240025d4

0801476c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801476c:	b580      	push	{r7, lr}
 801476e:	b082      	sub	sp, #8
 8014770:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014772:	e019      	b.n	80147a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014774:	f000 fde8 	bl	8015348 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014778:	4b10      	ldr	r3, [pc, #64]	@ (80147bc <prvCheckTasksWaitingTermination+0x50>)
 801477a:	68db      	ldr	r3, [r3, #12]
 801477c:	68db      	ldr	r3, [r3, #12]
 801477e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	3304      	adds	r3, #4
 8014784:	4618      	mov	r0, r3
 8014786:	f7fe fcf9 	bl	801317c <uxListRemove>
				--uxCurrentNumberOfTasks;
 801478a:	4b0d      	ldr	r3, [pc, #52]	@ (80147c0 <prvCheckTasksWaitingTermination+0x54>)
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	3b01      	subs	r3, #1
 8014790:	4a0b      	ldr	r2, [pc, #44]	@ (80147c0 <prvCheckTasksWaitingTermination+0x54>)
 8014792:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014794:	4b0b      	ldr	r3, [pc, #44]	@ (80147c4 <prvCheckTasksWaitingTermination+0x58>)
 8014796:	681b      	ldr	r3, [r3, #0]
 8014798:	3b01      	subs	r3, #1
 801479a:	4a0a      	ldr	r2, [pc, #40]	@ (80147c4 <prvCheckTasksWaitingTermination+0x58>)
 801479c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801479e:	f000 fe05 	bl	80153ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f000 f810 	bl	80147c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80147a8:	4b06      	ldr	r3, [pc, #24]	@ (80147c4 <prvCheckTasksWaitingTermination+0x58>)
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d1e1      	bne.n	8014774 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80147b0:	bf00      	nop
 80147b2:	bf00      	nop
 80147b4:	3708      	adds	r7, #8
 80147b6:	46bd      	mov	sp, r7
 80147b8:	bd80      	pop	{r7, pc}
 80147ba:	bf00      	nop
 80147bc:	240025ec 	.word	0x240025ec
 80147c0:	24002618 	.word	0x24002618
 80147c4:	24002600 	.word	0x24002600

080147c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80147c8:	b580      	push	{r7, lr}
 80147ca:	b084      	sub	sp, #16
 80147cc:	af00      	add	r7, sp, #0
 80147ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	3354      	adds	r3, #84	@ 0x54
 80147d4:	4618      	mov	r0, r3
 80147d6:	f001 fea1 	bl	801651c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80147da:	687b      	ldr	r3, [r7, #4]
 80147dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80147e0:	2b00      	cmp	r3, #0
 80147e2:	d108      	bne.n	80147f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147e8:	4618      	mov	r0, r3
 80147ea:	f000 ff9d 	bl	8015728 <vPortFree>
				vPortFree( pxTCB );
 80147ee:	6878      	ldr	r0, [r7, #4]
 80147f0:	f000 ff9a 	bl	8015728 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80147f4:	e019      	b.n	801482a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80147f6:	687b      	ldr	r3, [r7, #4]
 80147f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80147fc:	2b01      	cmp	r3, #1
 80147fe:	d103      	bne.n	8014808 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8014800:	6878      	ldr	r0, [r7, #4]
 8014802:	f000 ff91 	bl	8015728 <vPortFree>
	}
 8014806:	e010      	b.n	801482a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801480e:	2b02      	cmp	r3, #2
 8014810:	d00b      	beq.n	801482a <prvDeleteTCB+0x62>
	__asm volatile
 8014812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014816:	f383 8811 	msr	BASEPRI, r3
 801481a:	f3bf 8f6f 	isb	sy
 801481e:	f3bf 8f4f 	dsb	sy
 8014822:	60fb      	str	r3, [r7, #12]
}
 8014824:	bf00      	nop
 8014826:	bf00      	nop
 8014828:	e7fd      	b.n	8014826 <prvDeleteTCB+0x5e>
	}
 801482a:	bf00      	nop
 801482c:	3710      	adds	r7, #16
 801482e:	46bd      	mov	sp, r7
 8014830:	bd80      	pop	{r7, pc}
	...

08014834 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014834:	b480      	push	{r7}
 8014836:	b083      	sub	sp, #12
 8014838:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801483a:	4b0c      	ldr	r3, [pc, #48]	@ (801486c <prvResetNextTaskUnblockTime+0x38>)
 801483c:	681b      	ldr	r3, [r3, #0]
 801483e:	681b      	ldr	r3, [r3, #0]
 8014840:	2b00      	cmp	r3, #0
 8014842:	d104      	bne.n	801484e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014844:	4b0a      	ldr	r3, [pc, #40]	@ (8014870 <prvResetNextTaskUnblockTime+0x3c>)
 8014846:	f04f 32ff 	mov.w	r2, #4294967295
 801484a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801484c:	e008      	b.n	8014860 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801484e:	4b07      	ldr	r3, [pc, #28]	@ (801486c <prvResetNextTaskUnblockTime+0x38>)
 8014850:	681b      	ldr	r3, [r3, #0]
 8014852:	68db      	ldr	r3, [r3, #12]
 8014854:	68db      	ldr	r3, [r3, #12]
 8014856:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	685b      	ldr	r3, [r3, #4]
 801485c:	4a04      	ldr	r2, [pc, #16]	@ (8014870 <prvResetNextTaskUnblockTime+0x3c>)
 801485e:	6013      	str	r3, [r2, #0]
}
 8014860:	bf00      	nop
 8014862:	370c      	adds	r7, #12
 8014864:	46bd      	mov	sp, r7
 8014866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801486a:	4770      	bx	lr
 801486c:	240025d0 	.word	0x240025d0
 8014870:	24002638 	.word	0x24002638

08014874 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014874:	b480      	push	{r7}
 8014876:	b083      	sub	sp, #12
 8014878:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801487a:	4b0b      	ldr	r3, [pc, #44]	@ (80148a8 <xTaskGetSchedulerState+0x34>)
 801487c:	681b      	ldr	r3, [r3, #0]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d102      	bne.n	8014888 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014882:	2301      	movs	r3, #1
 8014884:	607b      	str	r3, [r7, #4]
 8014886:	e008      	b.n	801489a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014888:	4b08      	ldr	r3, [pc, #32]	@ (80148ac <xTaskGetSchedulerState+0x38>)
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	2b00      	cmp	r3, #0
 801488e:	d102      	bne.n	8014896 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014890:	2302      	movs	r3, #2
 8014892:	607b      	str	r3, [r7, #4]
 8014894:	e001      	b.n	801489a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014896:	2300      	movs	r3, #0
 8014898:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801489a:	687b      	ldr	r3, [r7, #4]
	}
 801489c:	4618      	mov	r0, r3
 801489e:	370c      	adds	r7, #12
 80148a0:	46bd      	mov	sp, r7
 80148a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80148a6:	4770      	bx	lr
 80148a8:	24002624 	.word	0x24002624
 80148ac:	24002640 	.word	0x24002640

080148b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80148b0:	b580      	push	{r7, lr}
 80148b2:	b086      	sub	sp, #24
 80148b4:	af00      	add	r7, sp, #0
 80148b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80148bc:	2300      	movs	r3, #0
 80148be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	2b00      	cmp	r3, #0
 80148c4:	d058      	beq.n	8014978 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80148c6:	4b2f      	ldr	r3, [pc, #188]	@ (8014984 <xTaskPriorityDisinherit+0xd4>)
 80148c8:	681b      	ldr	r3, [r3, #0]
 80148ca:	693a      	ldr	r2, [r7, #16]
 80148cc:	429a      	cmp	r2, r3
 80148ce:	d00b      	beq.n	80148e8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80148d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148d4:	f383 8811 	msr	BASEPRI, r3
 80148d8:	f3bf 8f6f 	isb	sy
 80148dc:	f3bf 8f4f 	dsb	sy
 80148e0:	60fb      	str	r3, [r7, #12]
}
 80148e2:	bf00      	nop
 80148e4:	bf00      	nop
 80148e6:	e7fd      	b.n	80148e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80148e8:	693b      	ldr	r3, [r7, #16]
 80148ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80148ec:	2b00      	cmp	r3, #0
 80148ee:	d10b      	bne.n	8014908 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80148f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80148f4:	f383 8811 	msr	BASEPRI, r3
 80148f8:	f3bf 8f6f 	isb	sy
 80148fc:	f3bf 8f4f 	dsb	sy
 8014900:	60bb      	str	r3, [r7, #8]
}
 8014902:	bf00      	nop
 8014904:	bf00      	nop
 8014906:	e7fd      	b.n	8014904 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8014908:	693b      	ldr	r3, [r7, #16]
 801490a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801490c:	1e5a      	subs	r2, r3, #1
 801490e:	693b      	ldr	r3, [r7, #16]
 8014910:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8014912:	693b      	ldr	r3, [r7, #16]
 8014914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014916:	693b      	ldr	r3, [r7, #16]
 8014918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801491a:	429a      	cmp	r2, r3
 801491c:	d02c      	beq.n	8014978 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801491e:	693b      	ldr	r3, [r7, #16]
 8014920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8014922:	2b00      	cmp	r3, #0
 8014924:	d128      	bne.n	8014978 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014926:	693b      	ldr	r3, [r7, #16]
 8014928:	3304      	adds	r3, #4
 801492a:	4618      	mov	r0, r3
 801492c:	f7fe fc26 	bl	801317c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8014930:	693b      	ldr	r3, [r7, #16]
 8014932:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014934:	693b      	ldr	r3, [r7, #16]
 8014936:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014938:	693b      	ldr	r3, [r7, #16]
 801493a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801493c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014940:	693b      	ldr	r3, [r7, #16]
 8014942:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8014944:	693b      	ldr	r3, [r7, #16]
 8014946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014948:	4b0f      	ldr	r3, [pc, #60]	@ (8014988 <xTaskPriorityDisinherit+0xd8>)
 801494a:	681b      	ldr	r3, [r3, #0]
 801494c:	429a      	cmp	r2, r3
 801494e:	d903      	bls.n	8014958 <xTaskPriorityDisinherit+0xa8>
 8014950:	693b      	ldr	r3, [r7, #16]
 8014952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014954:	4a0c      	ldr	r2, [pc, #48]	@ (8014988 <xTaskPriorityDisinherit+0xd8>)
 8014956:	6013      	str	r3, [r2, #0]
 8014958:	693b      	ldr	r3, [r7, #16]
 801495a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801495c:	4613      	mov	r3, r2
 801495e:	009b      	lsls	r3, r3, #2
 8014960:	4413      	add	r3, r2
 8014962:	009b      	lsls	r3, r3, #2
 8014964:	4a09      	ldr	r2, [pc, #36]	@ (801498c <xTaskPriorityDisinherit+0xdc>)
 8014966:	441a      	add	r2, r3
 8014968:	693b      	ldr	r3, [r7, #16]
 801496a:	3304      	adds	r3, #4
 801496c:	4619      	mov	r1, r3
 801496e:	4610      	mov	r0, r2
 8014970:	f7fe fba7 	bl	80130c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8014974:	2301      	movs	r3, #1
 8014976:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8014978:	697b      	ldr	r3, [r7, #20]
	}
 801497a:	4618      	mov	r0, r3
 801497c:	3718      	adds	r7, #24
 801497e:	46bd      	mov	sp, r7
 8014980:	bd80      	pop	{r7, pc}
 8014982:	bf00      	nop
 8014984:	24002144 	.word	0x24002144
 8014988:	24002620 	.word	0x24002620
 801498c:	24002148 	.word	0x24002148

08014990 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8014990:	b580      	push	{r7, lr}
 8014992:	b084      	sub	sp, #16
 8014994:	af00      	add	r7, sp, #0
 8014996:	6078      	str	r0, [r7, #4]
 8014998:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801499a:	4b21      	ldr	r3, [pc, #132]	@ (8014a20 <prvAddCurrentTaskToDelayedList+0x90>)
 801499c:	681b      	ldr	r3, [r3, #0]
 801499e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80149a0:	4b20      	ldr	r3, [pc, #128]	@ (8014a24 <prvAddCurrentTaskToDelayedList+0x94>)
 80149a2:	681b      	ldr	r3, [r3, #0]
 80149a4:	3304      	adds	r3, #4
 80149a6:	4618      	mov	r0, r3
 80149a8:	f7fe fbe8 	bl	801317c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149b2:	d10a      	bne.n	80149ca <prvAddCurrentTaskToDelayedList+0x3a>
 80149b4:	683b      	ldr	r3, [r7, #0]
 80149b6:	2b00      	cmp	r3, #0
 80149b8:	d007      	beq.n	80149ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80149ba:	4b1a      	ldr	r3, [pc, #104]	@ (8014a24 <prvAddCurrentTaskToDelayedList+0x94>)
 80149bc:	681b      	ldr	r3, [r3, #0]
 80149be:	3304      	adds	r3, #4
 80149c0:	4619      	mov	r1, r3
 80149c2:	4819      	ldr	r0, [pc, #100]	@ (8014a28 <prvAddCurrentTaskToDelayedList+0x98>)
 80149c4:	f7fe fb7d 	bl	80130c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80149c8:	e026      	b.n	8014a18 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80149ca:	68fa      	ldr	r2, [r7, #12]
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	4413      	add	r3, r2
 80149d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80149d2:	4b14      	ldr	r3, [pc, #80]	@ (8014a24 <prvAddCurrentTaskToDelayedList+0x94>)
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	68ba      	ldr	r2, [r7, #8]
 80149d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80149da:	68ba      	ldr	r2, [r7, #8]
 80149dc:	68fb      	ldr	r3, [r7, #12]
 80149de:	429a      	cmp	r2, r3
 80149e0:	d209      	bcs.n	80149f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80149e2:	4b12      	ldr	r3, [pc, #72]	@ (8014a2c <prvAddCurrentTaskToDelayedList+0x9c>)
 80149e4:	681a      	ldr	r2, [r3, #0]
 80149e6:	4b0f      	ldr	r3, [pc, #60]	@ (8014a24 <prvAddCurrentTaskToDelayedList+0x94>)
 80149e8:	681b      	ldr	r3, [r3, #0]
 80149ea:	3304      	adds	r3, #4
 80149ec:	4619      	mov	r1, r3
 80149ee:	4610      	mov	r0, r2
 80149f0:	f7fe fb8b 	bl	801310a <vListInsert>
}
 80149f4:	e010      	b.n	8014a18 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80149f6:	4b0e      	ldr	r3, [pc, #56]	@ (8014a30 <prvAddCurrentTaskToDelayedList+0xa0>)
 80149f8:	681a      	ldr	r2, [r3, #0]
 80149fa:	4b0a      	ldr	r3, [pc, #40]	@ (8014a24 <prvAddCurrentTaskToDelayedList+0x94>)
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	3304      	adds	r3, #4
 8014a00:	4619      	mov	r1, r3
 8014a02:	4610      	mov	r0, r2
 8014a04:	f7fe fb81 	bl	801310a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8014a08:	4b0a      	ldr	r3, [pc, #40]	@ (8014a34 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014a0a:	681b      	ldr	r3, [r3, #0]
 8014a0c:	68ba      	ldr	r2, [r7, #8]
 8014a0e:	429a      	cmp	r2, r3
 8014a10:	d202      	bcs.n	8014a18 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8014a12:	4a08      	ldr	r2, [pc, #32]	@ (8014a34 <prvAddCurrentTaskToDelayedList+0xa4>)
 8014a14:	68bb      	ldr	r3, [r7, #8]
 8014a16:	6013      	str	r3, [r2, #0]
}
 8014a18:	bf00      	nop
 8014a1a:	3710      	adds	r7, #16
 8014a1c:	46bd      	mov	sp, r7
 8014a1e:	bd80      	pop	{r7, pc}
 8014a20:	2400261c 	.word	0x2400261c
 8014a24:	24002144 	.word	0x24002144
 8014a28:	24002604 	.word	0x24002604
 8014a2c:	240025d4 	.word	0x240025d4
 8014a30:	240025d0 	.word	0x240025d0
 8014a34:	24002638 	.word	0x24002638

08014a38 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8014a38:	b580      	push	{r7, lr}
 8014a3a:	b08a      	sub	sp, #40	@ 0x28
 8014a3c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8014a3e:	2300      	movs	r3, #0
 8014a40:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8014a42:	f000 fb13 	bl	801506c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8014a46:	4b1d      	ldr	r3, [pc, #116]	@ (8014abc <xTimerCreateTimerTask+0x84>)
 8014a48:	681b      	ldr	r3, [r3, #0]
 8014a4a:	2b00      	cmp	r3, #0
 8014a4c:	d021      	beq.n	8014a92 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8014a4e:	2300      	movs	r3, #0
 8014a50:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8014a52:	2300      	movs	r3, #0
 8014a54:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8014a56:	1d3a      	adds	r2, r7, #4
 8014a58:	f107 0108 	add.w	r1, r7, #8
 8014a5c:	f107 030c 	add.w	r3, r7, #12
 8014a60:	4618      	mov	r0, r3
 8014a62:	f7fe fae7 	bl	8013034 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8014a66:	6879      	ldr	r1, [r7, #4]
 8014a68:	68bb      	ldr	r3, [r7, #8]
 8014a6a:	68fa      	ldr	r2, [r7, #12]
 8014a6c:	9202      	str	r2, [sp, #8]
 8014a6e:	9301      	str	r3, [sp, #4]
 8014a70:	2302      	movs	r3, #2
 8014a72:	9300      	str	r3, [sp, #0]
 8014a74:	2300      	movs	r3, #0
 8014a76:	460a      	mov	r2, r1
 8014a78:	4911      	ldr	r1, [pc, #68]	@ (8014ac0 <xTimerCreateTimerTask+0x88>)
 8014a7a:	4812      	ldr	r0, [pc, #72]	@ (8014ac4 <xTimerCreateTimerTask+0x8c>)
 8014a7c:	f7ff f8a2 	bl	8013bc4 <xTaskCreateStatic>
 8014a80:	4603      	mov	r3, r0
 8014a82:	4a11      	ldr	r2, [pc, #68]	@ (8014ac8 <xTimerCreateTimerTask+0x90>)
 8014a84:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8014a86:	4b10      	ldr	r3, [pc, #64]	@ (8014ac8 <xTimerCreateTimerTask+0x90>)
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d001      	beq.n	8014a92 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8014a8e:	2301      	movs	r3, #1
 8014a90:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8014a92:	697b      	ldr	r3, [r7, #20]
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d10b      	bne.n	8014ab0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8014a98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a9c:	f383 8811 	msr	BASEPRI, r3
 8014aa0:	f3bf 8f6f 	isb	sy
 8014aa4:	f3bf 8f4f 	dsb	sy
 8014aa8:	613b      	str	r3, [r7, #16]
}
 8014aaa:	bf00      	nop
 8014aac:	bf00      	nop
 8014aae:	e7fd      	b.n	8014aac <xTimerCreateTimerTask+0x74>
	return xReturn;
 8014ab0:	697b      	ldr	r3, [r7, #20]
}
 8014ab2:	4618      	mov	r0, r3
 8014ab4:	3718      	adds	r7, #24
 8014ab6:	46bd      	mov	sp, r7
 8014ab8:	bd80      	pop	{r7, pc}
 8014aba:	bf00      	nop
 8014abc:	24002674 	.word	0x24002674
 8014ac0:	08016f88 	.word	0x08016f88
 8014ac4:	08014c05 	.word	0x08014c05
 8014ac8:	24002678 	.word	0x24002678

08014acc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8014acc:	b580      	push	{r7, lr}
 8014ace:	b08a      	sub	sp, #40	@ 0x28
 8014ad0:	af00      	add	r7, sp, #0
 8014ad2:	60f8      	str	r0, [r7, #12]
 8014ad4:	60b9      	str	r1, [r7, #8]
 8014ad6:	607a      	str	r2, [r7, #4]
 8014ad8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8014ada:	2300      	movs	r3, #0
 8014adc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8014ade:	68fb      	ldr	r3, [r7, #12]
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	d10b      	bne.n	8014afc <xTimerGenericCommand+0x30>
	__asm volatile
 8014ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ae8:	f383 8811 	msr	BASEPRI, r3
 8014aec:	f3bf 8f6f 	isb	sy
 8014af0:	f3bf 8f4f 	dsb	sy
 8014af4:	623b      	str	r3, [r7, #32]
}
 8014af6:	bf00      	nop
 8014af8:	bf00      	nop
 8014afa:	e7fd      	b.n	8014af8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8014afc:	4b19      	ldr	r3, [pc, #100]	@ (8014b64 <xTimerGenericCommand+0x98>)
 8014afe:	681b      	ldr	r3, [r3, #0]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d02a      	beq.n	8014b5a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8014b04:	68bb      	ldr	r3, [r7, #8]
 8014b06:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8014b0c:	68fb      	ldr	r3, [r7, #12]
 8014b0e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8014b10:	68bb      	ldr	r3, [r7, #8]
 8014b12:	2b05      	cmp	r3, #5
 8014b14:	dc18      	bgt.n	8014b48 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8014b16:	f7ff fead 	bl	8014874 <xTaskGetSchedulerState>
 8014b1a:	4603      	mov	r3, r0
 8014b1c:	2b02      	cmp	r3, #2
 8014b1e:	d109      	bne.n	8014b34 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8014b20:	4b10      	ldr	r3, [pc, #64]	@ (8014b64 <xTimerGenericCommand+0x98>)
 8014b22:	6818      	ldr	r0, [r3, #0]
 8014b24:	f107 0110 	add.w	r1, r7, #16
 8014b28:	2300      	movs	r3, #0
 8014b2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014b2c:	f7fe fc5a 	bl	80133e4 <xQueueGenericSend>
 8014b30:	6278      	str	r0, [r7, #36]	@ 0x24
 8014b32:	e012      	b.n	8014b5a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8014b34:	4b0b      	ldr	r3, [pc, #44]	@ (8014b64 <xTimerGenericCommand+0x98>)
 8014b36:	6818      	ldr	r0, [r3, #0]
 8014b38:	f107 0110 	add.w	r1, r7, #16
 8014b3c:	2300      	movs	r3, #0
 8014b3e:	2200      	movs	r2, #0
 8014b40:	f7fe fc50 	bl	80133e4 <xQueueGenericSend>
 8014b44:	6278      	str	r0, [r7, #36]	@ 0x24
 8014b46:	e008      	b.n	8014b5a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8014b48:	4b06      	ldr	r3, [pc, #24]	@ (8014b64 <xTimerGenericCommand+0x98>)
 8014b4a:	6818      	ldr	r0, [r3, #0]
 8014b4c:	f107 0110 	add.w	r1, r7, #16
 8014b50:	2300      	movs	r3, #0
 8014b52:	683a      	ldr	r2, [r7, #0]
 8014b54:	f7fe fd48 	bl	80135e8 <xQueueGenericSendFromISR>
 8014b58:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8014b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8014b5c:	4618      	mov	r0, r3
 8014b5e:	3728      	adds	r7, #40	@ 0x28
 8014b60:	46bd      	mov	sp, r7
 8014b62:	bd80      	pop	{r7, pc}
 8014b64:	24002674 	.word	0x24002674

08014b68 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8014b68:	b580      	push	{r7, lr}
 8014b6a:	b088      	sub	sp, #32
 8014b6c:	af02      	add	r7, sp, #8
 8014b6e:	6078      	str	r0, [r7, #4]
 8014b70:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014b72:	4b23      	ldr	r3, [pc, #140]	@ (8014c00 <prvProcessExpiredTimer+0x98>)
 8014b74:	681b      	ldr	r3, [r3, #0]
 8014b76:	68db      	ldr	r3, [r3, #12]
 8014b78:	68db      	ldr	r3, [r3, #12]
 8014b7a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014b7c:	697b      	ldr	r3, [r7, #20]
 8014b7e:	3304      	adds	r3, #4
 8014b80:	4618      	mov	r0, r3
 8014b82:	f7fe fafb 	bl	801317c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014b86:	697b      	ldr	r3, [r7, #20]
 8014b88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014b8c:	f003 0304 	and.w	r3, r3, #4
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d023      	beq.n	8014bdc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8014b94:	697b      	ldr	r3, [r7, #20]
 8014b96:	699a      	ldr	r2, [r3, #24]
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	18d1      	adds	r1, r2, r3
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	683a      	ldr	r2, [r7, #0]
 8014ba0:	6978      	ldr	r0, [r7, #20]
 8014ba2:	f000 f8d5 	bl	8014d50 <prvInsertTimerInActiveList>
 8014ba6:	4603      	mov	r3, r0
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d020      	beq.n	8014bee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8014bac:	2300      	movs	r3, #0
 8014bae:	9300      	str	r3, [sp, #0]
 8014bb0:	2300      	movs	r3, #0
 8014bb2:	687a      	ldr	r2, [r7, #4]
 8014bb4:	2100      	movs	r1, #0
 8014bb6:	6978      	ldr	r0, [r7, #20]
 8014bb8:	f7ff ff88 	bl	8014acc <xTimerGenericCommand>
 8014bbc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	2b00      	cmp	r3, #0
 8014bc2:	d114      	bne.n	8014bee <prvProcessExpiredTimer+0x86>
	__asm volatile
 8014bc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bc8:	f383 8811 	msr	BASEPRI, r3
 8014bcc:	f3bf 8f6f 	isb	sy
 8014bd0:	f3bf 8f4f 	dsb	sy
 8014bd4:	60fb      	str	r3, [r7, #12]
}
 8014bd6:	bf00      	nop
 8014bd8:	bf00      	nop
 8014bda:	e7fd      	b.n	8014bd8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014bdc:	697b      	ldr	r3, [r7, #20]
 8014bde:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014be2:	f023 0301 	bic.w	r3, r3, #1
 8014be6:	b2da      	uxtb	r2, r3
 8014be8:	697b      	ldr	r3, [r7, #20]
 8014bea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014bee:	697b      	ldr	r3, [r7, #20]
 8014bf0:	6a1b      	ldr	r3, [r3, #32]
 8014bf2:	6978      	ldr	r0, [r7, #20]
 8014bf4:	4798      	blx	r3
}
 8014bf6:	bf00      	nop
 8014bf8:	3718      	adds	r7, #24
 8014bfa:	46bd      	mov	sp, r7
 8014bfc:	bd80      	pop	{r7, pc}
 8014bfe:	bf00      	nop
 8014c00:	2400266c 	.word	0x2400266c

08014c04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8014c04:	b580      	push	{r7, lr}
 8014c06:	b084      	sub	sp, #16
 8014c08:	af00      	add	r7, sp, #0
 8014c0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014c0c:	f107 0308 	add.w	r3, r7, #8
 8014c10:	4618      	mov	r0, r3
 8014c12:	f000 f859 	bl	8014cc8 <prvGetNextExpireTime>
 8014c16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8014c18:	68bb      	ldr	r3, [r7, #8]
 8014c1a:	4619      	mov	r1, r3
 8014c1c:	68f8      	ldr	r0, [r7, #12]
 8014c1e:	f000 f805 	bl	8014c2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8014c22:	f000 f8d7 	bl	8014dd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8014c26:	bf00      	nop
 8014c28:	e7f0      	b.n	8014c0c <prvTimerTask+0x8>
	...

08014c2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b084      	sub	sp, #16
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	6078      	str	r0, [r7, #4]
 8014c34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8014c36:	f7ff fa29 	bl	801408c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014c3a:	f107 0308 	add.w	r3, r7, #8
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f000 f866 	bl	8014d10 <prvSampleTimeNow>
 8014c44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8014c46:	68bb      	ldr	r3, [r7, #8]
 8014c48:	2b00      	cmp	r3, #0
 8014c4a:	d130      	bne.n	8014cae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8014c4c:	683b      	ldr	r3, [r7, #0]
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d10a      	bne.n	8014c68 <prvProcessTimerOrBlockTask+0x3c>
 8014c52:	687a      	ldr	r2, [r7, #4]
 8014c54:	68fb      	ldr	r3, [r7, #12]
 8014c56:	429a      	cmp	r2, r3
 8014c58:	d806      	bhi.n	8014c68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8014c5a:	f7ff fa25 	bl	80140a8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8014c5e:	68f9      	ldr	r1, [r7, #12]
 8014c60:	6878      	ldr	r0, [r7, #4]
 8014c62:	f7ff ff81 	bl	8014b68 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8014c66:	e024      	b.n	8014cb2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8014c68:	683b      	ldr	r3, [r7, #0]
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	d008      	beq.n	8014c80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8014c6e:	4b13      	ldr	r3, [pc, #76]	@ (8014cbc <prvProcessTimerOrBlockTask+0x90>)
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	681b      	ldr	r3, [r3, #0]
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d101      	bne.n	8014c7c <prvProcessTimerOrBlockTask+0x50>
 8014c78:	2301      	movs	r3, #1
 8014c7a:	e000      	b.n	8014c7e <prvProcessTimerOrBlockTask+0x52>
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8014c80:	4b0f      	ldr	r3, [pc, #60]	@ (8014cc0 <prvProcessTimerOrBlockTask+0x94>)
 8014c82:	6818      	ldr	r0, [r3, #0]
 8014c84:	687a      	ldr	r2, [r7, #4]
 8014c86:	68fb      	ldr	r3, [r7, #12]
 8014c88:	1ad3      	subs	r3, r2, r3
 8014c8a:	683a      	ldr	r2, [r7, #0]
 8014c8c:	4619      	mov	r1, r3
 8014c8e:	f7fe ff65 	bl	8013b5c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8014c92:	f7ff fa09 	bl	80140a8 <xTaskResumeAll>
 8014c96:	4603      	mov	r3, r0
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d10a      	bne.n	8014cb2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8014c9c:	4b09      	ldr	r3, [pc, #36]	@ (8014cc4 <prvProcessTimerOrBlockTask+0x98>)
 8014c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014ca2:	601a      	str	r2, [r3, #0]
 8014ca4:	f3bf 8f4f 	dsb	sy
 8014ca8:	f3bf 8f6f 	isb	sy
}
 8014cac:	e001      	b.n	8014cb2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8014cae:	f7ff f9fb 	bl	80140a8 <xTaskResumeAll>
}
 8014cb2:	bf00      	nop
 8014cb4:	3710      	adds	r7, #16
 8014cb6:	46bd      	mov	sp, r7
 8014cb8:	bd80      	pop	{r7, pc}
 8014cba:	bf00      	nop
 8014cbc:	24002670 	.word	0x24002670
 8014cc0:	24002674 	.word	0x24002674
 8014cc4:	e000ed04 	.word	0xe000ed04

08014cc8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8014cc8:	b480      	push	{r7}
 8014cca:	b085      	sub	sp, #20
 8014ccc:	af00      	add	r7, sp, #0
 8014cce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8014cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8014d0c <prvGetNextExpireTime+0x44>)
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	681b      	ldr	r3, [r3, #0]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d101      	bne.n	8014cde <prvGetNextExpireTime+0x16>
 8014cda:	2201      	movs	r2, #1
 8014cdc:	e000      	b.n	8014ce0 <prvGetNextExpireTime+0x18>
 8014cde:	2200      	movs	r2, #0
 8014ce0:	687b      	ldr	r3, [r7, #4]
 8014ce2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	681b      	ldr	r3, [r3, #0]
 8014ce8:	2b00      	cmp	r3, #0
 8014cea:	d105      	bne.n	8014cf8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014cec:	4b07      	ldr	r3, [pc, #28]	@ (8014d0c <prvGetNextExpireTime+0x44>)
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	68db      	ldr	r3, [r3, #12]
 8014cf2:	681b      	ldr	r3, [r3, #0]
 8014cf4:	60fb      	str	r3, [r7, #12]
 8014cf6:	e001      	b.n	8014cfc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8014cf8:	2300      	movs	r3, #0
 8014cfa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8014cfc:	68fb      	ldr	r3, [r7, #12]
}
 8014cfe:	4618      	mov	r0, r3
 8014d00:	3714      	adds	r7, #20
 8014d02:	46bd      	mov	sp, r7
 8014d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d08:	4770      	bx	lr
 8014d0a:	bf00      	nop
 8014d0c:	2400266c 	.word	0x2400266c

08014d10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8014d10:	b580      	push	{r7, lr}
 8014d12:	b084      	sub	sp, #16
 8014d14:	af00      	add	r7, sp, #0
 8014d16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8014d18:	f7ff fa64 	bl	80141e4 <xTaskGetTickCount>
 8014d1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8014d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8014d4c <prvSampleTimeNow+0x3c>)
 8014d20:	681b      	ldr	r3, [r3, #0]
 8014d22:	68fa      	ldr	r2, [r7, #12]
 8014d24:	429a      	cmp	r2, r3
 8014d26:	d205      	bcs.n	8014d34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8014d28:	f000 f93a 	bl	8014fa0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	2201      	movs	r2, #1
 8014d30:	601a      	str	r2, [r3, #0]
 8014d32:	e002      	b.n	8014d3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	2200      	movs	r2, #0
 8014d38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8014d3a:	4a04      	ldr	r2, [pc, #16]	@ (8014d4c <prvSampleTimeNow+0x3c>)
 8014d3c:	68fb      	ldr	r3, [r7, #12]
 8014d3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8014d40:	68fb      	ldr	r3, [r7, #12]
}
 8014d42:	4618      	mov	r0, r3
 8014d44:	3710      	adds	r7, #16
 8014d46:	46bd      	mov	sp, r7
 8014d48:	bd80      	pop	{r7, pc}
 8014d4a:	bf00      	nop
 8014d4c:	2400267c 	.word	0x2400267c

08014d50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8014d50:	b580      	push	{r7, lr}
 8014d52:	b086      	sub	sp, #24
 8014d54:	af00      	add	r7, sp, #0
 8014d56:	60f8      	str	r0, [r7, #12]
 8014d58:	60b9      	str	r1, [r7, #8]
 8014d5a:	607a      	str	r2, [r7, #4]
 8014d5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8014d5e:	2300      	movs	r3, #0
 8014d60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8014d62:	68fb      	ldr	r3, [r7, #12]
 8014d64:	68ba      	ldr	r2, [r7, #8]
 8014d66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014d68:	68fb      	ldr	r3, [r7, #12]
 8014d6a:	68fa      	ldr	r2, [r7, #12]
 8014d6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8014d6e:	68ba      	ldr	r2, [r7, #8]
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	429a      	cmp	r2, r3
 8014d74:	d812      	bhi.n	8014d9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014d76:	687a      	ldr	r2, [r7, #4]
 8014d78:	683b      	ldr	r3, [r7, #0]
 8014d7a:	1ad2      	subs	r2, r2, r3
 8014d7c:	68fb      	ldr	r3, [r7, #12]
 8014d7e:	699b      	ldr	r3, [r3, #24]
 8014d80:	429a      	cmp	r2, r3
 8014d82:	d302      	bcc.n	8014d8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8014d84:	2301      	movs	r3, #1
 8014d86:	617b      	str	r3, [r7, #20]
 8014d88:	e01b      	b.n	8014dc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8014d8a:	4b10      	ldr	r3, [pc, #64]	@ (8014dcc <prvInsertTimerInActiveList+0x7c>)
 8014d8c:	681a      	ldr	r2, [r3, #0]
 8014d8e:	68fb      	ldr	r3, [r7, #12]
 8014d90:	3304      	adds	r3, #4
 8014d92:	4619      	mov	r1, r3
 8014d94:	4610      	mov	r0, r2
 8014d96:	f7fe f9b8 	bl	801310a <vListInsert>
 8014d9a:	e012      	b.n	8014dc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8014d9c:	687a      	ldr	r2, [r7, #4]
 8014d9e:	683b      	ldr	r3, [r7, #0]
 8014da0:	429a      	cmp	r2, r3
 8014da2:	d206      	bcs.n	8014db2 <prvInsertTimerInActiveList+0x62>
 8014da4:	68ba      	ldr	r2, [r7, #8]
 8014da6:	683b      	ldr	r3, [r7, #0]
 8014da8:	429a      	cmp	r2, r3
 8014daa:	d302      	bcc.n	8014db2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8014dac:	2301      	movs	r3, #1
 8014dae:	617b      	str	r3, [r7, #20]
 8014db0:	e007      	b.n	8014dc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014db2:	4b07      	ldr	r3, [pc, #28]	@ (8014dd0 <prvInsertTimerInActiveList+0x80>)
 8014db4:	681a      	ldr	r2, [r3, #0]
 8014db6:	68fb      	ldr	r3, [r7, #12]
 8014db8:	3304      	adds	r3, #4
 8014dba:	4619      	mov	r1, r3
 8014dbc:	4610      	mov	r0, r2
 8014dbe:	f7fe f9a4 	bl	801310a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8014dc2:	697b      	ldr	r3, [r7, #20]
}
 8014dc4:	4618      	mov	r0, r3
 8014dc6:	3718      	adds	r7, #24
 8014dc8:	46bd      	mov	sp, r7
 8014dca:	bd80      	pop	{r7, pc}
 8014dcc:	24002670 	.word	0x24002670
 8014dd0:	2400266c 	.word	0x2400266c

08014dd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8014dd4:	b580      	push	{r7, lr}
 8014dd6:	b08e      	sub	sp, #56	@ 0x38
 8014dd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014dda:	e0ce      	b.n	8014f7a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	da19      	bge.n	8014e16 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8014de2:	1d3b      	adds	r3, r7, #4
 8014de4:	3304      	adds	r3, #4
 8014de6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8014de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d10b      	bne.n	8014e06 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8014dee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014df2:	f383 8811 	msr	BASEPRI, r3
 8014df6:	f3bf 8f6f 	isb	sy
 8014dfa:	f3bf 8f4f 	dsb	sy
 8014dfe:	61fb      	str	r3, [r7, #28]
}
 8014e00:	bf00      	nop
 8014e02:	bf00      	nop
 8014e04:	e7fd      	b.n	8014e02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8014e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014e0c:	6850      	ldr	r0, [r2, #4]
 8014e0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014e10:	6892      	ldr	r2, [r2, #8]
 8014e12:	4611      	mov	r1, r2
 8014e14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8014e16:	687b      	ldr	r3, [r7, #4]
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	f2c0 80ae 	blt.w	8014f7a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8014e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e24:	695b      	ldr	r3, [r3, #20]
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d004      	beq.n	8014e34 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e2c:	3304      	adds	r3, #4
 8014e2e:	4618      	mov	r0, r3
 8014e30:	f7fe f9a4 	bl	801317c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8014e34:	463b      	mov	r3, r7
 8014e36:	4618      	mov	r0, r3
 8014e38:	f7ff ff6a 	bl	8014d10 <prvSampleTimeNow>
 8014e3c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8014e3e:	687b      	ldr	r3, [r7, #4]
 8014e40:	2b09      	cmp	r3, #9
 8014e42:	f200 8097 	bhi.w	8014f74 <prvProcessReceivedCommands+0x1a0>
 8014e46:	a201      	add	r2, pc, #4	@ (adr r2, 8014e4c <prvProcessReceivedCommands+0x78>)
 8014e48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014e4c:	08014e75 	.word	0x08014e75
 8014e50:	08014e75 	.word	0x08014e75
 8014e54:	08014e75 	.word	0x08014e75
 8014e58:	08014eeb 	.word	0x08014eeb
 8014e5c:	08014eff 	.word	0x08014eff
 8014e60:	08014f4b 	.word	0x08014f4b
 8014e64:	08014e75 	.word	0x08014e75
 8014e68:	08014e75 	.word	0x08014e75
 8014e6c:	08014eeb 	.word	0x08014eeb
 8014e70:	08014eff 	.word	0x08014eff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014e7a:	f043 0301 	orr.w	r3, r3, #1
 8014e7e:	b2da      	uxtb	r2, r3
 8014e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8014e86:	68ba      	ldr	r2, [r7, #8]
 8014e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e8a:	699b      	ldr	r3, [r3, #24]
 8014e8c:	18d1      	adds	r1, r2, r3
 8014e8e:	68bb      	ldr	r3, [r7, #8]
 8014e90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014e92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014e94:	f7ff ff5c 	bl	8014d50 <prvInsertTimerInActiveList>
 8014e98:	4603      	mov	r3, r0
 8014e9a:	2b00      	cmp	r3, #0
 8014e9c:	d06c      	beq.n	8014f78 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ea0:	6a1b      	ldr	r3, [r3, #32]
 8014ea2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014ea4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ea8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014eac:	f003 0304 	and.w	r3, r3, #4
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d061      	beq.n	8014f78 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8014eb4:	68ba      	ldr	r2, [r7, #8]
 8014eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014eb8:	699b      	ldr	r3, [r3, #24]
 8014eba:	441a      	add	r2, r3
 8014ebc:	2300      	movs	r3, #0
 8014ebe:	9300      	str	r3, [sp, #0]
 8014ec0:	2300      	movs	r3, #0
 8014ec2:	2100      	movs	r1, #0
 8014ec4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014ec6:	f7ff fe01 	bl	8014acc <xTimerGenericCommand>
 8014eca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8014ecc:	6a3b      	ldr	r3, [r7, #32]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d152      	bne.n	8014f78 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8014ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ed6:	f383 8811 	msr	BASEPRI, r3
 8014eda:	f3bf 8f6f 	isb	sy
 8014ede:	f3bf 8f4f 	dsb	sy
 8014ee2:	61bb      	str	r3, [r7, #24]
}
 8014ee4:	bf00      	nop
 8014ee6:	bf00      	nop
 8014ee8:	e7fd      	b.n	8014ee6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014eec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014ef0:	f023 0301 	bic.w	r3, r3, #1
 8014ef4:	b2da      	uxtb	r2, r3
 8014ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ef8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014efc:	e03d      	b.n	8014f7a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8014efe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f04:	f043 0301 	orr.w	r3, r3, #1
 8014f08:	b2da      	uxtb	r2, r3
 8014f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8014f10:	68ba      	ldr	r2, [r7, #8]
 8014f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8014f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f18:	699b      	ldr	r3, [r3, #24]
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d10b      	bne.n	8014f36 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8014f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f22:	f383 8811 	msr	BASEPRI, r3
 8014f26:	f3bf 8f6f 	isb	sy
 8014f2a:	f3bf 8f4f 	dsb	sy
 8014f2e:	617b      	str	r3, [r7, #20]
}
 8014f30:	bf00      	nop
 8014f32:	bf00      	nop
 8014f34:	e7fd      	b.n	8014f32 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8014f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f38:	699a      	ldr	r2, [r3, #24]
 8014f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f3c:	18d1      	adds	r1, r2, r3
 8014f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f44:	f7ff ff04 	bl	8014d50 <prvInsertTimerInActiveList>
					break;
 8014f48:	e017      	b.n	8014f7a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8014f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f50:	f003 0302 	and.w	r3, r3, #2
 8014f54:	2b00      	cmp	r3, #0
 8014f56:	d103      	bne.n	8014f60 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8014f58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f5a:	f000 fbe5 	bl	8015728 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8014f5e:	e00c      	b.n	8014f7a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8014f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014f66:	f023 0301 	bic.w	r3, r3, #1
 8014f6a:	b2da      	uxtb	r2, r3
 8014f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8014f72:	e002      	b.n	8014f7a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8014f74:	bf00      	nop
 8014f76:	e000      	b.n	8014f7a <prvProcessReceivedCommands+0x1a6>
					break;
 8014f78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8014f7a:	4b08      	ldr	r3, [pc, #32]	@ (8014f9c <prvProcessReceivedCommands+0x1c8>)
 8014f7c:	681b      	ldr	r3, [r3, #0]
 8014f7e:	1d39      	adds	r1, r7, #4
 8014f80:	2200      	movs	r2, #0
 8014f82:	4618      	mov	r0, r3
 8014f84:	f7fe fbce 	bl	8013724 <xQueueReceive>
 8014f88:	4603      	mov	r3, r0
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	f47f af26 	bne.w	8014ddc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8014f90:	bf00      	nop
 8014f92:	bf00      	nop
 8014f94:	3730      	adds	r7, #48	@ 0x30
 8014f96:	46bd      	mov	sp, r7
 8014f98:	bd80      	pop	{r7, pc}
 8014f9a:	bf00      	nop
 8014f9c:	24002674 	.word	0x24002674

08014fa0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8014fa0:	b580      	push	{r7, lr}
 8014fa2:	b088      	sub	sp, #32
 8014fa4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8014fa6:	e049      	b.n	801503c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8014fa8:	4b2e      	ldr	r3, [pc, #184]	@ (8015064 <prvSwitchTimerLists+0xc4>)
 8014faa:	681b      	ldr	r3, [r3, #0]
 8014fac:	68db      	ldr	r3, [r3, #12]
 8014fae:	681b      	ldr	r3, [r3, #0]
 8014fb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8015064 <prvSwitchTimerLists+0xc4>)
 8014fb4:	681b      	ldr	r3, [r3, #0]
 8014fb6:	68db      	ldr	r3, [r3, #12]
 8014fb8:	68db      	ldr	r3, [r3, #12]
 8014fba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8014fbc:	68fb      	ldr	r3, [r7, #12]
 8014fbe:	3304      	adds	r3, #4
 8014fc0:	4618      	mov	r0, r3
 8014fc2:	f7fe f8db 	bl	801317c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8014fc6:	68fb      	ldr	r3, [r7, #12]
 8014fc8:	6a1b      	ldr	r3, [r3, #32]
 8014fca:	68f8      	ldr	r0, [r7, #12]
 8014fcc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8014fce:	68fb      	ldr	r3, [r7, #12]
 8014fd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014fd4:	f003 0304 	and.w	r3, r3, #4
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d02f      	beq.n	801503c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8014fdc:	68fb      	ldr	r3, [r7, #12]
 8014fde:	699b      	ldr	r3, [r3, #24]
 8014fe0:	693a      	ldr	r2, [r7, #16]
 8014fe2:	4413      	add	r3, r2
 8014fe4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8014fe6:	68ba      	ldr	r2, [r7, #8]
 8014fe8:	693b      	ldr	r3, [r7, #16]
 8014fea:	429a      	cmp	r2, r3
 8014fec:	d90e      	bls.n	801500c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8014fee:	68fb      	ldr	r3, [r7, #12]
 8014ff0:	68ba      	ldr	r2, [r7, #8]
 8014ff2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8014ff4:	68fb      	ldr	r3, [r7, #12]
 8014ff6:	68fa      	ldr	r2, [r7, #12]
 8014ff8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8014ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8015064 <prvSwitchTimerLists+0xc4>)
 8014ffc:	681a      	ldr	r2, [r3, #0]
 8014ffe:	68fb      	ldr	r3, [r7, #12]
 8015000:	3304      	adds	r3, #4
 8015002:	4619      	mov	r1, r3
 8015004:	4610      	mov	r0, r2
 8015006:	f7fe f880 	bl	801310a <vListInsert>
 801500a:	e017      	b.n	801503c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801500c:	2300      	movs	r3, #0
 801500e:	9300      	str	r3, [sp, #0]
 8015010:	2300      	movs	r3, #0
 8015012:	693a      	ldr	r2, [r7, #16]
 8015014:	2100      	movs	r1, #0
 8015016:	68f8      	ldr	r0, [r7, #12]
 8015018:	f7ff fd58 	bl	8014acc <xTimerGenericCommand>
 801501c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	2b00      	cmp	r3, #0
 8015022:	d10b      	bne.n	801503c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8015024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015028:	f383 8811 	msr	BASEPRI, r3
 801502c:	f3bf 8f6f 	isb	sy
 8015030:	f3bf 8f4f 	dsb	sy
 8015034:	603b      	str	r3, [r7, #0]
}
 8015036:	bf00      	nop
 8015038:	bf00      	nop
 801503a:	e7fd      	b.n	8015038 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801503c:	4b09      	ldr	r3, [pc, #36]	@ (8015064 <prvSwitchTimerLists+0xc4>)
 801503e:	681b      	ldr	r3, [r3, #0]
 8015040:	681b      	ldr	r3, [r3, #0]
 8015042:	2b00      	cmp	r3, #0
 8015044:	d1b0      	bne.n	8014fa8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8015046:	4b07      	ldr	r3, [pc, #28]	@ (8015064 <prvSwitchTimerLists+0xc4>)
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 801504c:	4b06      	ldr	r3, [pc, #24]	@ (8015068 <prvSwitchTimerLists+0xc8>)
 801504e:	681b      	ldr	r3, [r3, #0]
 8015050:	4a04      	ldr	r2, [pc, #16]	@ (8015064 <prvSwitchTimerLists+0xc4>)
 8015052:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015054:	4a04      	ldr	r2, [pc, #16]	@ (8015068 <prvSwitchTimerLists+0xc8>)
 8015056:	697b      	ldr	r3, [r7, #20]
 8015058:	6013      	str	r3, [r2, #0]
}
 801505a:	bf00      	nop
 801505c:	3718      	adds	r7, #24
 801505e:	46bd      	mov	sp, r7
 8015060:	bd80      	pop	{r7, pc}
 8015062:	bf00      	nop
 8015064:	2400266c 	.word	0x2400266c
 8015068:	24002670 	.word	0x24002670

0801506c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 801506c:	b580      	push	{r7, lr}
 801506e:	b082      	sub	sp, #8
 8015070:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8015072:	f000 f969 	bl	8015348 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8015076:	4b15      	ldr	r3, [pc, #84]	@ (80150cc <prvCheckForValidListAndQueue+0x60>)
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	2b00      	cmp	r3, #0
 801507c:	d120      	bne.n	80150c0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 801507e:	4814      	ldr	r0, [pc, #80]	@ (80150d0 <prvCheckForValidListAndQueue+0x64>)
 8015080:	f7fd fff2 	bl	8013068 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015084:	4813      	ldr	r0, [pc, #76]	@ (80150d4 <prvCheckForValidListAndQueue+0x68>)
 8015086:	f7fd ffef 	bl	8013068 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801508a:	4b13      	ldr	r3, [pc, #76]	@ (80150d8 <prvCheckForValidListAndQueue+0x6c>)
 801508c:	4a10      	ldr	r2, [pc, #64]	@ (80150d0 <prvCheckForValidListAndQueue+0x64>)
 801508e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8015090:	4b12      	ldr	r3, [pc, #72]	@ (80150dc <prvCheckForValidListAndQueue+0x70>)
 8015092:	4a10      	ldr	r2, [pc, #64]	@ (80150d4 <prvCheckForValidListAndQueue+0x68>)
 8015094:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015096:	2300      	movs	r3, #0
 8015098:	9300      	str	r3, [sp, #0]
 801509a:	4b11      	ldr	r3, [pc, #68]	@ (80150e0 <prvCheckForValidListAndQueue+0x74>)
 801509c:	4a11      	ldr	r2, [pc, #68]	@ (80150e4 <prvCheckForValidListAndQueue+0x78>)
 801509e:	2110      	movs	r1, #16
 80150a0:	200a      	movs	r0, #10
 80150a2:	f7fe f8ff 	bl	80132a4 <xQueueGenericCreateStatic>
 80150a6:	4603      	mov	r3, r0
 80150a8:	4a08      	ldr	r2, [pc, #32]	@ (80150cc <prvCheckForValidListAndQueue+0x60>)
 80150aa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80150ac:	4b07      	ldr	r3, [pc, #28]	@ (80150cc <prvCheckForValidListAndQueue+0x60>)
 80150ae:	681b      	ldr	r3, [r3, #0]
 80150b0:	2b00      	cmp	r3, #0
 80150b2:	d005      	beq.n	80150c0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80150b4:	4b05      	ldr	r3, [pc, #20]	@ (80150cc <prvCheckForValidListAndQueue+0x60>)
 80150b6:	681b      	ldr	r3, [r3, #0]
 80150b8:	490b      	ldr	r1, [pc, #44]	@ (80150e8 <prvCheckForValidListAndQueue+0x7c>)
 80150ba:	4618      	mov	r0, r3
 80150bc:	f7fe fd24 	bl	8013b08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80150c0:	f000 f974 	bl	80153ac <vPortExitCritical>
}
 80150c4:	bf00      	nop
 80150c6:	46bd      	mov	sp, r7
 80150c8:	bd80      	pop	{r7, pc}
 80150ca:	bf00      	nop
 80150cc:	24002674 	.word	0x24002674
 80150d0:	24002644 	.word	0x24002644
 80150d4:	24002658 	.word	0x24002658
 80150d8:	2400266c 	.word	0x2400266c
 80150dc:	24002670 	.word	0x24002670
 80150e0:	24002720 	.word	0x24002720
 80150e4:	24002680 	.word	0x24002680
 80150e8:	08016f90 	.word	0x08016f90

080150ec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80150ec:	b480      	push	{r7}
 80150ee:	b085      	sub	sp, #20
 80150f0:	af00      	add	r7, sp, #0
 80150f2:	60f8      	str	r0, [r7, #12]
 80150f4:	60b9      	str	r1, [r7, #8]
 80150f6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80150f8:	68fb      	ldr	r3, [r7, #12]
 80150fa:	3b04      	subs	r3, #4
 80150fc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80150fe:	68fb      	ldr	r3, [r7, #12]
 8015100:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8015104:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015106:	68fb      	ldr	r3, [r7, #12]
 8015108:	3b04      	subs	r3, #4
 801510a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801510c:	68bb      	ldr	r3, [r7, #8]
 801510e:	f023 0201 	bic.w	r2, r3, #1
 8015112:	68fb      	ldr	r3, [r7, #12]
 8015114:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8015116:	68fb      	ldr	r3, [r7, #12]
 8015118:	3b04      	subs	r3, #4
 801511a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 801511c:	4a0c      	ldr	r2, [pc, #48]	@ (8015150 <pxPortInitialiseStack+0x64>)
 801511e:	68fb      	ldr	r3, [r7, #12]
 8015120:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8015122:	68fb      	ldr	r3, [r7, #12]
 8015124:	3b14      	subs	r3, #20
 8015126:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8015128:	687a      	ldr	r2, [r7, #4]
 801512a:	68fb      	ldr	r3, [r7, #12]
 801512c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 801512e:	68fb      	ldr	r3, [r7, #12]
 8015130:	3b04      	subs	r3, #4
 8015132:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8015134:	68fb      	ldr	r3, [r7, #12]
 8015136:	f06f 0202 	mvn.w	r2, #2
 801513a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 801513c:	68fb      	ldr	r3, [r7, #12]
 801513e:	3b20      	subs	r3, #32
 8015140:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8015142:	68fb      	ldr	r3, [r7, #12]
}
 8015144:	4618      	mov	r0, r3
 8015146:	3714      	adds	r7, #20
 8015148:	46bd      	mov	sp, r7
 801514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801514e:	4770      	bx	lr
 8015150:	08015155 	.word	0x08015155

08015154 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015154:	b480      	push	{r7}
 8015156:	b085      	sub	sp, #20
 8015158:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801515a:	2300      	movs	r3, #0
 801515c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 801515e:	4b13      	ldr	r3, [pc, #76]	@ (80151ac <prvTaskExitError+0x58>)
 8015160:	681b      	ldr	r3, [r3, #0]
 8015162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015166:	d00b      	beq.n	8015180 <prvTaskExitError+0x2c>
	__asm volatile
 8015168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801516c:	f383 8811 	msr	BASEPRI, r3
 8015170:	f3bf 8f6f 	isb	sy
 8015174:	f3bf 8f4f 	dsb	sy
 8015178:	60fb      	str	r3, [r7, #12]
}
 801517a:	bf00      	nop
 801517c:	bf00      	nop
 801517e:	e7fd      	b.n	801517c <prvTaskExitError+0x28>
	__asm volatile
 8015180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015184:	f383 8811 	msr	BASEPRI, r3
 8015188:	f3bf 8f6f 	isb	sy
 801518c:	f3bf 8f4f 	dsb	sy
 8015190:	60bb      	str	r3, [r7, #8]
}
 8015192:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015194:	bf00      	nop
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d0fc      	beq.n	8015196 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801519c:	bf00      	nop
 801519e:	bf00      	nop
 80151a0:	3714      	adds	r7, #20
 80151a2:	46bd      	mov	sp, r7
 80151a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151a8:	4770      	bx	lr
 80151aa:	bf00      	nop
 80151ac:	2400009c 	.word	0x2400009c

080151b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80151b0:	4b07      	ldr	r3, [pc, #28]	@ (80151d0 <pxCurrentTCBConst2>)
 80151b2:	6819      	ldr	r1, [r3, #0]
 80151b4:	6808      	ldr	r0, [r1, #0]
 80151b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151ba:	f380 8809 	msr	PSP, r0
 80151be:	f3bf 8f6f 	isb	sy
 80151c2:	f04f 0000 	mov.w	r0, #0
 80151c6:	f380 8811 	msr	BASEPRI, r0
 80151ca:	4770      	bx	lr
 80151cc:	f3af 8000 	nop.w

080151d0 <pxCurrentTCBConst2>:
 80151d0:	24002144 	.word	0x24002144
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80151d4:	bf00      	nop
 80151d6:	bf00      	nop

080151d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80151d8:	4808      	ldr	r0, [pc, #32]	@ (80151fc <prvPortStartFirstTask+0x24>)
 80151da:	6800      	ldr	r0, [r0, #0]
 80151dc:	6800      	ldr	r0, [r0, #0]
 80151de:	f380 8808 	msr	MSP, r0
 80151e2:	f04f 0000 	mov.w	r0, #0
 80151e6:	f380 8814 	msr	CONTROL, r0
 80151ea:	b662      	cpsie	i
 80151ec:	b661      	cpsie	f
 80151ee:	f3bf 8f4f 	dsb	sy
 80151f2:	f3bf 8f6f 	isb	sy
 80151f6:	df00      	svc	0
 80151f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80151fa:	bf00      	nop
 80151fc:	e000ed08 	.word	0xe000ed08

08015200 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015200:	b580      	push	{r7, lr}
 8015202:	b086      	sub	sp, #24
 8015204:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8015206:	4b47      	ldr	r3, [pc, #284]	@ (8015324 <xPortStartScheduler+0x124>)
 8015208:	681b      	ldr	r3, [r3, #0]
 801520a:	4a47      	ldr	r2, [pc, #284]	@ (8015328 <xPortStartScheduler+0x128>)
 801520c:	4293      	cmp	r3, r2
 801520e:	d10b      	bne.n	8015228 <xPortStartScheduler+0x28>
	__asm volatile
 8015210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015214:	f383 8811 	msr	BASEPRI, r3
 8015218:	f3bf 8f6f 	isb	sy
 801521c:	f3bf 8f4f 	dsb	sy
 8015220:	60fb      	str	r3, [r7, #12]
}
 8015222:	bf00      	nop
 8015224:	bf00      	nop
 8015226:	e7fd      	b.n	8015224 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8015228:	4b3e      	ldr	r3, [pc, #248]	@ (8015324 <xPortStartScheduler+0x124>)
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	4a3f      	ldr	r2, [pc, #252]	@ (801532c <xPortStartScheduler+0x12c>)
 801522e:	4293      	cmp	r3, r2
 8015230:	d10b      	bne.n	801524a <xPortStartScheduler+0x4a>
	__asm volatile
 8015232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015236:	f383 8811 	msr	BASEPRI, r3
 801523a:	f3bf 8f6f 	isb	sy
 801523e:	f3bf 8f4f 	dsb	sy
 8015242:	613b      	str	r3, [r7, #16]
}
 8015244:	bf00      	nop
 8015246:	bf00      	nop
 8015248:	e7fd      	b.n	8015246 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801524a:	4b39      	ldr	r3, [pc, #228]	@ (8015330 <xPortStartScheduler+0x130>)
 801524c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801524e:	697b      	ldr	r3, [r7, #20]
 8015250:	781b      	ldrb	r3, [r3, #0]
 8015252:	b2db      	uxtb	r3, r3
 8015254:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015256:	697b      	ldr	r3, [r7, #20]
 8015258:	22ff      	movs	r2, #255	@ 0xff
 801525a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801525c:	697b      	ldr	r3, [r7, #20]
 801525e:	781b      	ldrb	r3, [r3, #0]
 8015260:	b2db      	uxtb	r3, r3
 8015262:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015264:	78fb      	ldrb	r3, [r7, #3]
 8015266:	b2db      	uxtb	r3, r3
 8015268:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801526c:	b2da      	uxtb	r2, r3
 801526e:	4b31      	ldr	r3, [pc, #196]	@ (8015334 <xPortStartScheduler+0x134>)
 8015270:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015272:	4b31      	ldr	r3, [pc, #196]	@ (8015338 <xPortStartScheduler+0x138>)
 8015274:	2207      	movs	r2, #7
 8015276:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015278:	e009      	b.n	801528e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801527a:	4b2f      	ldr	r3, [pc, #188]	@ (8015338 <xPortStartScheduler+0x138>)
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	3b01      	subs	r3, #1
 8015280:	4a2d      	ldr	r2, [pc, #180]	@ (8015338 <xPortStartScheduler+0x138>)
 8015282:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015284:	78fb      	ldrb	r3, [r7, #3]
 8015286:	b2db      	uxtb	r3, r3
 8015288:	005b      	lsls	r3, r3, #1
 801528a:	b2db      	uxtb	r3, r3
 801528c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801528e:	78fb      	ldrb	r3, [r7, #3]
 8015290:	b2db      	uxtb	r3, r3
 8015292:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015296:	2b80      	cmp	r3, #128	@ 0x80
 8015298:	d0ef      	beq.n	801527a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801529a:	4b27      	ldr	r3, [pc, #156]	@ (8015338 <xPortStartScheduler+0x138>)
 801529c:	681b      	ldr	r3, [r3, #0]
 801529e:	f1c3 0307 	rsb	r3, r3, #7
 80152a2:	2b04      	cmp	r3, #4
 80152a4:	d00b      	beq.n	80152be <xPortStartScheduler+0xbe>
	__asm volatile
 80152a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152aa:	f383 8811 	msr	BASEPRI, r3
 80152ae:	f3bf 8f6f 	isb	sy
 80152b2:	f3bf 8f4f 	dsb	sy
 80152b6:	60bb      	str	r3, [r7, #8]
}
 80152b8:	bf00      	nop
 80152ba:	bf00      	nop
 80152bc:	e7fd      	b.n	80152ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80152be:	4b1e      	ldr	r3, [pc, #120]	@ (8015338 <xPortStartScheduler+0x138>)
 80152c0:	681b      	ldr	r3, [r3, #0]
 80152c2:	021b      	lsls	r3, r3, #8
 80152c4:	4a1c      	ldr	r2, [pc, #112]	@ (8015338 <xPortStartScheduler+0x138>)
 80152c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80152c8:	4b1b      	ldr	r3, [pc, #108]	@ (8015338 <xPortStartScheduler+0x138>)
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80152d0:	4a19      	ldr	r2, [pc, #100]	@ (8015338 <xPortStartScheduler+0x138>)
 80152d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80152d4:	687b      	ldr	r3, [r7, #4]
 80152d6:	b2da      	uxtb	r2, r3
 80152d8:	697b      	ldr	r3, [r7, #20]
 80152da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80152dc:	4b17      	ldr	r3, [pc, #92]	@ (801533c <xPortStartScheduler+0x13c>)
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	4a16      	ldr	r2, [pc, #88]	@ (801533c <xPortStartScheduler+0x13c>)
 80152e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80152e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80152e8:	4b14      	ldr	r3, [pc, #80]	@ (801533c <xPortStartScheduler+0x13c>)
 80152ea:	681b      	ldr	r3, [r3, #0]
 80152ec:	4a13      	ldr	r2, [pc, #76]	@ (801533c <xPortStartScheduler+0x13c>)
 80152ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80152f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80152f4:	f000 f8da 	bl	80154ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80152f8:	4b11      	ldr	r3, [pc, #68]	@ (8015340 <xPortStartScheduler+0x140>)
 80152fa:	2200      	movs	r2, #0
 80152fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80152fe:	f000 f8f9 	bl	80154f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015302:	4b10      	ldr	r3, [pc, #64]	@ (8015344 <xPortStartScheduler+0x144>)
 8015304:	681b      	ldr	r3, [r3, #0]
 8015306:	4a0f      	ldr	r2, [pc, #60]	@ (8015344 <xPortStartScheduler+0x144>)
 8015308:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801530c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801530e:	f7ff ff63 	bl	80151d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015312:	f7ff f831 	bl	8014378 <vTaskSwitchContext>
	prvTaskExitError();
 8015316:	f7ff ff1d 	bl	8015154 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801531a:	2300      	movs	r3, #0
}
 801531c:	4618      	mov	r0, r3
 801531e:	3718      	adds	r7, #24
 8015320:	46bd      	mov	sp, r7
 8015322:	bd80      	pop	{r7, pc}
 8015324:	e000ed00 	.word	0xe000ed00
 8015328:	410fc271 	.word	0x410fc271
 801532c:	410fc270 	.word	0x410fc270
 8015330:	e000e400 	.word	0xe000e400
 8015334:	24002770 	.word	0x24002770
 8015338:	24002774 	.word	0x24002774
 801533c:	e000ed20 	.word	0xe000ed20
 8015340:	2400009c 	.word	0x2400009c
 8015344:	e000ef34 	.word	0xe000ef34

08015348 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015348:	b480      	push	{r7}
 801534a:	b083      	sub	sp, #12
 801534c:	af00      	add	r7, sp, #0
	__asm volatile
 801534e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015352:	f383 8811 	msr	BASEPRI, r3
 8015356:	f3bf 8f6f 	isb	sy
 801535a:	f3bf 8f4f 	dsb	sy
 801535e:	607b      	str	r3, [r7, #4]
}
 8015360:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015362:	4b10      	ldr	r3, [pc, #64]	@ (80153a4 <vPortEnterCritical+0x5c>)
 8015364:	681b      	ldr	r3, [r3, #0]
 8015366:	3301      	adds	r3, #1
 8015368:	4a0e      	ldr	r2, [pc, #56]	@ (80153a4 <vPortEnterCritical+0x5c>)
 801536a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801536c:	4b0d      	ldr	r3, [pc, #52]	@ (80153a4 <vPortEnterCritical+0x5c>)
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	2b01      	cmp	r3, #1
 8015372:	d110      	bne.n	8015396 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015374:	4b0c      	ldr	r3, [pc, #48]	@ (80153a8 <vPortEnterCritical+0x60>)
 8015376:	681b      	ldr	r3, [r3, #0]
 8015378:	b2db      	uxtb	r3, r3
 801537a:	2b00      	cmp	r3, #0
 801537c:	d00b      	beq.n	8015396 <vPortEnterCritical+0x4e>
	__asm volatile
 801537e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015382:	f383 8811 	msr	BASEPRI, r3
 8015386:	f3bf 8f6f 	isb	sy
 801538a:	f3bf 8f4f 	dsb	sy
 801538e:	603b      	str	r3, [r7, #0]
}
 8015390:	bf00      	nop
 8015392:	bf00      	nop
 8015394:	e7fd      	b.n	8015392 <vPortEnterCritical+0x4a>
	}
}
 8015396:	bf00      	nop
 8015398:	370c      	adds	r7, #12
 801539a:	46bd      	mov	sp, r7
 801539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153a0:	4770      	bx	lr
 80153a2:	bf00      	nop
 80153a4:	2400009c 	.word	0x2400009c
 80153a8:	e000ed04 	.word	0xe000ed04

080153ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80153ac:	b480      	push	{r7}
 80153ae:	b083      	sub	sp, #12
 80153b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80153b2:	4b12      	ldr	r3, [pc, #72]	@ (80153fc <vPortExitCritical+0x50>)
 80153b4:	681b      	ldr	r3, [r3, #0]
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d10b      	bne.n	80153d2 <vPortExitCritical+0x26>
	__asm volatile
 80153ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153be:	f383 8811 	msr	BASEPRI, r3
 80153c2:	f3bf 8f6f 	isb	sy
 80153c6:	f3bf 8f4f 	dsb	sy
 80153ca:	607b      	str	r3, [r7, #4]
}
 80153cc:	bf00      	nop
 80153ce:	bf00      	nop
 80153d0:	e7fd      	b.n	80153ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80153d2:	4b0a      	ldr	r3, [pc, #40]	@ (80153fc <vPortExitCritical+0x50>)
 80153d4:	681b      	ldr	r3, [r3, #0]
 80153d6:	3b01      	subs	r3, #1
 80153d8:	4a08      	ldr	r2, [pc, #32]	@ (80153fc <vPortExitCritical+0x50>)
 80153da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80153dc:	4b07      	ldr	r3, [pc, #28]	@ (80153fc <vPortExitCritical+0x50>)
 80153de:	681b      	ldr	r3, [r3, #0]
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	d105      	bne.n	80153f0 <vPortExitCritical+0x44>
 80153e4:	2300      	movs	r3, #0
 80153e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80153e8:	683b      	ldr	r3, [r7, #0]
 80153ea:	f383 8811 	msr	BASEPRI, r3
}
 80153ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80153f0:	bf00      	nop
 80153f2:	370c      	adds	r7, #12
 80153f4:	46bd      	mov	sp, r7
 80153f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153fa:	4770      	bx	lr
 80153fc:	2400009c 	.word	0x2400009c

08015400 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015400:	f3ef 8009 	mrs	r0, PSP
 8015404:	f3bf 8f6f 	isb	sy
 8015408:	4b15      	ldr	r3, [pc, #84]	@ (8015460 <pxCurrentTCBConst>)
 801540a:	681a      	ldr	r2, [r3, #0]
 801540c:	f01e 0f10 	tst.w	lr, #16
 8015410:	bf08      	it	eq
 8015412:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015416:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801541a:	6010      	str	r0, [r2, #0]
 801541c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015420:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8015424:	f380 8811 	msr	BASEPRI, r0
 8015428:	f3bf 8f4f 	dsb	sy
 801542c:	f3bf 8f6f 	isb	sy
 8015430:	f7fe ffa2 	bl	8014378 <vTaskSwitchContext>
 8015434:	f04f 0000 	mov.w	r0, #0
 8015438:	f380 8811 	msr	BASEPRI, r0
 801543c:	bc09      	pop	{r0, r3}
 801543e:	6819      	ldr	r1, [r3, #0]
 8015440:	6808      	ldr	r0, [r1, #0]
 8015442:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015446:	f01e 0f10 	tst.w	lr, #16
 801544a:	bf08      	it	eq
 801544c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015450:	f380 8809 	msr	PSP, r0
 8015454:	f3bf 8f6f 	isb	sy
 8015458:	4770      	bx	lr
 801545a:	bf00      	nop
 801545c:	f3af 8000 	nop.w

08015460 <pxCurrentTCBConst>:
 8015460:	24002144 	.word	0x24002144
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015464:	bf00      	nop
 8015466:	bf00      	nop

08015468 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015468:	b580      	push	{r7, lr}
 801546a:	b082      	sub	sp, #8
 801546c:	af00      	add	r7, sp, #0
	__asm volatile
 801546e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015472:	f383 8811 	msr	BASEPRI, r3
 8015476:	f3bf 8f6f 	isb	sy
 801547a:	f3bf 8f4f 	dsb	sy
 801547e:	607b      	str	r3, [r7, #4]
}
 8015480:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015482:	f7fe febf 	bl	8014204 <xTaskIncrementTick>
 8015486:	4603      	mov	r3, r0
 8015488:	2b00      	cmp	r3, #0
 801548a:	d003      	beq.n	8015494 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801548c:	4b06      	ldr	r3, [pc, #24]	@ (80154a8 <xPortSysTickHandler+0x40>)
 801548e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015492:	601a      	str	r2, [r3, #0]
 8015494:	2300      	movs	r3, #0
 8015496:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015498:	683b      	ldr	r3, [r7, #0]
 801549a:	f383 8811 	msr	BASEPRI, r3
}
 801549e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80154a0:	bf00      	nop
 80154a2:	3708      	adds	r7, #8
 80154a4:	46bd      	mov	sp, r7
 80154a6:	bd80      	pop	{r7, pc}
 80154a8:	e000ed04 	.word	0xe000ed04

080154ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80154ac:	b480      	push	{r7}
 80154ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80154b0:	4b0b      	ldr	r3, [pc, #44]	@ (80154e0 <vPortSetupTimerInterrupt+0x34>)
 80154b2:	2200      	movs	r2, #0
 80154b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80154b6:	4b0b      	ldr	r3, [pc, #44]	@ (80154e4 <vPortSetupTimerInterrupt+0x38>)
 80154b8:	2200      	movs	r2, #0
 80154ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80154bc:	4b0a      	ldr	r3, [pc, #40]	@ (80154e8 <vPortSetupTimerInterrupt+0x3c>)
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	4a0a      	ldr	r2, [pc, #40]	@ (80154ec <vPortSetupTimerInterrupt+0x40>)
 80154c2:	fba2 2303 	umull	r2, r3, r2, r3
 80154c6:	099b      	lsrs	r3, r3, #6
 80154c8:	4a09      	ldr	r2, [pc, #36]	@ (80154f0 <vPortSetupTimerInterrupt+0x44>)
 80154ca:	3b01      	subs	r3, #1
 80154cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80154ce:	4b04      	ldr	r3, [pc, #16]	@ (80154e0 <vPortSetupTimerInterrupt+0x34>)
 80154d0:	2207      	movs	r2, #7
 80154d2:	601a      	str	r2, [r3, #0]
}
 80154d4:	bf00      	nop
 80154d6:	46bd      	mov	sp, r7
 80154d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154dc:	4770      	bx	lr
 80154de:	bf00      	nop
 80154e0:	e000e010 	.word	0xe000e010
 80154e4:	e000e018 	.word	0xe000e018
 80154e8:	24000000 	.word	0x24000000
 80154ec:	10624dd3 	.word	0x10624dd3
 80154f0:	e000e014 	.word	0xe000e014

080154f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80154f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8015504 <vPortEnableVFP+0x10>
 80154f8:	6801      	ldr	r1, [r0, #0]
 80154fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80154fe:	6001      	str	r1, [r0, #0]
 8015500:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015502:	bf00      	nop
 8015504:	e000ed88 	.word	0xe000ed88

08015508 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015508:	b480      	push	{r7}
 801550a:	b085      	sub	sp, #20
 801550c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801550e:	f3ef 8305 	mrs	r3, IPSR
 8015512:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015514:	68fb      	ldr	r3, [r7, #12]
 8015516:	2b0f      	cmp	r3, #15
 8015518:	d915      	bls.n	8015546 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801551a:	4a18      	ldr	r2, [pc, #96]	@ (801557c <vPortValidateInterruptPriority+0x74>)
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	4413      	add	r3, r2
 8015520:	781b      	ldrb	r3, [r3, #0]
 8015522:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015524:	4b16      	ldr	r3, [pc, #88]	@ (8015580 <vPortValidateInterruptPriority+0x78>)
 8015526:	781b      	ldrb	r3, [r3, #0]
 8015528:	7afa      	ldrb	r2, [r7, #11]
 801552a:	429a      	cmp	r2, r3
 801552c:	d20b      	bcs.n	8015546 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801552e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015532:	f383 8811 	msr	BASEPRI, r3
 8015536:	f3bf 8f6f 	isb	sy
 801553a:	f3bf 8f4f 	dsb	sy
 801553e:	607b      	str	r3, [r7, #4]
}
 8015540:	bf00      	nop
 8015542:	bf00      	nop
 8015544:	e7fd      	b.n	8015542 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015546:	4b0f      	ldr	r3, [pc, #60]	@ (8015584 <vPortValidateInterruptPriority+0x7c>)
 8015548:	681b      	ldr	r3, [r3, #0]
 801554a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801554e:	4b0e      	ldr	r3, [pc, #56]	@ (8015588 <vPortValidateInterruptPriority+0x80>)
 8015550:	681b      	ldr	r3, [r3, #0]
 8015552:	429a      	cmp	r2, r3
 8015554:	d90b      	bls.n	801556e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8015556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801555a:	f383 8811 	msr	BASEPRI, r3
 801555e:	f3bf 8f6f 	isb	sy
 8015562:	f3bf 8f4f 	dsb	sy
 8015566:	603b      	str	r3, [r7, #0]
}
 8015568:	bf00      	nop
 801556a:	bf00      	nop
 801556c:	e7fd      	b.n	801556a <vPortValidateInterruptPriority+0x62>
	}
 801556e:	bf00      	nop
 8015570:	3714      	adds	r7, #20
 8015572:	46bd      	mov	sp, r7
 8015574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015578:	4770      	bx	lr
 801557a:	bf00      	nop
 801557c:	e000e3f0 	.word	0xe000e3f0
 8015580:	24002770 	.word	0x24002770
 8015584:	e000ed0c 	.word	0xe000ed0c
 8015588:	24002774 	.word	0x24002774

0801558c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801558c:	b580      	push	{r7, lr}
 801558e:	b08a      	sub	sp, #40	@ 0x28
 8015590:	af00      	add	r7, sp, #0
 8015592:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015594:	2300      	movs	r3, #0
 8015596:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015598:	f7fe fd78 	bl	801408c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801559c:	4b5c      	ldr	r3, [pc, #368]	@ (8015710 <pvPortMalloc+0x184>)
 801559e:	681b      	ldr	r3, [r3, #0]
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d101      	bne.n	80155a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80155a4:	f000 f924 	bl	80157f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80155a8:	4b5a      	ldr	r3, [pc, #360]	@ (8015714 <pvPortMalloc+0x188>)
 80155aa:	681a      	ldr	r2, [r3, #0]
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	4013      	ands	r3, r2
 80155b0:	2b00      	cmp	r3, #0
 80155b2:	f040 8095 	bne.w	80156e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	2b00      	cmp	r3, #0
 80155ba:	d01e      	beq.n	80155fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80155bc:	2208      	movs	r2, #8
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	4413      	add	r3, r2
 80155c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	f003 0307 	and.w	r3, r3, #7
 80155ca:	2b00      	cmp	r3, #0
 80155cc:	d015      	beq.n	80155fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	f023 0307 	bic.w	r3, r3, #7
 80155d4:	3308      	adds	r3, #8
 80155d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	f003 0307 	and.w	r3, r3, #7
 80155de:	2b00      	cmp	r3, #0
 80155e0:	d00b      	beq.n	80155fa <pvPortMalloc+0x6e>
	__asm volatile
 80155e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155e6:	f383 8811 	msr	BASEPRI, r3
 80155ea:	f3bf 8f6f 	isb	sy
 80155ee:	f3bf 8f4f 	dsb	sy
 80155f2:	617b      	str	r3, [r7, #20]
}
 80155f4:	bf00      	nop
 80155f6:	bf00      	nop
 80155f8:	e7fd      	b.n	80155f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d06f      	beq.n	80156e0 <pvPortMalloc+0x154>
 8015600:	4b45      	ldr	r3, [pc, #276]	@ (8015718 <pvPortMalloc+0x18c>)
 8015602:	681b      	ldr	r3, [r3, #0]
 8015604:	687a      	ldr	r2, [r7, #4]
 8015606:	429a      	cmp	r2, r3
 8015608:	d86a      	bhi.n	80156e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801560a:	4b44      	ldr	r3, [pc, #272]	@ (801571c <pvPortMalloc+0x190>)
 801560c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801560e:	4b43      	ldr	r3, [pc, #268]	@ (801571c <pvPortMalloc+0x190>)
 8015610:	681b      	ldr	r3, [r3, #0]
 8015612:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015614:	e004      	b.n	8015620 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015618:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801561a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801561c:	681b      	ldr	r3, [r3, #0]
 801561e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015622:	685b      	ldr	r3, [r3, #4]
 8015624:	687a      	ldr	r2, [r7, #4]
 8015626:	429a      	cmp	r2, r3
 8015628:	d903      	bls.n	8015632 <pvPortMalloc+0xa6>
 801562a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801562c:	681b      	ldr	r3, [r3, #0]
 801562e:	2b00      	cmp	r3, #0
 8015630:	d1f1      	bne.n	8015616 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015632:	4b37      	ldr	r3, [pc, #220]	@ (8015710 <pvPortMalloc+0x184>)
 8015634:	681b      	ldr	r3, [r3, #0]
 8015636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015638:	429a      	cmp	r2, r3
 801563a:	d051      	beq.n	80156e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801563c:	6a3b      	ldr	r3, [r7, #32]
 801563e:	681b      	ldr	r3, [r3, #0]
 8015640:	2208      	movs	r2, #8
 8015642:	4413      	add	r3, r2
 8015644:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015648:	681a      	ldr	r2, [r3, #0]
 801564a:	6a3b      	ldr	r3, [r7, #32]
 801564c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015650:	685a      	ldr	r2, [r3, #4]
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	1ad2      	subs	r2, r2, r3
 8015656:	2308      	movs	r3, #8
 8015658:	005b      	lsls	r3, r3, #1
 801565a:	429a      	cmp	r2, r3
 801565c:	d920      	bls.n	80156a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801565e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	4413      	add	r3, r2
 8015664:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015666:	69bb      	ldr	r3, [r7, #24]
 8015668:	f003 0307 	and.w	r3, r3, #7
 801566c:	2b00      	cmp	r3, #0
 801566e:	d00b      	beq.n	8015688 <pvPortMalloc+0xfc>
	__asm volatile
 8015670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015674:	f383 8811 	msr	BASEPRI, r3
 8015678:	f3bf 8f6f 	isb	sy
 801567c:	f3bf 8f4f 	dsb	sy
 8015680:	613b      	str	r3, [r7, #16]
}
 8015682:	bf00      	nop
 8015684:	bf00      	nop
 8015686:	e7fd      	b.n	8015684 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801568a:	685a      	ldr	r2, [r3, #4]
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	1ad2      	subs	r2, r2, r3
 8015690:	69bb      	ldr	r3, [r7, #24]
 8015692:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015696:	687a      	ldr	r2, [r7, #4]
 8015698:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801569a:	69b8      	ldr	r0, [r7, #24]
 801569c:	f000 f90a 	bl	80158b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80156a0:	4b1d      	ldr	r3, [pc, #116]	@ (8015718 <pvPortMalloc+0x18c>)
 80156a2:	681a      	ldr	r2, [r3, #0]
 80156a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156a6:	685b      	ldr	r3, [r3, #4]
 80156a8:	1ad3      	subs	r3, r2, r3
 80156aa:	4a1b      	ldr	r2, [pc, #108]	@ (8015718 <pvPortMalloc+0x18c>)
 80156ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80156ae:	4b1a      	ldr	r3, [pc, #104]	@ (8015718 <pvPortMalloc+0x18c>)
 80156b0:	681a      	ldr	r2, [r3, #0]
 80156b2:	4b1b      	ldr	r3, [pc, #108]	@ (8015720 <pvPortMalloc+0x194>)
 80156b4:	681b      	ldr	r3, [r3, #0]
 80156b6:	429a      	cmp	r2, r3
 80156b8:	d203      	bcs.n	80156c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80156ba:	4b17      	ldr	r3, [pc, #92]	@ (8015718 <pvPortMalloc+0x18c>)
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	4a18      	ldr	r2, [pc, #96]	@ (8015720 <pvPortMalloc+0x194>)
 80156c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80156c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156c4:	685a      	ldr	r2, [r3, #4]
 80156c6:	4b13      	ldr	r3, [pc, #76]	@ (8015714 <pvPortMalloc+0x188>)
 80156c8:	681b      	ldr	r3, [r3, #0]
 80156ca:	431a      	orrs	r2, r3
 80156cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80156d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80156d2:	2200      	movs	r2, #0
 80156d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80156d6:	4b13      	ldr	r3, [pc, #76]	@ (8015724 <pvPortMalloc+0x198>)
 80156d8:	681b      	ldr	r3, [r3, #0]
 80156da:	3301      	adds	r3, #1
 80156dc:	4a11      	ldr	r2, [pc, #68]	@ (8015724 <pvPortMalloc+0x198>)
 80156de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80156e0:	f7fe fce2 	bl	80140a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80156e4:	69fb      	ldr	r3, [r7, #28]
 80156e6:	f003 0307 	and.w	r3, r3, #7
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d00b      	beq.n	8015706 <pvPortMalloc+0x17a>
	__asm volatile
 80156ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156f2:	f383 8811 	msr	BASEPRI, r3
 80156f6:	f3bf 8f6f 	isb	sy
 80156fa:	f3bf 8f4f 	dsb	sy
 80156fe:	60fb      	str	r3, [r7, #12]
}
 8015700:	bf00      	nop
 8015702:	bf00      	nop
 8015704:	e7fd      	b.n	8015702 <pvPortMalloc+0x176>
	return pvReturn;
 8015706:	69fb      	ldr	r3, [r7, #28]
}
 8015708:	4618      	mov	r0, r3
 801570a:	3728      	adds	r7, #40	@ 0x28
 801570c:	46bd      	mov	sp, r7
 801570e:	bd80      	pop	{r7, pc}
 8015710:	24012780 	.word	0x24012780
 8015714:	24012794 	.word	0x24012794
 8015718:	24012784 	.word	0x24012784
 801571c:	24012778 	.word	0x24012778
 8015720:	24012788 	.word	0x24012788
 8015724:	2401278c 	.word	0x2401278c

08015728 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015728:	b580      	push	{r7, lr}
 801572a:	b086      	sub	sp, #24
 801572c:	af00      	add	r7, sp, #0
 801572e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	2b00      	cmp	r3, #0
 8015738:	d04f      	beq.n	80157da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801573a:	2308      	movs	r3, #8
 801573c:	425b      	negs	r3, r3
 801573e:	697a      	ldr	r2, [r7, #20]
 8015740:	4413      	add	r3, r2
 8015742:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015744:	697b      	ldr	r3, [r7, #20]
 8015746:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015748:	693b      	ldr	r3, [r7, #16]
 801574a:	685a      	ldr	r2, [r3, #4]
 801574c:	4b25      	ldr	r3, [pc, #148]	@ (80157e4 <vPortFree+0xbc>)
 801574e:	681b      	ldr	r3, [r3, #0]
 8015750:	4013      	ands	r3, r2
 8015752:	2b00      	cmp	r3, #0
 8015754:	d10b      	bne.n	801576e <vPortFree+0x46>
	__asm volatile
 8015756:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801575a:	f383 8811 	msr	BASEPRI, r3
 801575e:	f3bf 8f6f 	isb	sy
 8015762:	f3bf 8f4f 	dsb	sy
 8015766:	60fb      	str	r3, [r7, #12]
}
 8015768:	bf00      	nop
 801576a:	bf00      	nop
 801576c:	e7fd      	b.n	801576a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801576e:	693b      	ldr	r3, [r7, #16]
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	2b00      	cmp	r3, #0
 8015774:	d00b      	beq.n	801578e <vPortFree+0x66>
	__asm volatile
 8015776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801577a:	f383 8811 	msr	BASEPRI, r3
 801577e:	f3bf 8f6f 	isb	sy
 8015782:	f3bf 8f4f 	dsb	sy
 8015786:	60bb      	str	r3, [r7, #8]
}
 8015788:	bf00      	nop
 801578a:	bf00      	nop
 801578c:	e7fd      	b.n	801578a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801578e:	693b      	ldr	r3, [r7, #16]
 8015790:	685a      	ldr	r2, [r3, #4]
 8015792:	4b14      	ldr	r3, [pc, #80]	@ (80157e4 <vPortFree+0xbc>)
 8015794:	681b      	ldr	r3, [r3, #0]
 8015796:	4013      	ands	r3, r2
 8015798:	2b00      	cmp	r3, #0
 801579a:	d01e      	beq.n	80157da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801579c:	693b      	ldr	r3, [r7, #16]
 801579e:	681b      	ldr	r3, [r3, #0]
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d11a      	bne.n	80157da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80157a4:	693b      	ldr	r3, [r7, #16]
 80157a6:	685a      	ldr	r2, [r3, #4]
 80157a8:	4b0e      	ldr	r3, [pc, #56]	@ (80157e4 <vPortFree+0xbc>)
 80157aa:	681b      	ldr	r3, [r3, #0]
 80157ac:	43db      	mvns	r3, r3
 80157ae:	401a      	ands	r2, r3
 80157b0:	693b      	ldr	r3, [r7, #16]
 80157b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80157b4:	f7fe fc6a 	bl	801408c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80157b8:	693b      	ldr	r3, [r7, #16]
 80157ba:	685a      	ldr	r2, [r3, #4]
 80157bc:	4b0a      	ldr	r3, [pc, #40]	@ (80157e8 <vPortFree+0xc0>)
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	4413      	add	r3, r2
 80157c2:	4a09      	ldr	r2, [pc, #36]	@ (80157e8 <vPortFree+0xc0>)
 80157c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80157c6:	6938      	ldr	r0, [r7, #16]
 80157c8:	f000 f874 	bl	80158b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80157cc:	4b07      	ldr	r3, [pc, #28]	@ (80157ec <vPortFree+0xc4>)
 80157ce:	681b      	ldr	r3, [r3, #0]
 80157d0:	3301      	adds	r3, #1
 80157d2:	4a06      	ldr	r2, [pc, #24]	@ (80157ec <vPortFree+0xc4>)
 80157d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80157d6:	f7fe fc67 	bl	80140a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80157da:	bf00      	nop
 80157dc:	3718      	adds	r7, #24
 80157de:	46bd      	mov	sp, r7
 80157e0:	bd80      	pop	{r7, pc}
 80157e2:	bf00      	nop
 80157e4:	24012794 	.word	0x24012794
 80157e8:	24012784 	.word	0x24012784
 80157ec:	24012790 	.word	0x24012790

080157f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80157f0:	b480      	push	{r7}
 80157f2:	b085      	sub	sp, #20
 80157f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80157f6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80157fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80157fc:	4b27      	ldr	r3, [pc, #156]	@ (801589c <prvHeapInit+0xac>)
 80157fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8015800:	68fb      	ldr	r3, [r7, #12]
 8015802:	f003 0307 	and.w	r3, r3, #7
 8015806:	2b00      	cmp	r3, #0
 8015808:	d00c      	beq.n	8015824 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801580a:	68fb      	ldr	r3, [r7, #12]
 801580c:	3307      	adds	r3, #7
 801580e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015810:	68fb      	ldr	r3, [r7, #12]
 8015812:	f023 0307 	bic.w	r3, r3, #7
 8015816:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8015818:	68ba      	ldr	r2, [r7, #8]
 801581a:	68fb      	ldr	r3, [r7, #12]
 801581c:	1ad3      	subs	r3, r2, r3
 801581e:	4a1f      	ldr	r2, [pc, #124]	@ (801589c <prvHeapInit+0xac>)
 8015820:	4413      	add	r3, r2
 8015822:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8015824:	68fb      	ldr	r3, [r7, #12]
 8015826:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8015828:	4a1d      	ldr	r2, [pc, #116]	@ (80158a0 <prvHeapInit+0xb0>)
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801582e:	4b1c      	ldr	r3, [pc, #112]	@ (80158a0 <prvHeapInit+0xb0>)
 8015830:	2200      	movs	r2, #0
 8015832:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	68ba      	ldr	r2, [r7, #8]
 8015838:	4413      	add	r3, r2
 801583a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801583c:	2208      	movs	r2, #8
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	1a9b      	subs	r3, r3, r2
 8015842:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8015844:	68fb      	ldr	r3, [r7, #12]
 8015846:	f023 0307 	bic.w	r3, r3, #7
 801584a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	4a15      	ldr	r2, [pc, #84]	@ (80158a4 <prvHeapInit+0xb4>)
 8015850:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8015852:	4b14      	ldr	r3, [pc, #80]	@ (80158a4 <prvHeapInit+0xb4>)
 8015854:	681b      	ldr	r3, [r3, #0]
 8015856:	2200      	movs	r2, #0
 8015858:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801585a:	4b12      	ldr	r3, [pc, #72]	@ (80158a4 <prvHeapInit+0xb4>)
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	2200      	movs	r2, #0
 8015860:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8015866:	683b      	ldr	r3, [r7, #0]
 8015868:	68fa      	ldr	r2, [r7, #12]
 801586a:	1ad2      	subs	r2, r2, r3
 801586c:	683b      	ldr	r3, [r7, #0]
 801586e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8015870:	4b0c      	ldr	r3, [pc, #48]	@ (80158a4 <prvHeapInit+0xb4>)
 8015872:	681a      	ldr	r2, [r3, #0]
 8015874:	683b      	ldr	r3, [r7, #0]
 8015876:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015878:	683b      	ldr	r3, [r7, #0]
 801587a:	685b      	ldr	r3, [r3, #4]
 801587c:	4a0a      	ldr	r2, [pc, #40]	@ (80158a8 <prvHeapInit+0xb8>)
 801587e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8015880:	683b      	ldr	r3, [r7, #0]
 8015882:	685b      	ldr	r3, [r3, #4]
 8015884:	4a09      	ldr	r2, [pc, #36]	@ (80158ac <prvHeapInit+0xbc>)
 8015886:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8015888:	4b09      	ldr	r3, [pc, #36]	@ (80158b0 <prvHeapInit+0xc0>)
 801588a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801588e:	601a      	str	r2, [r3, #0]
}
 8015890:	bf00      	nop
 8015892:	3714      	adds	r7, #20
 8015894:	46bd      	mov	sp, r7
 8015896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801589a:	4770      	bx	lr
 801589c:	24002778 	.word	0x24002778
 80158a0:	24012778 	.word	0x24012778
 80158a4:	24012780 	.word	0x24012780
 80158a8:	24012788 	.word	0x24012788
 80158ac:	24012784 	.word	0x24012784
 80158b0:	24012794 	.word	0x24012794

080158b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80158b4:	b480      	push	{r7}
 80158b6:	b085      	sub	sp, #20
 80158b8:	af00      	add	r7, sp, #0
 80158ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80158bc:	4b28      	ldr	r3, [pc, #160]	@ (8015960 <prvInsertBlockIntoFreeList+0xac>)
 80158be:	60fb      	str	r3, [r7, #12]
 80158c0:	e002      	b.n	80158c8 <prvInsertBlockIntoFreeList+0x14>
 80158c2:	68fb      	ldr	r3, [r7, #12]
 80158c4:	681b      	ldr	r3, [r3, #0]
 80158c6:	60fb      	str	r3, [r7, #12]
 80158c8:	68fb      	ldr	r3, [r7, #12]
 80158ca:	681b      	ldr	r3, [r3, #0]
 80158cc:	687a      	ldr	r2, [r7, #4]
 80158ce:	429a      	cmp	r2, r3
 80158d0:	d8f7      	bhi.n	80158c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80158d2:	68fb      	ldr	r3, [r7, #12]
 80158d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	685b      	ldr	r3, [r3, #4]
 80158da:	68ba      	ldr	r2, [r7, #8]
 80158dc:	4413      	add	r3, r2
 80158de:	687a      	ldr	r2, [r7, #4]
 80158e0:	429a      	cmp	r2, r3
 80158e2:	d108      	bne.n	80158f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80158e4:	68fb      	ldr	r3, [r7, #12]
 80158e6:	685a      	ldr	r2, [r3, #4]
 80158e8:	687b      	ldr	r3, [r7, #4]
 80158ea:	685b      	ldr	r3, [r3, #4]
 80158ec:	441a      	add	r2, r3
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80158f2:	68fb      	ldr	r3, [r7, #12]
 80158f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80158f6:	687b      	ldr	r3, [r7, #4]
 80158f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80158fa:	687b      	ldr	r3, [r7, #4]
 80158fc:	685b      	ldr	r3, [r3, #4]
 80158fe:	68ba      	ldr	r2, [r7, #8]
 8015900:	441a      	add	r2, r3
 8015902:	68fb      	ldr	r3, [r7, #12]
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	429a      	cmp	r2, r3
 8015908:	d118      	bne.n	801593c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801590a:	68fb      	ldr	r3, [r7, #12]
 801590c:	681a      	ldr	r2, [r3, #0]
 801590e:	4b15      	ldr	r3, [pc, #84]	@ (8015964 <prvInsertBlockIntoFreeList+0xb0>)
 8015910:	681b      	ldr	r3, [r3, #0]
 8015912:	429a      	cmp	r2, r3
 8015914:	d00d      	beq.n	8015932 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	685a      	ldr	r2, [r3, #4]
 801591a:	68fb      	ldr	r3, [r7, #12]
 801591c:	681b      	ldr	r3, [r3, #0]
 801591e:	685b      	ldr	r3, [r3, #4]
 8015920:	441a      	add	r2, r3
 8015922:	687b      	ldr	r3, [r7, #4]
 8015924:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8015926:	68fb      	ldr	r3, [r7, #12]
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	681a      	ldr	r2, [r3, #0]
 801592c:	687b      	ldr	r3, [r7, #4]
 801592e:	601a      	str	r2, [r3, #0]
 8015930:	e008      	b.n	8015944 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8015932:	4b0c      	ldr	r3, [pc, #48]	@ (8015964 <prvInsertBlockIntoFreeList+0xb0>)
 8015934:	681a      	ldr	r2, [r3, #0]
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	601a      	str	r2, [r3, #0]
 801593a:	e003      	b.n	8015944 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801593c:	68fb      	ldr	r3, [r7, #12]
 801593e:	681a      	ldr	r2, [r3, #0]
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8015944:	68fa      	ldr	r2, [r7, #12]
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	429a      	cmp	r2, r3
 801594a:	d002      	beq.n	8015952 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801594c:	68fb      	ldr	r3, [r7, #12]
 801594e:	687a      	ldr	r2, [r7, #4]
 8015950:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015952:	bf00      	nop
 8015954:	3714      	adds	r7, #20
 8015956:	46bd      	mov	sp, r7
 8015958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801595c:	4770      	bx	lr
 801595e:	bf00      	nop
 8015960:	24012778 	.word	0x24012778
 8015964:	24012780 	.word	0x24012780

08015968 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8015968:	b580      	push	{r7, lr}
 801596a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801596c:	2201      	movs	r2, #1
 801596e:	4913      	ldr	r1, [pc, #76]	@ (80159bc <MX_USB_DEVICE_Init+0x54>)
 8015970:	4813      	ldr	r0, [pc, #76]	@ (80159c0 <MX_USB_DEVICE_Init+0x58>)
 8015972:	f7fb fedd 	bl	8011730 <USBD_Init>
 8015976:	4603      	mov	r3, r0
 8015978:	2b00      	cmp	r3, #0
 801597a:	d001      	beq.n	8015980 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801597c:	f7eb fe8e 	bl	800169c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8015980:	4910      	ldr	r1, [pc, #64]	@ (80159c4 <MX_USB_DEVICE_Init+0x5c>)
 8015982:	480f      	ldr	r0, [pc, #60]	@ (80159c0 <MX_USB_DEVICE_Init+0x58>)
 8015984:	f7fb ff04 	bl	8011790 <USBD_RegisterClass>
 8015988:	4603      	mov	r3, r0
 801598a:	2b00      	cmp	r3, #0
 801598c:	d001      	beq.n	8015992 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801598e:	f7eb fe85 	bl	800169c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8015992:	490d      	ldr	r1, [pc, #52]	@ (80159c8 <MX_USB_DEVICE_Init+0x60>)
 8015994:	480a      	ldr	r0, [pc, #40]	@ (80159c0 <MX_USB_DEVICE_Init+0x58>)
 8015996:	f7fb fdfb 	bl	8011590 <USBD_CDC_RegisterInterface>
 801599a:	4603      	mov	r3, r0
 801599c:	2b00      	cmp	r3, #0
 801599e:	d001      	beq.n	80159a4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80159a0:	f7eb fe7c 	bl	800169c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 80159a4:	4806      	ldr	r0, [pc, #24]	@ (80159c0 <MX_USB_DEVICE_Init+0x58>)
 80159a6:	f7fb ff29 	bl	80117fc <USBD_Start>
 80159aa:	4603      	mov	r3, r0
 80159ac:	2b00      	cmp	r3, #0
 80159ae:	d001      	beq.n	80159b4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80159b0:	f7eb fe74 	bl	800169c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80159b4:	f7f3 fcd4 	bl	8009360 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80159b8:	bf00      	nop
 80159ba:	bd80      	pop	{r7, pc}
 80159bc:	240000b4 	.word	0x240000b4
 80159c0:	24012798 	.word	0x24012798
 80159c4:	2400001c 	.word	0x2400001c
 80159c8:	240000a0 	.word	0x240000a0

080159cc <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 80159cc:	b580      	push	{r7, lr}
 80159ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 80159d0:	2200      	movs	r2, #0
 80159d2:	4905      	ldr	r1, [pc, #20]	@ (80159e8 <CDC_Init_HS+0x1c>)
 80159d4:	4805      	ldr	r0, [pc, #20]	@ (80159ec <CDC_Init_HS+0x20>)
 80159d6:	f7fb fdf5 	bl	80115c4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 80159da:	4905      	ldr	r1, [pc, #20]	@ (80159f0 <CDC_Init_HS+0x24>)
 80159dc:	4803      	ldr	r0, [pc, #12]	@ (80159ec <CDC_Init_HS+0x20>)
 80159de:	f7fb fe13 	bl	8011608 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80159e2:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80159e4:	4618      	mov	r0, r3
 80159e6:	bd80      	pop	{r7, pc}
 80159e8:	24000960 	.word	0x24000960
 80159ec:	24012798 	.word	0x24012798
 80159f0:	24000160 	.word	0x24000160

080159f4 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 80159f4:	b480      	push	{r7}
 80159f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 80159f8:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 80159fa:	4618      	mov	r0, r3
 80159fc:	46bd      	mov	sp, r7
 80159fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a02:	4770      	bx	lr

08015a04 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8015a04:	b480      	push	{r7}
 8015a06:	b083      	sub	sp, #12
 8015a08:	af00      	add	r7, sp, #0
 8015a0a:	4603      	mov	r3, r0
 8015a0c:	6039      	str	r1, [r7, #0]
 8015a0e:	71fb      	strb	r3, [r7, #7]
 8015a10:	4613      	mov	r3, r2
 8015a12:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8015a14:	79fb      	ldrb	r3, [r7, #7]
 8015a16:	2b23      	cmp	r3, #35	@ 0x23
 8015a18:	d84a      	bhi.n	8015ab0 <CDC_Control_HS+0xac>
 8015a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8015a20 <CDC_Control_HS+0x1c>)
 8015a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015a20:	08015ab1 	.word	0x08015ab1
 8015a24:	08015ab1 	.word	0x08015ab1
 8015a28:	08015ab1 	.word	0x08015ab1
 8015a2c:	08015ab1 	.word	0x08015ab1
 8015a30:	08015ab1 	.word	0x08015ab1
 8015a34:	08015ab1 	.word	0x08015ab1
 8015a38:	08015ab1 	.word	0x08015ab1
 8015a3c:	08015ab1 	.word	0x08015ab1
 8015a40:	08015ab1 	.word	0x08015ab1
 8015a44:	08015ab1 	.word	0x08015ab1
 8015a48:	08015ab1 	.word	0x08015ab1
 8015a4c:	08015ab1 	.word	0x08015ab1
 8015a50:	08015ab1 	.word	0x08015ab1
 8015a54:	08015ab1 	.word	0x08015ab1
 8015a58:	08015ab1 	.word	0x08015ab1
 8015a5c:	08015ab1 	.word	0x08015ab1
 8015a60:	08015ab1 	.word	0x08015ab1
 8015a64:	08015ab1 	.word	0x08015ab1
 8015a68:	08015ab1 	.word	0x08015ab1
 8015a6c:	08015ab1 	.word	0x08015ab1
 8015a70:	08015ab1 	.word	0x08015ab1
 8015a74:	08015ab1 	.word	0x08015ab1
 8015a78:	08015ab1 	.word	0x08015ab1
 8015a7c:	08015ab1 	.word	0x08015ab1
 8015a80:	08015ab1 	.word	0x08015ab1
 8015a84:	08015ab1 	.word	0x08015ab1
 8015a88:	08015ab1 	.word	0x08015ab1
 8015a8c:	08015ab1 	.word	0x08015ab1
 8015a90:	08015ab1 	.word	0x08015ab1
 8015a94:	08015ab1 	.word	0x08015ab1
 8015a98:	08015ab1 	.word	0x08015ab1
 8015a9c:	08015ab1 	.word	0x08015ab1
 8015aa0:	08015ab1 	.word	0x08015ab1
 8015aa4:	08015ab1 	.word	0x08015ab1
 8015aa8:	08015ab1 	.word	0x08015ab1
 8015aac:	08015ab1 	.word	0x08015ab1
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8015ab0:	bf00      	nop
  }

  return (USBD_OK);
 8015ab2:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	370c      	adds	r7, #12
 8015ab8:	46bd      	mov	sp, r7
 8015aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015abe:	4770      	bx	lr

08015ac0 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b082      	sub	sp, #8
 8015ac4:	af00      	add	r7, sp, #0
 8015ac6:	6078      	str	r0, [r7, #4]
 8015ac8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8015aca:	6879      	ldr	r1, [r7, #4]
 8015acc:	4805      	ldr	r0, [pc, #20]	@ (8015ae4 <CDC_Receive_HS+0x24>)
 8015ace:	f7fb fd9b 	bl	8011608 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8015ad2:	4804      	ldr	r0, [pc, #16]	@ (8015ae4 <CDC_Receive_HS+0x24>)
 8015ad4:	f7fb fdf6 	bl	80116c4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8015ad8:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8015ada:	4618      	mov	r0, r3
 8015adc:	3708      	adds	r7, #8
 8015ade:	46bd      	mov	sp, r7
 8015ae0:	bd80      	pop	{r7, pc}
 8015ae2:	bf00      	nop
 8015ae4:	24012798 	.word	0x24012798

08015ae8 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8015ae8:	b580      	push	{r7, lr}
 8015aea:	b084      	sub	sp, #16
 8015aec:	af00      	add	r7, sp, #0
 8015aee:	6078      	str	r0, [r7, #4]
 8015af0:	460b      	mov	r3, r1
 8015af2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8015af4:	2300      	movs	r3, #0
 8015af6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8015af8:	4b0d      	ldr	r3, [pc, #52]	@ (8015b30 <CDC_Transmit_HS+0x48>)
 8015afa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8015afe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8015b00:	68bb      	ldr	r3, [r7, #8]
 8015b02:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d001      	beq.n	8015b0e <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8015b0a:	2301      	movs	r3, #1
 8015b0c:	e00b      	b.n	8015b26 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8015b0e:	887b      	ldrh	r3, [r7, #2]
 8015b10:	461a      	mov	r2, r3
 8015b12:	6879      	ldr	r1, [r7, #4]
 8015b14:	4806      	ldr	r0, [pc, #24]	@ (8015b30 <CDC_Transmit_HS+0x48>)
 8015b16:	f7fb fd55 	bl	80115c4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8015b1a:	4805      	ldr	r0, [pc, #20]	@ (8015b30 <CDC_Transmit_HS+0x48>)
 8015b1c:	f7fb fd92 	bl	8011644 <USBD_CDC_TransmitPacket>
 8015b20:	4603      	mov	r3, r0
 8015b22:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8015b24:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b26:	4618      	mov	r0, r3
 8015b28:	3710      	adds	r7, #16
 8015b2a:	46bd      	mov	sp, r7
 8015b2c:	bd80      	pop	{r7, pc}
 8015b2e:	bf00      	nop
 8015b30:	24012798 	.word	0x24012798

08015b34 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8015b34:	b480      	push	{r7}
 8015b36:	b087      	sub	sp, #28
 8015b38:	af00      	add	r7, sp, #0
 8015b3a:	60f8      	str	r0, [r7, #12]
 8015b3c:	60b9      	str	r1, [r7, #8]
 8015b3e:	4613      	mov	r3, r2
 8015b40:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8015b42:	2300      	movs	r3, #0
 8015b44:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8015b46:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015b4a:	4618      	mov	r0, r3
 8015b4c:	371c      	adds	r7, #28
 8015b4e:	46bd      	mov	sp, r7
 8015b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b54:	4770      	bx	lr
	...

08015b58 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015b58:	b480      	push	{r7}
 8015b5a:	b083      	sub	sp, #12
 8015b5c:	af00      	add	r7, sp, #0
 8015b5e:	4603      	mov	r3, r0
 8015b60:	6039      	str	r1, [r7, #0]
 8015b62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8015b64:	683b      	ldr	r3, [r7, #0]
 8015b66:	2212      	movs	r2, #18
 8015b68:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8015b6a:	4b03      	ldr	r3, [pc, #12]	@ (8015b78 <USBD_HS_DeviceDescriptor+0x20>)
}
 8015b6c:	4618      	mov	r0, r3
 8015b6e:	370c      	adds	r7, #12
 8015b70:	46bd      	mov	sp, r7
 8015b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b76:	4770      	bx	lr
 8015b78:	240000d4 	.word	0x240000d4

08015b7c <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015b7c:	b480      	push	{r7}
 8015b7e:	b083      	sub	sp, #12
 8015b80:	af00      	add	r7, sp, #0
 8015b82:	4603      	mov	r3, r0
 8015b84:	6039      	str	r1, [r7, #0]
 8015b86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8015b88:	683b      	ldr	r3, [r7, #0]
 8015b8a:	2204      	movs	r2, #4
 8015b8c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8015b8e:	4b03      	ldr	r3, [pc, #12]	@ (8015b9c <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8015b90:	4618      	mov	r0, r3
 8015b92:	370c      	adds	r7, #12
 8015b94:	46bd      	mov	sp, r7
 8015b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b9a:	4770      	bx	lr
 8015b9c:	240000e8 	.word	0x240000e8

08015ba0 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	b082      	sub	sp, #8
 8015ba4:	af00      	add	r7, sp, #0
 8015ba6:	4603      	mov	r3, r0
 8015ba8:	6039      	str	r1, [r7, #0]
 8015baa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015bac:	79fb      	ldrb	r3, [r7, #7]
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d105      	bne.n	8015bbe <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8015bb2:	683a      	ldr	r2, [r7, #0]
 8015bb4:	4907      	ldr	r1, [pc, #28]	@ (8015bd4 <USBD_HS_ProductStrDescriptor+0x34>)
 8015bb6:	4808      	ldr	r0, [pc, #32]	@ (8015bd8 <USBD_HS_ProductStrDescriptor+0x38>)
 8015bb8:	f7fc fffa 	bl	8012bb0 <USBD_GetString>
 8015bbc:	e004      	b.n	8015bc8 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8015bbe:	683a      	ldr	r2, [r7, #0]
 8015bc0:	4904      	ldr	r1, [pc, #16]	@ (8015bd4 <USBD_HS_ProductStrDescriptor+0x34>)
 8015bc2:	4805      	ldr	r0, [pc, #20]	@ (8015bd8 <USBD_HS_ProductStrDescriptor+0x38>)
 8015bc4:	f7fc fff4 	bl	8012bb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015bc8:	4b02      	ldr	r3, [pc, #8]	@ (8015bd4 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8015bca:	4618      	mov	r0, r3
 8015bcc:	3708      	adds	r7, #8
 8015bce:	46bd      	mov	sp, r7
 8015bd0:	bd80      	pop	{r7, pc}
 8015bd2:	bf00      	nop
 8015bd4:	24012a74 	.word	0x24012a74
 8015bd8:	08016f98 	.word	0x08016f98

08015bdc <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015bdc:	b580      	push	{r7, lr}
 8015bde:	b082      	sub	sp, #8
 8015be0:	af00      	add	r7, sp, #0
 8015be2:	4603      	mov	r3, r0
 8015be4:	6039      	str	r1, [r7, #0]
 8015be6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8015be8:	683a      	ldr	r2, [r7, #0]
 8015bea:	4904      	ldr	r1, [pc, #16]	@ (8015bfc <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8015bec:	4804      	ldr	r0, [pc, #16]	@ (8015c00 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8015bee:	f7fc ffdf 	bl	8012bb0 <USBD_GetString>
  return USBD_StrDesc;
 8015bf2:	4b02      	ldr	r3, [pc, #8]	@ (8015bfc <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8015bf4:	4618      	mov	r0, r3
 8015bf6:	3708      	adds	r7, #8
 8015bf8:	46bd      	mov	sp, r7
 8015bfa:	bd80      	pop	{r7, pc}
 8015bfc:	24012a74 	.word	0x24012a74
 8015c00:	08016fb0 	.word	0x08016fb0

08015c04 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	b082      	sub	sp, #8
 8015c08:	af00      	add	r7, sp, #0
 8015c0a:	4603      	mov	r3, r0
 8015c0c:	6039      	str	r1, [r7, #0]
 8015c0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8015c10:	683b      	ldr	r3, [r7, #0]
 8015c12:	221a      	movs	r2, #26
 8015c14:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8015c16:	f000 f843 	bl	8015ca0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8015c1a:	4b02      	ldr	r3, [pc, #8]	@ (8015c24 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8015c1c:	4618      	mov	r0, r3
 8015c1e:	3708      	adds	r7, #8
 8015c20:	46bd      	mov	sp, r7
 8015c22:	bd80      	pop	{r7, pc}
 8015c24:	240000ec 	.word	0x240000ec

08015c28 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c28:	b580      	push	{r7, lr}
 8015c2a:	b082      	sub	sp, #8
 8015c2c:	af00      	add	r7, sp, #0
 8015c2e:	4603      	mov	r3, r0
 8015c30:	6039      	str	r1, [r7, #0]
 8015c32:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8015c34:	79fb      	ldrb	r3, [r7, #7]
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d105      	bne.n	8015c46 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8015c3a:	683a      	ldr	r2, [r7, #0]
 8015c3c:	4907      	ldr	r1, [pc, #28]	@ (8015c5c <USBD_HS_ConfigStrDescriptor+0x34>)
 8015c3e:	4808      	ldr	r0, [pc, #32]	@ (8015c60 <USBD_HS_ConfigStrDescriptor+0x38>)
 8015c40:	f7fc ffb6 	bl	8012bb0 <USBD_GetString>
 8015c44:	e004      	b.n	8015c50 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8015c46:	683a      	ldr	r2, [r7, #0]
 8015c48:	4904      	ldr	r1, [pc, #16]	@ (8015c5c <USBD_HS_ConfigStrDescriptor+0x34>)
 8015c4a:	4805      	ldr	r0, [pc, #20]	@ (8015c60 <USBD_HS_ConfigStrDescriptor+0x38>)
 8015c4c:	f7fc ffb0 	bl	8012bb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015c50:	4b02      	ldr	r3, [pc, #8]	@ (8015c5c <USBD_HS_ConfigStrDescriptor+0x34>)
}
 8015c52:	4618      	mov	r0, r3
 8015c54:	3708      	adds	r7, #8
 8015c56:	46bd      	mov	sp, r7
 8015c58:	bd80      	pop	{r7, pc}
 8015c5a:	bf00      	nop
 8015c5c:	24012a74 	.word	0x24012a74
 8015c60:	08016fc4 	.word	0x08016fc4

08015c64 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8015c64:	b580      	push	{r7, lr}
 8015c66:	b082      	sub	sp, #8
 8015c68:	af00      	add	r7, sp, #0
 8015c6a:	4603      	mov	r3, r0
 8015c6c:	6039      	str	r1, [r7, #0]
 8015c6e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8015c70:	79fb      	ldrb	r3, [r7, #7]
 8015c72:	2b00      	cmp	r3, #0
 8015c74:	d105      	bne.n	8015c82 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8015c76:	683a      	ldr	r2, [r7, #0]
 8015c78:	4907      	ldr	r1, [pc, #28]	@ (8015c98 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8015c7a:	4808      	ldr	r0, [pc, #32]	@ (8015c9c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8015c7c:	f7fc ff98 	bl	8012bb0 <USBD_GetString>
 8015c80:	e004      	b.n	8015c8c <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 8015c82:	683a      	ldr	r2, [r7, #0]
 8015c84:	4904      	ldr	r1, [pc, #16]	@ (8015c98 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8015c86:	4805      	ldr	r0, [pc, #20]	@ (8015c9c <USBD_HS_InterfaceStrDescriptor+0x38>)
 8015c88:	f7fc ff92 	bl	8012bb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8015c8c:	4b02      	ldr	r3, [pc, #8]	@ (8015c98 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8015c8e:	4618      	mov	r0, r3
 8015c90:	3708      	adds	r7, #8
 8015c92:	46bd      	mov	sp, r7
 8015c94:	bd80      	pop	{r7, pc}
 8015c96:	bf00      	nop
 8015c98:	24012a74 	.word	0x24012a74
 8015c9c:	08016fd0 	.word	0x08016fd0

08015ca0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8015ca0:	b580      	push	{r7, lr}
 8015ca2:	b084      	sub	sp, #16
 8015ca4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8015ca6:	4b0f      	ldr	r3, [pc, #60]	@ (8015ce4 <Get_SerialNum+0x44>)
 8015ca8:	681b      	ldr	r3, [r3, #0]
 8015caa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8015cac:	4b0e      	ldr	r3, [pc, #56]	@ (8015ce8 <Get_SerialNum+0x48>)
 8015cae:	681b      	ldr	r3, [r3, #0]
 8015cb0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8015cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8015cec <Get_SerialNum+0x4c>)
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8015cb8:	68fa      	ldr	r2, [r7, #12]
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	4413      	add	r3, r2
 8015cbe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8015cc0:	68fb      	ldr	r3, [r7, #12]
 8015cc2:	2b00      	cmp	r3, #0
 8015cc4:	d009      	beq.n	8015cda <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8015cc6:	2208      	movs	r2, #8
 8015cc8:	4909      	ldr	r1, [pc, #36]	@ (8015cf0 <Get_SerialNum+0x50>)
 8015cca:	68f8      	ldr	r0, [r7, #12]
 8015ccc:	f000 f814 	bl	8015cf8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8015cd0:	2204      	movs	r2, #4
 8015cd2:	4908      	ldr	r1, [pc, #32]	@ (8015cf4 <Get_SerialNum+0x54>)
 8015cd4:	68b8      	ldr	r0, [r7, #8]
 8015cd6:	f000 f80f 	bl	8015cf8 <IntToUnicode>
  }
}
 8015cda:	bf00      	nop
 8015cdc:	3710      	adds	r7, #16
 8015cde:	46bd      	mov	sp, r7
 8015ce0:	bd80      	pop	{r7, pc}
 8015ce2:	bf00      	nop
 8015ce4:	1ff1e800 	.word	0x1ff1e800
 8015ce8:	1ff1e804 	.word	0x1ff1e804
 8015cec:	1ff1e808 	.word	0x1ff1e808
 8015cf0:	240000ee 	.word	0x240000ee
 8015cf4:	240000fe 	.word	0x240000fe

08015cf8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8015cf8:	b480      	push	{r7}
 8015cfa:	b087      	sub	sp, #28
 8015cfc:	af00      	add	r7, sp, #0
 8015cfe:	60f8      	str	r0, [r7, #12]
 8015d00:	60b9      	str	r1, [r7, #8]
 8015d02:	4613      	mov	r3, r2
 8015d04:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8015d06:	2300      	movs	r3, #0
 8015d08:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	75fb      	strb	r3, [r7, #23]
 8015d0e:	e027      	b.n	8015d60 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8015d10:	68fb      	ldr	r3, [r7, #12]
 8015d12:	0f1b      	lsrs	r3, r3, #28
 8015d14:	2b09      	cmp	r3, #9
 8015d16:	d80b      	bhi.n	8015d30 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	0f1b      	lsrs	r3, r3, #28
 8015d1c:	b2da      	uxtb	r2, r3
 8015d1e:	7dfb      	ldrb	r3, [r7, #23]
 8015d20:	005b      	lsls	r3, r3, #1
 8015d22:	4619      	mov	r1, r3
 8015d24:	68bb      	ldr	r3, [r7, #8]
 8015d26:	440b      	add	r3, r1
 8015d28:	3230      	adds	r2, #48	@ 0x30
 8015d2a:	b2d2      	uxtb	r2, r2
 8015d2c:	701a      	strb	r2, [r3, #0]
 8015d2e:	e00a      	b.n	8015d46 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	0f1b      	lsrs	r3, r3, #28
 8015d34:	b2da      	uxtb	r2, r3
 8015d36:	7dfb      	ldrb	r3, [r7, #23]
 8015d38:	005b      	lsls	r3, r3, #1
 8015d3a:	4619      	mov	r1, r3
 8015d3c:	68bb      	ldr	r3, [r7, #8]
 8015d3e:	440b      	add	r3, r1
 8015d40:	3237      	adds	r2, #55	@ 0x37
 8015d42:	b2d2      	uxtb	r2, r2
 8015d44:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	011b      	lsls	r3, r3, #4
 8015d4a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8015d4c:	7dfb      	ldrb	r3, [r7, #23]
 8015d4e:	005b      	lsls	r3, r3, #1
 8015d50:	3301      	adds	r3, #1
 8015d52:	68ba      	ldr	r2, [r7, #8]
 8015d54:	4413      	add	r3, r2
 8015d56:	2200      	movs	r2, #0
 8015d58:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8015d5a:	7dfb      	ldrb	r3, [r7, #23]
 8015d5c:	3301      	adds	r3, #1
 8015d5e:	75fb      	strb	r3, [r7, #23]
 8015d60:	7dfa      	ldrb	r2, [r7, #23]
 8015d62:	79fb      	ldrb	r3, [r7, #7]
 8015d64:	429a      	cmp	r2, r3
 8015d66:	d3d3      	bcc.n	8015d10 <IntToUnicode+0x18>
  }
}
 8015d68:	bf00      	nop
 8015d6a:	bf00      	nop
 8015d6c:	371c      	adds	r7, #28
 8015d6e:	46bd      	mov	sp, r7
 8015d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d74:	4770      	bx	lr
	...

08015d78 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8015d78:	b580      	push	{r7, lr}
 8015d7a:	b0bc      	sub	sp, #240	@ 0xf0
 8015d7c:	af00      	add	r7, sp, #0
 8015d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8015d80:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8015d84:	2200      	movs	r2, #0
 8015d86:	601a      	str	r2, [r3, #0]
 8015d88:	605a      	str	r2, [r3, #4]
 8015d8a:	609a      	str	r2, [r3, #8]
 8015d8c:	60da      	str	r2, [r3, #12]
 8015d8e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8015d90:	f107 0320 	add.w	r3, r7, #32
 8015d94:	22b8      	movs	r2, #184	@ 0xb8
 8015d96:	2100      	movs	r1, #0
 8015d98:	4618      	mov	r0, r3
 8015d9a:	f000 fbb7 	bl	801650c <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8015d9e:	687b      	ldr	r3, [r7, #4]
 8015da0:	681b      	ldr	r3, [r3, #0]
 8015da2:	4a61      	ldr	r2, [pc, #388]	@ (8015f28 <HAL_PCD_MspInit+0x1b0>)
 8015da4:	4293      	cmp	r3, r2
 8015da6:	f040 80bb 	bne.w	8015f20 <HAL_PCD_MspInit+0x1a8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8015daa:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8015dae:	f04f 0300 	mov.w	r3, #0
 8015db2:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 8015db6:	2305      	movs	r3, #5
 8015db8:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 96;
 8015dba:	2360      	movs	r3, #96	@ 0x60
 8015dbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8015dbe:	2302      	movs	r3, #2
 8015dc0:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 8015dc2:	230a      	movs	r3, #10
 8015dc4:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 5;
 8015dc6:	2305      	movs	r3, #5
 8015dc8:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8015dca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8015dce:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 8015dd0:	2300      	movs	r3, #0
 8015dd2:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8015dd4:	2300      	movs	r3, #0
 8015dd6:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8015dd8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8015ddc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8015de0:	f107 0320 	add.w	r3, r7, #32
 8015de4:	4618      	mov	r0, r3
 8015de6:	f7f4 fa73 	bl	800a2d0 <HAL_RCCEx_PeriphCLKConfig>
 8015dea:	4603      	mov	r3, r0
 8015dec:	2b00      	cmp	r3, #0
 8015dee:	d001      	beq.n	8015df4 <HAL_PCD_MspInit+0x7c>
    {
      Error_Handler();
 8015df0:	f7eb fc54 	bl	800169c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8015df4:	f7f3 fab4 	bl	8009360 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8015df8:	4b4c      	ldr	r3, [pc, #304]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015dfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015dfe:	4a4b      	ldr	r2, [pc, #300]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e00:	f043 0304 	orr.w	r3, r3, #4
 8015e04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015e08:	4b48      	ldr	r3, [pc, #288]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e0e:	f003 0304 	and.w	r3, r3, #4
 8015e12:	61fb      	str	r3, [r7, #28]
 8015e14:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8015e16:	4b45      	ldr	r3, [pc, #276]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e1c:	4a43      	ldr	r2, [pc, #268]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e1e:	f043 0301 	orr.w	r3, r3, #1
 8015e22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015e26:	4b41      	ldr	r3, [pc, #260]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e2c:	f003 0301 	and.w	r3, r3, #1
 8015e30:	61bb      	str	r3, [r7, #24]
 8015e32:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8015e34:	4b3d      	ldr	r3, [pc, #244]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e3a:	4a3c      	ldr	r2, [pc, #240]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e3c:	f043 0302 	orr.w	r3, r3, #2
 8015e40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8015e44:	4b39      	ldr	r3, [pc, #228]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8015e4a:	f003 0302 	and.w	r3, r3, #2
 8015e4e:	617b      	str	r3, [r7, #20]
 8015e50:	697b      	ldr	r3, [r7, #20]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PA8     ------> USB_OTG_HS_SOF
    PB5     ------> USB_OTG_HS_ULPI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8015e52:	230d      	movs	r3, #13
 8015e54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015e58:	2302      	movs	r3, #2
 8015e5a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e5e:	2300      	movs	r3, #0
 8015e60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015e64:	2303      	movs	r3, #3
 8015e66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8015e6a:	230a      	movs	r3, #10
 8015e6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8015e70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8015e74:	4619      	mov	r1, r3
 8015e76:	482e      	ldr	r0, [pc, #184]	@ (8015f30 <HAL_PCD_MspInit+0x1b8>)
 8015e78:	f7f0 fece 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_8;
 8015e7c:	f44f 7394 	mov.w	r3, #296	@ 0x128
 8015e80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015e84:	2302      	movs	r3, #2
 8015e86:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015e8a:	2300      	movs	r3, #0
 8015e8c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015e90:	2303      	movs	r3, #3
 8015e92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8015e96:	230a      	movs	r3, #10
 8015e98:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8015e9c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8015ea0:	4619      	mov	r1, r3
 8015ea2:	4824      	ldr	r0, [pc, #144]	@ (8015f34 <HAL_PCD_MspInit+0x1bc>)
 8015ea4:	f7f0 feb8 	bl	8006c18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8015ea8:	f643 4323 	movw	r3, #15395	@ 0x3c23
 8015eac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8015eb0:	2302      	movs	r3, #2
 8015eb2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8015eb6:	2300      	movs	r3, #0
 8015eb8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8015ebc:	2303      	movs	r3, #3
 8015ebe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8015ec2:	230a      	movs	r3, #10
 8015ec4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8015ec8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8015ecc:	4619      	mov	r1, r3
 8015ece:	481a      	ldr	r0, [pc, #104]	@ (8015f38 <HAL_PCD_MspInit+0x1c0>)
 8015ed0:	f7f0 fea2 	bl	8006c18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8015ed4:	4b15      	ldr	r3, [pc, #84]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015ed6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015eda:	4a14      	ldr	r2, [pc, #80]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015edc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8015ee0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8015ee4:	4b11      	ldr	r3, [pc, #68]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015ee6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8015eee:	613b      	str	r3, [r7, #16]
 8015ef0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8015ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015ef4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015efa:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8015efe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8015f02:	4b0a      	ldr	r3, [pc, #40]	@ (8015f2c <HAL_PCD_MspInit+0x1b4>)
 8015f04:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8015f08:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8015f0c:	60fb      	str	r3, [r7, #12]
 8015f0e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 8015f10:	2200      	movs	r2, #0
 8015f12:	2105      	movs	r1, #5
 8015f14:	204d      	movs	r0, #77	@ 0x4d
 8015f16:	f7ee f863 	bl	8003fe0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8015f1a:	204d      	movs	r0, #77	@ 0x4d
 8015f1c:	f7ee f87a 	bl	8004014 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8015f20:	bf00      	nop
 8015f22:	37f0      	adds	r7, #240	@ 0xf0
 8015f24:	46bd      	mov	sp, r7
 8015f26:	bd80      	pop	{r7, pc}
 8015f28:	40040000 	.word	0x40040000
 8015f2c:	58024400 	.word	0x58024400
 8015f30:	58020800 	.word	0x58020800
 8015f34:	58020000 	.word	0x58020000
 8015f38:	58020400 	.word	0x58020400

08015f3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015f3c:	b580      	push	{r7, lr}
 8015f3e:	b082      	sub	sp, #8
 8015f40:	af00      	add	r7, sp, #0
 8015f42:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8015f50:	4619      	mov	r1, r3
 8015f52:	4610      	mov	r0, r2
 8015f54:	f7fb fc9f 	bl	8011896 <USBD_LL_SetupStage>
}
 8015f58:	bf00      	nop
 8015f5a:	3708      	adds	r7, #8
 8015f5c:	46bd      	mov	sp, r7
 8015f5e:	bd80      	pop	{r7, pc}

08015f60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015f60:	b580      	push	{r7, lr}
 8015f62:	b082      	sub	sp, #8
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	6078      	str	r0, [r7, #4]
 8015f68:	460b      	mov	r3, r1
 8015f6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8015f72:	78fa      	ldrb	r2, [r7, #3]
 8015f74:	6879      	ldr	r1, [r7, #4]
 8015f76:	4613      	mov	r3, r2
 8015f78:	00db      	lsls	r3, r3, #3
 8015f7a:	4413      	add	r3, r2
 8015f7c:	009b      	lsls	r3, r3, #2
 8015f7e:	440b      	add	r3, r1
 8015f80:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8015f84:	681a      	ldr	r2, [r3, #0]
 8015f86:	78fb      	ldrb	r3, [r7, #3]
 8015f88:	4619      	mov	r1, r3
 8015f8a:	f7fb fcd9 	bl	8011940 <USBD_LL_DataOutStage>
}
 8015f8e:	bf00      	nop
 8015f90:	3708      	adds	r7, #8
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd80      	pop	{r7, pc}

08015f96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015f96:	b580      	push	{r7, lr}
 8015f98:	b082      	sub	sp, #8
 8015f9a:	af00      	add	r7, sp, #0
 8015f9c:	6078      	str	r0, [r7, #4]
 8015f9e:	460b      	mov	r3, r1
 8015fa0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8015fa2:	687b      	ldr	r3, [r7, #4]
 8015fa4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8015fa8:	78fa      	ldrb	r2, [r7, #3]
 8015faa:	6879      	ldr	r1, [r7, #4]
 8015fac:	4613      	mov	r3, r2
 8015fae:	00db      	lsls	r3, r3, #3
 8015fb0:	4413      	add	r3, r2
 8015fb2:	009b      	lsls	r3, r3, #2
 8015fb4:	440b      	add	r3, r1
 8015fb6:	3320      	adds	r3, #32
 8015fb8:	681a      	ldr	r2, [r3, #0]
 8015fba:	78fb      	ldrb	r3, [r7, #3]
 8015fbc:	4619      	mov	r1, r3
 8015fbe:	f7fb fd72 	bl	8011aa6 <USBD_LL_DataInStage>
}
 8015fc2:	bf00      	nop
 8015fc4:	3708      	adds	r7, #8
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	bd80      	pop	{r7, pc}

08015fca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015fca:	b580      	push	{r7, lr}
 8015fcc:	b082      	sub	sp, #8
 8015fce:	af00      	add	r7, sp, #0
 8015fd0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8015fd8:	4618      	mov	r0, r3
 8015fda:	f7fb feac 	bl	8011d36 <USBD_LL_SOF>
}
 8015fde:	bf00      	nop
 8015fe0:	3708      	adds	r7, #8
 8015fe2:	46bd      	mov	sp, r7
 8015fe4:	bd80      	pop	{r7, pc}

08015fe6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8015fe6:	b580      	push	{r7, lr}
 8015fe8:	b084      	sub	sp, #16
 8015fea:	af00      	add	r7, sp, #0
 8015fec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8015fee:	2301      	movs	r3, #1
 8015ff0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8015ff2:	687b      	ldr	r3, [r7, #4]
 8015ff4:	79db      	ldrb	r3, [r3, #7]
 8015ff6:	2b00      	cmp	r3, #0
 8015ff8:	d102      	bne.n	8016000 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8015ffa:	2300      	movs	r3, #0
 8015ffc:	73fb      	strb	r3, [r7, #15]
 8015ffe:	e008      	b.n	8016012 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8016000:	687b      	ldr	r3, [r7, #4]
 8016002:	79db      	ldrb	r3, [r3, #7]
 8016004:	2b02      	cmp	r3, #2
 8016006:	d102      	bne.n	801600e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016008:	2301      	movs	r3, #1
 801600a:	73fb      	strb	r3, [r7, #15]
 801600c:	e001      	b.n	8016012 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801600e:	f7eb fb45 	bl	800169c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016012:	687b      	ldr	r3, [r7, #4]
 8016014:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8016018:	7bfa      	ldrb	r2, [r7, #15]
 801601a:	4611      	mov	r1, r2
 801601c:	4618      	mov	r0, r3
 801601e:	f7fb fe46 	bl	8011cae <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8016028:	4618      	mov	r0, r3
 801602a:	f7fb fdee 	bl	8011c0a <USBD_LL_Reset>
}
 801602e:	bf00      	nop
 8016030:	3710      	adds	r7, #16
 8016032:	46bd      	mov	sp, r7
 8016034:	bd80      	pop	{r7, pc}
	...

08016038 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016038:	b580      	push	{r7, lr}
 801603a:	b082      	sub	sp, #8
 801603c:	af00      	add	r7, sp, #0
 801603e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8016046:	4618      	mov	r0, r3
 8016048:	f7fb fe41 	bl	8011cce <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	681b      	ldr	r3, [r3, #0]
 8016050:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8016054:	681b      	ldr	r3, [r3, #0]
 8016056:	687a      	ldr	r2, [r7, #4]
 8016058:	6812      	ldr	r2, [r2, #0]
 801605a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801605e:	f043 0301 	orr.w	r3, r3, #1
 8016062:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016064:	687b      	ldr	r3, [r7, #4]
 8016066:	7adb      	ldrb	r3, [r3, #11]
 8016068:	2b00      	cmp	r3, #0
 801606a:	d005      	beq.n	8016078 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801606c:	4b04      	ldr	r3, [pc, #16]	@ (8016080 <HAL_PCD_SuspendCallback+0x48>)
 801606e:	691b      	ldr	r3, [r3, #16]
 8016070:	4a03      	ldr	r2, [pc, #12]	@ (8016080 <HAL_PCD_SuspendCallback+0x48>)
 8016072:	f043 0306 	orr.w	r3, r3, #6
 8016076:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016078:	bf00      	nop
 801607a:	3708      	adds	r7, #8
 801607c:	46bd      	mov	sp, r7
 801607e:	bd80      	pop	{r7, pc}
 8016080:	e000ed00 	.word	0xe000ed00

08016084 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016084:	b580      	push	{r7, lr}
 8016086:	b082      	sub	sp, #8
 8016088:	af00      	add	r7, sp, #0
 801608a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801608c:	687b      	ldr	r3, [r7, #4]
 801608e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8016092:	4618      	mov	r0, r3
 8016094:	f7fb fe37 	bl	8011d06 <USBD_LL_Resume>
}
 8016098:	bf00      	nop
 801609a:	3708      	adds	r7, #8
 801609c:	46bd      	mov	sp, r7
 801609e:	bd80      	pop	{r7, pc}

080160a0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80160a0:	b580      	push	{r7, lr}
 80160a2:	b082      	sub	sp, #8
 80160a4:	af00      	add	r7, sp, #0
 80160a6:	6078      	str	r0, [r7, #4]
 80160a8:	460b      	mov	r3, r1
 80160aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80160b2:	78fa      	ldrb	r2, [r7, #3]
 80160b4:	4611      	mov	r1, r2
 80160b6:	4618      	mov	r0, r3
 80160b8:	f7fb fe8f 	bl	8011dda <USBD_LL_IsoOUTIncomplete>
}
 80160bc:	bf00      	nop
 80160be:	3708      	adds	r7, #8
 80160c0:	46bd      	mov	sp, r7
 80160c2:	bd80      	pop	{r7, pc}

080160c4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80160c4:	b580      	push	{r7, lr}
 80160c6:	b082      	sub	sp, #8
 80160c8:	af00      	add	r7, sp, #0
 80160ca:	6078      	str	r0, [r7, #4]
 80160cc:	460b      	mov	r3, r1
 80160ce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80160d6:	78fa      	ldrb	r2, [r7, #3]
 80160d8:	4611      	mov	r1, r2
 80160da:	4618      	mov	r0, r3
 80160dc:	f7fb fe4b 	bl	8011d76 <USBD_LL_IsoINIncomplete>
}
 80160e0:	bf00      	nop
 80160e2:	3708      	adds	r7, #8
 80160e4:	46bd      	mov	sp, r7
 80160e6:	bd80      	pop	{r7, pc}

080160e8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b082      	sub	sp, #8
 80160ec:	af00      	add	r7, sp, #0
 80160ee:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80160f6:	4618      	mov	r0, r3
 80160f8:	f7fb fea1 	bl	8011e3e <USBD_LL_DevConnected>
}
 80160fc:	bf00      	nop
 80160fe:	3708      	adds	r7, #8
 8016100:	46bd      	mov	sp, r7
 8016102:	bd80      	pop	{r7, pc}

08016104 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016104:	b580      	push	{r7, lr}
 8016106:	b082      	sub	sp, #8
 8016108:	af00      	add	r7, sp, #0
 801610a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8016112:	4618      	mov	r0, r3
 8016114:	f7fb fe9e 	bl	8011e54 <USBD_LL_DevDisconnected>
}
 8016118:	bf00      	nop
 801611a:	3708      	adds	r7, #8
 801611c:	46bd      	mov	sp, r7
 801611e:	bd80      	pop	{r7, pc}

08016120 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016120:	b580      	push	{r7, lr}
 8016122:	b082      	sub	sp, #8
 8016124:	af00      	add	r7, sp, #0
 8016126:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8016128:	687b      	ldr	r3, [r7, #4]
 801612a:	781b      	ldrb	r3, [r3, #0]
 801612c:	2b01      	cmp	r3, #1
 801612e:	d140      	bne.n	80161b2 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8016130:	4a22      	ldr	r2, [pc, #136]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8016138:	687b      	ldr	r3, [r7, #4]
 801613a:	4a20      	ldr	r2, [pc, #128]	@ (80161bc <USBD_LL_Init+0x9c>)
 801613c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8016140:	4b1e      	ldr	r3, [pc, #120]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016142:	4a1f      	ldr	r2, [pc, #124]	@ (80161c0 <USBD_LL_Init+0xa0>)
 8016144:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8016146:	4b1d      	ldr	r3, [pc, #116]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016148:	2209      	movs	r2, #9
 801614a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 801614c:	4b1b      	ldr	r3, [pc, #108]	@ (80161bc <USBD_LL_Init+0x9c>)
 801614e:	2200      	movs	r2, #0
 8016150:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8016152:	4b1a      	ldr	r3, [pc, #104]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016154:	2200      	movs	r2, #0
 8016156:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 8016158:	4b18      	ldr	r3, [pc, #96]	@ (80161bc <USBD_LL_Init+0x9c>)
 801615a:	2201      	movs	r2, #1
 801615c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
 801615e:	4b17      	ldr	r3, [pc, #92]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016160:	2201      	movs	r2, #1
 8016162:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8016164:	4b15      	ldr	r3, [pc, #84]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016166:	2200      	movs	r2, #0
 8016168:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801616a:	4b14      	ldr	r3, [pc, #80]	@ (80161bc <USBD_LL_Init+0x9c>)
 801616c:	2200      	movs	r2, #0
 801616e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8016170:	4b12      	ldr	r3, [pc, #72]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016172:	2200      	movs	r2, #0
 8016174:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8016176:	4b11      	ldr	r3, [pc, #68]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016178:	2200      	movs	r2, #0
 801617a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801617c:	4b0f      	ldr	r3, [pc, #60]	@ (80161bc <USBD_LL_Init+0x9c>)
 801617e:	2200      	movs	r2, #0
 8016180:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8016182:	480e      	ldr	r0, [pc, #56]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016184:	f7f1 fdce 	bl	8007d24 <HAL_PCD_Init>
 8016188:	4603      	mov	r3, r0
 801618a:	2b00      	cmp	r3, #0
 801618c:	d001      	beq.n	8016192 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801618e:	f7eb fa85 	bl	800169c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8016192:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8016196:	4809      	ldr	r0, [pc, #36]	@ (80161bc <USBD_LL_Init+0x9c>)
 8016198:	f7f3 f823 	bl	80091e2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801619c:	2280      	movs	r2, #128	@ 0x80
 801619e:	2100      	movs	r1, #0
 80161a0:	4806      	ldr	r0, [pc, #24]	@ (80161bc <USBD_LL_Init+0x9c>)
 80161a2:	f7f2 ffd7 	bl	8009154 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80161a6:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80161aa:	2101      	movs	r1, #1
 80161ac:	4803      	ldr	r0, [pc, #12]	@ (80161bc <USBD_LL_Init+0x9c>)
 80161ae:	f7f2 ffd1 	bl	8009154 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 80161b2:	2300      	movs	r3, #0
}
 80161b4:	4618      	mov	r0, r3
 80161b6:	3708      	adds	r7, #8
 80161b8:	46bd      	mov	sp, r7
 80161ba:	bd80      	pop	{r7, pc}
 80161bc:	24012c74 	.word	0x24012c74
 80161c0:	40040000 	.word	0x40040000

080161c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80161c4:	b580      	push	{r7, lr}
 80161c6:	b084      	sub	sp, #16
 80161c8:	af00      	add	r7, sp, #0
 80161ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80161cc:	2300      	movs	r3, #0
 80161ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80161d0:	2300      	movs	r3, #0
 80161d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80161da:	4618      	mov	r0, r3
 80161dc:	f7f1 feae 	bl	8007f3c <HAL_PCD_Start>
 80161e0:	4603      	mov	r3, r0
 80161e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80161e4:	7bfb      	ldrb	r3, [r7, #15]
 80161e6:	4618      	mov	r0, r3
 80161e8:	f000 f942 	bl	8016470 <USBD_Get_USB_Status>
 80161ec:	4603      	mov	r3, r0
 80161ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80161f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80161f2:	4618      	mov	r0, r3
 80161f4:	3710      	adds	r7, #16
 80161f6:	46bd      	mov	sp, r7
 80161f8:	bd80      	pop	{r7, pc}

080161fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80161fa:	b580      	push	{r7, lr}
 80161fc:	b084      	sub	sp, #16
 80161fe:	af00      	add	r7, sp, #0
 8016200:	6078      	str	r0, [r7, #4]
 8016202:	4608      	mov	r0, r1
 8016204:	4611      	mov	r1, r2
 8016206:	461a      	mov	r2, r3
 8016208:	4603      	mov	r3, r0
 801620a:	70fb      	strb	r3, [r7, #3]
 801620c:	460b      	mov	r3, r1
 801620e:	70bb      	strb	r3, [r7, #2]
 8016210:	4613      	mov	r3, r2
 8016212:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016214:	2300      	movs	r3, #0
 8016216:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016218:	2300      	movs	r3, #0
 801621a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8016222:	78bb      	ldrb	r3, [r7, #2]
 8016224:	883a      	ldrh	r2, [r7, #0]
 8016226:	78f9      	ldrb	r1, [r7, #3]
 8016228:	f7f2 fbaf 	bl	800898a <HAL_PCD_EP_Open>
 801622c:	4603      	mov	r3, r0
 801622e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016230:	7bfb      	ldrb	r3, [r7, #15]
 8016232:	4618      	mov	r0, r3
 8016234:	f000 f91c 	bl	8016470 <USBD_Get_USB_Status>
 8016238:	4603      	mov	r3, r0
 801623a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801623c:	7bbb      	ldrb	r3, [r7, #14]
}
 801623e:	4618      	mov	r0, r3
 8016240:	3710      	adds	r7, #16
 8016242:	46bd      	mov	sp, r7
 8016244:	bd80      	pop	{r7, pc}

08016246 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016246:	b580      	push	{r7, lr}
 8016248:	b084      	sub	sp, #16
 801624a:	af00      	add	r7, sp, #0
 801624c:	6078      	str	r0, [r7, #4]
 801624e:	460b      	mov	r3, r1
 8016250:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016252:	2300      	movs	r3, #0
 8016254:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016256:	2300      	movs	r3, #0
 8016258:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016260:	78fa      	ldrb	r2, [r7, #3]
 8016262:	4611      	mov	r1, r2
 8016264:	4618      	mov	r0, r3
 8016266:	f7f2 fbfa 	bl	8008a5e <HAL_PCD_EP_Close>
 801626a:	4603      	mov	r3, r0
 801626c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801626e:	7bfb      	ldrb	r3, [r7, #15]
 8016270:	4618      	mov	r0, r3
 8016272:	f000 f8fd 	bl	8016470 <USBD_Get_USB_Status>
 8016276:	4603      	mov	r3, r0
 8016278:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801627a:	7bbb      	ldrb	r3, [r7, #14]
}
 801627c:	4618      	mov	r0, r3
 801627e:	3710      	adds	r7, #16
 8016280:	46bd      	mov	sp, r7
 8016282:	bd80      	pop	{r7, pc}

08016284 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016284:	b580      	push	{r7, lr}
 8016286:	b084      	sub	sp, #16
 8016288:	af00      	add	r7, sp, #0
 801628a:	6078      	str	r0, [r7, #4]
 801628c:	460b      	mov	r3, r1
 801628e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016290:	2300      	movs	r3, #0
 8016292:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016294:	2300      	movs	r3, #0
 8016296:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801629e:	78fa      	ldrb	r2, [r7, #3]
 80162a0:	4611      	mov	r1, r2
 80162a2:	4618      	mov	r0, r3
 80162a4:	f7f2 fcb2 	bl	8008c0c <HAL_PCD_EP_SetStall>
 80162a8:	4603      	mov	r3, r0
 80162aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80162ac:	7bfb      	ldrb	r3, [r7, #15]
 80162ae:	4618      	mov	r0, r3
 80162b0:	f000 f8de 	bl	8016470 <USBD_Get_USB_Status>
 80162b4:	4603      	mov	r3, r0
 80162b6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80162b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80162ba:	4618      	mov	r0, r3
 80162bc:	3710      	adds	r7, #16
 80162be:	46bd      	mov	sp, r7
 80162c0:	bd80      	pop	{r7, pc}

080162c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80162c2:	b580      	push	{r7, lr}
 80162c4:	b084      	sub	sp, #16
 80162c6:	af00      	add	r7, sp, #0
 80162c8:	6078      	str	r0, [r7, #4]
 80162ca:	460b      	mov	r3, r1
 80162cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80162ce:	2300      	movs	r3, #0
 80162d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80162d2:	2300      	movs	r3, #0
 80162d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80162dc:	78fa      	ldrb	r2, [r7, #3]
 80162de:	4611      	mov	r1, r2
 80162e0:	4618      	mov	r0, r3
 80162e2:	f7f2 fcf6 	bl	8008cd2 <HAL_PCD_EP_ClrStall>
 80162e6:	4603      	mov	r3, r0
 80162e8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80162ea:	7bfb      	ldrb	r3, [r7, #15]
 80162ec:	4618      	mov	r0, r3
 80162ee:	f000 f8bf 	bl	8016470 <USBD_Get_USB_Status>
 80162f2:	4603      	mov	r3, r0
 80162f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80162f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80162f8:	4618      	mov	r0, r3
 80162fa:	3710      	adds	r7, #16
 80162fc:	46bd      	mov	sp, r7
 80162fe:	bd80      	pop	{r7, pc}

08016300 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016300:	b480      	push	{r7}
 8016302:	b085      	sub	sp, #20
 8016304:	af00      	add	r7, sp, #0
 8016306:	6078      	str	r0, [r7, #4]
 8016308:	460b      	mov	r3, r1
 801630a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016312:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016314:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016318:	2b00      	cmp	r3, #0
 801631a:	da0b      	bge.n	8016334 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801631c:	78fb      	ldrb	r3, [r7, #3]
 801631e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016322:	68f9      	ldr	r1, [r7, #12]
 8016324:	4613      	mov	r3, r2
 8016326:	00db      	lsls	r3, r3, #3
 8016328:	4413      	add	r3, r2
 801632a:	009b      	lsls	r3, r3, #2
 801632c:	440b      	add	r3, r1
 801632e:	3316      	adds	r3, #22
 8016330:	781b      	ldrb	r3, [r3, #0]
 8016332:	e00b      	b.n	801634c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016334:	78fb      	ldrb	r3, [r7, #3]
 8016336:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801633a:	68f9      	ldr	r1, [r7, #12]
 801633c:	4613      	mov	r3, r2
 801633e:	00db      	lsls	r3, r3, #3
 8016340:	4413      	add	r3, r2
 8016342:	009b      	lsls	r3, r3, #2
 8016344:	440b      	add	r3, r1
 8016346:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801634a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801634c:	4618      	mov	r0, r3
 801634e:	3714      	adds	r7, #20
 8016350:	46bd      	mov	sp, r7
 8016352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016356:	4770      	bx	lr

08016358 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016358:	b580      	push	{r7, lr}
 801635a:	b084      	sub	sp, #16
 801635c:	af00      	add	r7, sp, #0
 801635e:	6078      	str	r0, [r7, #4]
 8016360:	460b      	mov	r3, r1
 8016362:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016364:	2300      	movs	r3, #0
 8016366:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016368:	2300      	movs	r3, #0
 801636a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801636c:	687b      	ldr	r3, [r7, #4]
 801636e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8016372:	78fa      	ldrb	r2, [r7, #3]
 8016374:	4611      	mov	r1, r2
 8016376:	4618      	mov	r0, r3
 8016378:	f7f2 fae3 	bl	8008942 <HAL_PCD_SetAddress>
 801637c:	4603      	mov	r3, r0
 801637e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016380:	7bfb      	ldrb	r3, [r7, #15]
 8016382:	4618      	mov	r0, r3
 8016384:	f000 f874 	bl	8016470 <USBD_Get_USB_Status>
 8016388:	4603      	mov	r3, r0
 801638a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801638c:	7bbb      	ldrb	r3, [r7, #14]
}
 801638e:	4618      	mov	r0, r3
 8016390:	3710      	adds	r7, #16
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}

08016396 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016396:	b580      	push	{r7, lr}
 8016398:	b086      	sub	sp, #24
 801639a:	af00      	add	r7, sp, #0
 801639c:	60f8      	str	r0, [r7, #12]
 801639e:	607a      	str	r2, [r7, #4]
 80163a0:	603b      	str	r3, [r7, #0]
 80163a2:	460b      	mov	r3, r1
 80163a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80163a6:	2300      	movs	r3, #0
 80163a8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80163aa:	2300      	movs	r3, #0
 80163ac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80163ae:	68fb      	ldr	r3, [r7, #12]
 80163b0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80163b4:	7af9      	ldrb	r1, [r7, #11]
 80163b6:	683b      	ldr	r3, [r7, #0]
 80163b8:	687a      	ldr	r2, [r7, #4]
 80163ba:	f7f2 fbed 	bl	8008b98 <HAL_PCD_EP_Transmit>
 80163be:	4603      	mov	r3, r0
 80163c0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80163c2:	7dfb      	ldrb	r3, [r7, #23]
 80163c4:	4618      	mov	r0, r3
 80163c6:	f000 f853 	bl	8016470 <USBD_Get_USB_Status>
 80163ca:	4603      	mov	r3, r0
 80163cc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80163ce:	7dbb      	ldrb	r3, [r7, #22]
}
 80163d0:	4618      	mov	r0, r3
 80163d2:	3718      	adds	r7, #24
 80163d4:	46bd      	mov	sp, r7
 80163d6:	bd80      	pop	{r7, pc}

080163d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80163d8:	b580      	push	{r7, lr}
 80163da:	b086      	sub	sp, #24
 80163dc:	af00      	add	r7, sp, #0
 80163de:	60f8      	str	r0, [r7, #12]
 80163e0:	607a      	str	r2, [r7, #4]
 80163e2:	603b      	str	r3, [r7, #0]
 80163e4:	460b      	mov	r3, r1
 80163e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80163e8:	2300      	movs	r3, #0
 80163ea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80163ec:	2300      	movs	r3, #0
 80163ee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80163f6:	7af9      	ldrb	r1, [r7, #11]
 80163f8:	683b      	ldr	r3, [r7, #0]
 80163fa:	687a      	ldr	r2, [r7, #4]
 80163fc:	f7f2 fb79 	bl	8008af2 <HAL_PCD_EP_Receive>
 8016400:	4603      	mov	r3, r0
 8016402:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016404:	7dfb      	ldrb	r3, [r7, #23]
 8016406:	4618      	mov	r0, r3
 8016408:	f000 f832 	bl	8016470 <USBD_Get_USB_Status>
 801640c:	4603      	mov	r3, r0
 801640e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016410:	7dbb      	ldrb	r3, [r7, #22]
}
 8016412:	4618      	mov	r0, r3
 8016414:	3718      	adds	r7, #24
 8016416:	46bd      	mov	sp, r7
 8016418:	bd80      	pop	{r7, pc}

0801641a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801641a:	b580      	push	{r7, lr}
 801641c:	b082      	sub	sp, #8
 801641e:	af00      	add	r7, sp, #0
 8016420:	6078      	str	r0, [r7, #4]
 8016422:	460b      	mov	r3, r1
 8016424:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8016426:	687b      	ldr	r3, [r7, #4]
 8016428:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801642c:	78fa      	ldrb	r2, [r7, #3]
 801642e:	4611      	mov	r1, r2
 8016430:	4618      	mov	r0, r3
 8016432:	f7f2 fb99 	bl	8008b68 <HAL_PCD_EP_GetRxCount>
 8016436:	4603      	mov	r3, r0
}
 8016438:	4618      	mov	r0, r3
 801643a:	3708      	adds	r7, #8
 801643c:	46bd      	mov	sp, r7
 801643e:	bd80      	pop	{r7, pc}

08016440 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8016440:	b480      	push	{r7}
 8016442:	b083      	sub	sp, #12
 8016444:	af00      	add	r7, sp, #0
 8016446:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8016448:	4b03      	ldr	r3, [pc, #12]	@ (8016458 <USBD_static_malloc+0x18>)
}
 801644a:	4618      	mov	r0, r3
 801644c:	370c      	adds	r7, #12
 801644e:	46bd      	mov	sp, r7
 8016450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016454:	4770      	bx	lr
 8016456:	bf00      	nop
 8016458:	24013158 	.word	0x24013158

0801645c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801645c:	b480      	push	{r7}
 801645e:	b083      	sub	sp, #12
 8016460:	af00      	add	r7, sp, #0
 8016462:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8016464:	bf00      	nop
 8016466:	370c      	adds	r7, #12
 8016468:	46bd      	mov	sp, r7
 801646a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801646e:	4770      	bx	lr

08016470 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016470:	b480      	push	{r7}
 8016472:	b085      	sub	sp, #20
 8016474:	af00      	add	r7, sp, #0
 8016476:	4603      	mov	r3, r0
 8016478:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801647a:	2300      	movs	r3, #0
 801647c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801647e:	79fb      	ldrb	r3, [r7, #7]
 8016480:	2b03      	cmp	r3, #3
 8016482:	d817      	bhi.n	80164b4 <USBD_Get_USB_Status+0x44>
 8016484:	a201      	add	r2, pc, #4	@ (adr r2, 801648c <USBD_Get_USB_Status+0x1c>)
 8016486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801648a:	bf00      	nop
 801648c:	0801649d 	.word	0x0801649d
 8016490:	080164a3 	.word	0x080164a3
 8016494:	080164a9 	.word	0x080164a9
 8016498:	080164af 	.word	0x080164af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801649c:	2300      	movs	r3, #0
 801649e:	73fb      	strb	r3, [r7, #15]
    break;
 80164a0:	e00b      	b.n	80164ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80164a2:	2303      	movs	r3, #3
 80164a4:	73fb      	strb	r3, [r7, #15]
    break;
 80164a6:	e008      	b.n	80164ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80164a8:	2301      	movs	r3, #1
 80164aa:	73fb      	strb	r3, [r7, #15]
    break;
 80164ac:	e005      	b.n	80164ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80164ae:	2303      	movs	r3, #3
 80164b0:	73fb      	strb	r3, [r7, #15]
    break;
 80164b2:	e002      	b.n	80164ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80164b4:	2303      	movs	r3, #3
 80164b6:	73fb      	strb	r3, [r7, #15]
    break;
 80164b8:	bf00      	nop
  }
  return usb_status;
 80164ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80164bc:	4618      	mov	r0, r3
 80164be:	3714      	adds	r7, #20
 80164c0:	46bd      	mov	sp, r7
 80164c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c6:	4770      	bx	lr

080164c8 <siprintf>:
 80164c8:	b40e      	push	{r1, r2, r3}
 80164ca:	b510      	push	{r4, lr}
 80164cc:	b09d      	sub	sp, #116	@ 0x74
 80164ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80164d0:	9002      	str	r0, [sp, #8]
 80164d2:	9006      	str	r0, [sp, #24]
 80164d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80164d8:	480a      	ldr	r0, [pc, #40]	@ (8016504 <siprintf+0x3c>)
 80164da:	9107      	str	r1, [sp, #28]
 80164dc:	9104      	str	r1, [sp, #16]
 80164de:	490a      	ldr	r1, [pc, #40]	@ (8016508 <siprintf+0x40>)
 80164e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80164e4:	9105      	str	r1, [sp, #20]
 80164e6:	2400      	movs	r4, #0
 80164e8:	a902      	add	r1, sp, #8
 80164ea:	6800      	ldr	r0, [r0, #0]
 80164ec:	9301      	str	r3, [sp, #4]
 80164ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80164f0:	f000 fa00 	bl	80168f4 <_svfiprintf_r>
 80164f4:	9b02      	ldr	r3, [sp, #8]
 80164f6:	701c      	strb	r4, [r3, #0]
 80164f8:	b01d      	add	sp, #116	@ 0x74
 80164fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80164fe:	b003      	add	sp, #12
 8016500:	4770      	bx	lr
 8016502:	bf00      	nop
 8016504:	24000108 	.word	0x24000108
 8016508:	ffff0208 	.word	0xffff0208

0801650c <memset>:
 801650c:	4402      	add	r2, r0
 801650e:	4603      	mov	r3, r0
 8016510:	4293      	cmp	r3, r2
 8016512:	d100      	bne.n	8016516 <memset+0xa>
 8016514:	4770      	bx	lr
 8016516:	f803 1b01 	strb.w	r1, [r3], #1
 801651a:	e7f9      	b.n	8016510 <memset+0x4>

0801651c <_reclaim_reent>:
 801651c:	4b2d      	ldr	r3, [pc, #180]	@ (80165d4 <_reclaim_reent+0xb8>)
 801651e:	681b      	ldr	r3, [r3, #0]
 8016520:	4283      	cmp	r3, r0
 8016522:	b570      	push	{r4, r5, r6, lr}
 8016524:	4604      	mov	r4, r0
 8016526:	d053      	beq.n	80165d0 <_reclaim_reent+0xb4>
 8016528:	69c3      	ldr	r3, [r0, #28]
 801652a:	b31b      	cbz	r3, 8016574 <_reclaim_reent+0x58>
 801652c:	68db      	ldr	r3, [r3, #12]
 801652e:	b163      	cbz	r3, 801654a <_reclaim_reent+0x2e>
 8016530:	2500      	movs	r5, #0
 8016532:	69e3      	ldr	r3, [r4, #28]
 8016534:	68db      	ldr	r3, [r3, #12]
 8016536:	5959      	ldr	r1, [r3, r5]
 8016538:	b9b1      	cbnz	r1, 8016568 <_reclaim_reent+0x4c>
 801653a:	3504      	adds	r5, #4
 801653c:	2d80      	cmp	r5, #128	@ 0x80
 801653e:	d1f8      	bne.n	8016532 <_reclaim_reent+0x16>
 8016540:	69e3      	ldr	r3, [r4, #28]
 8016542:	4620      	mov	r0, r4
 8016544:	68d9      	ldr	r1, [r3, #12]
 8016546:	f000 f881 	bl	801664c <_free_r>
 801654a:	69e3      	ldr	r3, [r4, #28]
 801654c:	6819      	ldr	r1, [r3, #0]
 801654e:	b111      	cbz	r1, 8016556 <_reclaim_reent+0x3a>
 8016550:	4620      	mov	r0, r4
 8016552:	f000 f87b 	bl	801664c <_free_r>
 8016556:	69e3      	ldr	r3, [r4, #28]
 8016558:	689d      	ldr	r5, [r3, #8]
 801655a:	b15d      	cbz	r5, 8016574 <_reclaim_reent+0x58>
 801655c:	4629      	mov	r1, r5
 801655e:	4620      	mov	r0, r4
 8016560:	682d      	ldr	r5, [r5, #0]
 8016562:	f000 f873 	bl	801664c <_free_r>
 8016566:	e7f8      	b.n	801655a <_reclaim_reent+0x3e>
 8016568:	680e      	ldr	r6, [r1, #0]
 801656a:	4620      	mov	r0, r4
 801656c:	f000 f86e 	bl	801664c <_free_r>
 8016570:	4631      	mov	r1, r6
 8016572:	e7e1      	b.n	8016538 <_reclaim_reent+0x1c>
 8016574:	6961      	ldr	r1, [r4, #20]
 8016576:	b111      	cbz	r1, 801657e <_reclaim_reent+0x62>
 8016578:	4620      	mov	r0, r4
 801657a:	f000 f867 	bl	801664c <_free_r>
 801657e:	69e1      	ldr	r1, [r4, #28]
 8016580:	b111      	cbz	r1, 8016588 <_reclaim_reent+0x6c>
 8016582:	4620      	mov	r0, r4
 8016584:	f000 f862 	bl	801664c <_free_r>
 8016588:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801658a:	b111      	cbz	r1, 8016592 <_reclaim_reent+0x76>
 801658c:	4620      	mov	r0, r4
 801658e:	f000 f85d 	bl	801664c <_free_r>
 8016592:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016594:	b111      	cbz	r1, 801659c <_reclaim_reent+0x80>
 8016596:	4620      	mov	r0, r4
 8016598:	f000 f858 	bl	801664c <_free_r>
 801659c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801659e:	b111      	cbz	r1, 80165a6 <_reclaim_reent+0x8a>
 80165a0:	4620      	mov	r0, r4
 80165a2:	f000 f853 	bl	801664c <_free_r>
 80165a6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80165a8:	b111      	cbz	r1, 80165b0 <_reclaim_reent+0x94>
 80165aa:	4620      	mov	r0, r4
 80165ac:	f000 f84e 	bl	801664c <_free_r>
 80165b0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80165b2:	b111      	cbz	r1, 80165ba <_reclaim_reent+0x9e>
 80165b4:	4620      	mov	r0, r4
 80165b6:	f000 f849 	bl	801664c <_free_r>
 80165ba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80165bc:	b111      	cbz	r1, 80165c4 <_reclaim_reent+0xa8>
 80165be:	4620      	mov	r0, r4
 80165c0:	f000 f844 	bl	801664c <_free_r>
 80165c4:	6a23      	ldr	r3, [r4, #32]
 80165c6:	b11b      	cbz	r3, 80165d0 <_reclaim_reent+0xb4>
 80165c8:	4620      	mov	r0, r4
 80165ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80165ce:	4718      	bx	r3
 80165d0:	bd70      	pop	{r4, r5, r6, pc}
 80165d2:	bf00      	nop
 80165d4:	24000108 	.word	0x24000108

080165d8 <__errno>:
 80165d8:	4b01      	ldr	r3, [pc, #4]	@ (80165e0 <__errno+0x8>)
 80165da:	6818      	ldr	r0, [r3, #0]
 80165dc:	4770      	bx	lr
 80165de:	bf00      	nop
 80165e0:	24000108 	.word	0x24000108

080165e4 <__libc_init_array>:
 80165e4:	b570      	push	{r4, r5, r6, lr}
 80165e6:	4d0d      	ldr	r5, [pc, #52]	@ (801661c <__libc_init_array+0x38>)
 80165e8:	4c0d      	ldr	r4, [pc, #52]	@ (8016620 <__libc_init_array+0x3c>)
 80165ea:	1b64      	subs	r4, r4, r5
 80165ec:	10a4      	asrs	r4, r4, #2
 80165ee:	2600      	movs	r6, #0
 80165f0:	42a6      	cmp	r6, r4
 80165f2:	d109      	bne.n	8016608 <__libc_init_array+0x24>
 80165f4:	4d0b      	ldr	r5, [pc, #44]	@ (8016624 <__libc_init_array+0x40>)
 80165f6:	4c0c      	ldr	r4, [pc, #48]	@ (8016628 <__libc_init_array+0x44>)
 80165f8:	f000 fc64 	bl	8016ec4 <_init>
 80165fc:	1b64      	subs	r4, r4, r5
 80165fe:	10a4      	asrs	r4, r4, #2
 8016600:	2600      	movs	r6, #0
 8016602:	42a6      	cmp	r6, r4
 8016604:	d105      	bne.n	8016612 <__libc_init_array+0x2e>
 8016606:	bd70      	pop	{r4, r5, r6, pc}
 8016608:	f855 3b04 	ldr.w	r3, [r5], #4
 801660c:	4798      	blx	r3
 801660e:	3601      	adds	r6, #1
 8016610:	e7ee      	b.n	80165f0 <__libc_init_array+0xc>
 8016612:	f855 3b04 	ldr.w	r3, [r5], #4
 8016616:	4798      	blx	r3
 8016618:	3601      	adds	r6, #1
 801661a:	e7f2      	b.n	8016602 <__libc_init_array+0x1e>
 801661c:	08017110 	.word	0x08017110
 8016620:	08017110 	.word	0x08017110
 8016624:	08017110 	.word	0x08017110
 8016628:	08017114 	.word	0x08017114

0801662c <__retarget_lock_acquire_recursive>:
 801662c:	4770      	bx	lr

0801662e <__retarget_lock_release_recursive>:
 801662e:	4770      	bx	lr

08016630 <memcpy>:
 8016630:	440a      	add	r2, r1
 8016632:	4291      	cmp	r1, r2
 8016634:	f100 33ff 	add.w	r3, r0, #4294967295
 8016638:	d100      	bne.n	801663c <memcpy+0xc>
 801663a:	4770      	bx	lr
 801663c:	b510      	push	{r4, lr}
 801663e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016646:	4291      	cmp	r1, r2
 8016648:	d1f9      	bne.n	801663e <memcpy+0xe>
 801664a:	bd10      	pop	{r4, pc}

0801664c <_free_r>:
 801664c:	b538      	push	{r3, r4, r5, lr}
 801664e:	4605      	mov	r5, r0
 8016650:	2900      	cmp	r1, #0
 8016652:	d041      	beq.n	80166d8 <_free_r+0x8c>
 8016654:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016658:	1f0c      	subs	r4, r1, #4
 801665a:	2b00      	cmp	r3, #0
 801665c:	bfb8      	it	lt
 801665e:	18e4      	addlt	r4, r4, r3
 8016660:	f000 f8e0 	bl	8016824 <__malloc_lock>
 8016664:	4a1d      	ldr	r2, [pc, #116]	@ (80166dc <_free_r+0x90>)
 8016666:	6813      	ldr	r3, [r2, #0]
 8016668:	b933      	cbnz	r3, 8016678 <_free_r+0x2c>
 801666a:	6063      	str	r3, [r4, #4]
 801666c:	6014      	str	r4, [r2, #0]
 801666e:	4628      	mov	r0, r5
 8016670:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016674:	f000 b8dc 	b.w	8016830 <__malloc_unlock>
 8016678:	42a3      	cmp	r3, r4
 801667a:	d908      	bls.n	801668e <_free_r+0x42>
 801667c:	6820      	ldr	r0, [r4, #0]
 801667e:	1821      	adds	r1, r4, r0
 8016680:	428b      	cmp	r3, r1
 8016682:	bf01      	itttt	eq
 8016684:	6819      	ldreq	r1, [r3, #0]
 8016686:	685b      	ldreq	r3, [r3, #4]
 8016688:	1809      	addeq	r1, r1, r0
 801668a:	6021      	streq	r1, [r4, #0]
 801668c:	e7ed      	b.n	801666a <_free_r+0x1e>
 801668e:	461a      	mov	r2, r3
 8016690:	685b      	ldr	r3, [r3, #4]
 8016692:	b10b      	cbz	r3, 8016698 <_free_r+0x4c>
 8016694:	42a3      	cmp	r3, r4
 8016696:	d9fa      	bls.n	801668e <_free_r+0x42>
 8016698:	6811      	ldr	r1, [r2, #0]
 801669a:	1850      	adds	r0, r2, r1
 801669c:	42a0      	cmp	r0, r4
 801669e:	d10b      	bne.n	80166b8 <_free_r+0x6c>
 80166a0:	6820      	ldr	r0, [r4, #0]
 80166a2:	4401      	add	r1, r0
 80166a4:	1850      	adds	r0, r2, r1
 80166a6:	4283      	cmp	r3, r0
 80166a8:	6011      	str	r1, [r2, #0]
 80166aa:	d1e0      	bne.n	801666e <_free_r+0x22>
 80166ac:	6818      	ldr	r0, [r3, #0]
 80166ae:	685b      	ldr	r3, [r3, #4]
 80166b0:	6053      	str	r3, [r2, #4]
 80166b2:	4408      	add	r0, r1
 80166b4:	6010      	str	r0, [r2, #0]
 80166b6:	e7da      	b.n	801666e <_free_r+0x22>
 80166b8:	d902      	bls.n	80166c0 <_free_r+0x74>
 80166ba:	230c      	movs	r3, #12
 80166bc:	602b      	str	r3, [r5, #0]
 80166be:	e7d6      	b.n	801666e <_free_r+0x22>
 80166c0:	6820      	ldr	r0, [r4, #0]
 80166c2:	1821      	adds	r1, r4, r0
 80166c4:	428b      	cmp	r3, r1
 80166c6:	bf04      	itt	eq
 80166c8:	6819      	ldreq	r1, [r3, #0]
 80166ca:	685b      	ldreq	r3, [r3, #4]
 80166cc:	6063      	str	r3, [r4, #4]
 80166ce:	bf04      	itt	eq
 80166d0:	1809      	addeq	r1, r1, r0
 80166d2:	6021      	streq	r1, [r4, #0]
 80166d4:	6054      	str	r4, [r2, #4]
 80166d6:	e7ca      	b.n	801666e <_free_r+0x22>
 80166d8:	bd38      	pop	{r3, r4, r5, pc}
 80166da:	bf00      	nop
 80166dc:	240134bc 	.word	0x240134bc

080166e0 <sbrk_aligned>:
 80166e0:	b570      	push	{r4, r5, r6, lr}
 80166e2:	4e0f      	ldr	r6, [pc, #60]	@ (8016720 <sbrk_aligned+0x40>)
 80166e4:	460c      	mov	r4, r1
 80166e6:	6831      	ldr	r1, [r6, #0]
 80166e8:	4605      	mov	r5, r0
 80166ea:	b911      	cbnz	r1, 80166f2 <sbrk_aligned+0x12>
 80166ec:	f000 fba4 	bl	8016e38 <_sbrk_r>
 80166f0:	6030      	str	r0, [r6, #0]
 80166f2:	4621      	mov	r1, r4
 80166f4:	4628      	mov	r0, r5
 80166f6:	f000 fb9f 	bl	8016e38 <_sbrk_r>
 80166fa:	1c43      	adds	r3, r0, #1
 80166fc:	d103      	bne.n	8016706 <sbrk_aligned+0x26>
 80166fe:	f04f 34ff 	mov.w	r4, #4294967295
 8016702:	4620      	mov	r0, r4
 8016704:	bd70      	pop	{r4, r5, r6, pc}
 8016706:	1cc4      	adds	r4, r0, #3
 8016708:	f024 0403 	bic.w	r4, r4, #3
 801670c:	42a0      	cmp	r0, r4
 801670e:	d0f8      	beq.n	8016702 <sbrk_aligned+0x22>
 8016710:	1a21      	subs	r1, r4, r0
 8016712:	4628      	mov	r0, r5
 8016714:	f000 fb90 	bl	8016e38 <_sbrk_r>
 8016718:	3001      	adds	r0, #1
 801671a:	d1f2      	bne.n	8016702 <sbrk_aligned+0x22>
 801671c:	e7ef      	b.n	80166fe <sbrk_aligned+0x1e>
 801671e:	bf00      	nop
 8016720:	240134b8 	.word	0x240134b8

08016724 <_malloc_r>:
 8016724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016728:	1ccd      	adds	r5, r1, #3
 801672a:	f025 0503 	bic.w	r5, r5, #3
 801672e:	3508      	adds	r5, #8
 8016730:	2d0c      	cmp	r5, #12
 8016732:	bf38      	it	cc
 8016734:	250c      	movcc	r5, #12
 8016736:	2d00      	cmp	r5, #0
 8016738:	4606      	mov	r6, r0
 801673a:	db01      	blt.n	8016740 <_malloc_r+0x1c>
 801673c:	42a9      	cmp	r1, r5
 801673e:	d904      	bls.n	801674a <_malloc_r+0x26>
 8016740:	230c      	movs	r3, #12
 8016742:	6033      	str	r3, [r6, #0]
 8016744:	2000      	movs	r0, #0
 8016746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801674a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016820 <_malloc_r+0xfc>
 801674e:	f000 f869 	bl	8016824 <__malloc_lock>
 8016752:	f8d8 3000 	ldr.w	r3, [r8]
 8016756:	461c      	mov	r4, r3
 8016758:	bb44      	cbnz	r4, 80167ac <_malloc_r+0x88>
 801675a:	4629      	mov	r1, r5
 801675c:	4630      	mov	r0, r6
 801675e:	f7ff ffbf 	bl	80166e0 <sbrk_aligned>
 8016762:	1c43      	adds	r3, r0, #1
 8016764:	4604      	mov	r4, r0
 8016766:	d158      	bne.n	801681a <_malloc_r+0xf6>
 8016768:	f8d8 4000 	ldr.w	r4, [r8]
 801676c:	4627      	mov	r7, r4
 801676e:	2f00      	cmp	r7, #0
 8016770:	d143      	bne.n	80167fa <_malloc_r+0xd6>
 8016772:	2c00      	cmp	r4, #0
 8016774:	d04b      	beq.n	801680e <_malloc_r+0xea>
 8016776:	6823      	ldr	r3, [r4, #0]
 8016778:	4639      	mov	r1, r7
 801677a:	4630      	mov	r0, r6
 801677c:	eb04 0903 	add.w	r9, r4, r3
 8016780:	f000 fb5a 	bl	8016e38 <_sbrk_r>
 8016784:	4581      	cmp	r9, r0
 8016786:	d142      	bne.n	801680e <_malloc_r+0xea>
 8016788:	6821      	ldr	r1, [r4, #0]
 801678a:	1a6d      	subs	r5, r5, r1
 801678c:	4629      	mov	r1, r5
 801678e:	4630      	mov	r0, r6
 8016790:	f7ff ffa6 	bl	80166e0 <sbrk_aligned>
 8016794:	3001      	adds	r0, #1
 8016796:	d03a      	beq.n	801680e <_malloc_r+0xea>
 8016798:	6823      	ldr	r3, [r4, #0]
 801679a:	442b      	add	r3, r5
 801679c:	6023      	str	r3, [r4, #0]
 801679e:	f8d8 3000 	ldr.w	r3, [r8]
 80167a2:	685a      	ldr	r2, [r3, #4]
 80167a4:	bb62      	cbnz	r2, 8016800 <_malloc_r+0xdc>
 80167a6:	f8c8 7000 	str.w	r7, [r8]
 80167aa:	e00f      	b.n	80167cc <_malloc_r+0xa8>
 80167ac:	6822      	ldr	r2, [r4, #0]
 80167ae:	1b52      	subs	r2, r2, r5
 80167b0:	d420      	bmi.n	80167f4 <_malloc_r+0xd0>
 80167b2:	2a0b      	cmp	r2, #11
 80167b4:	d917      	bls.n	80167e6 <_malloc_r+0xc2>
 80167b6:	1961      	adds	r1, r4, r5
 80167b8:	42a3      	cmp	r3, r4
 80167ba:	6025      	str	r5, [r4, #0]
 80167bc:	bf18      	it	ne
 80167be:	6059      	strne	r1, [r3, #4]
 80167c0:	6863      	ldr	r3, [r4, #4]
 80167c2:	bf08      	it	eq
 80167c4:	f8c8 1000 	streq.w	r1, [r8]
 80167c8:	5162      	str	r2, [r4, r5]
 80167ca:	604b      	str	r3, [r1, #4]
 80167cc:	4630      	mov	r0, r6
 80167ce:	f000 f82f 	bl	8016830 <__malloc_unlock>
 80167d2:	f104 000b 	add.w	r0, r4, #11
 80167d6:	1d23      	adds	r3, r4, #4
 80167d8:	f020 0007 	bic.w	r0, r0, #7
 80167dc:	1ac2      	subs	r2, r0, r3
 80167de:	bf1c      	itt	ne
 80167e0:	1a1b      	subne	r3, r3, r0
 80167e2:	50a3      	strne	r3, [r4, r2]
 80167e4:	e7af      	b.n	8016746 <_malloc_r+0x22>
 80167e6:	6862      	ldr	r2, [r4, #4]
 80167e8:	42a3      	cmp	r3, r4
 80167ea:	bf0c      	ite	eq
 80167ec:	f8c8 2000 	streq.w	r2, [r8]
 80167f0:	605a      	strne	r2, [r3, #4]
 80167f2:	e7eb      	b.n	80167cc <_malloc_r+0xa8>
 80167f4:	4623      	mov	r3, r4
 80167f6:	6864      	ldr	r4, [r4, #4]
 80167f8:	e7ae      	b.n	8016758 <_malloc_r+0x34>
 80167fa:	463c      	mov	r4, r7
 80167fc:	687f      	ldr	r7, [r7, #4]
 80167fe:	e7b6      	b.n	801676e <_malloc_r+0x4a>
 8016800:	461a      	mov	r2, r3
 8016802:	685b      	ldr	r3, [r3, #4]
 8016804:	42a3      	cmp	r3, r4
 8016806:	d1fb      	bne.n	8016800 <_malloc_r+0xdc>
 8016808:	2300      	movs	r3, #0
 801680a:	6053      	str	r3, [r2, #4]
 801680c:	e7de      	b.n	80167cc <_malloc_r+0xa8>
 801680e:	230c      	movs	r3, #12
 8016810:	6033      	str	r3, [r6, #0]
 8016812:	4630      	mov	r0, r6
 8016814:	f000 f80c 	bl	8016830 <__malloc_unlock>
 8016818:	e794      	b.n	8016744 <_malloc_r+0x20>
 801681a:	6005      	str	r5, [r0, #0]
 801681c:	e7d6      	b.n	80167cc <_malloc_r+0xa8>
 801681e:	bf00      	nop
 8016820:	240134bc 	.word	0x240134bc

08016824 <__malloc_lock>:
 8016824:	4801      	ldr	r0, [pc, #4]	@ (801682c <__malloc_lock+0x8>)
 8016826:	f7ff bf01 	b.w	801662c <__retarget_lock_acquire_recursive>
 801682a:	bf00      	nop
 801682c:	240134b4 	.word	0x240134b4

08016830 <__malloc_unlock>:
 8016830:	4801      	ldr	r0, [pc, #4]	@ (8016838 <__malloc_unlock+0x8>)
 8016832:	f7ff befc 	b.w	801662e <__retarget_lock_release_recursive>
 8016836:	bf00      	nop
 8016838:	240134b4 	.word	0x240134b4

0801683c <__ssputs_r>:
 801683c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016840:	688e      	ldr	r6, [r1, #8]
 8016842:	461f      	mov	r7, r3
 8016844:	42be      	cmp	r6, r7
 8016846:	680b      	ldr	r3, [r1, #0]
 8016848:	4682      	mov	sl, r0
 801684a:	460c      	mov	r4, r1
 801684c:	4690      	mov	r8, r2
 801684e:	d82d      	bhi.n	80168ac <__ssputs_r+0x70>
 8016850:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016854:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8016858:	d026      	beq.n	80168a8 <__ssputs_r+0x6c>
 801685a:	6965      	ldr	r5, [r4, #20]
 801685c:	6909      	ldr	r1, [r1, #16]
 801685e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016862:	eba3 0901 	sub.w	r9, r3, r1
 8016866:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801686a:	1c7b      	adds	r3, r7, #1
 801686c:	444b      	add	r3, r9
 801686e:	106d      	asrs	r5, r5, #1
 8016870:	429d      	cmp	r5, r3
 8016872:	bf38      	it	cc
 8016874:	461d      	movcc	r5, r3
 8016876:	0553      	lsls	r3, r2, #21
 8016878:	d527      	bpl.n	80168ca <__ssputs_r+0x8e>
 801687a:	4629      	mov	r1, r5
 801687c:	f7ff ff52 	bl	8016724 <_malloc_r>
 8016880:	4606      	mov	r6, r0
 8016882:	b360      	cbz	r0, 80168de <__ssputs_r+0xa2>
 8016884:	6921      	ldr	r1, [r4, #16]
 8016886:	464a      	mov	r2, r9
 8016888:	f7ff fed2 	bl	8016630 <memcpy>
 801688c:	89a3      	ldrh	r3, [r4, #12]
 801688e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8016892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016896:	81a3      	strh	r3, [r4, #12]
 8016898:	6126      	str	r6, [r4, #16]
 801689a:	6165      	str	r5, [r4, #20]
 801689c:	444e      	add	r6, r9
 801689e:	eba5 0509 	sub.w	r5, r5, r9
 80168a2:	6026      	str	r6, [r4, #0]
 80168a4:	60a5      	str	r5, [r4, #8]
 80168a6:	463e      	mov	r6, r7
 80168a8:	42be      	cmp	r6, r7
 80168aa:	d900      	bls.n	80168ae <__ssputs_r+0x72>
 80168ac:	463e      	mov	r6, r7
 80168ae:	6820      	ldr	r0, [r4, #0]
 80168b0:	4632      	mov	r2, r6
 80168b2:	4641      	mov	r1, r8
 80168b4:	f000 faa6 	bl	8016e04 <memmove>
 80168b8:	68a3      	ldr	r3, [r4, #8]
 80168ba:	1b9b      	subs	r3, r3, r6
 80168bc:	60a3      	str	r3, [r4, #8]
 80168be:	6823      	ldr	r3, [r4, #0]
 80168c0:	4433      	add	r3, r6
 80168c2:	6023      	str	r3, [r4, #0]
 80168c4:	2000      	movs	r0, #0
 80168c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168ca:	462a      	mov	r2, r5
 80168cc:	f000 fac4 	bl	8016e58 <_realloc_r>
 80168d0:	4606      	mov	r6, r0
 80168d2:	2800      	cmp	r0, #0
 80168d4:	d1e0      	bne.n	8016898 <__ssputs_r+0x5c>
 80168d6:	6921      	ldr	r1, [r4, #16]
 80168d8:	4650      	mov	r0, sl
 80168da:	f7ff feb7 	bl	801664c <_free_r>
 80168de:	230c      	movs	r3, #12
 80168e0:	f8ca 3000 	str.w	r3, [sl]
 80168e4:	89a3      	ldrh	r3, [r4, #12]
 80168e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80168ea:	81a3      	strh	r3, [r4, #12]
 80168ec:	f04f 30ff 	mov.w	r0, #4294967295
 80168f0:	e7e9      	b.n	80168c6 <__ssputs_r+0x8a>
	...

080168f4 <_svfiprintf_r>:
 80168f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168f8:	4698      	mov	r8, r3
 80168fa:	898b      	ldrh	r3, [r1, #12]
 80168fc:	061b      	lsls	r3, r3, #24
 80168fe:	b09d      	sub	sp, #116	@ 0x74
 8016900:	4607      	mov	r7, r0
 8016902:	460d      	mov	r5, r1
 8016904:	4614      	mov	r4, r2
 8016906:	d510      	bpl.n	801692a <_svfiprintf_r+0x36>
 8016908:	690b      	ldr	r3, [r1, #16]
 801690a:	b973      	cbnz	r3, 801692a <_svfiprintf_r+0x36>
 801690c:	2140      	movs	r1, #64	@ 0x40
 801690e:	f7ff ff09 	bl	8016724 <_malloc_r>
 8016912:	6028      	str	r0, [r5, #0]
 8016914:	6128      	str	r0, [r5, #16]
 8016916:	b930      	cbnz	r0, 8016926 <_svfiprintf_r+0x32>
 8016918:	230c      	movs	r3, #12
 801691a:	603b      	str	r3, [r7, #0]
 801691c:	f04f 30ff 	mov.w	r0, #4294967295
 8016920:	b01d      	add	sp, #116	@ 0x74
 8016922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016926:	2340      	movs	r3, #64	@ 0x40
 8016928:	616b      	str	r3, [r5, #20]
 801692a:	2300      	movs	r3, #0
 801692c:	9309      	str	r3, [sp, #36]	@ 0x24
 801692e:	2320      	movs	r3, #32
 8016930:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016934:	f8cd 800c 	str.w	r8, [sp, #12]
 8016938:	2330      	movs	r3, #48	@ 0x30
 801693a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8016ad8 <_svfiprintf_r+0x1e4>
 801693e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016942:	f04f 0901 	mov.w	r9, #1
 8016946:	4623      	mov	r3, r4
 8016948:	469a      	mov	sl, r3
 801694a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801694e:	b10a      	cbz	r2, 8016954 <_svfiprintf_r+0x60>
 8016950:	2a25      	cmp	r2, #37	@ 0x25
 8016952:	d1f9      	bne.n	8016948 <_svfiprintf_r+0x54>
 8016954:	ebba 0b04 	subs.w	fp, sl, r4
 8016958:	d00b      	beq.n	8016972 <_svfiprintf_r+0x7e>
 801695a:	465b      	mov	r3, fp
 801695c:	4622      	mov	r2, r4
 801695e:	4629      	mov	r1, r5
 8016960:	4638      	mov	r0, r7
 8016962:	f7ff ff6b 	bl	801683c <__ssputs_r>
 8016966:	3001      	adds	r0, #1
 8016968:	f000 80a7 	beq.w	8016aba <_svfiprintf_r+0x1c6>
 801696c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801696e:	445a      	add	r2, fp
 8016970:	9209      	str	r2, [sp, #36]	@ 0x24
 8016972:	f89a 3000 	ldrb.w	r3, [sl]
 8016976:	2b00      	cmp	r3, #0
 8016978:	f000 809f 	beq.w	8016aba <_svfiprintf_r+0x1c6>
 801697c:	2300      	movs	r3, #0
 801697e:	f04f 32ff 	mov.w	r2, #4294967295
 8016982:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016986:	f10a 0a01 	add.w	sl, sl, #1
 801698a:	9304      	str	r3, [sp, #16]
 801698c:	9307      	str	r3, [sp, #28]
 801698e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8016992:	931a      	str	r3, [sp, #104]	@ 0x68
 8016994:	4654      	mov	r4, sl
 8016996:	2205      	movs	r2, #5
 8016998:	f814 1b01 	ldrb.w	r1, [r4], #1
 801699c:	484e      	ldr	r0, [pc, #312]	@ (8016ad8 <_svfiprintf_r+0x1e4>)
 801699e:	f7e9 fcbf 	bl	8000320 <memchr>
 80169a2:	9a04      	ldr	r2, [sp, #16]
 80169a4:	b9d8      	cbnz	r0, 80169de <_svfiprintf_r+0xea>
 80169a6:	06d0      	lsls	r0, r2, #27
 80169a8:	bf44      	itt	mi
 80169aa:	2320      	movmi	r3, #32
 80169ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80169b0:	0711      	lsls	r1, r2, #28
 80169b2:	bf44      	itt	mi
 80169b4:	232b      	movmi	r3, #43	@ 0x2b
 80169b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80169ba:	f89a 3000 	ldrb.w	r3, [sl]
 80169be:	2b2a      	cmp	r3, #42	@ 0x2a
 80169c0:	d015      	beq.n	80169ee <_svfiprintf_r+0xfa>
 80169c2:	9a07      	ldr	r2, [sp, #28]
 80169c4:	4654      	mov	r4, sl
 80169c6:	2000      	movs	r0, #0
 80169c8:	f04f 0c0a 	mov.w	ip, #10
 80169cc:	4621      	mov	r1, r4
 80169ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 80169d2:	3b30      	subs	r3, #48	@ 0x30
 80169d4:	2b09      	cmp	r3, #9
 80169d6:	d94b      	bls.n	8016a70 <_svfiprintf_r+0x17c>
 80169d8:	b1b0      	cbz	r0, 8016a08 <_svfiprintf_r+0x114>
 80169da:	9207      	str	r2, [sp, #28]
 80169dc:	e014      	b.n	8016a08 <_svfiprintf_r+0x114>
 80169de:	eba0 0308 	sub.w	r3, r0, r8
 80169e2:	fa09 f303 	lsl.w	r3, r9, r3
 80169e6:	4313      	orrs	r3, r2
 80169e8:	9304      	str	r3, [sp, #16]
 80169ea:	46a2      	mov	sl, r4
 80169ec:	e7d2      	b.n	8016994 <_svfiprintf_r+0xa0>
 80169ee:	9b03      	ldr	r3, [sp, #12]
 80169f0:	1d19      	adds	r1, r3, #4
 80169f2:	681b      	ldr	r3, [r3, #0]
 80169f4:	9103      	str	r1, [sp, #12]
 80169f6:	2b00      	cmp	r3, #0
 80169f8:	bfbb      	ittet	lt
 80169fa:	425b      	neglt	r3, r3
 80169fc:	f042 0202 	orrlt.w	r2, r2, #2
 8016a00:	9307      	strge	r3, [sp, #28]
 8016a02:	9307      	strlt	r3, [sp, #28]
 8016a04:	bfb8      	it	lt
 8016a06:	9204      	strlt	r2, [sp, #16]
 8016a08:	7823      	ldrb	r3, [r4, #0]
 8016a0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8016a0c:	d10a      	bne.n	8016a24 <_svfiprintf_r+0x130>
 8016a0e:	7863      	ldrb	r3, [r4, #1]
 8016a10:	2b2a      	cmp	r3, #42	@ 0x2a
 8016a12:	d132      	bne.n	8016a7a <_svfiprintf_r+0x186>
 8016a14:	9b03      	ldr	r3, [sp, #12]
 8016a16:	1d1a      	adds	r2, r3, #4
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	9203      	str	r2, [sp, #12]
 8016a1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016a20:	3402      	adds	r4, #2
 8016a22:	9305      	str	r3, [sp, #20]
 8016a24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8016ae8 <_svfiprintf_r+0x1f4>
 8016a28:	7821      	ldrb	r1, [r4, #0]
 8016a2a:	2203      	movs	r2, #3
 8016a2c:	4650      	mov	r0, sl
 8016a2e:	f7e9 fc77 	bl	8000320 <memchr>
 8016a32:	b138      	cbz	r0, 8016a44 <_svfiprintf_r+0x150>
 8016a34:	9b04      	ldr	r3, [sp, #16]
 8016a36:	eba0 000a 	sub.w	r0, r0, sl
 8016a3a:	2240      	movs	r2, #64	@ 0x40
 8016a3c:	4082      	lsls	r2, r0
 8016a3e:	4313      	orrs	r3, r2
 8016a40:	3401      	adds	r4, #1
 8016a42:	9304      	str	r3, [sp, #16]
 8016a44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016a48:	4824      	ldr	r0, [pc, #144]	@ (8016adc <_svfiprintf_r+0x1e8>)
 8016a4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016a4e:	2206      	movs	r2, #6
 8016a50:	f7e9 fc66 	bl	8000320 <memchr>
 8016a54:	2800      	cmp	r0, #0
 8016a56:	d036      	beq.n	8016ac6 <_svfiprintf_r+0x1d2>
 8016a58:	4b21      	ldr	r3, [pc, #132]	@ (8016ae0 <_svfiprintf_r+0x1ec>)
 8016a5a:	bb1b      	cbnz	r3, 8016aa4 <_svfiprintf_r+0x1b0>
 8016a5c:	9b03      	ldr	r3, [sp, #12]
 8016a5e:	3307      	adds	r3, #7
 8016a60:	f023 0307 	bic.w	r3, r3, #7
 8016a64:	3308      	adds	r3, #8
 8016a66:	9303      	str	r3, [sp, #12]
 8016a68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a6a:	4433      	add	r3, r6
 8016a6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8016a6e:	e76a      	b.n	8016946 <_svfiprintf_r+0x52>
 8016a70:	fb0c 3202 	mla	r2, ip, r2, r3
 8016a74:	460c      	mov	r4, r1
 8016a76:	2001      	movs	r0, #1
 8016a78:	e7a8      	b.n	80169cc <_svfiprintf_r+0xd8>
 8016a7a:	2300      	movs	r3, #0
 8016a7c:	3401      	adds	r4, #1
 8016a7e:	9305      	str	r3, [sp, #20]
 8016a80:	4619      	mov	r1, r3
 8016a82:	f04f 0c0a 	mov.w	ip, #10
 8016a86:	4620      	mov	r0, r4
 8016a88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016a8c:	3a30      	subs	r2, #48	@ 0x30
 8016a8e:	2a09      	cmp	r2, #9
 8016a90:	d903      	bls.n	8016a9a <_svfiprintf_r+0x1a6>
 8016a92:	2b00      	cmp	r3, #0
 8016a94:	d0c6      	beq.n	8016a24 <_svfiprintf_r+0x130>
 8016a96:	9105      	str	r1, [sp, #20]
 8016a98:	e7c4      	b.n	8016a24 <_svfiprintf_r+0x130>
 8016a9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8016a9e:	4604      	mov	r4, r0
 8016aa0:	2301      	movs	r3, #1
 8016aa2:	e7f0      	b.n	8016a86 <_svfiprintf_r+0x192>
 8016aa4:	ab03      	add	r3, sp, #12
 8016aa6:	9300      	str	r3, [sp, #0]
 8016aa8:	462a      	mov	r2, r5
 8016aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8016ae4 <_svfiprintf_r+0x1f0>)
 8016aac:	a904      	add	r1, sp, #16
 8016aae:	4638      	mov	r0, r7
 8016ab0:	f3af 8000 	nop.w
 8016ab4:	1c42      	adds	r2, r0, #1
 8016ab6:	4606      	mov	r6, r0
 8016ab8:	d1d6      	bne.n	8016a68 <_svfiprintf_r+0x174>
 8016aba:	89ab      	ldrh	r3, [r5, #12]
 8016abc:	065b      	lsls	r3, r3, #25
 8016abe:	f53f af2d 	bmi.w	801691c <_svfiprintf_r+0x28>
 8016ac2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8016ac4:	e72c      	b.n	8016920 <_svfiprintf_r+0x2c>
 8016ac6:	ab03      	add	r3, sp, #12
 8016ac8:	9300      	str	r3, [sp, #0]
 8016aca:	462a      	mov	r2, r5
 8016acc:	4b05      	ldr	r3, [pc, #20]	@ (8016ae4 <_svfiprintf_r+0x1f0>)
 8016ace:	a904      	add	r1, sp, #16
 8016ad0:	4638      	mov	r0, r7
 8016ad2:	f000 f879 	bl	8016bc8 <_printf_i>
 8016ad6:	e7ed      	b.n	8016ab4 <_svfiprintf_r+0x1c0>
 8016ad8:	080170d4 	.word	0x080170d4
 8016adc:	080170de 	.word	0x080170de
 8016ae0:	00000000 	.word	0x00000000
 8016ae4:	0801683d 	.word	0x0801683d
 8016ae8:	080170da 	.word	0x080170da

08016aec <_printf_common>:
 8016aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016af0:	4616      	mov	r6, r2
 8016af2:	4698      	mov	r8, r3
 8016af4:	688a      	ldr	r2, [r1, #8]
 8016af6:	690b      	ldr	r3, [r1, #16]
 8016af8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8016afc:	4293      	cmp	r3, r2
 8016afe:	bfb8      	it	lt
 8016b00:	4613      	movlt	r3, r2
 8016b02:	6033      	str	r3, [r6, #0]
 8016b04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8016b08:	4607      	mov	r7, r0
 8016b0a:	460c      	mov	r4, r1
 8016b0c:	b10a      	cbz	r2, 8016b12 <_printf_common+0x26>
 8016b0e:	3301      	adds	r3, #1
 8016b10:	6033      	str	r3, [r6, #0]
 8016b12:	6823      	ldr	r3, [r4, #0]
 8016b14:	0699      	lsls	r1, r3, #26
 8016b16:	bf42      	ittt	mi
 8016b18:	6833      	ldrmi	r3, [r6, #0]
 8016b1a:	3302      	addmi	r3, #2
 8016b1c:	6033      	strmi	r3, [r6, #0]
 8016b1e:	6825      	ldr	r5, [r4, #0]
 8016b20:	f015 0506 	ands.w	r5, r5, #6
 8016b24:	d106      	bne.n	8016b34 <_printf_common+0x48>
 8016b26:	f104 0a19 	add.w	sl, r4, #25
 8016b2a:	68e3      	ldr	r3, [r4, #12]
 8016b2c:	6832      	ldr	r2, [r6, #0]
 8016b2e:	1a9b      	subs	r3, r3, r2
 8016b30:	42ab      	cmp	r3, r5
 8016b32:	dc26      	bgt.n	8016b82 <_printf_common+0x96>
 8016b34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8016b38:	6822      	ldr	r2, [r4, #0]
 8016b3a:	3b00      	subs	r3, #0
 8016b3c:	bf18      	it	ne
 8016b3e:	2301      	movne	r3, #1
 8016b40:	0692      	lsls	r2, r2, #26
 8016b42:	d42b      	bmi.n	8016b9c <_printf_common+0xb0>
 8016b44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8016b48:	4641      	mov	r1, r8
 8016b4a:	4638      	mov	r0, r7
 8016b4c:	47c8      	blx	r9
 8016b4e:	3001      	adds	r0, #1
 8016b50:	d01e      	beq.n	8016b90 <_printf_common+0xa4>
 8016b52:	6823      	ldr	r3, [r4, #0]
 8016b54:	6922      	ldr	r2, [r4, #16]
 8016b56:	f003 0306 	and.w	r3, r3, #6
 8016b5a:	2b04      	cmp	r3, #4
 8016b5c:	bf02      	ittt	eq
 8016b5e:	68e5      	ldreq	r5, [r4, #12]
 8016b60:	6833      	ldreq	r3, [r6, #0]
 8016b62:	1aed      	subeq	r5, r5, r3
 8016b64:	68a3      	ldr	r3, [r4, #8]
 8016b66:	bf0c      	ite	eq
 8016b68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8016b6c:	2500      	movne	r5, #0
 8016b6e:	4293      	cmp	r3, r2
 8016b70:	bfc4      	itt	gt
 8016b72:	1a9b      	subgt	r3, r3, r2
 8016b74:	18ed      	addgt	r5, r5, r3
 8016b76:	2600      	movs	r6, #0
 8016b78:	341a      	adds	r4, #26
 8016b7a:	42b5      	cmp	r5, r6
 8016b7c:	d11a      	bne.n	8016bb4 <_printf_common+0xc8>
 8016b7e:	2000      	movs	r0, #0
 8016b80:	e008      	b.n	8016b94 <_printf_common+0xa8>
 8016b82:	2301      	movs	r3, #1
 8016b84:	4652      	mov	r2, sl
 8016b86:	4641      	mov	r1, r8
 8016b88:	4638      	mov	r0, r7
 8016b8a:	47c8      	blx	r9
 8016b8c:	3001      	adds	r0, #1
 8016b8e:	d103      	bne.n	8016b98 <_printf_common+0xac>
 8016b90:	f04f 30ff 	mov.w	r0, #4294967295
 8016b94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b98:	3501      	adds	r5, #1
 8016b9a:	e7c6      	b.n	8016b2a <_printf_common+0x3e>
 8016b9c:	18e1      	adds	r1, r4, r3
 8016b9e:	1c5a      	adds	r2, r3, #1
 8016ba0:	2030      	movs	r0, #48	@ 0x30
 8016ba2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8016ba6:	4422      	add	r2, r4
 8016ba8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8016bac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8016bb0:	3302      	adds	r3, #2
 8016bb2:	e7c7      	b.n	8016b44 <_printf_common+0x58>
 8016bb4:	2301      	movs	r3, #1
 8016bb6:	4622      	mov	r2, r4
 8016bb8:	4641      	mov	r1, r8
 8016bba:	4638      	mov	r0, r7
 8016bbc:	47c8      	blx	r9
 8016bbe:	3001      	adds	r0, #1
 8016bc0:	d0e6      	beq.n	8016b90 <_printf_common+0xa4>
 8016bc2:	3601      	adds	r6, #1
 8016bc4:	e7d9      	b.n	8016b7a <_printf_common+0x8e>
	...

08016bc8 <_printf_i>:
 8016bc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8016bcc:	7e0f      	ldrb	r7, [r1, #24]
 8016bce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8016bd0:	2f78      	cmp	r7, #120	@ 0x78
 8016bd2:	4691      	mov	r9, r2
 8016bd4:	4680      	mov	r8, r0
 8016bd6:	460c      	mov	r4, r1
 8016bd8:	469a      	mov	sl, r3
 8016bda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8016bde:	d807      	bhi.n	8016bf0 <_printf_i+0x28>
 8016be0:	2f62      	cmp	r7, #98	@ 0x62
 8016be2:	d80a      	bhi.n	8016bfa <_printf_i+0x32>
 8016be4:	2f00      	cmp	r7, #0
 8016be6:	f000 80d1 	beq.w	8016d8c <_printf_i+0x1c4>
 8016bea:	2f58      	cmp	r7, #88	@ 0x58
 8016bec:	f000 80b8 	beq.w	8016d60 <_printf_i+0x198>
 8016bf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016bf4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8016bf8:	e03a      	b.n	8016c70 <_printf_i+0xa8>
 8016bfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8016bfe:	2b15      	cmp	r3, #21
 8016c00:	d8f6      	bhi.n	8016bf0 <_printf_i+0x28>
 8016c02:	a101      	add	r1, pc, #4	@ (adr r1, 8016c08 <_printf_i+0x40>)
 8016c04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8016c08:	08016c61 	.word	0x08016c61
 8016c0c:	08016c75 	.word	0x08016c75
 8016c10:	08016bf1 	.word	0x08016bf1
 8016c14:	08016bf1 	.word	0x08016bf1
 8016c18:	08016bf1 	.word	0x08016bf1
 8016c1c:	08016bf1 	.word	0x08016bf1
 8016c20:	08016c75 	.word	0x08016c75
 8016c24:	08016bf1 	.word	0x08016bf1
 8016c28:	08016bf1 	.word	0x08016bf1
 8016c2c:	08016bf1 	.word	0x08016bf1
 8016c30:	08016bf1 	.word	0x08016bf1
 8016c34:	08016d73 	.word	0x08016d73
 8016c38:	08016c9f 	.word	0x08016c9f
 8016c3c:	08016d2d 	.word	0x08016d2d
 8016c40:	08016bf1 	.word	0x08016bf1
 8016c44:	08016bf1 	.word	0x08016bf1
 8016c48:	08016d95 	.word	0x08016d95
 8016c4c:	08016bf1 	.word	0x08016bf1
 8016c50:	08016c9f 	.word	0x08016c9f
 8016c54:	08016bf1 	.word	0x08016bf1
 8016c58:	08016bf1 	.word	0x08016bf1
 8016c5c:	08016d35 	.word	0x08016d35
 8016c60:	6833      	ldr	r3, [r6, #0]
 8016c62:	1d1a      	adds	r2, r3, #4
 8016c64:	681b      	ldr	r3, [r3, #0]
 8016c66:	6032      	str	r2, [r6, #0]
 8016c68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8016c6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8016c70:	2301      	movs	r3, #1
 8016c72:	e09c      	b.n	8016dae <_printf_i+0x1e6>
 8016c74:	6833      	ldr	r3, [r6, #0]
 8016c76:	6820      	ldr	r0, [r4, #0]
 8016c78:	1d19      	adds	r1, r3, #4
 8016c7a:	6031      	str	r1, [r6, #0]
 8016c7c:	0606      	lsls	r6, r0, #24
 8016c7e:	d501      	bpl.n	8016c84 <_printf_i+0xbc>
 8016c80:	681d      	ldr	r5, [r3, #0]
 8016c82:	e003      	b.n	8016c8c <_printf_i+0xc4>
 8016c84:	0645      	lsls	r5, r0, #25
 8016c86:	d5fb      	bpl.n	8016c80 <_printf_i+0xb8>
 8016c88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8016c8c:	2d00      	cmp	r5, #0
 8016c8e:	da03      	bge.n	8016c98 <_printf_i+0xd0>
 8016c90:	232d      	movs	r3, #45	@ 0x2d
 8016c92:	426d      	negs	r5, r5
 8016c94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016c98:	4858      	ldr	r0, [pc, #352]	@ (8016dfc <_printf_i+0x234>)
 8016c9a:	230a      	movs	r3, #10
 8016c9c:	e011      	b.n	8016cc2 <_printf_i+0xfa>
 8016c9e:	6821      	ldr	r1, [r4, #0]
 8016ca0:	6833      	ldr	r3, [r6, #0]
 8016ca2:	0608      	lsls	r0, r1, #24
 8016ca4:	f853 5b04 	ldr.w	r5, [r3], #4
 8016ca8:	d402      	bmi.n	8016cb0 <_printf_i+0xe8>
 8016caa:	0649      	lsls	r1, r1, #25
 8016cac:	bf48      	it	mi
 8016cae:	b2ad      	uxthmi	r5, r5
 8016cb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8016cb2:	4852      	ldr	r0, [pc, #328]	@ (8016dfc <_printf_i+0x234>)
 8016cb4:	6033      	str	r3, [r6, #0]
 8016cb6:	bf14      	ite	ne
 8016cb8:	230a      	movne	r3, #10
 8016cba:	2308      	moveq	r3, #8
 8016cbc:	2100      	movs	r1, #0
 8016cbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8016cc2:	6866      	ldr	r6, [r4, #4]
 8016cc4:	60a6      	str	r6, [r4, #8]
 8016cc6:	2e00      	cmp	r6, #0
 8016cc8:	db05      	blt.n	8016cd6 <_printf_i+0x10e>
 8016cca:	6821      	ldr	r1, [r4, #0]
 8016ccc:	432e      	orrs	r6, r5
 8016cce:	f021 0104 	bic.w	r1, r1, #4
 8016cd2:	6021      	str	r1, [r4, #0]
 8016cd4:	d04b      	beq.n	8016d6e <_printf_i+0x1a6>
 8016cd6:	4616      	mov	r6, r2
 8016cd8:	fbb5 f1f3 	udiv	r1, r5, r3
 8016cdc:	fb03 5711 	mls	r7, r3, r1, r5
 8016ce0:	5dc7      	ldrb	r7, [r0, r7]
 8016ce2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8016ce6:	462f      	mov	r7, r5
 8016ce8:	42bb      	cmp	r3, r7
 8016cea:	460d      	mov	r5, r1
 8016cec:	d9f4      	bls.n	8016cd8 <_printf_i+0x110>
 8016cee:	2b08      	cmp	r3, #8
 8016cf0:	d10b      	bne.n	8016d0a <_printf_i+0x142>
 8016cf2:	6823      	ldr	r3, [r4, #0]
 8016cf4:	07df      	lsls	r7, r3, #31
 8016cf6:	d508      	bpl.n	8016d0a <_printf_i+0x142>
 8016cf8:	6923      	ldr	r3, [r4, #16]
 8016cfa:	6861      	ldr	r1, [r4, #4]
 8016cfc:	4299      	cmp	r1, r3
 8016cfe:	bfde      	ittt	le
 8016d00:	2330      	movle	r3, #48	@ 0x30
 8016d02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8016d06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8016d0a:	1b92      	subs	r2, r2, r6
 8016d0c:	6122      	str	r2, [r4, #16]
 8016d0e:	f8cd a000 	str.w	sl, [sp]
 8016d12:	464b      	mov	r3, r9
 8016d14:	aa03      	add	r2, sp, #12
 8016d16:	4621      	mov	r1, r4
 8016d18:	4640      	mov	r0, r8
 8016d1a:	f7ff fee7 	bl	8016aec <_printf_common>
 8016d1e:	3001      	adds	r0, #1
 8016d20:	d14a      	bne.n	8016db8 <_printf_i+0x1f0>
 8016d22:	f04f 30ff 	mov.w	r0, #4294967295
 8016d26:	b004      	add	sp, #16
 8016d28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d2c:	6823      	ldr	r3, [r4, #0]
 8016d2e:	f043 0320 	orr.w	r3, r3, #32
 8016d32:	6023      	str	r3, [r4, #0]
 8016d34:	4832      	ldr	r0, [pc, #200]	@ (8016e00 <_printf_i+0x238>)
 8016d36:	2778      	movs	r7, #120	@ 0x78
 8016d38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8016d3c:	6823      	ldr	r3, [r4, #0]
 8016d3e:	6831      	ldr	r1, [r6, #0]
 8016d40:	061f      	lsls	r7, r3, #24
 8016d42:	f851 5b04 	ldr.w	r5, [r1], #4
 8016d46:	d402      	bmi.n	8016d4e <_printf_i+0x186>
 8016d48:	065f      	lsls	r7, r3, #25
 8016d4a:	bf48      	it	mi
 8016d4c:	b2ad      	uxthmi	r5, r5
 8016d4e:	6031      	str	r1, [r6, #0]
 8016d50:	07d9      	lsls	r1, r3, #31
 8016d52:	bf44      	itt	mi
 8016d54:	f043 0320 	orrmi.w	r3, r3, #32
 8016d58:	6023      	strmi	r3, [r4, #0]
 8016d5a:	b11d      	cbz	r5, 8016d64 <_printf_i+0x19c>
 8016d5c:	2310      	movs	r3, #16
 8016d5e:	e7ad      	b.n	8016cbc <_printf_i+0xf4>
 8016d60:	4826      	ldr	r0, [pc, #152]	@ (8016dfc <_printf_i+0x234>)
 8016d62:	e7e9      	b.n	8016d38 <_printf_i+0x170>
 8016d64:	6823      	ldr	r3, [r4, #0]
 8016d66:	f023 0320 	bic.w	r3, r3, #32
 8016d6a:	6023      	str	r3, [r4, #0]
 8016d6c:	e7f6      	b.n	8016d5c <_printf_i+0x194>
 8016d6e:	4616      	mov	r6, r2
 8016d70:	e7bd      	b.n	8016cee <_printf_i+0x126>
 8016d72:	6833      	ldr	r3, [r6, #0]
 8016d74:	6825      	ldr	r5, [r4, #0]
 8016d76:	6961      	ldr	r1, [r4, #20]
 8016d78:	1d18      	adds	r0, r3, #4
 8016d7a:	6030      	str	r0, [r6, #0]
 8016d7c:	062e      	lsls	r6, r5, #24
 8016d7e:	681b      	ldr	r3, [r3, #0]
 8016d80:	d501      	bpl.n	8016d86 <_printf_i+0x1be>
 8016d82:	6019      	str	r1, [r3, #0]
 8016d84:	e002      	b.n	8016d8c <_printf_i+0x1c4>
 8016d86:	0668      	lsls	r0, r5, #25
 8016d88:	d5fb      	bpl.n	8016d82 <_printf_i+0x1ba>
 8016d8a:	8019      	strh	r1, [r3, #0]
 8016d8c:	2300      	movs	r3, #0
 8016d8e:	6123      	str	r3, [r4, #16]
 8016d90:	4616      	mov	r6, r2
 8016d92:	e7bc      	b.n	8016d0e <_printf_i+0x146>
 8016d94:	6833      	ldr	r3, [r6, #0]
 8016d96:	1d1a      	adds	r2, r3, #4
 8016d98:	6032      	str	r2, [r6, #0]
 8016d9a:	681e      	ldr	r6, [r3, #0]
 8016d9c:	6862      	ldr	r2, [r4, #4]
 8016d9e:	2100      	movs	r1, #0
 8016da0:	4630      	mov	r0, r6
 8016da2:	f7e9 fabd 	bl	8000320 <memchr>
 8016da6:	b108      	cbz	r0, 8016dac <_printf_i+0x1e4>
 8016da8:	1b80      	subs	r0, r0, r6
 8016daa:	6060      	str	r0, [r4, #4]
 8016dac:	6863      	ldr	r3, [r4, #4]
 8016dae:	6123      	str	r3, [r4, #16]
 8016db0:	2300      	movs	r3, #0
 8016db2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8016db6:	e7aa      	b.n	8016d0e <_printf_i+0x146>
 8016db8:	6923      	ldr	r3, [r4, #16]
 8016dba:	4632      	mov	r2, r6
 8016dbc:	4649      	mov	r1, r9
 8016dbe:	4640      	mov	r0, r8
 8016dc0:	47d0      	blx	sl
 8016dc2:	3001      	adds	r0, #1
 8016dc4:	d0ad      	beq.n	8016d22 <_printf_i+0x15a>
 8016dc6:	6823      	ldr	r3, [r4, #0]
 8016dc8:	079b      	lsls	r3, r3, #30
 8016dca:	d413      	bmi.n	8016df4 <_printf_i+0x22c>
 8016dcc:	68e0      	ldr	r0, [r4, #12]
 8016dce:	9b03      	ldr	r3, [sp, #12]
 8016dd0:	4298      	cmp	r0, r3
 8016dd2:	bfb8      	it	lt
 8016dd4:	4618      	movlt	r0, r3
 8016dd6:	e7a6      	b.n	8016d26 <_printf_i+0x15e>
 8016dd8:	2301      	movs	r3, #1
 8016dda:	4632      	mov	r2, r6
 8016ddc:	4649      	mov	r1, r9
 8016dde:	4640      	mov	r0, r8
 8016de0:	47d0      	blx	sl
 8016de2:	3001      	adds	r0, #1
 8016de4:	d09d      	beq.n	8016d22 <_printf_i+0x15a>
 8016de6:	3501      	adds	r5, #1
 8016de8:	68e3      	ldr	r3, [r4, #12]
 8016dea:	9903      	ldr	r1, [sp, #12]
 8016dec:	1a5b      	subs	r3, r3, r1
 8016dee:	42ab      	cmp	r3, r5
 8016df0:	dcf2      	bgt.n	8016dd8 <_printf_i+0x210>
 8016df2:	e7eb      	b.n	8016dcc <_printf_i+0x204>
 8016df4:	2500      	movs	r5, #0
 8016df6:	f104 0619 	add.w	r6, r4, #25
 8016dfa:	e7f5      	b.n	8016de8 <_printf_i+0x220>
 8016dfc:	080170e5 	.word	0x080170e5
 8016e00:	080170f6 	.word	0x080170f6

08016e04 <memmove>:
 8016e04:	4288      	cmp	r0, r1
 8016e06:	b510      	push	{r4, lr}
 8016e08:	eb01 0402 	add.w	r4, r1, r2
 8016e0c:	d902      	bls.n	8016e14 <memmove+0x10>
 8016e0e:	4284      	cmp	r4, r0
 8016e10:	4623      	mov	r3, r4
 8016e12:	d807      	bhi.n	8016e24 <memmove+0x20>
 8016e14:	1e43      	subs	r3, r0, #1
 8016e16:	42a1      	cmp	r1, r4
 8016e18:	d008      	beq.n	8016e2c <memmove+0x28>
 8016e1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016e1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8016e22:	e7f8      	b.n	8016e16 <memmove+0x12>
 8016e24:	4402      	add	r2, r0
 8016e26:	4601      	mov	r1, r0
 8016e28:	428a      	cmp	r2, r1
 8016e2a:	d100      	bne.n	8016e2e <memmove+0x2a>
 8016e2c:	bd10      	pop	{r4, pc}
 8016e2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016e32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016e36:	e7f7      	b.n	8016e28 <memmove+0x24>

08016e38 <_sbrk_r>:
 8016e38:	b538      	push	{r3, r4, r5, lr}
 8016e3a:	4d06      	ldr	r5, [pc, #24]	@ (8016e54 <_sbrk_r+0x1c>)
 8016e3c:	2300      	movs	r3, #0
 8016e3e:	4604      	mov	r4, r0
 8016e40:	4608      	mov	r0, r1
 8016e42:	602b      	str	r3, [r5, #0]
 8016e44:	f7eb fb22 	bl	800248c <_sbrk>
 8016e48:	1c43      	adds	r3, r0, #1
 8016e4a:	d102      	bne.n	8016e52 <_sbrk_r+0x1a>
 8016e4c:	682b      	ldr	r3, [r5, #0]
 8016e4e:	b103      	cbz	r3, 8016e52 <_sbrk_r+0x1a>
 8016e50:	6023      	str	r3, [r4, #0]
 8016e52:	bd38      	pop	{r3, r4, r5, pc}
 8016e54:	240134b0 	.word	0x240134b0

08016e58 <_realloc_r>:
 8016e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e5c:	4607      	mov	r7, r0
 8016e5e:	4614      	mov	r4, r2
 8016e60:	460d      	mov	r5, r1
 8016e62:	b921      	cbnz	r1, 8016e6e <_realloc_r+0x16>
 8016e64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016e68:	4611      	mov	r1, r2
 8016e6a:	f7ff bc5b 	b.w	8016724 <_malloc_r>
 8016e6e:	b92a      	cbnz	r2, 8016e7c <_realloc_r+0x24>
 8016e70:	f7ff fbec 	bl	801664c <_free_r>
 8016e74:	4625      	mov	r5, r4
 8016e76:	4628      	mov	r0, r5
 8016e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e7c:	f000 f81a 	bl	8016eb4 <_malloc_usable_size_r>
 8016e80:	4284      	cmp	r4, r0
 8016e82:	4606      	mov	r6, r0
 8016e84:	d802      	bhi.n	8016e8c <_realloc_r+0x34>
 8016e86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8016e8a:	d8f4      	bhi.n	8016e76 <_realloc_r+0x1e>
 8016e8c:	4621      	mov	r1, r4
 8016e8e:	4638      	mov	r0, r7
 8016e90:	f7ff fc48 	bl	8016724 <_malloc_r>
 8016e94:	4680      	mov	r8, r0
 8016e96:	b908      	cbnz	r0, 8016e9c <_realloc_r+0x44>
 8016e98:	4645      	mov	r5, r8
 8016e9a:	e7ec      	b.n	8016e76 <_realloc_r+0x1e>
 8016e9c:	42b4      	cmp	r4, r6
 8016e9e:	4622      	mov	r2, r4
 8016ea0:	4629      	mov	r1, r5
 8016ea2:	bf28      	it	cs
 8016ea4:	4632      	movcs	r2, r6
 8016ea6:	f7ff fbc3 	bl	8016630 <memcpy>
 8016eaa:	4629      	mov	r1, r5
 8016eac:	4638      	mov	r0, r7
 8016eae:	f7ff fbcd 	bl	801664c <_free_r>
 8016eb2:	e7f1      	b.n	8016e98 <_realloc_r+0x40>

08016eb4 <_malloc_usable_size_r>:
 8016eb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016eb8:	1f18      	subs	r0, r3, #4
 8016eba:	2b00      	cmp	r3, #0
 8016ebc:	bfbc      	itt	lt
 8016ebe:	580b      	ldrlt	r3, [r1, r0]
 8016ec0:	18c0      	addlt	r0, r0, r3
 8016ec2:	4770      	bx	lr

08016ec4 <_init>:
 8016ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016ec6:	bf00      	nop
 8016ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016eca:	bc08      	pop	{r3}
 8016ecc:	469e      	mov	lr, r3
 8016ece:	4770      	bx	lr

08016ed0 <_fini>:
 8016ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016ed2:	bf00      	nop
 8016ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016ed6:	bc08      	pop	{r3}
 8016ed8:	469e      	mov	lr, r3
 8016eda:	4770      	bx	lr
