


ARM Macro Assembler    Page 1 


    1 00000000         ;
    2 00000000         ; Copyright (c) 2013-2019 Huawei Technologies Co., Ltd. 
                       All rights reserved.
    3 00000000         ; Copyright (c) 2020-2021 Huawei Device Co., Ltd. All ri
                       ghts reserved.
    4 00000000         ;
    5 00000000         ; Redistribution and use in source and binary forms, wit
                       h or without modification,
    6 00000000         ; are permitted provided that the following conditions a
                       re met:
    7 00000000         ;
    8 00000000         ; 1. Redistributions of source code must retain the abov
                       e copyright notice, this list of
    9 00000000         ;    conditions and the following disclaimer.
   10 00000000         ;
   11 00000000         ; 2. Redistributions in binary form must reproduce the a
                       bove copyright notice, this list
   12 00000000         ;    of conditions and the following disclaimer in the d
                       ocumentation and/or other materials
   13 00000000         ;    provided with the distribution.
   14 00000000         ;
   15 00000000         ; 3. Neither the name of the copyright holder nor the na
                       mes of its contributors may be used
   16 00000000         ;    to endorse or promote products derived from this so
                       ftware without specific prior written
   17 00000000         ;    permission.
   18 00000000         ;
   19 00000000         ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND
                        CONTRIBUTORS
   20 00000000         ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDI
                       NG, BUT NOT LIMITED TO,
   21 00000000         ; THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS 
                       FOR A PARTICULAR
   22 00000000         ; PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGH
                       T HOLDER OR
   23 00000000         ; CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCID
                       ENTAL, SPECIAL,
   24 00000000         ; EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NO
                       T LIMITED TO,
   25 00000000         ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF U
                       SE, DATA, OR PROFITS;
   26 00000000         ; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY TH
                       EORY OF LIABILITY,
   27 00000000         ; WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUD
                       ING NEGLIGENCE OR
   28 00000000         ; OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS S
                       OFTWARE, EVEN IF
   29 00000000         ; ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   30 00000000         ;
   31 00000000         
   32 00000000                 PRESERVE8
   33 00000000                 AREA             |.text|, CODE, READONLY
   34 00000000                 THUMB
   35 00000000         
   36 00000000                 EXPORT           HalExcNMI
   37 00000000                 EXPORT           HalExcHardFault
   38 00000000                 EXPORT           HalExcMemFault
   39 00000000                 EXPORT           HalExcBusFault
   40 00000000                 EXPORT           HalExcUsageFault



ARM Macro Assembler    Page 2 


   41 00000000                 EXPORT           HalExcSvcCall
   42 00000000         
   43 00000000                 IMPORT           HalExcHandleEntry
   44 00000000                 IMPORT           g_uwExcTbl
   45 00000000                 IMPORT           g_taskScheduled
   46 00000000         
   47 00000000 00000002 
                       OS_FLG_BGD_ACTIVE
                               EQU              0x0002
   48 00000000         
   49 00000000 00000010 
                       OS_EXC_CAUSE_NMI
                               EQU              16
   50 00000000 00000011 
                       OS_EXC_CAUSE_HARDFAULT
                               EQU              17
   51 00000000         
   52 00000000 00000014 
                       HF_DEBUGEVT
                               EQU              20
   53 00000000 00000015 
                       HF_VECTBL
                               EQU              21
   54 00000000         
   55 00000000 00010000 
                       FLAG_ADDR_VALID
                               EQU              0x10000
   56 00000000 00020000 
                       FLAG_HWI_ACTIVE
                               EQU              0x20000
   57 00000000 10000000 
                       FLAG_NO_FLOAT
                               EQU              0x10000000
   58 00000000         
   59 00000000 E000ED28 
                       OS_NVIC_FSR
                               EQU              0xE000ED28  ;include BusFault/M
                                                            emFault/UsageFault 
                                                            State Register
   60 00000000 E000ED2C 
                       OS_NVIC_HFSR
                               EQU              0xE000ED2C  ;HardFault State Re
                                                            gister
   61 00000000 E000ED38 
                       OS_NVIC_BFAR
                               EQU              0xE000ED38
   62 00000000 E000ED34 
                       OS_NVIC_MMAR
                               EQU              0xE000ED34
   63 00000000 E000E300 
                       OS_NVIC_ACT_BASE
                               EQU              0xE000E300
   64 00000000 E000ED24 
                       OS_NVIC_SHCSRS
                               EQU              0xE000ED24
   65 00000000 00000C00 
                       OS_NVIC_SHCSR_MASK
                               EQU              0xC00
   66 00000000         



ARM Macro Assembler    Page 3 


   67 00000000         HalExcNMI
   68 00000000 F04F 0010       MOV              R0, #OS_EXC_CAUSE_NMI
   69 00000004 F04F 0100       MOV              R1, #0
   70 00000008 E06F            B                osExcDispatch
   71 0000000A         
   72 0000000A         HalExcHardFault
   73 0000000A F04F 0011       MOV              R0, #OS_EXC_CAUSE_HARDFAULT
   74 0000000E 4A67            LDR              R2, =OS_NVIC_HFSR
   75 00000010 6812            LDR              R2, [R2]
   76 00000012         
   77 00000012 F04F 0114       MOV              R1, #HF_DEBUGEVT
   78 00000016 EA40 2001       ORR              R0, R0, R1, LSL #0x8
   79 0000001A F012 4F00       TST              R2, #0x80000000
   80 0000001E D164            BNE              osExcDispatch ; DEBUGEVT
   81 00000020         
   82 00000020 F000 00FF       AND              R0, R0 , #0x000000FF
   83 00000024 F04F 0115       MOV              R1, #HF_VECTBL
   84 00000028 EA40 2001       ORR              R0, R0, R1, LSL #0x8
   85 0000002C F012 0F02       TST              R2, #0x00000002
   86 00000030 D15B            BNE              osExcDispatch ; VECTBL
   87 00000032         
   88 00000032         ;if not DEBUGEVT and VECTBL then is FORCED
   89 00000032 F000 00FF       AND              R0, R0, #0x000000FF
   90 00000036         
   91 00000036 4A5E            LDR              R2, =OS_NVIC_FSR
   92 00000038 6812            LDR              R2, [R2]
   93 0000003A         
   94 0000003A F412 4F00       TST              R2, #0x8000 ; BFARVALID
   95 0000003E D105            BNE              _HFBusFault ; BusFault
   96 00000040         
   97 00000040 F012 0F80       TST              R2, #0x80   ; MMARVALID
   98 00000044 D107            BNE              _HFMemFault ; MemFault
   99 00000046         
  100 00000046 F04F 0C00       MOV              R12,#0
  101 0000004A E008            B                osHFExcCommonBMU
  102 0000004C         
  103 0000004C         _HFBusFault
  104 0000004C 4959            LDR              R1, =OS_NVIC_BFAR
  105 0000004E 6809            LDR              R1, [R1]
  106 00000050 F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  107 00000054 E003            B                osHFExcCommonBMU
  108 00000056         
  109 00000056         _HFMemFault
  110 00000056 4958            LDR              R1, =OS_NVIC_MMAR
  111 00000058 6809            LDR              R1, [R1]
  112 0000005A F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  113 0000005E         
  114 0000005E         osHFExcCommonBMU
  115 0000005E FAB2 F282       CLZ              R2, R2
  116 00000062 4B56            LDR              R3, =g_uwExcTbl
  117 00000064 4413            ADD              R3, R3, R2
  118 00000066 781A            LDRB             R2, [R3]
  119 00000068 EA40 2002       ORR              R0, R0, R2, LSL #0x8
  120 0000006C EA40 000C       ORR              R0, R0 ,R12
  121 00000070 E03B            B                osExcDispatch
  122 00000072         
  123 00000072         HalExcSvcCall
  124 00000072 F01E 0F04       TST              LR, #0x4
  125 00000076 BF0C            ITE              EQ



ARM Macro Assembler    Page 4 


  126 00000078 F3EF 8008       MRSEQ            R0, MSP
  127 0000007C F3EF 8009       MRSNE            R0, PSP
  128 00000080 6981            LDR              R1, [R0,#24]
  129 00000082 F811 0C02       LDRB             R0, [R1,#-2]
  130 00000086 F04F 0100       MOV              R1, #0
  131 0000008A E02E            B                osExcDispatch
  132 0000008C         
  133 0000008C         HalExcBusFault
  134 0000008C 4848            LDR              R0, =OS_NVIC_FSR
  135 0000008E 6800            LDR              R0, [R0]
  136 00000090         
  137 00000090 F410 4F00       TST              R0, #0x8000 ; BFARVALID
  138 00000094 D006            BEQ              _ExcBusNoADDR
  139 00000096 4947            LDR              R1, =OS_NVIC_BFAR
  140 00000098 6809            LDR              R1, [R1]
  141 0000009A F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  142 0000009E F400 50F8       AND              R0, R0, #0x1F00
  143 000000A2         
  144 000000A2 E01B            B                osExcCommonBMU
  145 000000A4         
  146 000000A4         _ExcBusNoADDR
  147 000000A4 F04F 0C00       MOV              R12,#0
  148 000000A8 E018            B                osExcCommonBMU
  149 000000AA         
  150 000000AA         HalExcMemFault
  151 000000AA 4841            LDR              R0, =OS_NVIC_FSR
  152 000000AC 6800            LDR              R0, [R0]
  153 000000AE         
  154 000000AE F010 0F80       TST              R0, #0x80   ; MMARVALID
  155 000000B2 D006            BEQ              _ExcMemNoADDR
  156 000000B4 4940            LDR              R1, =OS_NVIC_MMAR
  157 000000B6 6809            LDR              R1, [R1]
  158 000000B8 F44F 3C80       MOV              R12, #FLAG_ADDR_VALID
  159 000000BC F000 001B       AND              R0, R0, #0x1B
  160 000000C0         
  161 000000C0 E00C            B                osExcCommonBMU
  162 000000C2         
  163 000000C2         _ExcMemNoADDR
  164 000000C2 F04F 0C00       MOV              R12,#0
  165 000000C6 E009            B                osExcCommonBMU
  166 000000C8         
  167 000000C8         HalExcUsageFault
  168 000000C8 4839            LDR              R0, =OS_NVIC_FSR
  169 000000CA 6800            LDR              R0, [R0]
  170 000000CC         
  171 000000CC F240 310F       MOV              R1, #0x030F
  172 000000D0 EA4F 4101       LSL              R1, R1, #16
  173 000000D4 EA00 0001       AND              R0, R0, R1
  174 000000D8 F04F 0C00       MOV              R12, #0
  175 000000DC         
  176 000000DC         osExcCommonBMU
  177 000000DC FAB0 F080       CLZ              R0, R0
  178 000000E0 4B36            LDR              R3, =g_uwExcTbl
  179 000000E2 4403            ADD              R3, R3, R0
  180 000000E4 7818            LDRB             R0, [R3]
  181 000000E6 EA40 000C       ORR              R0, R0, R12
  182 000000EA         
  183 000000EA         ; R0 -- EXCCAUSE(bit 16 is 1 if EXCADDR valid),  R1 -- E
                       XCADDR



ARM Macro Assembler    Page 5 


  184 000000EA         osExcDispatch
  185 000000EA 4A35            LDR              R2, =OS_NVIC_ACT_BASE
  186 000000EC F04F 0C08       MOV              R12, #8     ; R12 is hwi check 
                                                            loop counter
  187 000000F0         
  188 000000F0         _hwiActiveCheck
  189 000000F0 6813            LDR              R3, [R2]    ; R3 store active h
                                                            wi register when ex
                                                            c
  190 000000F2 2B00            CMP              R3, #0
  191 000000F4 D01C            BEQ              _hwiActiveCheckNext
  192 000000F6         
  193 000000F6         ; exc occured in IRQ
  194 000000F6 F440 3000       ORR              R0, R0, #FLAG_HWI_ACTIVE
  195 000000FA FA93 F2A3       RBIT             R2, R3
  196 000000FE FAB2 F282       CLZ              R2, R2
  197 00000102 F00C 0C01       AND              R12, R12, #1
  198 00000106 EB02 124C       ADD              R2, R2, R12, LSL #5 ; calculate
                                                             R2 (hwi number) as
                                                             uwPid
  199 0000010A         
  200 0000010A         _ExcInMSP
  201 0000010A F11E 0F13       CMP              LR, #0XFFFFFFED
  202 0000010E D106            BNE              _NoFloatInMsp
  203 00000110 AB1A            ADD              R3, R13, #104
  204 00000112 B408            PUSH             {R3}
  205 00000114 F3EF 8C10       MRS              R12, PRIMASK ; store message-->
                                                            exc: disable int?
  206 00000118 E92D 1FF0       PUSH             {R4-R12}    ; store message-->e
                                                            xc: {R4-R12}
  207 0000011C         ;VPUSH {D8-D15}
  208 0000011C E040            B                _handleEntry
  209 0000011E         
  210 0000011E         _NoFloatInMsp
  211 0000011E AB08            ADD              R3, R13, #32
  212 00000120 B408            PUSH             {R3}        ; save IRQ SP      
                                                                  ; store messa
                                                            ge-->exc: MSP(R13)
  213 00000122         
  214 00000122 F3EF 8C10       MRS              R12, PRIMASK ; store message-->
                                                            exc: disable int?
  215 00000126 E92D 1FF0       PUSH             {R4-R12}    ; store message-->e
                                                            xc: {R4-R12}
  216 0000012A F040 5080       ORR              R0, R0, #FLAG_NO_FLOAT
  217 0000012E E037            B                _handleEntry
  218 00000130         
  219 00000130         _hwiActiveCheckNext
  220 00000130 F102 0204       ADD              R2, R2, #4  ; next NVIC ACT ADD
                                                            R
  221 00000134 F1BC 0C01       SUBS             R12, R12, #1
  222 00000138 D1DA            BNE              _hwiActiveCheck
  223 0000013A         
  224 0000013A         ;/*NMI interrupt excption*/
  225 0000013A 4A22            LDR              R2, =OS_NVIC_SHCSRS
  226 0000013C 8812            LDRH             R2,[R2]
  227 0000013E F44F 6340       LDR              R3,=OS_NVIC_SHCSR_MASK
  228 00000142 EA02 0203       AND              R2, R2,R3
  229 00000146 2A00            CMP              R2,#0
  230 00000148 D1DF            BNE              _ExcInMSP



ARM Macro Assembler    Page 6 


  231 0000014A         ; exc occured in Task or Init or exc
  232 0000014A         ; reserved for register info from task stack
  233 0000014A         
  234 0000014A 4A1F            LDR              R2, =g_taskScheduled
  235 0000014C 6812            LDR              R2, [R2]
  236 0000014E F012 0F01       TST              R2, #1      ; OS_FLG_BGD_ACTIVE
                                                            
  237 00000152 D0DA            BEQ              _ExcInMSP   ; if exc occured in
                                                             Init then branch
  238 00000154         
  239 00000154         
  240 00000154 F11E 0F13       CMP              LR, #0xFFFFFFED ;auto push floa
                                                            ting registers
  241 00000158 D110            BNE              _NoFloatInPsp
  242 0000015A         
  243 0000015A         ; exc occured in Task
  244 0000015A 466A            MOV              R2,  R13
  245 0000015C B098            SUB              R13, #96    ; add 8 Bytes reg(f
                                                            or STMFD)
  246 0000015E         
  247 0000015E F3EF 8309       MRS              R3,  PSP
  248 00000162 F103 0C68       ADD              R12, R3, #104
  249 00000166 F84D CD04       PUSH             {R12}       ; save task SP
  250 0000016A         
  251 0000016A F3EF 8C10       MRS              R12, PRIMASK
  252 0000016E E92D 1FF0       PUSH             {R4-R12}
  253 00000172         ;VPUSH {D8-D15}
  254 00000172         
  255 00000172         ; copy auto saved task register
  256 00000172         
  257 00000172 E8B3 0FF0       LDMFD            R3!, {R4-R11} ; R4-R11 store PS
                                                            P reg(auto push whe
                                                            n exc in task)
  258 00000176         ;VLDMIA  R3!, {D8-D15}
  259 00000176         ;VSTMDB  R2!, {D8-D15}
  260 00000176 E922 0FF0       STMFD            R2!, {R4-R11}
  261 0000017A E011            B                _handleEntry
  262 0000017C         
  263 0000017C         _NoFloatInPsp
  264 0000017C 466A            MOV              R2,  R13    ;no auto push float
                                                            ing registers
  265 0000017E B088            SUB              R13, #32    ; add 8 Bytes reg(f
                                                            or STMFD)
  266 00000180         
  267 00000180 F3EF 8309       MRS              R3,  PSP
  268 00000184 F103 0C20       ADD              R12, R3, #32
  269 00000188 F84D CD04       PUSH             {R12}       ; save task SP
  270 0000018C         
  271 0000018C F3EF 8C10       MRS              R12, PRIMASK
  272 00000190 E92D 1FF0       PUSH             {R4-R12}
  273 00000194         
  274 00000194 E893 0FF0       LDMFD            R3, {R4-R11} ; R4-R11 store PSP
                                                             reg(auto push when
                                                             exc in task)
  275 00000198 E922 0FF0       STMFD            R2!, {R4-R11}
  276 0000019C F040 5080       ORR              R0, R0, #FLAG_NO_FLOAT
  277 000001A0         
  278 000001A0         _handleEntry
  279 000001A0 466B            MOV              R3, R13     ; R13:the 4th param



ARM Macro Assembler    Page 7 


                                                            
  280 000001A2 B672            CPSID            I
  281 000001A4 B671            CPSID            F
  282 000001A6 F7FF BFFE       B                HalExcHandleEntry
  283 000001AA         
  284 000001AA BF00            NOP
  285 000001AC                 END
              E000ED2C 
              E000ED28 
              E000ED38 
              E000ED34 
              00000000 
              E000E300 
              E000ED24 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=liteos\los_exc.d -oliteos\los_exc.o -I.\RTE\_liteos -IC:\Users\Adm
inistrator\AppData\Local\Arm\Packs\ARM\CMSIS\5.9.0\CMSIS\Core\Include -IC:\User
s\Administrator\AppData\Local\Arm\Packs\Keil\STM32F1xx_DFP\2.4.1\Device\Include
 --predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 538" --pre
define="_RTE_ SETA 1" --predefine="STM32F10X_HD SETA 1" --predefine="_RTE_ SETA
 1" --list=los_exc.lst ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 33 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      None
Comment: .text unused
HalExcBusFault 0000008C

Symbol: HalExcBusFault
   Definitions
      At line 133 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 39 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HalExcBusFault used once
HalExcHardFault 0000000A

Symbol: HalExcHardFault
   Definitions
      At line 72 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 37 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HalExcHardFault used once
HalExcMemFault 000000AA

Symbol: HalExcMemFault
   Definitions
      At line 150 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 38 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HalExcMemFault used once
HalExcNMI 00000000

Symbol: HalExcNMI
   Definitions
      At line 67 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 36 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HalExcNMI used once
HalExcSvcCall 00000072

Symbol: HalExcSvcCall
   Definitions
      At line 123 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 41 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HalExcSvcCall used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

HalExcUsageFault 000000C8

Symbol: HalExcUsageFault
   Definitions
      At line 167 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 40 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HalExcUsageFault used once
_ExcBusNoADDR 000000A4

Symbol: _ExcBusNoADDR
   Definitions
      At line 146 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 138 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: _ExcBusNoADDR used once
_ExcInMSP 0000010A

Symbol: _ExcInMSP
   Definitions
      At line 200 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 230 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 237 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

_ExcMemNoADDR 000000C2

Symbol: _ExcMemNoADDR
   Definitions
      At line 163 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 155 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: _ExcMemNoADDR used once
_HFBusFault 0000004C

Symbol: _HFBusFault
   Definitions
      At line 103 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 95 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: _HFBusFault used once
_HFMemFault 00000056

Symbol: _HFMemFault
   Definitions
      At line 109 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Relocatable symbols

      At line 98 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: _HFMemFault used once
_NoFloatInMsp 0000011E

Symbol: _NoFloatInMsp
   Definitions
      At line 210 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 202 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: _NoFloatInMsp used once
_NoFloatInPsp 0000017C

Symbol: _NoFloatInPsp
   Definitions
      At line 263 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 241 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: _NoFloatInPsp used once
_handleEntry 000001A0

Symbol: _handleEntry
   Definitions
      At line 278 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 208 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 217 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 261 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

_hwiActiveCheck 000000F0

Symbol: _hwiActiveCheck
   Definitions
      At line 188 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 222 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: _hwiActiveCheck used once
_hwiActiveCheckNext 00000130

Symbol: _hwiActiveCheckNext
   Definitions
      At line 219 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 191 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: _hwiActiveCheckNext used once
osExcCommonBMU 000000DC




ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Relocatable symbols

Symbol: osExcCommonBMU
   Definitions
      At line 176 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 144 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 148 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 161 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 165 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

osExcDispatch 000000EA

Symbol: osExcDispatch
   Definitions
      At line 184 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 70 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
      At line 80 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
      At line 86 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
      At line 121 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 131 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

osHFExcCommonBMU 0000005E

Symbol: osHFExcCommonBMU
   Definitions
      At line 114 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
   Uses
      At line 101 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 107 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

20 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

FLAG_ADDR_VALID 00010000

Symbol: FLAG_ADDR_VALID
   Definitions
      At line 55 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 106 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 112 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 141 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 158 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

FLAG_HWI_ACTIVE 00020000

Symbol: FLAG_HWI_ACTIVE
   Definitions
      At line 56 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 194 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: FLAG_HWI_ACTIVE used once
FLAG_NO_FLOAT 10000000

Symbol: FLAG_NO_FLOAT
   Definitions
      At line 57 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 216 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 276 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

HF_DEBUGEVT 00000014

Symbol: HF_DEBUGEVT
   Definitions
      At line 52 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 77 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HF_DEBUGEVT used once
HF_VECTBL 00000015

Symbol: HF_VECTBL
   Definitions
      At line 53 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 83 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: HF_VECTBL used once
OS_EXC_CAUSE_HARDFAULT 00000011



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


Symbol: OS_EXC_CAUSE_HARDFAULT
   Definitions
      At line 50 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 73 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: OS_EXC_CAUSE_HARDFAULT used once
OS_EXC_CAUSE_NMI 00000010

Symbol: OS_EXC_CAUSE_NMI
   Definitions
      At line 49 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 68 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: OS_EXC_CAUSE_NMI used once
OS_FLG_BGD_ACTIVE 00000002

Symbol: OS_FLG_BGD_ACTIVE
   Definitions
      At line 47 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      None
Comment: OS_FLG_BGD_ACTIVE unused
OS_NVIC_ACT_BASE E000E300

Symbol: OS_NVIC_ACT_BASE
   Definitions
      At line 63 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 185 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: OS_NVIC_ACT_BASE used once
OS_NVIC_BFAR E000ED38

Symbol: OS_NVIC_BFAR
   Definitions
      At line 61 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 104 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 139 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

OS_NVIC_FSR E000ED28

Symbol: OS_NVIC_FSR
   Definitions
      At line 59 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 91 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      At line 134 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 151 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 168 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

OS_NVIC_HFSR E000ED2C

Symbol: OS_NVIC_HFSR
   Definitions
      At line 60 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 74 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
Comment: OS_NVIC_HFSR used once
OS_NVIC_MMAR E000ED34

Symbol: OS_NVIC_MMAR
   Definitions
      At line 62 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 110 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 156 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

OS_NVIC_SHCSRS E000ED24

Symbol: OS_NVIC_SHCSRS
   Definitions
      At line 64 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 225 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: OS_NVIC_SHCSRS used once
OS_NVIC_SHCSR_MASK 00000C00

Symbol: OS_NVIC_SHCSR_MASK
   Definitions
      At line 65 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 227 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: OS_NVIC_SHCSR_MASK used once
15 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

HalExcHandleEntry 00000000

Symbol: HalExcHandleEntry
   Definitions
      At line 43 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 282 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: HalExcHandleEntry used once
g_taskScheduled 00000000

Symbol: g_taskScheduled
   Definitions
      At line 45 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 234 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
Comment: g_taskScheduled used once
g_uwExcTbl 00000000

Symbol: g_uwExcTbl
   Definitions
      At line 44 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc.
S
   Uses
      At line 116 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S
      At line 178 in file ..\Core\LiteOS\kernel\arch\arm\cortex-m3\keil\los_exc
.S

3 symbols
374 symbols in table
