[2025-09-18 04:54:11] START suite=qualcomm_srv trace=srv486_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv486_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2758296 heartbeat IPC: 3.625 cumulative IPC: 3.625 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5315504 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5315504 cumulative IPC: 3.763 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5315505 heartbeat IPC: 3.911 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 16470689 heartbeat IPC: 0.8964 cumulative IPC: 0.8964 (Simulation time: 00 hr 02 min 42 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 26675599 heartbeat IPC: 0.9799 cumulative IPC: 0.9363 (Simulation time: 00 hr 04 min 02 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 37135416 heartbeat IPC: 0.956 cumulative IPC: 0.9428 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 59633688 heartbeat IPC: 0.4445 cumulative IPC: 0.7364 (Simulation time: 00 hr 07 min 55 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 71956705 heartbeat IPC: 0.8115 cumulative IPC: 0.7503 (Simulation time: 00 hr 09 min 27 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 82036990 heartbeat IPC: 0.992 cumulative IPC: 0.782 (Simulation time: 00 hr 10 min 46 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 92625197 heartbeat IPC: 0.9444 cumulative IPC: 0.8017 (Simulation time: 00 hr 12 min 05 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 102788080 heartbeat IPC: 0.984 cumulative IPC: 0.8207 (Simulation time: 00 hr 13 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv486_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 112575192 heartbeat IPC: 1.022 cumulative IPC: 0.8391 (Simulation time: 00 hr 14 min 49 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 117228845 cumulative IPC: 0.853 (Simulation time: 00 hr 16 min 05 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 117228845 cumulative IPC: 0.853 (Simulation time: 00 hr 16 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv486_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.853 instructions: 100000001 cycles: 117228845
CPU 0 Branch Prediction Accuracy: 94.28% MPKI: 10.98 Average ROB Occupancy at Mispredict: 42.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1635
BRANCH_INDIRECT: 0.2299
BRANCH_CONDITIONAL: 9.827
BRANCH_DIRECT_CALL: 0.3134
BRANCH_INDIRECT_CALL: 0.1604
BRANCH_RETURN: 0.2847


====Backend Stall Breakdown====
ROB_STALL: 1478888
LQ_STALL: 5226065
SQ_STALL: 682854


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 240.35338
REPLAY_LOAD: 78.48666
NON_REPLAY_LOAD: 13.789468

== Total ==
ADDR_TRANS: 491763
REPLAY_LOAD: 211757
NON_REPLAY_LOAD: 775368

== Counts ==
ADDR_TRANS: 2046
REPLAY_LOAD: 2698
NON_REPLAY_LOAD: 56229

cpu0->cpu0_STLB TOTAL        ACCESS:    2555468 HIT:    2405192 MISS:     150276 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2555468 HIT:    2405192 MISS:     150276 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 140.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6145420 HIT:    4329947 MISS:    1815473 MSHR_MERGE:       9580
cpu0->cpu0_L2C LOAD         ACCESS:    4909758 HIT:    3517323 MISS:    1392435 MSHR_MERGE:        741
cpu0->cpu0_L2C RFO          ACCESS:     193982 HIT:      95279 MISS:      98703 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     218907 HIT:     167312 MISS:      51595 MSHR_MERGE:       8839
cpu0->cpu0_L2C WRITE        ACCESS:     511557 HIT:     509190 MISS:       2367 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     311216 HIT:      40843 MISS:     270373 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      94275 ISSUED:      94275 USEFUL:      12637 USELESS:       8283
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.53 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13330408 HIT:   10177722 MISS:    3152686 MSHR_MERGE:     868883
cpu0->cpu0_L1I LOAD         ACCESS:   13330408 HIT:   10177722 MISS:    3152686 MSHR_MERGE:     868883
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 24.28 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27407546 HIT:   23575365 MISS:    3832181 MSHR_MERGE:     576369
cpu0->cpu0_L1D LOAD         ACCESS:   16713324 HIT:   13763686 MISS:    2949638 MSHR_MERGE:     323682
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     659147 HIT:     526101 MISS:     133046 MSHR_MERGE:       8405
cpu0->cpu0_L1D WRITE        ACCESS:    9690373 HIT:    9254835 MISS:     435538 MSHR_MERGE:     241539
cpu0->cpu0_L1D TRANSLATION  ACCESS:     344702 HIT:      30743 MISS:     313959 MSHR_MERGE:       2743
cpu0->cpu0_L1D PREFETCH REQUESTED:     686572 ISSUED:     659147 USEFUL:      68202 USELESS:      55887
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 25.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10887036 HIT:   10194501 MISS:     692535 MSHR_MERGE:     362233
cpu0->cpu0_ITLB LOAD         ACCESS:   10887036 HIT:   10194501 MISS:     692535 MSHR_MERGE:     362233
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 21.76 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25324353 HIT:   22158903 MISS:    3165450 MSHR_MERGE:     940285
cpu0->cpu0_DTLB LOAD         ACCESS:   25324353 HIT:   22158903 MISS:    3165450 MSHR_MERGE:     940285
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.79 cycles
cpu0->LLC TOTAL        ACCESS:    2083128 HIT:    1847510 MISS:     235618 MSHR_MERGE:        739
cpu0->LLC LOAD         ACCESS:    1391693 HIT:    1261994 MISS:     129699 MSHR_MERGE:        335
cpu0->LLC RFO          ACCESS:      98703 HIT:      60677 MISS:      38026 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      42756 HIT:      19530 MISS:      23226 MSHR_MERGE:        404
cpu0->LLC WRITE        ACCESS:     279603 HIT:     279411 MISS:        192 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     270373 HIT:     225898 MISS:      44475 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.77 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11658
  ROW_BUFFER_MISS:     223028
  AVG DBUS CONGESTED CYCLE: 6.732
Channel 0 WQ ROW_BUFFER_HIT:      19051
  ROW_BUFFER_MISS:      97022
  FULL:          0
Channel 0 REFRESHES ISSUED:       9770

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1460753      1265329       128295         7526
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          546         6876        35327         8170
  STLB miss resolved @ L2C                0         1061        11261        32935         3945
  STLB miss resolved @ LLC                0          725        24527       116919        13864
  STLB miss resolved @ MEM                0          213         4183        20651        23982

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              83224        15871       298876       113628         2972
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           85         1734        13141          997
  STLB miss resolved @ L2C                0           83         3560        11992          353
  STLB miss resolved @ LLC                0          246        11820        77760         1751
  STLB miss resolved @ MEM                0           52         2057         9716         4123
[2025-09-18 05:10:16] END   suite=qualcomm_srv trace=srv486_ap (rc=0)
