m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/london/intelFPGA/Cyclone_IV/test_model_sim/simulation/modelsim
Ehard_block
Z1 w1639017052
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx10 cycloneive 20 cycloneive_atom_pack 0 22 76OUjOFMM1Jzd<9936DA;3
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z7 DPx10 cycloneive 21 cycloneive_components 0 22 dANj__M<MaN@;H9Tkm=iP1
!i122 0
R0
Z8 8test_model_sim.vho
Z9 Ftest_model_sim.vho
l0
L35 1
Vi9a_SfXm?YhLI2dhm1j^51
!s100 >mXi5[`cD`bFC`UBKA<om3
Z10 OV;C;2020.1;71
31
Z11 !s110 1639017067
!i10b 1
Z12 !s108 1639017067.000000
Z13 !s90 -reportprogress|300|-93|-work|work|test_model_sim.vho|
Z14 !s107 test_model_sim.vho|
!i113 1
Z15 o-93 -work work
Z16 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
DEx4 work 10 hard_block 0 22 i9a_SfXm?YhLI2dhm1j^51
!i122 0
l65
L51 20
VWdBQm4eNm6eGHO;iQNz`j1
!s100 [5;Wd8QGQ>@2NGoJ1I]Y43
R10
31
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Etest_model_sim
R1
R2
R3
R4
R5
R6
R7
!i122 0
R0
R8
R9
l0
L78 1
VjN>=@W<hb^GBG4kUN4@0b0
!s100 L:GhY:nSPQlSQn7Z8EDY`3
R10
31
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Astructure
R2
R3
R4
R5
R6
R7
Z17 DEx4 work 14 test_model_sim 0 22 jN>=@W<hb^GBG4kUN4@0b0
!i122 0
l122
L94 123
VX=;=?1?6IY6EAiA`TmNBW1
!s100 Pc:?6`9Hd]^bmP]If?N`O1
R10
31
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Etest_model_sim_tb
Z18 w1639016407
R5
R6
!i122 1
R0
Z19 8/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd
Z20 F/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd
l0
L7 1
VWM<z^:ZCH`jkT`928hlnH1
!s100 miOa]biLgA6;Vz_@hRHW60
R10
31
R11
!i10b 1
R12
Z21 !s90 -reportprogress|300|-93|-work|work|/home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd|
!s107 /home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd|
!i113 1
R15
R16
Atb
R2
R3
R4
R7
R17
R5
R6
DEx4 work 17 test_model_sim_tb 0 22 WM<z^:ZCH`jkT`928hlnH1
!i122 1
l13
L10 15
V2i[H9ncne[J@nj2QBjcN>3
!s100 ^WC@Jd4gJbVEZWE30geOD0
R10
31
R11
!i10b 1
R12
R21
Z22 !s107 /home/london/intelFPGA/Cyclone_IV/test_model_sim/test_model_sim_tb.vhd|
!i113 1
R15
R16
