#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jan 13 13:02:37 2022
# Process ID: 15688
# Current directory: /home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1
# Command line: vivado -log design_1_matchedfilteringp1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matchedfilteringp1_0_0.tcl
# Log file: /home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/design_1_matchedfilteringp1_0_0.vds
# Journal file: /home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_matchedfilteringp1_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfilteringv2-hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top design_1_matchedfilteringp1_0_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-1540] The version limit for your license is '2021.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15806
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.777 ; gain = 151.715 ; free physical = 98638 ; free virtual = 114031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matchedfilteringp1_0_0' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ip/design_1_matchedfilteringp1_0_0/synth/design_1_matchedfilteringp1_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringp1' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b100000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringp1_control_s_axi' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_TRANSACTION_NUMBER_DATA_0 bound to: 5'b10000 
	Parameter ADDR_TRANSACTION_NUMBER_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1_control_s_axi.v:191]
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringp1_control_s_axi' (1#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringpeOg' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpeOg.v:37]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringpeOg_ram' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpeOg.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringpeOg_ram' (2#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpeOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringpeOg' (3#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpeOg.v:37]
INFO: [Synth 8-6157] synthesizing module 'kernel_mmult' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state19 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state20 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state21 bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringpbkb' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpbkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matchedfilteringp1_ap_faddfsub_2_full_dsp_32' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/ip/matchedfilteringp1_ap_faddfsub_2_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu28dr-ffvg1517-2-e - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/ip/matchedfilteringp1_ap_faddfsub_2_full_dsp_32.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'matchedfilteringp1_ap_faddfsub_2_full_dsp_32' (21#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/ip/matchedfilteringp1_ap_faddfsub_2_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringpbkb' (22#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpbkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringpcud' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpcud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'matchedfilteringp1_ap_fmul_0_max_dsp_32' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/ip/matchedfilteringp1_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu28dr-ffvg1517-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/248c/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/ip/matchedfilteringp1_ap_fmul_0_max_dsp_32.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'matchedfilteringp1_ap_fmul_0_max_dsp_32' (30#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/ip/matchedfilteringp1_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringpcud' (31#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpcud.v:8]
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringpdEe' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpdEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 32 - type: integer 
	Parameter din33_WIDTH bound to: 32 - type: integer 
	Parameter din34_WIDTH bound to: 32 - type: integer 
	Parameter din35_WIDTH bound to: 32 - type: integer 
	Parameter din36_WIDTH bound to: 32 - type: integer 
	Parameter din37_WIDTH bound to: 32 - type: integer 
	Parameter din38_WIDTH bound to: 32 - type: integer 
	Parameter din39_WIDTH bound to: 32 - type: integer 
	Parameter din40_WIDTH bound to: 32 - type: integer 
	Parameter din41_WIDTH bound to: 32 - type: integer 
	Parameter din42_WIDTH bound to: 32 - type: integer 
	Parameter din43_WIDTH bound to: 32 - type: integer 
	Parameter din44_WIDTH bound to: 32 - type: integer 
	Parameter din45_WIDTH bound to: 32 - type: integer 
	Parameter din46_WIDTH bound to: 32 - type: integer 
	Parameter din47_WIDTH bound to: 32 - type: integer 
	Parameter din48_WIDTH bound to: 32 - type: integer 
	Parameter din49_WIDTH bound to: 32 - type: integer 
	Parameter din50_WIDTH bound to: 32 - type: integer 
	Parameter din51_WIDTH bound to: 32 - type: integer 
	Parameter din52_WIDTH bound to: 32 - type: integer 
	Parameter din53_WIDTH bound to: 32 - type: integer 
	Parameter din54_WIDTH bound to: 32 - type: integer 
	Parameter din55_WIDTH bound to: 32 - type: integer 
	Parameter din56_WIDTH bound to: 32 - type: integer 
	Parameter din57_WIDTH bound to: 32 - type: integer 
	Parameter din58_WIDTH bound to: 32 - type: integer 
	Parameter din59_WIDTH bound to: 32 - type: integer 
	Parameter din60_WIDTH bound to: 32 - type: integer 
	Parameter din61_WIDTH bound to: 32 - type: integer 
	Parameter din62_WIDTH bound to: 32 - type: integer 
	Parameter din63_WIDTH bound to: 32 - type: integer 
	Parameter din64_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringpdEe' (32#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpdEe.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6422]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6444]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6446]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6448]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6450]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6452]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6454]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6460]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6462]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6464]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6466]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6468]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:6470]
INFO: [Synth 8-6155] done synthesizing module 'kernel_mmult' (33#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/kernel_mmult.v:10]
INFO: [Synth 8-6157] synthesizing module 'matchedfilteringpemP' [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpemP.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringpemP' (34#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringpemP.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17550]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17558]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17562]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:17586]
INFO: [Synth 8-6155] done synthesizing module 'matchedfilteringp1' (35#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ipshared/fc82/hdl/verilog/matchedfilteringp1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matchedfilteringp1_0_0' (36#1) [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ip/design_1_matchedfilteringp1_0_0/synth/design_1_matchedfilteringp1_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2879.621 ; gain = 307.559 ; free physical = 98226 ; free virtual = 113632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2894.465 ; gain = 322.402 ; free physical = 98117 ; free virtual = 113524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2894.465 ; gain = 322.402 ; free physical = 98117 ; free virtual = 113524
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2908.402 ; gain = 0.000 ; free physical = 97867 ; free virtual = 113274
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ip/design_1_matchedfilteringp1_0_0/constraints/matchedfilteringp1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.srcs/sources_1/bd/design_1/ip/design_1_matchedfilteringp1_0_0/constraints/matchedfilteringp1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.184 ; gain = 0.000 ; free physical = 97584 ; free virtual = 112995
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3073.152 ; gain = 3.969 ; free physical = 97544 ; free virtual = 112956
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.152 ; gain = 501.090 ; free physical = 97299 ; free virtual = 112711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.152 ; gain = 501.090 ; free physical = 97299 ; free virtual = 112710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3073.152 ; gain = 501.090 ; free physical = 97298 ; free virtual = 112710
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matchedfilteringp1_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matchedfilteringp1_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matchedfilteringp1_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matchedfilteringp1_control_s_axi'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"matchedfilteringpeOg_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "matchedfilteringpeOg_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3073.152 ; gain = 501.090 ; free physical = 97334 ; free virtual = 112753
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpbkb_U1/matchedfilteringp1_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpbkb_U1/matchedfilteringp1_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpbkb_U1/matchedfilteringp1_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpbkb_U1/matchedfilteringp1_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpbkb_U1/matchedfilteringp1_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpbkb_U1/matchedfilteringp1_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpcud_U2/matchedfilteringp1_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpcud_U2/matchedfilteringp1_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpcud_U2/matchedfilteringp1_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_kernel_mmult_fu_6731/matchedfilteringpcud_U2/matchedfilteringp1_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_0_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_0_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_1_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_1_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_2_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_2_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_3_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_3_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_4_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_4_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_5_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_5_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_6_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_6_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_7_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_7_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_8_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_8_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_9_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_9_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_10_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_10_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_11_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_11_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_12_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_12_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_13_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_13_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_14_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_14_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_15_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_15_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_16_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_16_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_17_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_17_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_18_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_18_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_19_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_19_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_20_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_20_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_21_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_21_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_22_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_22_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_23_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_23_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_24_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_24_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_25_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_25_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_26_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_26_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_27_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_27_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_28_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_28_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_29_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_29_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_30_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_30_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_31_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_31_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_32_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_32_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_33_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_33_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_34_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_34_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_35_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_35_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_36_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_36_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_37_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_37_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_38_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_38_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_39_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_39_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_40_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_40_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_41_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_41_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_42_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_42_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_43_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_43_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_44_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_44_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_45_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_45_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_46_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_46_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_47_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_47_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_48_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_48_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_49_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_49_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_50_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_50_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_51_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_51_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_52_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_52_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_53_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_53_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_54_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_54_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_55_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_55_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_56_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_56_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_57_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_57_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_58_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_58_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_59_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_59_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_60_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_60_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_61_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_61_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_62_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_62_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_real_63_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_real_63_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_0_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_0_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_1_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_1_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_2_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_2_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_3_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_3_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_4_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_4_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_5_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_5_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_6_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_6_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_7_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_7_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_8_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_8_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_9_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_9_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_10_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_10_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_11_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_11_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_12_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_12_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_13_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_13_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_14_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_14_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_15_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_15_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_16_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_16_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_17_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_17_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_18_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_18_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_19_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_19_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_20_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_20_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_21_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_21_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_22_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_22_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_23_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_23_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_24_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_24_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_25_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_25_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_26_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_26_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_27_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_27_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_28_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_28_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_29_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_29_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_30_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_30_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_31_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_31_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_32_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_32_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_33_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_33_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/rxmat_M_imag_34_U/matchedfilteringpeOg_ram_U/ram_reg"'.
INFO: [Common 17-14] Message 'Synth 8-5779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "inst/rxmat_M_imag_34_U/matchedfilteringpeOg_ram_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 3073.152 ; gain = 501.090 ; free physical = 96735 ; free virtual = 112233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 3332.988 ; gain = 760.926 ; free physical = 98544 ; free virtual = 114040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:09 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100049 ; free virtual = 115537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_0_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_1_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_2_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_3_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_4_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_5_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_6_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_7_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_8_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_9_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_10_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_11_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_12_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_13_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_14_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_15_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_16_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_17_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_18_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_19_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_20_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_21_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_22_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_23_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_24_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_25_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_26_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_27_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_28_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_29_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_30_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_31_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_32_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_33_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_34_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_35_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_36_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_37_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_38_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_39_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_40_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_41_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_42_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_43_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_44_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_45_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_46_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_47_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_48_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_49_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_50_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_51_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_52_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_53_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_54_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_55_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_56_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_57_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_58_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_59_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_60_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_61_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_62_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_real_63_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_0_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_1_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_2_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_3_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_4_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_5_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_6_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_7_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_8_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_9_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_10_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_11_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_12_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_13_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_14_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_15_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_16_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_17_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_18_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_19_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_20_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_21_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_22_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_23_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_24_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_25_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_26_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_27_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_28_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_29_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_30_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_31_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_32_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_33_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_34_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rxmat_M_imag_35_U/matchedfilteringpeOg_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:12 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100580 ; free virtual = 116069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100879 ; free virtual = 116368
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100874 ; free virtual = 116363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100100 ; free virtual = 115589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100100 ; free virtual = 115588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100091 ; free virtual = 115579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100089 ; free virtual = 115577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    23|
|2     |DSP48E1  |     5|
|3     |LUT1     |    17|
|4     |LUT2     |   651|
|5     |LUT3     |  1177|
|6     |LUT4     |   112|
|7     |LUT5     |   245|
|8     |LUT6     |  3456|
|9     |MUXCY    |    74|
|10    |MUXF7    |  1152|
|11    |MUXF8    |   576|
|12    |RAMB36E2 |   256|
|13    |XORCY    |    25|
|14    |FDE      |    11|
|15    |FDRE     |  3196|
|16    |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 3507.418 ; gain = 935.355 ; free physical = 100089 ; free virtual = 115577
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:09 . Memory (MB): peak = 3507.418 ; gain = 756.668 ; free physical = 100126 ; free virtual = 115614
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:16 . Memory (MB): peak = 3507.426 ; gain = 935.355 ; free physical = 100126 ; free virtual = 115614
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3507.426 ; gain = 0.000 ; free physical = 102936 ; free virtual = 118426
INFO: [Netlist 29-17] Analyzing 1866 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3539.434 ; gain = 0.000 ; free physical = 104142 ; free virtual = 119632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  (CARRY4) => CARRY8: 13 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
362 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:29 . Memory (MB): peak = 3539.434 ; gain = 1359.344 ; free physical = 104262 ; free virtual = 119752
INFO: [Common 17-1381] The checkpoint '/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/design_1_matchedfilteringp1_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matchedfilteringp1_0_0, cache-ID = 17293355194e6291
INFO: [Coretcl 2-1174] Renamed 606 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/iiitd/Documents/Sidharth_BTP/matchedfiltering/v2/matchedfiltering/matchedfilteringv2-bd/matchedfilteringv2-bd.runs/design_1_matchedfilteringp1_0_0_synth_1/design_1_matchedfilteringp1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matchedfilteringp1_0_0_utilization_synth.rpt -pb design_1_matchedfilteringp1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 13:04:23 2022...
