#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000264585b1510 .scope module, "i2c_tb" "i2c_tb" 2 3;
 .timescale -3 -3;
v00000264585a2ab0_0 .net "ack", 0 0, v00000264585a3910_0;  1 drivers
v00000264585a35f0_0 .var "clk", 0 0;
v00000264585a3190_0 .net "done", 0 0, v0000026458556550_0;  1 drivers
v00000264585a2dd0_0 .var "master_data", 7 0;
v00000264585a2b50_0 .var "reset_n", 0 0;
v00000264585a2d30_0 .net "scl", 0 0, v0000026458556730_0;  1 drivers
RS_00000264585bb158 .resolv tri, L_0000026458611e80, L_0000026458611480;
v00000264585a3230_0 .net8 "sda", 0 0, RS_00000264585bb158;  2 drivers
v00000264585a32d0_0 .var "slave_addr", 7 0;
v0000026458610c60_0 .net "slave_data", 7 0, v00000264585a2bf0_0;  1 drivers
S_00000264585b16a0 .scope module, "master" "I2C_master" 2 15, 3 1 0, S_00000264585b1510;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "scl";
    .port_info 3 /INOUT 1 "sda";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 8 "slave_addr";
    .port_info 6 /OUTPUT 1 "done";
P_000002645859dec0 .param/l "IDLE" 0 3 11, C4<00>;
P_000002645859def8 .param/l "SEND_ADDR" 0 3 11, C4<10>;
P_000002645859df30 .param/l "SEND_DATA" 0 3 11, C4<11>;
P_000002645859df68 .param/l "START" 0 3 11, C4<01>;
o00000264585baf78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002645859dda0_0 name=_ivl_0
L_0000026458612048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002645859b650_0 .net/2u *"_ivl_2", 0 0, L_0000026458612048;  1 drivers
v000002645855bc90_0 .var "bit_count", 3 0;
v00000264585b1830_0 .net "clk", 0 0, v00000264585a35f0_0;  1 drivers
v00000264585b18d0_0 .net "data_in", 7 0, v00000264585a2dd0_0;  1 drivers
v00000264585564b0_0 .var "data_to_send", 7 0;
v0000026458556550_0 .var "done", 0 0;
v00000264585565f0_0 .var "next_state", 1 0;
v0000026458556690_0 .net "reset_n", 0 0, v00000264585a2b50_0;  1 drivers
v0000026458556730_0 .var "scl", 0 0;
v00000264585a2f10_0 .net8 "sda", 0 0, RS_00000264585bb158;  alias, 2 drivers
v00000264585a3690_0 .var "sda_out", 0 0;
v00000264585a3410_0 .net "slave_addr", 7 0, v00000264585a32d0_0;  1 drivers
v00000264585a34b0_0 .var "state", 1 0;
E_00000264585985e0 .event posedge, v00000264585b1830_0;
E_0000026458598220/0 .event negedge, v0000026458556690_0;
E_0000026458598220/1 .event posedge, v00000264585b1830_0;
E_0000026458598220 .event/or E_0000026458598220/0, E_0000026458598220/1;
L_0000026458611e80 .functor MUXZ 1, L_0000026458612048, o00000264585baf78, v00000264585a3690_0, C4<>;
S_00000264585a39d0 .scope module, "slave" "I2C_slave" 2 26, 4 1 0, S_00000264585b1510;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "scl";
    .port_info 3 /INOUT 1 "sda";
    .port_info 4 /INPUT 8 "addr";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "ack";
P_00000264585567d0 .param/l "ACKNOWLEDGE" 0 4 11, C4<11>;
P_0000026458556808 .param/l "ADDRESS_MATCH" 0 4 11, C4<01>;
P_0000026458556840 .param/l "IDLE" 0 4 11, C4<00>;
P_0000026458556878 .param/l "RECEIVE_BYTE" 0 4 11, C4<10>;
o00000264585bb368 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v00000264585a3730_0 name=_ivl_0
L_0000026458612090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000264585a37d0_0 .net/2u *"_ivl_2", 0 0, L_0000026458612090;  1 drivers
v00000264585a3910_0 .var "ack", 0 0;
v00000264585a3050_0 .net "addr", 7 0, v00000264585a32d0_0;  alias, 1 drivers
v00000264585a3870_0 .net "clk", 0 0, v00000264585a35f0_0;  alias, 1 drivers
v00000264585a2bf0_0 .var "data_out", 7 0;
v00000264585a3370_0 .var "next_state", 1 0;
v00000264585a2c90_0 .var "received_data", 7 0;
v00000264585a3550_0 .net "reset_n", 0 0, v00000264585a2b50_0;  alias, 1 drivers
v00000264585a2a10_0 .net "scl", 0 0, v0000026458556730_0;  alias, 1 drivers
v00000264585a2fb0_0 .net8 "sda", 0 0, RS_00000264585bb158;  alias, 2 drivers
v00000264585a30f0_0 .var "sda_out", 0 0;
v00000264585a2e70_0 .var "state", 1 0;
L_0000026458611480 .functor MUXZ 1, L_0000026458612090, o00000264585bb368, v00000264585a30f0_0, C4<>;
    .scope S_00000264585b16a0;
T_0 ;
    %wait E_0000026458598220;
    %load/vec4 v0000026458556690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264585a34b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000264585565f0_0;
    %assign/vec4 v00000264585a34b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000264585b16a0;
T_1 ;
    %wait E_00000264585985e0;
    %load/vec4 v00000264585a34b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026458556730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264585a3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026458556550_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002645855bc90_0, 0;
    %load/vec4 v00000264585b18d0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000264585565f0_0, 0;
T_1.5 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264585a3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026458556730_0, 0;
    %load/vec4 v00000264585a3410_0;
    %concati/vec4 0, 0, 1;
    %pad/u 8;
    %assign/vec4 v00000264585564b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000264585565f0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000002645855bc90_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v00000264585564b0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000264585a3690_0, 0;
    %load/vec4 v00000264585564b0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000264585564b0_0, 0;
    %load/vec4 v000002645855bc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002645855bc90_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002645855bc90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000264585565f0_0, 0;
T_1.8 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000002645855bc90_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v00000264585b18d0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000264585a3690_0, 0;
    %load/vec4 v00000264585b18d0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000264585564b0_0, 0;
    %load/vec4 v000002645855bc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002645855bc90_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026458556550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264585565f0_0, 0;
T_1.10 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000264585a39d0;
T_2 ;
    %wait E_0000026458598220;
    %load/vec4 v00000264585a3550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264585a2e70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000264585a3370_0;
    %assign/vec4 v00000264585a2e70_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000264585a39d0;
T_3 ;
    %wait E_00000264585985e0;
    %load/vec4 v00000264585a2e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264585a3910_0, 0;
    %load/vec4 v00000264585a2fb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000264585a3370_0, 0;
T_3.5 ;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v00000264585a2a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v00000264585a2fb0_0;
    %load/vec4 v00000264585a3050_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000264585a3370_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264585a3370_0, 0;
T_3.10 ;
T_3.7 ;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v00000264585a2a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %load/vec4 v00000264585a2c90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000264585a2fb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000264585a2c90_0, 0;
    %load/vec4 v00000264585a2c90_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000264585a3370_0, 0;
T_3.13 ;
T_3.11 ;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000264585a3910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000264585a30f0_0, 0;
    %load/vec4 v00000264585a2c90_0;
    %assign/vec4 v00000264585a2bf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000264585a3370_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000264585b1510;
T_4 ;
    %delay 1, 0;
    %load/vec4 v00000264585a35f0_0;
    %inv;
    %store/vec4 v00000264585a35f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000264585b1510;
T_5 ;
    %vpi_call 2 40 "$dumpfile", "i2c_tb.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000264585b1510 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264585a35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000264585a2b50_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v00000264585a2dd0_0, 0, 8;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v00000264585a32d0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000264585a2b50_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "I2C_tbtest.v";
    "I2C_mastertest.v";
    "I2C_slavetest.v";
