// Seed: 1085751495
module module_0 (
    output uwire id_0,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    output uwire id_4
    , id_58,
    output supply0 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply0 id_9,
    output wor id_10,
    output tri0 id_11,
    input tri id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wor id_15,
    output wor id_16,
    output supply1 id_17,
    output wand id_18,
    output supply1 id_19,
    input uwire id_20,
    output wor id_21,
    output wire id_22,
    input uwire id_23,
    output supply0 id_24,
    output wire id_25,
    input wand id_26,
    input supply0 id_27,
    input tri0 id_28,
    output uwire id_29,
    input tri id_30,
    output supply1 id_31,
    output tri0 id_32,
    input tri1 id_33,
    output wand id_34,
    input uwire id_35,
    input wand id_36,
    input supply1 id_37,
    output tri1 id_38,
    input supply0 id_39,
    output tri0 id_40,
    input wand id_41,
    output wire id_42,
    input wire id_43,
    output tri0 id_44,
    input tri1 id_45,
    input uwire id_46,
    output tri0 id_47,
    input tri1 id_48,
    input tri id_49,
    input tri0 id_50,
    input supply1 id_51
    , id_59,
    input tri0 id_52,
    input supply0 id_53,
    input supply1 id_54,
    input wor id_55,
    input tri1 id_56
);
  id_60(
      .id_0(id_14), .id_1(1), .id_2(1'h0 <-> 1), .id_3(1'h0), .id_4(id_23)
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output logic id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    output wire id_12,
    output tri0 id_13,
    input wor id_14,
    input tri0 id_15,
    input supply1 id_16,
    output wor id_17,
    output wire id_18,
    output wor id_19,
    input supply0 id_20
);
  module_0 modCall_1 (
      id_19,
      id_15,
      id_19,
      id_19,
      id_3,
      id_3,
      id_14,
      id_0,
      id_18,
      id_2,
      id_12,
      id_12,
      id_9,
      id_4,
      id_0,
      id_2,
      id_12,
      id_1,
      id_1,
      id_1,
      id_8,
      id_3,
      id_18,
      id_4,
      id_1,
      id_3,
      id_9,
      id_14,
      id_8,
      id_13,
      id_9,
      id_19,
      id_19,
      id_11,
      id_10,
      id_7,
      id_0,
      id_4,
      id_2,
      id_8,
      id_2,
      id_5,
      id_1,
      id_16,
      id_17,
      id_9,
      id_16,
      id_12,
      id_8,
      id_5,
      id_20,
      id_7,
      id_7,
      id_20,
      id_5,
      id_0,
      id_14
  );
  wire id_22;
  always id_6 <= 1'b0;
endmodule
