# Smart-Adaptive-Traffic-Light-Controller
## ğŸ“Œ Overview
This project implements a **Smart Traffic Light Controller** using **Verilog HDL** and a **Moore FSM**.  
The controller adapts its **green light duration** based on real-time **traffic density inputs**, while ensuring **safe state transitions** with **all-red intervals** to avoid collisions.  

It is verified through simulation in **Vivado** (Xilinx) and **Icarus Verilog + GTKWave**.

---

## âœ¨ Features
- âœ… **Adaptive timing**: Green duration increases or decreases based on 2-bit traffic density input.  
- âœ… **Moore FSM**: Stable, glitch-free outputs derived only from the current state.  
- âœ… **Safety states**: All-red intervals between transitions to prevent accidents.  
- âœ… **Verification**: Self-checking testbench with assertions (no both-green or both-yellow at the same time).  
- âœ… **Synthesizable**: Works on FPGA boards like **Basys3/Nexys A7**.  

---
## ğŸ–¥ï¸ State Diagram
![State Diagram](docs/state_diagram.png)  

FSM cycle:  
`NS_GREEN â†’ NS_YELLOW â†’ ALL_RED_1 â†’ EW_GREEN â†’ EW_YELLOW â†’ ALL_RED_2 â†’ (back to NS_GREEN)`

---
