###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-11.ece.iastate.edu)
#  Generated on:      Mon Oct  6 16:57:10 2014
#  Design:            lab1
#  Command:           optDesign -preCTS
###############################################################
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN lab1 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 30.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 381.030 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 30.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 216.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 822060 492000 ) ;

ROW CORE_ROW_0 core 60000 60000 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 core 60000 63600 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 core 60000 79200 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 core 60000 82800 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 core 60000 98400 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_5 core 60000 102000 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_6 core 60000 117600 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_7 core 60000 121200 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_8 core 60000 136800 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_9 core 60000 140400 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_10 core 60000 156000 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_11 core 60000 159600 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_12 core 60000 175200 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_13 core 60000 178800 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_14 core 60000 194400 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_15 core 60000 198000 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_16 core 60000 213600 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_17 core 60000 217200 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_18 core 60000 232800 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_19 core 60000 236400 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_20 core 60000 252000 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_21 core 60000 255600 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_22 core 60000 271200 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_23 core 60000 274800 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_24 core 60000 290400 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_25 core 60000 294000 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_26 core 60000 309600 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_27 core 60000 313200 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_28 core 60000 328800 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_29 core 60000 332400 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_30 core 60000 348000 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_31 core 60000 351600 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_32 core 60000 367200 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_33 core 60000 370800 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_34 core 60000 386400 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_35 core 60000 390000 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_36 core 60000 405600 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_37 core 60000 409200 N DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_38 core 60000 424800 FS DO 1755 BY 1 STEP 400 0
 ;
ROW CORE_ROW_39 core 60000 428400 N DO 1755 BY 1 STEP 400 0
 ;

TRACKS Y 800 DO 307 STEP 1600 LAYER M8 ;
TRACKS X 1000 DO 514 STEP 1600 LAYER M8 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M7 ;
TRACKS Y 800 DO 307 STEP 1600 LAYER M7 ;
TRACKS Y 400 DO 1229 STEP 400 LAYER M6 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M6 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 1229 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 1229 STEP 400 LAYER M4 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M4 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 1229 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 1229 STEP 400 LAYER M2 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M2 ;
TRACKS X 200 DO 2055 STEP 400 LAYER M1 ;
TRACKS Y 400 DO 1229 STEP 400 LAYER M1 ;

GCELLGRID X 820200 DO 2 STEP 1860 ;
GCELLGRID X 200 DO 206 STEP 4000 ;
GCELLGRID X 0 DO 2 STEP 200 ;
GCELLGRID Y 488400 DO 2 STEP 3600 ;
GCELLGRID Y 400 DO 123 STEP 4000 ;
GCELLGRID Y 0 DO 2 STEP 400 ;

VIAS 1 ;
- VIAGEN12_1
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 140 140 140 140
 + ROWCOL 43 43
 ;
END VIAS

PINS 52 ;
- iCLK + NET iCLK + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -100 0 ) ( 100 1040 )
  + PLACED ( 401400 0 ) N ;
- iRST_N + NET iRST_N + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 405800 0 ) N ;
- iSEL + NET iSEL + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 453000 492000 ) S ;
- iA0[7] + NET iA0[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 193700 520 ) E ;
- iA0[6] + NET iA0[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 159700 520 ) E ;
- iA0[5] + NET iA0[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 158000 ) E ;
- iA0[4] + NET iA0[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 182200 0 ) N ;
- iA0[3] + NET iA0[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 171000 0 ) N ;
- iA0[2] + NET iA0[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -100 0 ) ( 100 1040 )
  + PLACED ( 171000 0 ) N ;
- iA0[1] + NET iA0[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 193000 0 ) N ;
- iA0[0] + NET iA0[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 247700 520 ) E ;
- iA1[7] + NET iA1[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 411000 0 ) N ;
- iA1[6] + NET iA1[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 441000 0 ) N ;
- iA1[5] + NET iA1[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 437000 0 ) N ;
- iA1[4] + NET iA1[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 401400 0 ) N ;
- iA1[3] + NET iA1[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 617000 0 ) N ;
- iA1[2] + NET iA1[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 562600 0 ) N ;
- iA1[1] + NET iA1[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 539800 0 ) N ;
- iA1[0] + NET iA1[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 638700 520 ) W ;
- iB0[7] + NET iB0[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 0 254000 ) E ;
- iB0[6] + NET iB0[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 149400 0 ) N ;
- iB0[5] + NET iB0[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -520 0 ) ( 520 200 )
  + PLACED ( 170900 520 ) E ;
- iB0[4] + NET iB0[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -100 0 ) ( 100 1040 )
  + PLACED ( 159400 0 ) N ;
- iB0[3] + NET iB0[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 215000 0 ) N ;
- iB0[2] + NET iB0[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M6 ( -520 0 ) ( 520 200 )
  + PLACED ( 159700 520 ) E ;
- iB0[1] + NET iB0[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M4 ( -520 0 ) ( 520 200 )
  + PLACED ( 247700 520 ) E ;
- iB0[0] + NET iB0[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 269700 520 ) E ;
- iB1[7] + NET iB1[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 434200 0 ) N ;
- iB1[6] + NET iB1[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 457800 0 ) N ;
- iB1[5] + NET iB1[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 467400 0 ) N ;
- iB1[4] + NET iB1[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 596600 0 ) N ;
- iB1[3] + NET iB1[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 547400 0 ) N ;
- iB1[2] + NET iB1[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 567000 0 ) N ;
- iB1[1] + NET iB1[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 557800 0 ) N ;
- iB1[0] + NET iB1[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 553000 0 ) N ;
- oRESULT[16] + NET oRESULT[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 257700 491480 ) E ;
- oRESULT[15] + NET oRESULT[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 260200 492000 ) S ;
- oRESULT[14] + NET oRESULT[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 237000 492000 ) S ;
- oRESULT[13] + NET oRESULT[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 169300 491480 ) E ;
- oRESULT[12] + NET oRESULT[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 226600 492000 ) S ;
- oRESULT[11] + NET oRESULT[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 465400 492000 ) S ;
- oRESULT[10] + NET oRESULT[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 550200 492000 ) S ;
- oRESULT[9] + NET oRESULT[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -100 0 ) ( 100 1040 )
  + PLACED ( 598600 492000 ) S ;
- oRESULT[8] + NET oRESULT[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 639100 491480 ) W ;
- oRESULT[7] + NET oRESULT[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M4 ( -520 0 ) ( 520 200 )
  + PLACED ( 638700 491480 ) W ;
- oRESULT[6] + NET oRESULT[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 822060 274000 ) W ;
- oRESULT[5] + NET oRESULT[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 822060 235600 ) W ;
- oRESULT[4] + NET oRESULT[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 822060 197200 ) W ;
- oRESULT[3] + NET oRESULT[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M4 ( -520 0 ) ( 520 200 )
  + PLACED ( 638700 520 ) W ;
- oRESULT[2] + NET oRESULT[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 640300 520 ) W ;
- oRESULT[1] + NET oRESULT[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -520 0 ) ( 520 200 )
  + PLACED ( 627500 520 ) W ;
- oRESULT[0] + NET oRESULT[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -100 0 ) ( 100 1040 )
  + PLACED ( 822060 216400 ) W ;
END PINS

SPECIALNETS 2 ;
- VSS
  + ROUTED M1 19800 + SHAPE RING ( 175100 23700 ) ( 177300 * )
    NEW M1 19800 + SHAPE RING ( 207100 23700 ) ( 208680 * )
    NEW M1 19800 + SHAPE RING ( 214880 23700 ) ( 216850 * )
    NEW M2 19800 + SHAPE RING ( 23700 13800 ) ( * 478200 )
    NEW M1 19800 + SHAPE RING ( 227520 23700 ) ( 808200 * )
    NEW M1 19800 + SHAPE RING ( 13800 468300 ) ( 808200 * )
    NEW M2 19800 + SHAPE RING ( 798300 13800 ) ( * 478200 )
    NEW M2 0 + SHAPE RING ( 23700 468300 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 798300 23700 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 798300 468300 ) VIAGEN12_1
  + USE GROUND
 ;
- VDD
  + ROUTED M1 19800 + SHAPE RING ( 175470 47100 ) ( 175790 * )
    NEW M1 19800 + SHAPE RING ( 182010 47100 ) ( 182100 * )
    NEW M1 19800 + SHAPE RING ( 203460 47100 ) ( 204480 * )
    NEW M1 19800 + SHAPE RING ( 210700 47100 ) ( 211800 * )
    NEW M2 19800 + SHAPE RING ( 47100 37200 ) ( * 454800 )
    NEW M1 19800 + SHAPE RING ( 233830 47100 ) ( 784800 * )
    NEW M1 19800 + SHAPE RING ( 37200 444900 ) ( 784800 * )
    NEW M2 19800 + SHAPE RING ( 774900 37200 ) ( * 454800 )
    NEW M2 0 + SHAPE RING ( 47100 444900 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 774900 47100 ) VIAGEN12_1
    NEW M2 0 + SHAPE RING ( 774900 444900 ) VIAGEN12_1
  + USE POWER
 ;
END SPECIALNETS

END DESIGN
