{
    "CMSSW_7_6_THREADED_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-19-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-20-1100": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-19-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-06-24-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_THREADED_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-20-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-19-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-28-2300": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-07-02-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_ICC_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-02-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-30-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_ICC_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-23-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-24-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-21-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-21-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-18-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-20-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-18-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-23-1100": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-19-1100": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-30-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_THREADED_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-23-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-28-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_CLANG_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-21-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-06-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-30-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-17-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-16-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-02-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-16-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-18-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-30-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-16-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-16-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-06-21-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_THREADED_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-16-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-24-1100": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-20-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-19-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-20-1500": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-06-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_ICC_X_2015-06-17-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-25-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-18-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-19-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-19-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-18-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-17-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-23-1400": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-17-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-19-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_ICC_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-17-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-18-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-03-2300": "slc7_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-21-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-18-1100": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-21-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_X_2015-07-01-1100": "slc7_amd64_gcc491", 
    "CMSSW_7_5_CLANG_X_2015-06-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-21-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-30-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_X_2015-06-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-06-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-01-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-24-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-07-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-01-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-22-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-19-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-07-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-17-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-06-29-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-06-17-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-06-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-06-29-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-02-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-06-21-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-16-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-18-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-06-19-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_DEVEL_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-06-19-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-17-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-06-30-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ICC_X_2015-06-20-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-06-30-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-06-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-06-26-2300": "slc6_amd64_gcc491"
}