


// Instantiate the module
screen_main instance_name (
    .FPGA_RSTB(FPGA_RSTB), 
    .CLK(CLK), 
    .w_enable(w_enable), 
    .data_out(data_out), 
    .addr(addr), 
    .data(data), 
    .push_ul(push_ul), 
    .push_uc(push_uc), 
    .push_ur(push_ur), 
    .push_dl(push_dl), 
    .push_dc(push_dc), 
    .push_dr(push_dr), 
    .binary(binary), 
    .screen_in(screen_in), 
    .screen_out(screen_out)
    );


