// Seed: 3367429641
`define pp_5 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input id_4
);
  logic id_5;
  assign id_2[1] = id_0;
  logic id_6;
endmodule
