A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     1


MACRO ASSEMBLER A51 V8.02c
OBJECT MODULE PLACED IN .\OUTPUT\initial.OBJ
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE .\OUTPUT\initial.src PR(.\files\initial.ls1) EP DEBUG

LOC  OBJ            LINE     SOURCE

                       1     ; .\OUTPUT\initial.SRC generated from: SRC\initial.c
                       2     ; COMPILER INVOKED BY:
                       3     ;        C:\Keil_v5\C51\BIN\C51.EXE SRC\initial.c OPTIMIZE(0,SPEED) REGFILE(.\OUTPUT\motor.
                             ORC) BROWSE INTVECTOR(0X2000) INCDIR(.\INC) DEBUG OBJECTEXTEND CODE PRINT(.\files\initial.l
                             st) TABS(2) SRC(.\OUTPUT\initial.SRC)
                       4     
                       5     $nomod51 
                       6     
                       7     NAME    INITIAL
                       8     
  00CE                 9     P2ETCLR DATA    0CEH
  009B                10     TB80    BIT     098H.3
  00DE                11     P3ETCLR DATA    0DEH
  00A1                12     P1TBPRD DATA    0A1H
  0080                13     P0      DATA    080H
  00F6                14     P4ETCLR DATA    0F6H
  00C1                15     P2TBPRD DATA    0C1H
  0090                16     P1      DATA    090H
  00D1                17     P3TBPRD DATA    0D1H
  00A0                18     P2      DATA    0A0H
  00E1                19     P4TBPRD DATA    0E1H
  00B0                20     P3      DATA    0B0H
  009D                21     SM20    BIT     098H.5
  00B1                22     P1AQCSFRC       DATA    0B1H
  00C9                23     P2AQCSFRC       DATA    0C9H
  00D9                24     P3AQCSFRC       DATA    0D9H
  00F1                25     P4AQCSFRC       DATA    0F1H
  00B2                26     P1TZFLG DATA    0B2H
  00CA                27     P2TZFLG DATA    0CAH
  00DA                28     P3TZFLG DATA    0DAH
  00B4                29     P1TZFRC DATA    0B4H
  00A8                30     IEN0    DATA    0A8H
  00F2                31     P4TZFLG DATA    0F2H
  00CC                32     P2TZFRC DATA    0CCH
  00A8                33     IE      DATA    0A8H
  00B8                34     EADC    BIT     0B8H.0
  00B8                35     IEN1    DATA    0B8H
  0085                36     DPH1    DATA    085H
  00DC                37     P3TZFRC DATA    0DCH
  009A                38     IEN2    DATA    09AH
  00F4                39     P4TZFRC DATA    0F4H
  008F                40     CLK_PD_CON      DATA    08FH
  00C0                41     IADC    BIT     0C0H.0
  0084                42     DPL1    DATA    084H
  00B3                43     P1TZCLR DATA    0B3H
  00CB                44     P2TZCLR DATA    0CBH
  00DF                45     WDCON_7 BIT     0D8H.7
  00CD                46     I2FR    BIT     0C8H.5
  00DB                47     P3TZCLR DATA    0DBH
  00CE                48     I3FR    BIT     0C8H.6
  00F3                49     P4TZCLR DATA    0F3H
  009C                50     REN0    BIT     098H.4
  00AC                51     ES      BIT     0A8H.4
  00C1                52     IEX2    BIT     0C0H.1
  00C2                53     IEX3    BIT     0C0H.2
  0098                54     RI      BIT     098H.0
  00C3                55     IEX4    BIT     0C0H.3
  00C4                56     IEX5    BIT     0C0H.4
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     2

  00C5                57     IEX6    BIT     0C0H.5
  0091                58     CLK_DIV DATA    091H
  0081                59     SP      DATA    081H
  00A3                60     P1CMPA  DATA    0A3H
  00C3                61     P2CMPA  DATA    0C3H
  00A5                62     P1CMPB  DATA    0A5H
  00D3                63     P3CMPA  DATA    0D3H
  00C5                64     P2CMPB  DATA    0C5H
  00E3                65     P4CMPA  DATA    0E3H
  00D5                66     P3CMPB  DATA    0D5H
  00E5                67     P4CMPB  DATA    0E5H
  00A2                68     P1TBPRD_H       DATA    0A2H
  00C2                69     P2TBPRD_H       DATA    0C2H
  00D2                70     P3TBPRD_H       DATA    0D2H
  00E2                71     P4TBPRD_H       DATA    0E2H
  00A1                72     P1TBPRD_L       DATA    0A1H
  00C1                73     P2TBPRD_L       DATA    0C1H
  00D1                74     P3TBPRD_L       DATA    0D1H
  00E1                75     P4TBPRD_L       DATA    0E1H
  0095                76     BREAKH  DATA    095H
  00BA                77     S0RELH  DATA    0BAH
  0080                78     P00     BIT     080H.0
  0099                79     SBUF    DATA    099H
  00BB                80     S1RELH  DATA    0BBH
  0090                81     P10     BIT     090H.0
  0087                82     PCON    DATA    087H
  0081                83     P01     BIT     080H.1
  00A0                84     P20     BIT     0A0H.0
  0091                85     P11     BIT     090H.1
  0082                86     P02     BIT     080H.2
  00B0                87     P30     BIT     0B0H.0
  00A1                88     P21     BIT     0A0H.1
  0092                89     P12     BIT     090H.2
  0083                90     P03     BIT     080H.3
  0094                91     BREAKL  DATA    094H
  00B1                92     P31     BIT     0B0H.1
  00AA                93     S0RELL  DATA    0AAH
  00A2                94     P22     BIT     0A0H.2
  0093                95     P13     BIT     090H.3
  0084                96     P04     BIT     080H.4
  00B2                97     P32     BIT     0B0H.2
  00A3                98     P23     BIT     0A0H.3
  009D                99     S1RELL  DATA    09DH
  0094               100     P14     BIT     090H.4
  0089               101     TMOD    DATA    089H
  0088               102     TCON    DATA    088H
  0085               103     P05     BIT     080H.5
  00B3               104     P33     BIT     0B0H.3
  00A4               105     P24     BIT     0A0H.4
  0095               106     P15     BIT     090H.5
  0086               107     P06     BIT     080H.6
  00B4               108     P34     BIT     0B0H.4
  00AC               109     BSHI_0  DATA    0ACH
  00A5               110     P25     BIT     0A0H.5
  0096               111     P16     BIT     090H.6
  0087               112     P07     BIT     080H.7
  00B5               113     P35     BIT     0B0H.5
  00AD               114     BSHI_1  DATA    0ADH
  00A6               115     P26     BIT     0A0H.6
  0097               116     P17     BIT     090H.7
  00B6               117     P36     BIT     0B0H.6
  00AE               118     BSHI_2  DATA    0AEH
  00A7               119     P27     BIT     0A0H.7
  00B7               120     P37     BIT     0B0H.7
  00AF               121     BSHI_3  DATA    0AFH
  00BC               122     BSHO_0  DATA    0BCH
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     3

  00BD               123     BSHO_1  DATA    0BDH
  0089               124     IE0     BIT     088H.1
  00BE               125     BSHO_2  DATA    0BEH
  008B               126     IE1     BIT     088H.3
  00BF               127     BSHO_3  DATA    0BFH
  00F0               128     B       DATA    0F0H
  00E9               129     MD0     DATA    0E9H
  00EA               130     MD1     DATA    0EAH
  00AB               131     BSHCTL  DATA    0ABH
  00EB               132     MD2     DATA    0EBH
  00BE               133     SWDT    BIT     0B8H.6
  00A7               134     P1AQSFRC        DATA    0A7H
  00EC               135     MD3     DATA    0ECH
  00C7               136     P2AQSFRC        DATA    0C7H
  00ED               137     MD4     DATA    0EDH
  00D7               138     P3AQSFRC        DATA    0D7H
  00EE               139     MD5     DATA    0EEH
  00E7               140     P4AQSFRC        DATA    0E7H
  00E0               141     ACC     DATA    0E0H
  00AC               142     ES0     BIT     0A8H.4
  00A9               143     IP0     DATA    0A9H
  00A9               144     ET0     BIT     0A8H.1
  0093               145     BPCTRL  DATA    093H
  00B9               146     IP1     DATA    0B9H
  00AB               147     ET1     BIT     0A8H.3
  008D               148     TF0     BIT     088H.5
  0098               149     RI0     BIT     098H.0
  008F               150     TF1     BIT     088H.7
  00A4               151     P1CMPA_H        DATA    0A4H
  008C               152     TH0     DATA    08CH
  00C4               153     P2CMPA_H        DATA    0C4H
  00A6               154     P1CMPB_H        DATA    0A6H
  00A8               155     EX0     BIT     0A8H.0
  0099               156     TI0     BIT     098H.1
  008D               157     TH1     DATA    08DH
  0088               158     IT0     BIT     088H.0
  00D4               159     P3CMPA_H        DATA    0D4H
  00C6               160     P2CMPB_H        DATA    0C6H
  00AA               161     EX1     BIT     0A8H.2
  008A               162     IT1     BIT     088H.2
  00E4               163     P4CMPA_H        DATA    0E4H
  00D6               164     P3CMPB_H        DATA    0D6H
  00B9               165     EX2     BIT     0B8H.1
  00E6               166     P4CMPB_H        DATA    0E6H
  00A3               167     P1CMPA_L        DATA    0A3H
  00BA               168     EX3     BIT     0B8H.2
  009F               169     SM0     BIT     098H.7
  0097               170     POWER_CON       DATA    097H
  008A               171     TL0     DATA    08AH
  00C3               172     P2CMPA_L        DATA    0C3H
  00A5               173     P1CMPB_L        DATA    0A5H
  00BB               174     EX4     BIT     0B8H.3
  009E               175     SM1     BIT     098H.6
  008B               176     TL1     DATA    08BH
  00D3               177     P3CMPA_L        DATA    0D3H
  00C5               178     P2CMPB_L        DATA    0C5H
  00BC               179     EX5     BIT     0B8H.4
  00AF               180     EAL     BIT     0A8H.7
  00E3               181     P4CMPA_L        DATA    0E3H
  00D5               182     P3CMPB_L        DATA    0D5H
  00BD               183     EX6     BIT     0B8H.5
  00E5               184     P4CMPB_L        DATA    0E5H
  0086               185     WDTREL  DATA    086H
  008C               186     TR0     BIT     088H.4
  008E               187     TR1     BIT     088H.6
  00F9               188     INT_REG1        DATA    0F9H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     4

  0083               189     DPH     DATA    083H
  00FA               190     INT_REG2        DATA    0FAH
  00FD               191     INT_REG3        DATA    0FDH
  00FE               192     INT_REG4        DATA    0FEH
  0082               193     DPL     DATA    082H
  0099               194     S0BUF   DATA    099H
  009C               195     S1BUF   DATA    09CH
  0098               196     S0CON   DATA    098H
  009B               197     S1CON   DATA    09BH
  00C8               198     T2CON   DATA    0C8H
  0092               199     DPS     DATA    092H
  00AE               200     WDT     BIT     0A8H.6
  008E               201     CKCON   DATA    08EH
  00EF               202     ARCON   DATA    0EFH
  00B5               203     P1ETFLG DATA    0B5H
  00F8               204     SRAM_CON        DATA    0F8H
  00CD               205     P2ETFLG DATA    0CDH
  00DD               206     P3ETFLG DATA    0DDH
  00B7               207     P1ETFRC DATA    0B7H
  00F5               208     P4ETFLG DATA    0F5H
  00CF               209     P2ETFRC DATA    0CFH
  00E8               210     MEM_CONFIG      DATA    0E8H
  00DF               211     P3ETFRC DATA    0DFH
  00F7               212     P4ETFRC DATA    0F7H
  00D0               213     PSW     DATA    0D0H
  00D8               214     WDCON   DATA    0D8H
  00C0               215     IRCON   DATA    0C0H
  009A               216     RB80    BIT     098H.2
  00B6               217     P1ETCLR DATA    0B6H
                     218     ?PR?InitEXT?INITIAL  SEGMENT CODE 
                     219     ?PR?InitISDDebug?INITIAL                 SEGMENT CODE 
                     220     ?PR?InitBreakPoint?INITIAL               SEGMENT CODE 
                     221     ?PR?epwmOutputDisable?INITIAL            SEGMENT CODE 
                     222     ?PR?epwmOutputEnable?INITIAL             SEGMENT CODE 
                     223     ?PR?InitADC?INITIAL  SEGMENT CODE 
                     224     ?PR?Initepwm?INITIAL SEGMENT CODE 
                     225     ?PR?InitComparator?INITIAL               SEGMENT CODE 
                     226     ?PR?InitWatchDog?INITIAL                 SEGMENT CODE 
                     227     ?PR?InitGPIO?INITIAL SEGMENT CODE 
                     228     ?PR?InitTimer01?INITIAL                  SEGMENT CODE 
                     229     ?PR?InitTimer3?INITIAL                   SEGMENT CODE 
                     230     ?PR?InitTimer4?INITIAL                   SEGMENT CODE 
                     231     ?PR?InitTimer5?INITIAL                   SEGMENT CODE 
                     232     ?PR?InitTimer6?INITIAL                   SEGMENT CODE 
                     233     ?PR?SystemClock?INITIAL                  SEGMENT CODE 
                     234     ?PR?sInitUART1?INITIAL                   SEGMENT CODE 
                     235     ?PR?sInitUART2?INITIAL                   SEGMENT CODE 
                     236     ?PR?InitDAC?INITIAL  SEGMENT CODE 
                     237             EXTRN   CODE (__isd_init)
                     238             PUBLIC  InitDAC
                     239             PUBLIC  sInitUART2
                     240             PUBLIC  sInitUART1
                     241             PUBLIC  SystemClock
                     242             PUBLIC  InitTimer6
                     243             PUBLIC  InitTimer5
                     244             PUBLIC  InitTimer4
                     245             PUBLIC  InitTimer3
                     246             PUBLIC  InitTimer01
                     247             PUBLIC  InitGPIO
                     248             PUBLIC  InitWatchDog
                     249             PUBLIC  InitComparator
                     250             PUBLIC  Initepwm
                     251             PUBLIC  InitADC
                     252             PUBLIC  epwmOutputEnable
                     253             PUBLIC  epwmOutputDisable
                     254             PUBLIC  InitBreakPoint
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     5

                     255             PUBLIC  InitISDDebug
                     256             PUBLIC  InitEXT
                     257     ; #include "register.h"
                     258     ; #include <intrins.h>
                     259     ; #include "app.h"
                     260     ; #include "initial.h"
                     261     ; #include "ISD51.H"
                     262     ; #include "epwm.h"
                     263     ; 
                     264     ; 
                     265     ; 
                     266     ; 
                     267     ; 
                     268     ; void InitEXT(void)
                     269     
----                 270             RSEG  ?PR?InitEXT?INITIAL
0000                 271     InitEXT:
                     272             USING   0
                     273                             ; SOURCE LINE # 12
                     274     ; {     
                     275                             ; SOURCE LINE # 13
                     276     ; //            EINT1_EN=0; 
                     277     ; //            EINT2_EN=1;                             //enable EXT2
                     278     ; //            EINT3_EN=0;
                     279     ; //            EINT4_EN=0;
                     280     ;       
                     281     ;                       EXINT_EN = 0x02;                                        //RXINT_EN 
                             cannot be read, it can be write only
                     282                             ; SOURCE LINE # 19
0000 90E08D          283             MOV     DPTR,#0E08DH
0003 7402            284             MOV     A,#02H
0005 F0              285             MOVX    @DPTR,A
                     286     ;                                                                                          
                                                                  //EXINT_EN= 0x01      -----enable EXT1
                     287     ;                                                                                          
                                                                  //                                      0x02                    -----enable EXT2
                     288     ;                                                                                          
                                                                  //                                      0x04              -----enable EXT3
                     289     ;                                                                                          
                                                                  //                                      0x08                    -----enable EXT4
                     290     ;       
                     291     ;               EINT2_CFG=RISING_EDGE;          //rising edge trigger
                     292                             ; SOURCE LINE # 25
0006 90E0BF          293             MOV     DPTR,#0E0BFH
0009 E0              294             MOVX    A,@DPTR
000A FF              295             MOV     R7,A
000B EF              296             MOV     A,R7
000C 54F3            297             ANL     A,#0F3H
000E FF              298             MOV     R7,A
000F EF              299             MOV     A,R7
0010 4404            300             ORL     A,#04H
0012 FF              301             MOV     R7,A
0013 EF              302             MOV     A,R7
0014 F0              303             MOVX    @DPTR,A
                     304     ;               EX0=1;
                     305                             ; SOURCE LINE # 26
0015 D2A8            306             SETB    EX0
                     307     ;               IT0=1;
                     308                             ; SOURCE LINE # 27
0017 D288            309             SETB    IT0
                     310     ;               IE0=0;
                     311                             ; SOURCE LINE # 28
0019 C289            312             CLR     IE0
                     313     ;               INT_REG1 &=0xf0;              
                     314                             ; SOURCE LINE # 29
001B 53F9F0          315             ANL     INT_REG1,#0F0H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     6

                     316     ;       
                     317     ; }
                     318                             ; SOURCE LINE # 31
001E                 319     ?C0001:
001E 22              320             RET     
                     321     ; END OF InitEXT
                     322     
                     323     ; 
                     324     ; void InitISDDebug(void)
                     325     
----                 326             RSEG  ?PR?InitISDDebug?INITIAL
0000                 327     InitISDDebug:
                     328             USING   0
                     329                             ; SOURCE LINE # 33
                     330     ; {
                     331                             ; SOURCE LINE # 34
                     332     ;       
                     333     ;     EAL = 0;
                     334                             ; SOURCE LINE # 36
0000 C2AF            335             CLR     EAL
                     336     ;     //ISD51++++++++++++++++++++++++++
                     337     ;     #if ISDDebug == ENABLE_ISD
                     338     ;               InitBreakPoint();
                     339                             ; SOURCE LINE # 39
0002 120000   F      340             LCALL   InitBreakPoint
                     341     ;     sInitUART1();
                     342                             ; SOURCE LINE # 40
0005 120000   F      343             LCALL   sInitUART1
                     344     ;  
                     345     ;     IP0 = 0x30;
                     346                             ; SOURCE LINE # 42
0008 75A930          347             MOV     IP0,#030H
                     348     ;     IP1 = 0x20;
                     349                             ; SOURCE LINE # 43
000B 75B920          350             MOV     IP1,#020H
                     351     ;     ET0 = 0;
                     352                             ; SOURCE LINE # 44
000E C2A9            353             CLR     ET0
                     354     ;     EX6 = 0 ;
                     355                             ; SOURCE LINE # 45
0010 C2BD            356             CLR     EX6
                     357     ;     ES0 = 1;
                     358                             ; SOURCE LINE # 46
0012 D2AC            359             SETB    ES0
                     360     ;     EAL = 1;
                     361                             ; SOURCE LINE # 47
0014 D2AF            362             SETB    EAL
                     363     ;     _nop_();
                     364                             ; SOURCE LINE # 48
0016 00              365             NOP     
                     366     ;     _nop_();
                     367                             ; SOURCE LINE # 49
0017 00              368             NOP     
                     369     ;     _nop_();
                     370                             ; SOURCE LINE # 50
0018 00              371             NOP     
0019                 372     ?C0002:
                     373     ;     while(1)
                     374                             ; SOURCE LINE # 51
                     375     ;     {
                     376                             ; SOURCE LINE # 52
                     377     ;         P10 = 0;
                     378                             ; SOURCE LINE # 53
0019 C290            379             CLR     P10
                     380     ;         P10 = 1;
                     381                             ; SOURCE LINE # 54
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     7

001B D290            382             SETB    P10
                     383     ;         ISDcheck();      // initialize uVision2 Debugger and continue program run
                     384                             ; SOURCE LINE # 55
001D 20AC10          385             JB      ES,?C0004
0020 30980D          386             JNB     RI,?C0004
0023 E599            387             MOV     A,SBUF
0025 64A5            388             XRL     A,#0A5H
0027 6004            389             JZ      ?C0006
0029 C298            390             CLR     RI
002B 8003            391             SJMP    ?C0004
002D                 392     ?C0006:
002D 120000   F      393             LCALL   __isd_init
0030                 394     ?C0007:
0030                 395     ?C0005:
0030                 396     ?C0004:
                     397     ;         if((BPCTRL & 0x10) != 0) break;
                     398                             ; SOURCE LINE # 56
0030 E593            399             MOV     A,BPCTRL
0032 30E4E4          400             JNB     ACC.4,?C0002
0035 8002            401             SJMP    ?C0003
0037                 402     ?C0008:
                     403     ;     }
                     404                             ; SOURCE LINE # 57
0037 80E0            405             SJMP    ?C0002
0039                 406     ?C0003:
                     407     ;     _nop_();
                     408                             ; SOURCE LINE # 58
0039 00              409             NOP     
                     410     ;     _nop_();
                     411                             ; SOURCE LINE # 59
003A 00              412             NOP     
                     413     ;     _nop_();
                     414                             ; SOURCE LINE # 60
003B 00              415             NOP     
                     416     ;     ET0 = 1;
                     417                             ; SOURCE LINE # 61
003C D2A9            418             SETB    ET0
                     419     ;     EX6 = 1;
                     420                             ; SOURCE LINE # 62
003E D2BD            421             SETB    EX6
                     422     ;     _nop_();
                     423                             ; SOURCE LINE # 63
0040 00              424             NOP     
                     425     ;     _nop_();
                     426                             ; SOURCE LINE # 64
0041 00              427             NOP     
                     428     ;     _nop_();
                     429                             ; SOURCE LINE # 65
0042 00              430             NOP     
                     431     ;     #endif
                     432     ;     //++++++++++++++++++++++++++++++
                     433     ;               EAL = 1;                                //enable all interrupts
                     434                             ; SOURCE LINE # 68
0043 D2AF            435             SETB    EAL
                     436     ; }
                     437                             ; SOURCE LINE # 69
0045                 438     ?C0009:
0045 22              439             RET     
                     440     ; END OF InitISDDebug
                     441     
                     442     ; 
                     443     ; 
                     444     ; 
                     445     ; 
                     446     ; 
                     447     ; void InitBreakPoint  (void)
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     8

                     448     
----                 449             RSEG  ?PR?InitBreakPoint?INITIAL
0000                 450     InitBreakPoint:
                     451                             ; SOURCE LINE # 75
                     452     ; {
                     453                             ; SOURCE LINE # 76
                     454     ;     BPCTRL   = 0x01;
                     455                             ; SOURCE LINE # 77
0000 759301          456             MOV     BPCTRL,#01H
                     457     ;       BREAKL   = 0xff;
                     458                             ; SOURCE LINE # 78
0003 7594FF          459             MOV     BREAKL,#0FFH
                     460     ;       BREAKH   = 0xff;
                     461                             ; SOURCE LINE # 79
0006 7595FF          462             MOV     BREAKH,#0FFH
                     463     ; }
                     464                             ; SOURCE LINE # 80
0009                 465     ?C0010:
0009 22              466             RET     
                     467     ; END OF InitBreakPoint
                     468     
                     469     ; 
                     470     ; void epwmOutputDisable(void)
                     471     
----                 472             RSEG  ?PR?epwmOutputDisable?INITIAL
0000                 473     epwmOutputDisable:
                     474                             ; SOURCE LINE # 82
                     475     ; {
                     476                             ; SOURCE LINE # 83
                     477     ;       P1AQCSFRC = 0x05;                                               // force epwmxA and
                              epwmxB output low
                     478                             ; SOURCE LINE # 84
0000 75B105          479             MOV     P1AQCSFRC,#05H
                     480     ;       P2AQCSFRC = 0x05;
                     481                             ; SOURCE LINE # 85
0003 75C905          482             MOV     P2AQCSFRC,#05H
                     483     ;       P3AQCSFRC = 0x05;
                     484                             ; SOURCE LINE # 86
0006 75D905          485             MOV     P3AQCSFRC,#05H
                     486     ;       P4AQCSFRC = 0x05;
                     487                             ; SOURCE LINE # 87
0009 75F105          488             MOV     P4AQCSFRC,#05H
                     489     ; }
                     490                             ; SOURCE LINE # 88
000C                 491     ?C0011:
000C 22              492             RET     
                     493     ; END OF epwmOutputDisable
                     494     
                     495     ; 
                     496     ; void epwmOutputEnable(void)
                     497     
----                 498             RSEG  ?PR?epwmOutputEnable?INITIAL
0000                 499     epwmOutputEnable:
                     500                             ; SOURCE LINE # 90
                     501     ; {
                     502                             ; SOURCE LINE # 91
                     503     ;       P1AQCSFRC = 0x0F;                                               // software force d
                             isable
                     504                             ; SOURCE LINE # 92
0000 75B10F          505             MOV     P1AQCSFRC,#0FH
                     506     ;       P2AQCSFRC = 0x0F;
                     507                             ; SOURCE LINE # 93
0003 75C90F          508             MOV     P2AQCSFRC,#0FH
                     509     ;       P3AQCSFRC = 0x0F;
                     510                             ; SOURCE LINE # 94
0006 75D90F          511             MOV     P3AQCSFRC,#0FH
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE     9

                     512     ;       P4AQCSFRC = 0x0F;
                     513                             ; SOURCE LINE # 95
0009 75F10F          514             MOV     P4AQCSFRC,#0FH
                     515     ; }
                     516                             ; SOURCE LINE # 96
000C                 517     ?C0012:
000C 22              518             RET     
                     519     ; END OF epwmOutputEnable
                     520     
                     521     ; 
                     522     ; void InitADC(void)
                     523     
----                 524             RSEG  ?PR?InitADC?INITIAL
0000                 525     InitADC:
                     526             USING   0
                     527                             ; SOURCE LINE # 98
                     528     ; {
                     529                             ; SOURCE LINE # 99
                     530     ; 
                     531     ;               AD_PD = 0;                                                      //Power up 
                             ADD
                     532                             ; SOURCE LINE # 101
0000 90E08B          533             MOV     DPTR,#0E08BH
0003 E4              534             CLR     A
0004 F0              535             MOVX    @DPTR,A
                     536     ;         ADC_CLK_EN=1;
                     537                             ; SOURCE LINE # 102
0005 90E0EC          538             MOV     DPTR,#0E0ECH
0008 E0              539             MOVX    A,@DPTR
0009 FF              540             MOV     R7,A
000A EF              541             MOV     A,R7
000B 4408            542             ORL     A,#08H
000D FF              543             MOV     R7,A
000E EF              544             MOV     A,R7
000F F0              545             MOVX    @DPTR,A
                     546     ;               ADC_CLK_DIV_SEL=0x03;    //system divided by 4
                     547                             ; SOURCE LINE # 103
0010 90E0EC          548             MOV     DPTR,#0E0ECH
0013 E0              549             MOVX    A,@DPTR
0014 FF              550             MOV     R7,A
0015 EF              551             MOV     A,R7
0016 4403            552             ORL     A,#03H
0018 FF              553             MOV     R7,A
0019 EF              554             MOV     A,R7
001A F0              555             MOVX    @DPTR,A
                     556     ;     ADCHS = 0x0f;                                             // select channel CH1-CH4
                     557                             ; SOURCE LINE # 104
001B 90E05C          558             MOV     DPTR,#0E05CH
001E 740F            559             MOV     A,#0FH
0020 F0              560             MOVX    @DPTR,A
                     561     ;               
                     562     ;       
                     563     ;       
                     564     ;               DAC1_PD = 1;                                            // DAC12 down
                     565                             ; SOURCE LINE # 108
0021 90E07A          566             MOV     DPTR,#0E07AH
0024 E0              567             MOVX    A,@DPTR
0025 FF              568             MOV     R7,A
0026 EF              569             MOV     A,R7
0027 4404            570             ORL     A,#04H
0029 FF              571             MOV     R7,A
002A EF              572             MOV     A,R7
002B F0              573             MOVX    @DPTR,A
                     574     ;               DAC2_PD = 1;
                     575                             ; SOURCE LINE # 109
002C 90E07A          576             MOV     DPTR,#0E07AH
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    10

002F E0              577             MOVX    A,@DPTR
0030 FF              578             MOV     R7,A
0031 EF              579             MOV     A,R7
0032 4401            580             ORL     A,#01H
0034 FF              581             MOV     R7,A
0035 EF              582             MOV     A,R7
0036 F0              583             MOVX    @DPTR,A
                     584     ;       
                     585     ;       
                     586     ;       
                     587     ;               C1PDO1PD=CFG2;                                                          //C
                             OMP1 power off and OP1 power on
                     588                             ; SOURCE LINE # 113
0037 90E0A4          589             MOV     DPTR,#0E0A4H
003A E0              590             MOVX    A,@DPTR
003B FF              591             MOV     R7,A
003C EF              592             MOV     A,R7
003D 54FC            593             ANL     A,#0FCH
003F FF              594             MOV     R7,A
0040 EF              595             MOV     A,R7
0041 4402            596             ORL     A,#02H
0043 FF              597             MOV     R7,A
0044 EF              598             MOV     A,R7
0045 F0              599             MOVX    @DPTR,A
                     600     ;               C2PDO2PD=CFG2;                                                          //C
                             OMP2 power off and OP2 power on
                     601                             ; SOURCE LINE # 114
0046 90E0A4          602             MOV     DPTR,#0E0A4H
0049 E0              603             MOVX    A,@DPTR
004A FF              604             MOV     R7,A
004B EF              605             MOV     A,R7
004C 54F3            606             ANL     A,#0F3H
004E FF              607             MOV     R7,A
004F EF              608             MOV     A,R7
0050 4408            609             ORL     A,#08H
0052 FF              610             MOV     R7,A
0053 EF              611             MOV     A,R7
0054 F0              612             MOVX    @DPTR,A
                     613     ;               C3PDO3PD=CFG2;                                                          //C
                             OMP3 power off and OP3 power on
                     614                             ; SOURCE LINE # 115
0055 90E0A4          615             MOV     DPTR,#0E0A4H
0058 E0              616             MOVX    A,@DPTR
0059 FF              617             MOV     R7,A
005A EF              618             MOV     A,R7
005B 54CF            619             ANL     A,#0CFH
005D FF              620             MOV     R7,A
005E EF              621             MOV     A,R7
005F 4420            622             ORL     A,#020H
0061 FF              623             MOV     R7,A
0062 EF              624             MOV     A,R7
0063 F0              625             MOVX    @DPTR,A
                     626     ;       
                     627     ;       
                     628     ;               LDO25_PD=0;             //use internal 2.5V for AD VREF
                     629                             ; SOURCE LINE # 118
0064 90E09D          630             MOV     DPTR,#0E09DH
0067 E0              631             MOVX    A,@DPTR
0068 FF              632             MOV     R7,A
0069 EF              633             MOV     A,R7
006A 54FD            634             ANL     A,#0FDH
006C FF              635             MOV     R7,A
006D EF              636             MOV     A,R7
006E F0              637             MOVX    @DPTR,A
                     638     ;               BP4=0;                  //CH4 normal and no bypass
                     639                             ; SOURCE LINE # 119
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    11

006F 90E05D          640             MOV     DPTR,#0E05DH
0072 E0              641             MOVX    A,@DPTR
0073 FF              642             MOV     R7,A
0074 EF              643             MOV     A,R7
0075 54F7            644             ANL     A,#0F7H
0077 FF              645             MOV     R7,A
0078 EF              646             MOV     A,R7
0079 F0              647             MOVX    @DPTR,A
                     648     ;       
                     649     ;               SWFTRG=1;
                     650                             ; SOURCE LINE # 121
007A 90E05A          651             MOV     DPTR,#0E05AH
007D E0              652             MOVX    A,@DPTR
007E FF              653             MOV     R7,A
007F EF              654             MOV     A,R7
0080 4420            655             ORL     A,#020H
0082 FF              656             MOV     R7,A
0083 EF              657             MOV     A,R7
0084 F0              658             MOVX    @DPTR,A
                     659     ;         INTEN=1;
                     660                             ; SOURCE LINE # 122
0085 90E05A          661             MOV     DPTR,#0E05AH
0088 E0              662             MOVX    A,@DPTR
0089 FF              663             MOV     R7,A
008A EF              664             MOV     A,R7
008B 4401            665             ORL     A,#01H
008D FF              666             MOV     R7,A
008E EF              667             MOV     A,R7
008F F0              668             MOVX    @DPTR,A
                     669     ;               AD4OST=0x0000;                                  //AD offset   0xFC
                     670                             ; SOURCE LINE # 123
0090 90E064          671             MOV     DPTR,#0E064H
0093 E4              672             CLR     A
0094 F0              673             MOVX    @DPTR,A
0095 A3              674             INC     DPTR
0096 E4              675             CLR     A
0097 F0              676             MOVX    @DPTR,A
                     677     ; 
                     678     ;       
                     679     ;       
                     680     ;               EADC=1;
                     681                             ; SOURCE LINE # 127
0098 D2B8            682             SETB    EADC
                     683     ;               IADC=0;
                     684                             ; SOURCE LINE # 128
009A C2C0            685             CLR     IADC
                     686     ; 
                     687     ;       }
                     688                             ; SOURCE LINE # 130
009C                 689     ?C0013:
009C 22              690             RET     
                     691     ; END OF InitADC
                     692     
                     693     ; 
                     694     ; 
                     695     ; void Initepwm(void)
                     696     
----                 697             RSEG  ?PR?Initepwm?INITIAL
0000                 698     Initepwm:
                     699             USING   0
                     700                             ; SOURCE LINE # 133
                     701     ; {
                     702                             ; SOURCE LINE # 134
                     703     ;       
                     704     ;       
                     705     ;       // config IO for ePWM output
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    12

                     706     ; 
                     707     ;       P22_FN=CFG1;          //P22 output  PWM3B
                     708                             ; SOURCE LINE # 139
0000 90E0E1          709             MOV     DPTR,#0E0E1H
0003 E0              710             MOVX    A,@DPTR
0004 FF              711             MOV     R7,A
0005 EF              712             MOV     A,R7
0006 54CF            713             ANL     A,#0CFH
0008 FF              714             MOV     R7,A
0009 EF              715             MOV     A,R7
000A 4410            716             ORL     A,#010H
000C FF              717             MOV     R7,A
000D EF              718             MOV     A,R7
000E F0              719             MOVX    @DPTR,A
                     720     ;       P23_FN=CFG1;                                    //P23 output  PWM3A
                     721                             ; SOURCE LINE # 140
000F 90E0E1          722             MOV     DPTR,#0E0E1H
0012 E0              723             MOVX    A,@DPTR
0013 FF              724             MOV     R7,A
0014 EF              725             MOV     A,R7
0015 543F            726             ANL     A,#03FH
0017 FF              727             MOV     R7,A
0018 EF              728             MOV     A,R7
0019 4440            729             ORL     A,#040H
001B FF              730             MOV     R7,A
001C EF              731             MOV     A,R7
001D F0              732             MOVX    @DPTR,A
                     733     ;       
                     734     ;       P24_FN=CFG1;          //P24 output  PWM2B
                     735                             ; SOURCE LINE # 142
001E 90E0E0          736             MOV     DPTR,#0E0E0H
0021 E0              737             MOVX    A,@DPTR
0022 FF              738             MOV     R7,A
0023 EF              739             MOV     A,R7
0024 54FC            740             ANL     A,#0FCH
0026 FF              741             MOV     R7,A
0027 EF              742             MOV     A,R7
0028 4401            743             ORL     A,#01H
002A FF              744             MOV     R7,A
002B EF              745             MOV     A,R7
002C F0              746             MOVX    @DPTR,A
                     747     ;       P25_FN=CFG1;                                    //P25 output  PWM2A
                     748                             ; SOURCE LINE # 143
002D 90E0E0          749             MOV     DPTR,#0E0E0H
0030 E0              750             MOVX    A,@DPTR
0031 FF              751             MOV     R7,A
0032 EF              752             MOV     A,R7
0033 54F3            753             ANL     A,#0F3H
0035 FF              754             MOV     R7,A
0036 EF              755             MOV     A,R7
0037 4404            756             ORL     A,#04H
0039 FF              757             MOV     R7,A
003A EF              758             MOV     A,R7
003B F0              759             MOVX    @DPTR,A
                     760     ;       
                     761     ;       P26_FN=CFG1;                                    //P26 output  PWM1B
                     762                             ; SOURCE LINE # 145
003C 90E0E0          763             MOV     DPTR,#0E0E0H
003F E0              764             MOVX    A,@DPTR
0040 FF              765             MOV     R7,A
0041 EF              766             MOV     A,R7
0042 54CF            767             ANL     A,#0CFH
0044 FF              768             MOV     R7,A
0045 EF              769             MOV     A,R7
0046 4410            770             ORL     A,#010H
0048 FF              771             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    13

0049 EF              772             MOV     A,R7
004A F0              773             MOVX    @DPTR,A
                     774     ;       P27_FN=CFG1;          //P27 output  PWM1A
                     775                             ; SOURCE LINE # 146
004B 90E0E0          776             MOV     DPTR,#0E0E0H
004E E0              777             MOVX    A,@DPTR
004F FF              778             MOV     R7,A
0050 EF              779             MOV     A,R7
0051 543F            780             ANL     A,#03FH
0053 FF              781             MOV     R7,A
0054 EF              782             MOV     A,R7
0055 4440            783             ORL     A,#040H
0057 FF              784             MOV     R7,A
0058 EF              785             MOV     A,R7
0059 F0              786             MOVX    @DPTR,A
                     787     ;       
                     788     ; //    P00_FN=CFG1;                                    //P00 output  PWM4B
                     789     ; //  P01_FN=CFG1;          //P01 output  PWM4A 
                     790     ; 
                     791     ; 
                     792     ; // set period 
                     793     ; 
                     794     ;       P1TBPRD =       0x0190;                                         // 400 step per pwm
                              period or 10KHz
                     795                             ; SOURCE LINE # 154
005A 75A201          796             MOV     P1TBPRD+01H,#01H
005D 75A190          797             MOV     P1TBPRD,#090H
                     798     ;       P2TBPRD = 0x0190;
                     799                             ; SOURCE LINE # 155
0060 75C201          800             MOV     P2TBPRD+01H,#01H
0063 75C190          801             MOV     P2TBPRD,#090H
                     802     ;       P3TBPRD = 0x0190;
                     803                             ; SOURCE LINE # 156
0066 75D201          804             MOV     P3TBPRD+01H,#01H
0069 75D190          805             MOV     P3TBPRD,#090H
                     806     ;       P4TBPRD = 0x0190;
                     807                             ; SOURCE LINE # 157
006C 75E201          808             MOV     P4TBPRD+01H,#01H
006F 75E190          809             MOV     P4TBPRD,#090H
                     810     ; 
                     811     ;       
                     812     ; //enable epwm clock 
                     813     ;       
                     814     ;       
                     815     ;       EPWM1_ENCLK =1;                                                 // clock for pwm1 ~
                              pwm4 is enable,and synchronize all channel disable
                     816                             ; SOURCE LINE # 163
0072 90E000          817             MOV     DPTR,#0E000H
0075 E0              818             MOVX    A,@DPTR
0076 FF              819             MOV     R7,A
0077 EF              820             MOV     A,R7
0078 4402            821             ORL     A,#02H
007A FF              822             MOV     R7,A
007B EF              823             MOV     A,R7
007C F0              824             MOVX    @DPTR,A
                     825     ;       EPWM2_ENCLK     =1;
                     826                             ; SOURCE LINE # 164
007D 90E000          827             MOV     DPTR,#0E000H
0080 E0              828             MOVX    A,@DPTR
0081 FF              829             MOV     R7,A
0082 EF              830             MOV     A,R7
0083 4404            831             ORL     A,#04H
0085 FF              832             MOV     R7,A
0086 EF              833             MOV     A,R7
0087 F0              834             MOVX    @DPTR,A
                     835     ;       EPWM3_ENCLK =1;
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    14

                     836                             ; SOURCE LINE # 165
0088 90E000          837             MOV     DPTR,#0E000H
008B E0              838             MOVX    A,@DPTR
008C FF              839             MOV     R7,A
008D EF              840             MOV     A,R7
008E 4408            841             ORL     A,#08H
0090 FF              842             MOV     R7,A
0091 EF              843             MOV     A,R7
0092 F0              844             MOVX    @DPTR,A
                     845     ;       EPWM4_ENCLK =1;
                     846                             ; SOURCE LINE # 166
0093 90E000          847             MOV     DPTR,#0E000H
0096 E0              848             MOVX    A,@DPTR
0097 FF              849             MOV     R7,A
0098 EF              850             MOV     A,R7
0099 4410            851             ORL     A,#010H
009B FF              852             MOV     R7,A
009C EF              853             MOV     A,R7
009D F0              854             MOVX    @DPTR,A
                     855     ;       TBCLKSYNC=0;
                     856                             ; SOURCE LINE # 167
009E 90E000          857             MOV     DPTR,#0E000H
00A1 E0              858             MOVX    A,@DPTR
00A2 FF              859             MOV     R7,A
00A3 EF              860             MOV     A,R7
00A4 54FE            861             ANL     A,#0FEH
00A6 FF              862             MOV     R7,A
00A7 EF              863             MOV     A,R7
00A8 F0              864             MOVX    @DPTR,A
                     865     ;       
                     866     ;       
                     867     ;       //pwm count up or down
                     868     ;       
                     869     ;       P1CTRMODE=TB_COUNT_UPDOWN;     // period load from shadow,up down mode,synchronize 
                             at CTR = ZERO
                     870                             ; SOURCE LINE # 172
00A9 90E003          871             MOV     DPTR,#0E003H
00AC E0              872             MOVX    A,@DPTR
00AD FF              873             MOV     R7,A
00AE EF              874             MOV     A,R7
00AF 54FC            875             ANL     A,#0FCH
00B1 FF              876             MOV     R7,A
00B2 EF              877             MOV     A,R7
00B3 4402            878             ORL     A,#02H
00B5 FF              879             MOV     R7,A
00B6 EF              880             MOV     A,R7
00B7 F0              881             MOVX    @DPTR,A
                     882     ;       P2CTRMODE=TB_COUNT_UPDOWN;
                     883                             ; SOURCE LINE # 173
00B8 90E019          884             MOV     DPTR,#0E019H
00BB E0              885             MOVX    A,@DPTR
00BC FF              886             MOV     R7,A
00BD EF              887             MOV     A,R7
00BE 54FC            888             ANL     A,#0FCH
00C0 FF              889             MOV     R7,A
00C1 EF              890             MOV     A,R7
00C2 4402            891             ORL     A,#02H
00C4 FF              892             MOV     R7,A
00C5 EF              893             MOV     A,R7
00C6 F0              894             MOVX    @DPTR,A
                     895     ;       P3CTRMODE=TB_COUNT_UPDOWN;
                     896                             ; SOURCE LINE # 174
00C7 90E02F          897             MOV     DPTR,#0E02FH
00CA E0              898             MOVX    A,@DPTR
00CB FF              899             MOV     R7,A
00CC EF              900             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    15

00CD 54FC            901             ANL     A,#0FCH
00CF FF              902             MOV     R7,A
00D0 EF              903             MOV     A,R7
00D1 4402            904             ORL     A,#02H
00D3 FF              905             MOV     R7,A
00D4 EF              906             MOV     A,R7
00D5 F0              907             MOVX    @DPTR,A
                     908     ;       P4CTRMODE=TB_COUNT_UPDOWN;
                     909                             ; SOURCE LINE # 175
00D6 90E045          910             MOV     DPTR,#0E045H
00D9 E0              911             MOVX    A,@DPTR
00DA FF              912             MOV     R7,A
00DB EF              913             MOV     A,R7
00DC 54FC            914             ANL     A,#0FCH
00DE FF              915             MOV     R7,A
00DF EF              916             MOV     A,R7
00E0 4402            917             ORL     A,#02H
00E2 FF              918             MOV     R7,A
00E3 EF              919             MOV     A,R7
00E4 F0              920             MOVX    @DPTR,A
                     921     ;       
                     922     ;       
                     923     ;       P1PRDLD=TB_SHADOW;
                     924                             ; SOURCE LINE # 178
00E5 90E003          925             MOV     DPTR,#0E003H
00E8 E0              926             MOVX    A,@DPTR
00E9 FF              927             MOV     R7,A
00EA EF              928             MOV     A,R7
00EB 54F7            929             ANL     A,#0F7H
00ED FF              930             MOV     R7,A
00EE EF              931             MOV     A,R7
00EF F0              932             MOVX    @DPTR,A
                     933     ;       
                     934     ;       
                     935     ;       //time base free run or emulation 
                     936     ;       
                     937     ;       P1FREE_SOFT=FREE_RUN;                                                   // time bas
                             e free run when emulation
                     938                             ; SOURCE LINE # 183
00F0 90E002          939             MOV     DPTR,#0E002H
00F3 E0              940             MOVX    A,@DPTR
00F4 FF              941             MOV     R7,A
00F5 EF              942             MOV     A,R7
00F6 543F            943             ANL     A,#03FH
00F8 FF              944             MOV     R7,A
00F9 EF              945             MOV     A,R7
00FA 4480            946             ORL     A,#080H
00FC FF              947             MOV     R7,A
00FD EF              948             MOV     A,R7
00FE F0              949             MOVX    @DPTR,A
                     950     ;       P2FREE_SOFT=FREE_RUN;
                     951                             ; SOURCE LINE # 184
00FF 90E018          952             MOV     DPTR,#0E018H
0102 E0              953             MOVX    A,@DPTR
0103 FF              954             MOV     R7,A
0104 EF              955             MOV     A,R7
0105 543F            956             ANL     A,#03FH
0107 FF              957             MOV     R7,A
0108 EF              958             MOV     A,R7
0109 4480            959             ORL     A,#080H
010B FF              960             MOV     R7,A
010C EF              961             MOV     A,R7
010D F0              962             MOVX    @DPTR,A
                     963     ;       P3FREE_SOFT=FREE_RUN;
                     964                             ; SOURCE LINE # 185
010E 90E02E          965             MOV     DPTR,#0E02EH
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    16

0111 E0              966             MOVX    A,@DPTR
0112 FF              967             MOV     R7,A
0113 EF              968             MOV     A,R7
0114 543F            969             ANL     A,#03FH
0116 FF              970             MOV     R7,A
0117 EF              971             MOV     A,R7
0118 4480            972             ORL     A,#080H
011A FF              973             MOV     R7,A
011B EF              974             MOV     A,R7
011C F0              975             MOVX    @DPTR,A
                     976     ;       P4FREE_SOFT=FREE_RUN;
                     977                             ; SOURCE LINE # 186
011D 90E044          978             MOV     DPTR,#0E044H
0120 E0              979             MOVX    A,@DPTR
0121 FF              980             MOV     R7,A
0122 EF              981             MOV     A,R7
0123 543F            982             ANL     A,#03FH
0125 FF              983             MOV     R7,A
0126 EF              984             MOV     A,R7
0127 4480            985             ORL     A,#080H
0129 FF              986             MOV     R7,A
012A EF              987             MOV     A,R7
012B F0              988             MOVX    @DPTR,A
                     989     ; 
                     990     ; // shadow register load mode
                     991     ; 
                     992     ; 
                     993     ;       P1SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                     994                             ; SOURCE LINE # 191
012C 90E007          995             MOV     DPTR,#0E007H
012F E0              996             MOVX    A,@DPTR
0130 FF              997             MOV     R7,A
0131 EF              998             MOV     A,R7
0132 54EF            999             ANL     A,#0EFH
0134 FF             1000             MOV     R7,A
0135 EF             1001             MOV     A,R7
0136 F0             1002             MOVX    @DPTR,A
                    1003     ;       P1SHDWB_MODE = CC_SHADOW;
                    1004                             ; SOURCE LINE # 192
0137 90E007         1005             MOV     DPTR,#0E007H
013A E0             1006             MOVX    A,@DPTR
013B FF             1007             MOV     R7,A
013C EF             1008             MOV     A,R7
013D 54DF           1009             ANL     A,#0DFH
013F FF             1010             MOV     R7,A
0140 EF             1011             MOV     A,R7
0141 F0             1012             MOVX    @DPTR,A
                    1013     ;       P1LOADA_MODE = CC_CTR_ZERO;
                    1014                             ; SOURCE LINE # 193
0142 90E007         1015             MOV     DPTR,#0E007H
0145 E0             1016             MOVX    A,@DPTR
0146 FF             1017             MOV     R7,A
0147 EF             1018             MOV     A,R7
0148 54FC           1019             ANL     A,#0FCH
014A FF             1020             MOV     R7,A
014B EF             1021             MOV     A,R7
014C F0             1022             MOVX    @DPTR,A
                    1023     ;       P1LOADB_MODE = CC_CTR_ZERO;
                    1024                             ; SOURCE LINE # 194
014D 90E007         1025             MOV     DPTR,#0E007H
0150 E0             1026             MOVX    A,@DPTR
0151 FF             1027             MOV     R7,A
0152 EF             1028             MOV     A,R7
0153 54F3           1029             ANL     A,#0F3H
0155 FF             1030             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    17

0156 EF             1031             MOV     A,R7
0157 F0             1032             MOVX    @DPTR,A
                    1033     ;       
                    1034     ;       P2SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                    1035                             ; SOURCE LINE # 196
0158 90E01D         1036             MOV     DPTR,#0E01DH
015B E0             1037             MOVX    A,@DPTR
015C FF             1038             MOV     R7,A
015D EF             1039             MOV     A,R7
015E 54EF           1040             ANL     A,#0EFH
0160 FF             1041             MOV     R7,A
0161 EF             1042             MOV     A,R7
0162 F0             1043             MOVX    @DPTR,A
                    1044     ;       P2SHDWB_MODE = CC_SHADOW;
                    1045                             ; SOURCE LINE # 197
0163 90E01D         1046             MOV     DPTR,#0E01DH
0166 E0             1047             MOVX    A,@DPTR
0167 FF             1048             MOV     R7,A
0168 EF             1049             MOV     A,R7
0169 54DF           1050             ANL     A,#0DFH
016B FF             1051             MOV     R7,A
016C EF             1052             MOV     A,R7
016D F0             1053             MOVX    @DPTR,A
                    1054     ;       P2LOADA_MODE = CC_CTR_ZERO;
                    1055                             ; SOURCE LINE # 198
016E 90E01D         1056             MOV     DPTR,#0E01DH
0171 E0             1057             MOVX    A,@DPTR
0172 FF             1058             MOV     R7,A
0173 EF             1059             MOV     A,R7
0174 54FC           1060             ANL     A,#0FCH
0176 FF             1061             MOV     R7,A
0177 EF             1062             MOV     A,R7
0178 F0             1063             MOVX    @DPTR,A
                    1064     ;       P2LOADB_MODE = CC_CTR_ZERO;
                    1065                             ; SOURCE LINE # 199
0179 90E01D         1066             MOV     DPTR,#0E01DH
017C E0             1067             MOVX    A,@DPTR
017D FF             1068             MOV     R7,A
017E EF             1069             MOV     A,R7
017F 54F3           1070             ANL     A,#0F3H
0181 FF             1071             MOV     R7,A
0182 EF             1072             MOV     A,R7
0183 F0             1073             MOVX    @DPTR,A
                    1074     ;       
                    1075     ;       P3SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                    1076                             ; SOURCE LINE # 201
0184 90E033         1077             MOV     DPTR,#0E033H
0187 E0             1078             MOVX    A,@DPTR
0188 FF             1079             MOV     R7,A
0189 EF             1080             MOV     A,R7
018A 54EF           1081             ANL     A,#0EFH
018C FF             1082             MOV     R7,A
018D EF             1083             MOV     A,R7
018E F0             1084             MOVX    @DPTR,A
                    1085     ;       P3SHDWB_MODE = CC_SHADOW;
                    1086                             ; SOURCE LINE # 202
018F 90E033         1087             MOV     DPTR,#0E033H
0192 E0             1088             MOVX    A,@DPTR
0193 FF             1089             MOV     R7,A
0194 EF             1090             MOV     A,R7
0195 54DF           1091             ANL     A,#0DFH
0197 FF             1092             MOV     R7,A
0198 EF             1093             MOV     A,R7
0199 F0             1094             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    18

                    1095     ;       P3LOADA_MODE = CC_CTR_ZERO;
                    1096                             ; SOURCE LINE # 203
019A 90E033         1097             MOV     DPTR,#0E033H
019D E0             1098             MOVX    A,@DPTR
019E FF             1099             MOV     R7,A
019F EF             1100             MOV     A,R7
01A0 54FC           1101             ANL     A,#0FCH
01A2 FF             1102             MOV     R7,A
01A3 EF             1103             MOV     A,R7
01A4 F0             1104             MOVX    @DPTR,A
                    1105     ;       P3LOADB_MODE = CC_CTR_ZERO;
                    1106                             ; SOURCE LINE # 204
01A5 90E033         1107             MOV     DPTR,#0E033H
01A8 E0             1108             MOVX    A,@DPTR
01A9 FF             1109             MOV     R7,A
01AA EF             1110             MOV     A,R7
01AB 54F3           1111             ANL     A,#0F3H
01AD FF             1112             MOV     R7,A
01AE EF             1113             MOV     A,R7
01AF F0             1114             MOVX    @DPTR,A
                    1115     ;       
                    1116     ;       P4SHDWA_MODE = CC_SHADOW;;                                              // shadow o
                             n,update at CTR = ZERO
                    1117                             ; SOURCE LINE # 206
01B0 90E049         1118             MOV     DPTR,#0E049H
01B3 E0             1119             MOVX    A,@DPTR
01B4 FF             1120             MOV     R7,A
01B5 EF             1121             MOV     A,R7
01B6 54EF           1122             ANL     A,#0EFH
01B8 FF             1123             MOV     R7,A
01B9 EF             1124             MOV     A,R7
01BA F0             1125             MOVX    @DPTR,A
                    1126     ;       P4SHDWB_MODE = CC_SHADOW;
                    1127                             ; SOURCE LINE # 207
01BB 90E049         1128             MOV     DPTR,#0E049H
01BE E0             1129             MOVX    A,@DPTR
01BF FF             1130             MOV     R7,A
01C0 EF             1131             MOV     A,R7
01C1 54DF           1132             ANL     A,#0DFH
01C3 FF             1133             MOV     R7,A
01C4 EF             1134             MOV     A,R7
01C5 F0             1135             MOVX    @DPTR,A
                    1136     ;       P4LOADA_MODE = CC_CTR_ZERO;
                    1137                             ; SOURCE LINE # 208
01C6 90E049         1138             MOV     DPTR,#0E049H
01C9 E0             1139             MOVX    A,@DPTR
01CA FF             1140             MOV     R7,A
01CB EF             1141             MOV     A,R7
01CC 54FC           1142             ANL     A,#0FCH
01CE FF             1143             MOV     R7,A
01CF EF             1144             MOV     A,R7
01D0 F0             1145             MOVX    @DPTR,A
                    1146     ;       P4LOADB_MODE = CC_CTR_ZERO;
                    1147                             ; SOURCE LINE # 209
01D1 90E049         1148             MOV     DPTR,#0E049H
01D4 E0             1149             MOVX    A,@DPTR
01D5 FF             1150             MOV     R7,A
01D6 EF             1151             MOV     A,R7
01D7 54F3           1152             ANL     A,#0F3H
01D9 FF             1153             MOV     R7,A
01DA EF             1154             MOV     A,R7
01DB F0             1155             MOVX    @DPTR,A
                    1156     ;       
                    1157     ;       
                    1158     ;       
                    1159     ;       //PWMxA waveform counter condition
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    19

                    1160     ;       // when counter count up to cmpA value, PWMxA output is set high, when counter coun
                             t down to cmpA value, PWMxA output is clear
                    1161     ;       // when cmpB is disable 
                    1162     ;       
                    1163     ;       P1CADA=AQ_CLEAR;                    
                    1164                             ; SOURCE LINE # 217
01DC 90E009         1165             MOV     DPTR,#0E009H
01DF E0             1166             MOVX    A,@DPTR
01E0 FF             1167             MOV     R7,A
01E1 EF             1168             MOV     A,R7
01E2 543F           1169             ANL     A,#03FH
01E4 FF             1170             MOV     R7,A
01E5 EF             1171             MOV     A,R7
01E6 4440           1172             ORL     A,#040H
01E8 FF             1173             MOV     R7,A
01E9 EF             1174             MOV     A,R7
01EA F0             1175             MOVX    @DPTR,A
                    1176     ;       P1CAUA=AQ_SET;
                    1177                             ; SOURCE LINE # 218
01EB 90E009         1178             MOV     DPTR,#0E009H
01EE E0             1179             MOVX    A,@DPTR
01EF FF             1180             MOV     R7,A
01F0 EF             1181             MOV     A,R7
01F1 54CF           1182             ANL     A,#0CFH
01F3 FF             1183             MOV     R7,A
01F4 EF             1184             MOV     A,R7
01F5 4420           1185             ORL     A,#020H
01F7 FF             1186             MOV     R7,A
01F8 EF             1187             MOV     A,R7
01F9 F0             1188             MOVX    @DPTR,A
                    1189     ;       P1CBDA=AQ_NO_ACTION;                
                    1190                             ; SOURCE LINE # 219
01FA 90E008         1191             MOV     DPTR,#0E008H
01FD E0             1192             MOVX    A,@DPTR
01FE FF             1193             MOV     R7,A
01FF EF             1194             MOV     A,R7
0200 54F3           1195             ANL     A,#0F3H
0202 FF             1196             MOV     R7,A
0203 EF             1197             MOV     A,R7
0204 F0             1198             MOVX    @DPTR,A
                    1199     ;       P1CBUA=AQ_NO_ACTION;
                    1200                             ; SOURCE LINE # 220
0205 90E008         1201             MOV     DPTR,#0E008H
0208 E0             1202             MOVX    A,@DPTR
0209 FF             1203             MOV     R7,A
020A EF             1204             MOV     A,R7
020B 54FC           1205             ANL     A,#0FCH
020D FF             1206             MOV     R7,A
020E EF             1207             MOV     A,R7
020F F0             1208             MOVX    @DPTR,A
                    1209     ;       P1PRDA=AQ_NO_ACTION;
                    1210                             ; SOURCE LINE # 221
0210 90E009         1211             MOV     DPTR,#0E009H
0213 E0             1212             MOVX    A,@DPTR
0214 FF             1213             MOV     R7,A
0215 EF             1214             MOV     A,R7
0216 54F3           1215             ANL     A,#0F3H
0218 FF             1216             MOV     R7,A
0219 EF             1217             MOV     A,R7
021A F0             1218             MOVX    @DPTR,A
                    1219     ;       P1ZROA=AQ_NO_ACTION;
                    1220                             ; SOURCE LINE # 222
021B 90E009         1221             MOV     DPTR,#0E009H
021E E0             1222             MOVX    A,@DPTR
021F FF             1223             MOV     R7,A
0220 EF             1224             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    20

0221 54FC           1225             ANL     A,#0FCH
0223 FF             1226             MOV     R7,A
0224 EF             1227             MOV     A,R7
0225 F0             1228             MOVX    @DPTR,A
                    1229     ;       
                    1230     ;       P2CADA=AQ_CLEAR;                    
                    1231                             ; SOURCE LINE # 224
0226 90E01F         1232             MOV     DPTR,#0E01FH
0229 E0             1233             MOVX    A,@DPTR
022A FF             1234             MOV     R7,A
022B EF             1235             MOV     A,R7
022C 543F           1236             ANL     A,#03FH
022E FF             1237             MOV     R7,A
022F EF             1238             MOV     A,R7
0230 4440           1239             ORL     A,#040H
0232 FF             1240             MOV     R7,A
0233 EF             1241             MOV     A,R7
0234 F0             1242             MOVX    @DPTR,A
                    1243     ;       P2CAUA=AQ_SET;
                    1244                             ; SOURCE LINE # 225
0235 90E01F         1245             MOV     DPTR,#0E01FH
0238 E0             1246             MOVX    A,@DPTR
0239 FF             1247             MOV     R7,A
023A EF             1248             MOV     A,R7
023B 54CF           1249             ANL     A,#0CFH
023D FF             1250             MOV     R7,A
023E EF             1251             MOV     A,R7
023F 4420           1252             ORL     A,#020H
0241 FF             1253             MOV     R7,A
0242 EF             1254             MOV     A,R7
0243 F0             1255             MOVX    @DPTR,A
                    1256     ;       P2CBDA=AQ_NO_ACTION;                     
                    1257                             ; SOURCE LINE # 226
0244 90E01E         1258             MOV     DPTR,#0E01EH
0247 E0             1259             MOVX    A,@DPTR
0248 FF             1260             MOV     R7,A
0249 EF             1261             MOV     A,R7
024A 54F3           1262             ANL     A,#0F3H
024C FF             1263             MOV     R7,A
024D EF             1264             MOV     A,R7
024E F0             1265             MOVX    @DPTR,A
                    1266     ;       P2CBUA=AQ_NO_ACTION;
                    1267                             ; SOURCE LINE # 227
024F 90E01E         1268             MOV     DPTR,#0E01EH
0252 E0             1269             MOVX    A,@DPTR
0253 FF             1270             MOV     R7,A
0254 EF             1271             MOV     A,R7
0255 54FC           1272             ANL     A,#0FCH
0257 FF             1273             MOV     R7,A
0258 EF             1274             MOV     A,R7
0259 F0             1275             MOVX    @DPTR,A
                    1276     ;       P2PRDA=AQ_NO_ACTION;
                    1277                             ; SOURCE LINE # 228
025A 90E01F         1278             MOV     DPTR,#0E01FH
025D E0             1279             MOVX    A,@DPTR
025E FF             1280             MOV     R7,A
025F EF             1281             MOV     A,R7
0260 54F3           1282             ANL     A,#0F3H
0262 FF             1283             MOV     R7,A
0263 EF             1284             MOV     A,R7
0264 F0             1285             MOVX    @DPTR,A
                    1286     ;       P2ZROA=AQ_NO_ACTION;
                    1287                             ; SOURCE LINE # 229
0265 90E01F         1288             MOV     DPTR,#0E01FH
0268 E0             1289             MOVX    A,@DPTR
0269 FF             1290             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    21

026A EF             1291             MOV     A,R7
026B 54FC           1292             ANL     A,#0FCH
026D FF             1293             MOV     R7,A
026E EF             1294             MOV     A,R7
026F F0             1295             MOVX    @DPTR,A
                    1296     ;       
                    1297     ;       
                    1298     ;       P3CADA=AQ_CLEAR;                     
                    1299                             ; SOURCE LINE # 232
0270 90E035         1300             MOV     DPTR,#0E035H
0273 E0             1301             MOVX    A,@DPTR
0274 FF             1302             MOV     R7,A
0275 EF             1303             MOV     A,R7
0276 543F           1304             ANL     A,#03FH
0278 FF             1305             MOV     R7,A
0279 EF             1306             MOV     A,R7
027A 4440           1307             ORL     A,#040H
027C FF             1308             MOV     R7,A
027D EF             1309             MOV     A,R7
027E F0             1310             MOVX    @DPTR,A
                    1311     ;       P3CAUA=AQ_SET;
                    1312                             ; SOURCE LINE # 233
027F 90E035         1313             MOV     DPTR,#0E035H
0282 E0             1314             MOVX    A,@DPTR
0283 FF             1315             MOV     R7,A
0284 EF             1316             MOV     A,R7
0285 54CF           1317             ANL     A,#0CFH
0287 FF             1318             MOV     R7,A
0288 EF             1319             MOV     A,R7
0289 4420           1320             ORL     A,#020H
028B FF             1321             MOV     R7,A
028C EF             1322             MOV     A,R7
028D F0             1323             MOVX    @DPTR,A
                    1324     ;       P3CBDA=AQ_NO_ACTION;                       
                    1325                             ; SOURCE LINE # 234
028E 90E034         1326             MOV     DPTR,#0E034H
0291 E0             1327             MOVX    A,@DPTR
0292 FF             1328             MOV     R7,A
0293 EF             1329             MOV     A,R7
0294 54F3           1330             ANL     A,#0F3H
0296 FF             1331             MOV     R7,A
0297 EF             1332             MOV     A,R7
0298 F0             1333             MOVX    @DPTR,A
                    1334     ;       P3CBUA=AQ_NO_ACTION;
                    1335                             ; SOURCE LINE # 235
0299 90E034         1336             MOV     DPTR,#0E034H
029C E0             1337             MOVX    A,@DPTR
029D FF             1338             MOV     R7,A
029E EF             1339             MOV     A,R7
029F 54FC           1340             ANL     A,#0FCH
02A1 FF             1341             MOV     R7,A
02A2 EF             1342             MOV     A,R7
02A3 F0             1343             MOVX    @DPTR,A
                    1344     ;       P3PRDA=AQ_NO_ACTION;
                    1345                             ; SOURCE LINE # 236
02A4 90E035         1346             MOV     DPTR,#0E035H
02A7 E0             1347             MOVX    A,@DPTR
02A8 FF             1348             MOV     R7,A
02A9 EF             1349             MOV     A,R7
02AA 54F3           1350             ANL     A,#0F3H
02AC FF             1351             MOV     R7,A
02AD EF             1352             MOV     A,R7
02AE F0             1353             MOVX    @DPTR,A
                    1354     ;       P3ZROA=AQ_NO_ACTION;
                    1355                             ; SOURCE LINE # 237
02AF 90E035         1356             MOV     DPTR,#0E035H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    22

02B2 E0             1357             MOVX    A,@DPTR
02B3 FF             1358             MOV     R7,A
02B4 EF             1359             MOV     A,R7
02B5 54FC           1360             ANL     A,#0FCH
02B7 FF             1361             MOV     R7,A
02B8 EF             1362             MOV     A,R7
02B9 F0             1363             MOVX    @DPTR,A
                    1364     ;       
                    1365     ;       
                    1366     ;       P4CADA=AQ_CLEAR;                     
                    1367                             ; SOURCE LINE # 240
02BA 90E04B         1368             MOV     DPTR,#0E04BH
02BD E0             1369             MOVX    A,@DPTR
02BE FF             1370             MOV     R7,A
02BF EF             1371             MOV     A,R7
02C0 543F           1372             ANL     A,#03FH
02C2 FF             1373             MOV     R7,A
02C3 EF             1374             MOV     A,R7
02C4 4440           1375             ORL     A,#040H
02C6 FF             1376             MOV     R7,A
02C7 EF             1377             MOV     A,R7
02C8 F0             1378             MOVX    @DPTR,A
                    1379     ;       P4CAUA=AQ_SET;
                    1380                             ; SOURCE LINE # 241
02C9 90E04B         1381             MOV     DPTR,#0E04BH
02CC E0             1382             MOVX    A,@DPTR
02CD FF             1383             MOV     R7,A
02CE EF             1384             MOV     A,R7
02CF 54CF           1385             ANL     A,#0CFH
02D1 FF             1386             MOV     R7,A
02D2 EF             1387             MOV     A,R7
02D3 4420           1388             ORL     A,#020H
02D5 FF             1389             MOV     R7,A
02D6 EF             1390             MOV     A,R7
02D7 F0             1391             MOVX    @DPTR,A
                    1392     ;       P4CBDA=AQ_NO_ACTION;                
                    1393                             ; SOURCE LINE # 242
02D8 90E04A         1394             MOV     DPTR,#0E04AH
02DB E0             1395             MOVX    A,@DPTR
02DC FF             1396             MOV     R7,A
02DD EF             1397             MOV     A,R7
02DE 54F3           1398             ANL     A,#0F3H
02E0 FF             1399             MOV     R7,A
02E1 EF             1400             MOV     A,R7
02E2 F0             1401             MOVX    @DPTR,A
                    1402     ;       P4CBUA=AQ_NO_ACTION;
                    1403                             ; SOURCE LINE # 243
02E3 90E04A         1404             MOV     DPTR,#0E04AH
02E6 E0             1405             MOVX    A,@DPTR
02E7 FF             1406             MOV     R7,A
02E8 EF             1407             MOV     A,R7
02E9 54FC           1408             ANL     A,#0FCH
02EB FF             1409             MOV     R7,A
02EC EF             1410             MOV     A,R7
02ED F0             1411             MOVX    @DPTR,A
                    1412     ;       P4PRDA=AQ_NO_ACTION;
                    1413                             ; SOURCE LINE # 244
02EE 90E04B         1414             MOV     DPTR,#0E04BH
02F1 E0             1415             MOVX    A,@DPTR
02F2 FF             1416             MOV     R7,A
02F3 EF             1417             MOV     A,R7
02F4 54F3           1418             ANL     A,#0F3H
02F6 FF             1419             MOV     R7,A
02F7 EF             1420             MOV     A,R7
02F8 F0             1421             MOVX    @DPTR,A
                    1422     ;       P4ZROA=AQ_NO_ACTION;
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    23

                    1423                             ; SOURCE LINE # 245
02F9 90E04B         1424             MOV     DPTR,#0E04BH
02FC E0             1425             MOVX    A,@DPTR
02FD FF             1426             MOV     R7,A
02FE EF             1427             MOV     A,R7
02FF 54FC           1428             ANL     A,#0FCH
0301 FF             1429             MOV     R7,A
0302 EF             1430             MOV     A,R7
0303 F0             1431             MOVX    @DPTR,A
                    1432     ;       
                    1433     ;       
                    1434     ;       
                    1435     ; 
                    1436     ; //    P1ZROA = AQ_SET;                                                         // CTR = Z
                             ERO set,CTR = CMPA up clear,CTR = PRD nothing,CTR = CMPA down nothing
                    1437     ; //  P1CAUA = AQ_CLEAR;
                    1438     ; //  P1PRDA = AQ_NO_ACTION;
                    1439     ; //  P1CADA = AQ_NO_ACTION;
                    1440     ; //  P1CBDA = AQ_NO_ACTION;         // when cmpB pwmxA do nothing
                    1441     ; //  P1CBUA = AQ_NO_ACTION;
                    1442     ; 
                    1443     ; 
                    1444     ; //    P1ZROA = AQ_SET;                                                        
                    1445     ; //    P1CAUA = AQ_NO_ACTION;                                                  // CTR = ZE
                             RO set,CTR = CMPA up nothing,CTR = PRD nothing,CTR = CMPA down nothing
                    1446     ; //  P1PRDA = AQ_NO_ACTION;
                    1447     ; //  P!CADA = AQ_NO_ACTION;
                    1448     ; //    P1CBUA = AQ_CLEAR;                                                      // CTR incr
                             ement upto CMPB  then clear PWMxA output
                    1449     ; //  P1CBDA = AQ_NO_ACTION;
                    1450     ; ;
                    1451     ; 
                    1452     ; 
                    1453     ;       //PWMxB waveform counter condition , PWMxB can be use seperately by setting P1OUT_M
                             ODE=DB_DISABLE
                    1454     ;       // when counter count up to cmpA value, PWMxB output is clear, when counter count d
                             own to cmpA value, PWMxB output is set,  PWMxB is complement of PWMxA
                    1455     ;       // when cmpB is disable 
                    1456     ;       
                    1457     ; //    P1CADB=AQ_SET;                    
                    1458     ; //    P1CAUB=AQ_CLEAR;
                    1459     ; //    P1CBDB=AQ_NO_ACTION;                
                    1460     ; //    P1CBUB=AQ_NO_ACTION;
                    1461     ; //    P1PRDB=AQ_NO_ACTION;
                    1462     ; //    P1ZROB=AQ_NO_ACTION;
                    1463     ;       
                    1464     ; 
                    1465     ; //Dead band generator control enable and set dead band time
                    1466     ; 
                    1467     ; 
                    1468     ;   P1OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1469                             ; SOURCE LINE # 282
0304 90E00C         1470             MOV     DPTR,#0E00CH
0307 E0             1471             MOVX    A,@DPTR
0308 FF             1472             MOV     R7,A
0309 EF             1473             MOV     A,R7
030A 4403           1474             ORL     A,#03H
030C FF             1475             MOV     R7,A
030D EF             1476             MOV     A,R7
030E F0             1477             MOVX    @DPTR,A
                    1478     ;   P1POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1479                             ; SOURCE LINE # 283
030F 90E00C         1480             MOV     DPTR,#0E00CH
0312 E0             1481             MOVX    A,@DPTR
0313 FF             1482             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    24

0314 EF             1483             MOV     A,R7
0315 54F3           1484             ANL     A,#0F3H
0317 FF             1485             MOV     R7,A
0318 EF             1486             MOV     A,R7
0319 4408           1487             ORL     A,#08H
031B FF             1488             MOV     R7,A
031C EF             1489             MOV     A,R7
031D F0             1490             MOVX    @DPTR,A
                    1491     ;   P1IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1492                             ; SOURCE LINE # 284
031E 90E00C         1493             MOV     DPTR,#0E00CH
0321 E0             1494             MOVX    A,@DPTR
0322 FF             1495             MOV     R7,A
0323 EF             1496             MOV     A,R7
0324 54CF           1497             ANL     A,#0CFH
0326 FF             1498             MOV     R7,A
0327 EF             1499             MOV     A,R7
0328 F0             1500             MOVX    @DPTR,A
                    1501     ; 
                    1502     ;   P2OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1503                             ; SOURCE LINE # 286
0329 90E022         1504             MOV     DPTR,#0E022H
032C E0             1505             MOVX    A,@DPTR
032D FF             1506             MOV     R7,A
032E EF             1507             MOV     A,R7
032F 4403           1508             ORL     A,#03H
0331 FF             1509             MOV     R7,A
0332 EF             1510             MOV     A,R7
0333 F0             1511             MOVX    @DPTR,A
                    1512     ;   P2POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1513                             ; SOURCE LINE # 287
0334 90E022         1514             MOV     DPTR,#0E022H
0337 E0             1515             MOVX    A,@DPTR
0338 FF             1516             MOV     R7,A
0339 EF             1517             MOV     A,R7
033A 54F3           1518             ANL     A,#0F3H
033C FF             1519             MOV     R7,A
033D EF             1520             MOV     A,R7
033E 4408           1521             ORL     A,#08H
0340 FF             1522             MOV     R7,A
0341 EF             1523             MOV     A,R7
0342 F0             1524             MOVX    @DPTR,A
                    1525     ;   P2IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1526                             ; SOURCE LINE # 288
0343 90E022         1527             MOV     DPTR,#0E022H
0346 E0             1528             MOVX    A,@DPTR
0347 FF             1529             MOV     R7,A
0348 EF             1530             MOV     A,R7
0349 54CF           1531             ANL     A,#0CFH
034B FF             1532             MOV     R7,A
034C EF             1533             MOV     A,R7
034D F0             1534             MOVX    @DPTR,A
                    1535     ; 
                    1536     ;   P3OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1537                             ; SOURCE LINE # 290
034E 90E038         1538             MOV     DPTR,#0E038H
0351 E0             1539             MOVX    A,@DPTR
0352 FF             1540             MOV     R7,A
0353 EF             1541             MOV     A,R7
0354 4403           1542             ORL     A,#03H
0356 FF             1543             MOV     R7,A
0357 EF             1544             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    25

0358 F0             1545             MOVX    @DPTR,A
                    1546     ;   P3POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1547                             ; SOURCE LINE # 291
0359 90E038         1548             MOV     DPTR,#0E038H
035C E0             1549             MOVX    A,@DPTR
035D FF             1550             MOV     R7,A
035E EF             1551             MOV     A,R7
035F 54F3           1552             ANL     A,#0F3H
0361 FF             1553             MOV     R7,A
0362 EF             1554             MOV     A,R7
0363 4408           1555             ORL     A,#08H
0365 FF             1556             MOV     R7,A
0366 EF             1557             MOV     A,R7
0367 F0             1558             MOVX    @DPTR,A
                    1559     ;   P3IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1560                             ; SOURCE LINE # 292
0368 90E038         1561             MOV     DPTR,#0E038H
036B E0             1562             MOVX    A,@DPTR
036C FF             1563             MOV     R7,A
036D EF             1564             MOV     A,R7
036E 54CF           1565             ANL     A,#0CFH
0370 FF             1566             MOV     R7,A
0371 EF             1567             MOV     A,R7
0372 F0             1568             MOVX    @DPTR,A
                    1569     ; 
                    1570     ;   P4OUT_MODE=DB_FULL_ENABLE;   // output is dead band full enable, rising edge delay on P
                             WMxA and falling edge delay on PWMxB
                    1571                             ; SOURCE LINE # 294
0373 90E04E         1572             MOV     DPTR,#0E04EH
0376 E0             1573             MOVX    A,@DPTR
0377 FF             1574             MOV     R7,A
0378 EF             1575             MOV     A,R7
0379 4403           1576             ORL     A,#03H
037B FF             1577             MOV     R7,A
037C EF             1578             MOV     A,R7
037D F0             1579             MOVX    @DPTR,A
                    1580     ;   P4POLSEL=DB_ACTV_HIC;        //PWMxB is inverted or active high complement
                    1581                             ; SOURCE LINE # 295
037E 90E04E         1582             MOV     DPTR,#0E04EH
0381 E0             1583             MOVX    A,@DPTR
0382 FF             1584             MOV     R7,A
0383 EF             1585             MOV     A,R7
0384 54F3           1586             ANL     A,#0F3H
0386 FF             1587             MOV     R7,A
0387 EF             1588             MOV     A,R7
0388 4408           1589             ORL     A,#08H
038A FF             1590             MOV     R7,A
038B EF             1591             MOV     A,R7
038C F0             1592             MOVX    @DPTR,A
                    1593     ;   P4IN_MODE=DB_AUAD;           // rising edge delay source from epwmxA, falling edge dela
                             y source from epwmxA,
                    1594                             ; SOURCE LINE # 296
038D 90E04E         1595             MOV     DPTR,#0E04EH
0390 E0             1596             MOVX    A,@DPTR
0391 FF             1597             MOV     R7,A
0392 EF             1598             MOV     A,R7
0393 54CF           1599             ANL     A,#0CFH
0395 FF             1600             MOV     R7,A
0396 EF             1601             MOV     A,R7
0397 F0             1602             MOVX    @DPTR,A
                    1603     ; 
                    1604     ; 
                    1605     ; 
                    1606     ; //    P1OUT_MODE=DB_FULL_ENABLE;                                                      // 
                             delay source is epwmxA,dead band full,epwmxA invert
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    26

                    1607     ; //    P1POLSEL=DB_ACTV_LOC;
                    1608     ; //    P1IN_MODE=DB_AUAD;
                    1609     ;  
                    1610     ; 
                    1611     ; 
                    1612     ; 
                    1613     ;   P1DBRED = 0x0032;//0x0A                                             // rise edge dead t
                             ime is 1.25uS
                    1614                             ; SOURCE LINE # 307
0398 90E00D         1615             MOV     DPTR,#0E00DH
039B E4             1616             CLR     A
039C F0             1617             MOVX    @DPTR,A
039D A3             1618             INC     DPTR
039E 7432           1619             MOV     A,#032H
03A0 F0             1620             MOVX    @DPTR,A
                    1621     ;       P2DBRED = 0x0032;
                    1622                             ; SOURCE LINE # 308
03A1 90E023         1623             MOV     DPTR,#0E023H
03A4 E4             1624             CLR     A
03A5 F0             1625             MOVX    @DPTR,A
03A6 A3             1626             INC     DPTR
03A7 7432           1627             MOV     A,#032H
03A9 F0             1628             MOVX    @DPTR,A
                    1629     ;       P3DBRED = 0x0032;
                    1630                             ; SOURCE LINE # 309
03AA 90E039         1631             MOV     DPTR,#0E039H
03AD E4             1632             CLR     A
03AE F0             1633             MOVX    @DPTR,A
03AF A3             1634             INC     DPTR
03B0 7432           1635             MOV     A,#032H
03B2 F0             1636             MOVX    @DPTR,A
                    1637     ;       P4DBRED = 0x0032;
                    1638                             ; SOURCE LINE # 310
03B3 90E04F         1639             MOV     DPTR,#0E04FH
03B6 E4             1640             CLR     A
03B7 F0             1641             MOVX    @DPTR,A
03B8 A3             1642             INC     DPTR
03B9 7432           1643             MOV     A,#032H
03BB F0             1644             MOVX    @DPTR,A
                    1645     ;       
                    1646     ;       P1DBFED = 0x0032;               // fall edge dead time is 1.25uS
                    1647                             ; SOURCE LINE # 312
03BC 90E00F         1648             MOV     DPTR,#0E00FH
03BF E4             1649             CLR     A
03C0 F0             1650             MOVX    @DPTR,A
03C1 A3             1651             INC     DPTR
03C2 7432           1652             MOV     A,#032H
03C4 F0             1653             MOVX    @DPTR,A
                    1654     ;   P2DBFED = 0x0032;
                    1655                             ; SOURCE LINE # 313
03C5 90E025         1656             MOV     DPTR,#0E025H
03C8 E4             1657             CLR     A
03C9 F0             1658             MOVX    @DPTR,A
03CA A3             1659             INC     DPTR
03CB 7432           1660             MOV     A,#032H
03CD F0             1661             MOVX    @DPTR,A
                    1662     ;   P3DBFED = 0x0032;
                    1663                             ; SOURCE LINE # 314
03CE 90E03B         1664             MOV     DPTR,#0E03BH
03D1 E4             1665             CLR     A
03D2 F0             1666             MOVX    @DPTR,A
03D3 A3             1667             INC     DPTR
03D4 7432           1668             MOV     A,#032H
03D6 F0             1669             MOVX    @DPTR,A
                    1670     ;   P4DBFED = 0x0032;
                    1671                             ; SOURCE LINE # 315
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    27

03D7 90E051         1672             MOV     DPTR,#0E051H
03DA E4             1673             CLR     A
03DB F0             1674             MOVX    @DPTR,A
03DC A3             1675             INC     DPTR
03DD 7432           1676             MOV     A,#032H
03DF F0             1677             MOVX    @DPTR,A
                    1678     ; 
                    1679     ; 
                    1680     ; //     P1OUT_MODE=DB_DISABLE;                                         // dead band is byp
                             ass
                    1681     ; //     P2OUT_MODE=DB_DISABLE;         
                    1682     ; //     P3OUT_MODE=DB_DISABLE;         
                    1683     ; //     P4OUT_MODE=DB_DISABLE;         
                    1684     ; 
                    1685     ; 
                    1686     ; 
                    1687     ; // trip zone control: OSHT ---for one time; CBC for cycle by cycle
                    1688     ; 
                    1689     ;       P1TZ_OSHT =     TZ_ENABLE;                      // OSHT enable
                    1690                             ; SOURCE LINE # 327
03E0 90E011         1691             MOV     DPTR,#0E011H
03E3 E0             1692             MOVX    A,@DPTR
03E4 FF             1693             MOV     R7,A
03E5 EF             1694             MOV     A,R7
03E6 4401           1695             ORL     A,#01H
03E8 FF             1696             MOV     R7,A
03E9 EF             1697             MOV     A,R7
03EA F0             1698             MOVX    @DPTR,A
                    1699     ;       P1TZ_CBC =   TZ_DISABLE;
                    1700                             ; SOURCE LINE # 328
03EB 90E011         1701             MOV     DPTR,#0E011H
03EE E0             1702             MOVX    A,@DPTR
03EF FF             1703             MOV     R7,A
03F0 EF             1704             MOV     A,R7
03F1 54FD           1705             ANL     A,#0FDH
03F3 FF             1706             MOV     R7,A
03F4 EF             1707             MOV     A,R7
03F5 F0             1708             MOVX    @DPTR,A
                    1709     ;       
                    1710     ;       P2TZ_OSHT =     TZ_ENABLE;                              // OSHT enable
                    1711                             ; SOURCE LINE # 330
03F6 90E027         1712             MOV     DPTR,#0E027H
03F9 E0             1713             MOVX    A,@DPTR
03FA FF             1714             MOV     R7,A
03FB EF             1715             MOV     A,R7
03FC 4401           1716             ORL     A,#01H
03FE FF             1717             MOV     R7,A
03FF EF             1718             MOV     A,R7
0400 F0             1719             MOVX    @DPTR,A
                    1720     ;       P2TZ_CBC =   TZ_DISABLE;
                    1721                             ; SOURCE LINE # 331
0401 90E027         1722             MOV     DPTR,#0E027H
0404 E0             1723             MOVX    A,@DPTR
0405 FF             1724             MOV     R7,A
0406 EF             1725             MOV     A,R7
0407 54FD           1726             ANL     A,#0FDH
0409 FF             1727             MOV     R7,A
040A EF             1728             MOV     A,R7
040B F0             1729             MOVX    @DPTR,A
                    1730     ;       
                    1731     ;       P3TZ_OSHT =     TZ_ENABLE;                              // OSHT enable
                    1732                             ; SOURCE LINE # 333
040C 90E03D         1733             MOV     DPTR,#0E03DH
040F E0             1734             MOVX    A,@DPTR
0410 FF             1735             MOV     R7,A
0411 EF             1736             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    28

0412 4401           1737             ORL     A,#01H
0414 FF             1738             MOV     R7,A
0415 EF             1739             MOV     A,R7
0416 F0             1740             MOVX    @DPTR,A
                    1741     ;       P3TZ_CBC =   TZ_DISABLE;
                    1742                             ; SOURCE LINE # 334
0417 90E03D         1743             MOV     DPTR,#0E03DH
041A E0             1744             MOVX    A,@DPTR
041B FF             1745             MOV     R7,A
041C EF             1746             MOV     A,R7
041D 54FD           1747             ANL     A,#0FDH
041F FF             1748             MOV     R7,A
0420 EF             1749             MOV     A,R7
0421 F0             1750             MOVX    @DPTR,A
                    1751     ;       
                    1752     ;       P4TZ_OSHT =     TZ_ENABLE;                              // OSHT enable
                    1753                             ; SOURCE LINE # 336
0422 90E053         1754             MOV     DPTR,#0E053H
0425 E0             1755             MOVX    A,@DPTR
0426 FF             1756             MOV     R7,A
0427 EF             1757             MOV     A,R7
0428 4401           1758             ORL     A,#01H
042A FF             1759             MOV     R7,A
042B EF             1760             MOV     A,R7
042C F0             1761             MOVX    @DPTR,A
                    1762     ;       P4TZ_CBC =   TZ_DISABLE;
                    1763                             ; SOURCE LINE # 337
042D 90E053         1764             MOV     DPTR,#0E053H
0430 E0             1765             MOVX    A,@DPTR
0431 FF             1766             MOV     R7,A
0432 EF             1767             MOV     A,R7
0433 54FD           1768             ANL     A,#0FDH
0435 FF             1769             MOV     R7,A
0436 EF             1770             MOV     A,R7
0437 F0             1771             MOVX    @DPTR,A
                    1772     ;       
                    1773     ;       P1TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1774                             ; SOURCE LINE # 339
0438 90E012         1775             MOV     DPTR,#0E012H
043B E0             1776             MOVX    A,@DPTR
043C FF             1777             MOV     R7,A
043D EF             1778             MOV     A,R7
043E 54FC           1779             ANL     A,#0FCH
0440 FF             1780             MOV     R7,A
0441 EF             1781             MOV     A,R7
0442 F0             1782             MOVX    @DPTR,A
                    1783     ;       P1TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1784                             ; SOURCE LINE # 340
0443 90E012         1785             MOV     DPTR,#0E012H
0446 E0             1786             MOVX    A,@DPTR
0447 FF             1787             MOV     R7,A
0448 EF             1788             MOV     A,R7
0449 54F3           1789             ANL     A,#0F3H
044B FF             1790             MOV     R7,A
044C EF             1791             MOV     A,R7
044D F0             1792             MOVX    @DPTR,A
                    1793     ;       
                    1794     ;       P2TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1795                             ; SOURCE LINE # 342
044E 90E028         1796             MOV     DPTR,#0E028H
0451 E0             1797             MOVX    A,@DPTR
0452 FF             1798             MOV     R7,A
0453 EF             1799             MOV     A,R7
0454 54FC           1800             ANL     A,#0FCH
0456 FF             1801             MOV     R7,A
0457 EF             1802             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    29

0458 F0             1803             MOVX    @DPTR,A
                    1804     ;       P2TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1805                             ; SOURCE LINE # 343
0459 90E028         1806             MOV     DPTR,#0E028H
045C E0             1807             MOVX    A,@DPTR
045D FF             1808             MOV     R7,A
045E EF             1809             MOV     A,R7
045F 54F3           1810             ANL     A,#0F3H
0461 FF             1811             MOV     R7,A
0462 EF             1812             MOV     A,R7
0463 F0             1813             MOVX    @DPTR,A
                    1814     ;       
                    1815     ;       P3TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1816                             ; SOURCE LINE # 345
0464 90E03E         1817             MOV     DPTR,#0E03EH
0467 E0             1818             MOVX    A,@DPTR
0468 FF             1819             MOV     R7,A
0469 EF             1820             MOV     A,R7
046A 54FC           1821             ANL     A,#0FCH
046C FF             1822             MOV     R7,A
046D EF             1823             MOV     A,R7
046E F0             1824             MOVX    @DPTR,A
                    1825     ;       P3TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1826                             ; SOURCE LINE # 346
046F 90E03E         1827             MOV     DPTR,#0E03EH
0472 E0             1828             MOVX    A,@DPTR
0473 FF             1829             MOV     R7,A
0474 EF             1830             MOV     A,R7
0475 54F3           1831             ANL     A,#0F3H
0477 FF             1832             MOV     R7,A
0478 EF             1833             MOV     A,R7
0479 F0             1834             MOVX    @DPTR,A
                    1835     ;       
                    1836     ;               
                    1837     ;       P4TZA=TZ_HIZ;              // when trigger,epwmxA high impedance
                    1838                             ; SOURCE LINE # 349
047A 90E054         1839             MOV     DPTR,#0E054H
047D E0             1840             MOVX    A,@DPTR
047E FF             1841             MOV     R7,A
047F EF             1842             MOV     A,R7
0480 54FC           1843             ANL     A,#0FCH
0482 FF             1844             MOV     R7,A
0483 EF             1845             MOV     A,R7
0484 F0             1846             MOVX    @DPTR,A
                    1847     ;       P4TZB=TZ_HIZ;              // when trigger,epwmxB high impedance
                    1848                             ; SOURCE LINE # 350
0485 90E054         1849             MOV     DPTR,#0E054H
0488 E0             1850             MOVX    A,@DPTR
0489 FF             1851             MOV     R7,A
048A EF             1852             MOV     A,R7
048B 54F3           1853             ANL     A,#0F3H
048D FF             1854             MOV     R7,A
048E EF             1855             MOV     A,R7
048F F0             1856             MOVX    @DPTR,A
                    1857     ;       
                    1858     ;       
                    1859     ; // trip zone interrupt  ???  no description in datasheet
                    1860     ; 
                    1861     ;       
                    1862     ;       
                    1863     ;       
                    1864     ; //    P1TZEINT = 0x00;                                                // CBC trigger inte
                             rrupt and OST interrupt disable
                    1865     ; //    P2TZEINT = 0x00;
                    1866     ; //    P3TZEINT = 0x00;
                    1867     ; //    P4TZEINT = 0x00;
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    30

                    1868     ; 
                    1869     ; 
                    1870     ; 
                    1871     ; //event trigger select 
                    1872     ; 
                    1873     ;       P1ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    1874                             ; SOURCE LINE # 367
0490 90E015         1875             MOV     DPTR,#0E015H
0493 E0             1876             MOVX    A,@DPTR
0494 FF             1877             MOV     R7,A
0495 EF             1878             MOV     A,R7
0496 4408           1879             ORL     A,#08H
0498 FF             1880             MOV     R7,A
0499 EF             1881             MOV     A,R7
049A F0             1882             MOVX    @DPTR,A
                    1883     ;       P1ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    1884                             ; SOURCE LINE # 368
049B 90E015         1885             MOV     DPTR,#0E015H
049E E0             1886             MOVX    A,@DPTR
049F FF             1887             MOV     R7,A
04A0 EF             1888             MOV     A,R7
04A1 54F8           1889             ANL     A,#0F8H
04A3 FF             1890             MOV     R7,A
04A4 EF             1891             MOV     A,R7
04A5 4401           1892             ORL     A,#01H
04A7 FF             1893             MOV     R7,A
04A8 EF             1894             MOV     A,R7
04A9 F0             1895             MOVX    @DPTR,A
                    1896     ;       P1ET_SOCAEN=1;                                          //enable SOCA pulse
                    1897                             ; SOURCE LINE # 369
04AA 90E014         1898             MOV     DPTR,#0E014H
04AD E0             1899             MOVX    A,@DPTR
04AE FF             1900             MOV     R7,A
04AF EF             1901             MOV     A,R7
04B0 4408           1902             ORL     A,#08H
04B2 FF             1903             MOV     R7,A
04B3 EF             1904             MOV     A,R7
04B4 F0             1905             MOVX    @DPTR,A
                    1906     ;       P1ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    1907                             ; SOURCE LINE # 370
04B5 90E014         1908             MOV     DPTR,#0E014H
04B8 E0             1909             MOVX    A,@DPTR
04B9 FF             1910             MOV     R7,A
04BA EF             1911             MOV     A,R7
04BB 54F8           1912             ANL     A,#0F8H
04BD FF             1913             MOV     R7,A
04BE EF             1914             MOV     A,R7
04BF 4401           1915             ORL     A,#01H
04C1 FF             1916             MOV     R7,A
04C2 EF             1917             MOV     A,R7
04C3 F0             1918             MOVX    @DPTR,A
                    1919     ;       P1ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    1920                             ; SOURCE LINE # 371
04C4 90E014         1921             MOV     DPTR,#0E014H
04C7 E0             1922             MOVX    A,@DPTR
04C8 FF             1923             MOV     R7,A
04C9 EF             1924             MOV     A,R7
04CA 547F           1925             ANL     A,#07FH
04CC FF             1926             MOV     R7,A
04CD EF             1927             MOV     A,R7
04CE F0             1928             MOVX    @DPTR,A
                    1929     ;       P1ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    1930                             ; SOURCE LINE # 372
04CF 90E014         1931             MOV     DPTR,#0E014H
04D2 E0             1932             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    31

04D3 FF             1933             MOV     R7,A
04D4 EF             1934             MOV     A,R7
04D5 548F           1935             ANL     A,#08FH
04D7 FF             1936             MOV     R7,A
04D8 EF             1937             MOV     A,R7
04D9 4410           1938             ORL     A,#010H
04DB FF             1939             MOV     R7,A
04DC EF             1940             MOV     A,R7
04DD F0             1941             MOVX    @DPTR,A
                    1942     ;  
                    1943     ;       P2ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    1944                             ; SOURCE LINE # 374
04DE 90E02B         1945             MOV     DPTR,#0E02BH
04E1 E0             1946             MOVX    A,@DPTR
04E2 FF             1947             MOV     R7,A
04E3 EF             1948             MOV     A,R7
04E4 4408           1949             ORL     A,#08H
04E6 FF             1950             MOV     R7,A
04E7 EF             1951             MOV     A,R7
04E8 F0             1952             MOVX    @DPTR,A
                    1953     ;       P2ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    1954                             ; SOURCE LINE # 375
04E9 90E02B         1955             MOV     DPTR,#0E02BH
04EC E0             1956             MOVX    A,@DPTR
04ED FF             1957             MOV     R7,A
04EE EF             1958             MOV     A,R7
04EF 54F8           1959             ANL     A,#0F8H
04F1 FF             1960             MOV     R7,A
04F2 EF             1961             MOV     A,R7
04F3 4401           1962             ORL     A,#01H
04F5 FF             1963             MOV     R7,A
04F6 EF             1964             MOV     A,R7
04F7 F0             1965             MOVX    @DPTR,A
                    1966     ;       P2ET_SOCAEN=1;                                          //enable SOCA pulse
                    1967                             ; SOURCE LINE # 376
04F8 90E02A         1968             MOV     DPTR,#0E02AH
04FB E0             1969             MOVX    A,@DPTR
04FC FF             1970             MOV     R7,A
04FD EF             1971             MOV     A,R7
04FE 4408           1972             ORL     A,#08H
0500 FF             1973             MOV     R7,A
0501 EF             1974             MOV     A,R7
0502 F0             1975             MOVX    @DPTR,A
                    1976     ;       P2ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    1977                             ; SOURCE LINE # 377
0503 90E02A         1978             MOV     DPTR,#0E02AH
0506 E0             1979             MOVX    A,@DPTR
0507 FF             1980             MOV     R7,A
0508 EF             1981             MOV     A,R7
0509 54F8           1982             ANL     A,#0F8H
050B FF             1983             MOV     R7,A
050C EF             1984             MOV     A,R7
050D 4401           1985             ORL     A,#01H
050F FF             1986             MOV     R7,A
0510 EF             1987             MOV     A,R7
0511 F0             1988             MOVX    @DPTR,A
                    1989     ;       P2ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    1990                             ; SOURCE LINE # 378
0512 90E02A         1991             MOV     DPTR,#0E02AH
0515 E0             1992             MOVX    A,@DPTR
0516 FF             1993             MOV     R7,A
0517 EF             1994             MOV     A,R7
0518 547F           1995             ANL     A,#07FH
051A FF             1996             MOV     R7,A
051B EF             1997             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    32

051C F0             1998             MOVX    @DPTR,A
                    1999     ;       P2ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    2000                             ; SOURCE LINE # 379
051D 90E02A         2001             MOV     DPTR,#0E02AH
0520 E0             2002             MOVX    A,@DPTR
0521 FF             2003             MOV     R7,A
0522 EF             2004             MOV     A,R7
0523 548F           2005             ANL     A,#08FH
0525 FF             2006             MOV     R7,A
0526 EF             2007             MOV     A,R7
0527 4410           2008             ORL     A,#010H
0529 FF             2009             MOV     R7,A
052A EF             2010             MOV     A,R7
052B F0             2011             MOVX    @DPTR,A
                    2012     ;  
                    2013     ;       P3ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    2014                             ; SOURCE LINE # 381
052C 90E041         2015             MOV     DPTR,#0E041H
052F E0             2016             MOVX    A,@DPTR
0530 FF             2017             MOV     R7,A
0531 EF             2018             MOV     A,R7
0532 4408           2019             ORL     A,#08H
0534 FF             2020             MOV     R7,A
0535 EF             2021             MOV     A,R7
0536 F0             2022             MOVX    @DPTR,A
                    2023     ;       P3ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    2024                             ; SOURCE LINE # 382
0537 90E041         2025             MOV     DPTR,#0E041H
053A E0             2026             MOVX    A,@DPTR
053B FF             2027             MOV     R7,A
053C EF             2028             MOV     A,R7
053D 54F8           2029             ANL     A,#0F8H
053F FF             2030             MOV     R7,A
0540 EF             2031             MOV     A,R7
0541 4401           2032             ORL     A,#01H
0543 FF             2033             MOV     R7,A
0544 EF             2034             MOV     A,R7
0545 F0             2035             MOVX    @DPTR,A
                    2036     ;       P3ET_SOCAEN=1;                                          //enable SOCA pulse
                    2037                             ; SOURCE LINE # 383
0546 90E040         2038             MOV     DPTR,#0E040H
0549 E0             2039             MOVX    A,@DPTR
054A FF             2040             MOV     R7,A
054B EF             2041             MOV     A,R7
054C 4408           2042             ORL     A,#08H
054E FF             2043             MOV     R7,A
054F EF             2044             MOV     A,R7
0550 F0             2045             MOVX    @DPTR,A
                    2046     ;       P3ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    2047                             ; SOURCE LINE # 384
0551 90E040         2048             MOV     DPTR,#0E040H
0554 E0             2049             MOVX    A,@DPTR
0555 FF             2050             MOV     R7,A
0556 EF             2051             MOV     A,R7
0557 54F8           2052             ANL     A,#0F8H
0559 FF             2053             MOV     R7,A
055A EF             2054             MOV     A,R7
055B 4401           2055             ORL     A,#01H
055D FF             2056             MOV     R7,A
055E EF             2057             MOV     A,R7
055F F0             2058             MOVX    @DPTR,A
                    2059     ;       P3ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    2060                             ; SOURCE LINE # 385
0560 90E040         2061             MOV     DPTR,#0E040H
0563 E0             2062             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    33

0564 FF             2063             MOV     R7,A
0565 EF             2064             MOV     A,R7
0566 547F           2065             ANL     A,#07FH
0568 FF             2066             MOV     R7,A
0569 EF             2067             MOV     A,R7
056A F0             2068             MOVX    @DPTR,A
                    2069     ;       P3ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    2070                             ; SOURCE LINE # 386
056B 90E040         2071             MOV     DPTR,#0E040H
056E E0             2072             MOVX    A,@DPTR
056F FF             2073             MOV     R7,A
0570 EF             2074             MOV     A,R7
0571 548F           2075             ANL     A,#08FH
0573 FF             2076             MOV     R7,A
0574 EF             2077             MOV     A,R7
0575 4410           2078             ORL     A,#010H
0577 FF             2079             MOV     R7,A
0578 EF             2080             MOV     A,R7
0579 F0             2081             MOVX    @DPTR,A
                    2082     ;  
                    2083     ;       P4ET_INTEN=1;                                                   //enable epwmx_INT 
                             interrupt
                    2084                             ; SOURCE LINE # 388
057A 90E057         2085             MOV     DPTR,#0E057H
057D E0             2086             MOVX    A,@DPTR
057E FF             2087             MOV     R7,A
057F EF             2088             MOV     A,R7
0580 4408           2089             ORL     A,#08H
0582 FF             2090             MOV     R7,A
0583 EF             2091             MOV     A,R7
0584 F0             2092             MOVX    @DPTR,A
                    2093     ;       P4ET_INTSEL=ET_CTR_ZERO;        // epwm interrupt enable at CTR = ZERO
                    2094                             ; SOURCE LINE # 389
0585 90E057         2095             MOV     DPTR,#0E057H
0588 E0             2096             MOVX    A,@DPTR
0589 FF             2097             MOV     R7,A
058A EF             2098             MOV     A,R7
058B 54F8           2099             ANL     A,#0F8H
058D FF             2100             MOV     R7,A
058E EF             2101             MOV     A,R7
058F 4401           2102             ORL     A,#01H
0591 FF             2103             MOV     R7,A
0592 EF             2104             MOV     A,R7
0593 F0             2105             MOVX    @DPTR,A
                    2106     ;       P4ET_SOCAEN=1;                                          //enable SOCA pulse
                    2107                             ; SOURCE LINE # 390
0594 90E056         2108             MOV     DPTR,#0E056H
0597 E0             2109             MOVX    A,@DPTR
0598 FF             2110             MOV     R7,A
0599 EF             2111             MOV     A,R7
059A 4408           2112             ORL     A,#08H
059C FF             2113             MOV     R7,A
059D EF             2114             MOV     A,R7
059E F0             2115             MOVX    @DPTR,A
                    2116     ;       P4ET_SOCASEL=ET_CTR_ZERO;  // enable SOCA,SOCA is CTR = ZERO
                    2117                             ; SOURCE LINE # 391
059F 90E056         2118             MOV     DPTR,#0E056H
05A2 E0             2119             MOVX    A,@DPTR
05A3 FF             2120             MOV     R7,A
05A4 EF             2121             MOV     A,R7
05A5 54F8           2122             ANL     A,#0F8H
05A7 FF             2123             MOV     R7,A
05A8 EF             2124             MOV     A,R7
05A9 4401           2125             ORL     A,#01H
05AB FF             2126             MOV     R7,A
05AC EF             2127             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    34

05AD F0             2128             MOVX    @DPTR,A
                    2129     ;       P4ET_SOCBEN=0 ;                                         //disable SOCB pulse
                    2130                             ; SOURCE LINE # 392
05AE 90E056         2131             MOV     DPTR,#0E056H
05B1 E0             2132             MOVX    A,@DPTR
05B2 FF             2133             MOV     R7,A
05B3 EF             2134             MOV     A,R7
05B4 547F           2135             ANL     A,#07FH
05B6 FF             2136             MOV     R7,A
05B7 EF             2137             MOV     A,R7
05B8 F0             2138             MOVX    @DPTR,A
                    2139     ;       P4ET_SOCBSEL=ET_CTR_ZERO;  // SOCB is CTR = ZERO                
                    2140                             ; SOURCE LINE # 393
05B9 90E056         2141             MOV     DPTR,#0E056H
05BC E0             2142             MOVX    A,@DPTR
05BD FF             2143             MOV     R7,A
05BE EF             2144             MOV     A,R7
05BF 548F           2145             ANL     A,#08FH
05C1 FF             2146             MOV     R7,A
05C2 EF             2147             MOV     A,R7
05C3 4410           2148             ORL     A,#010H
05C5 FF             2149             MOV     R7,A
05C6 EF             2150             MOV     A,R7
05C7 F0             2151             MOVX    @DPTR,A
                    2152     ;  
                    2153     ;  
                    2154     ;  
                    2155     ;  //event trigger prescaler, generate SOCA and SOCB pulse for AD conversion
                    2156     ;  
                    2157     ;  P1ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2158                             ; SOURCE LINE # 399
05C8 90E017         2159             MOV     DPTR,#0E017H
05CB E0             2160             MOVX    A,@DPTR
05CC FF             2161             MOV     R7,A
05CD EF             2162             MOV     A,R7
05CE 54FC           2163             ANL     A,#0FCH
05D0 FF             2164             MOV     R7,A
05D1 EF             2165             MOV     A,R7
05D2 4401           2166             ORL     A,#01H
05D4 FF             2167             MOV     R7,A
05D5 EF             2168             MOV     A,R7
05D6 F0             2169             MOVX    @DPTR,A
                    2170     ;  P1ET_INTCNT= ET_1ST;      // event counter period =1
                    2171                             ; SOURCE LINE # 400
05D7 90E017         2172             MOV     DPTR,#0E017H
05DA E0             2173             MOVX    A,@DPTR
05DB FF             2174             MOV     R7,A
05DC EF             2175             MOV     A,R7
05DD 54F3           2176             ANL     A,#0F3H
05DF FF             2177             MOV     R7,A
05E0 EF             2178             MOV     A,R7
05E1 4404           2179             ORL     A,#04H
05E3 FF             2180             MOV     R7,A
05E4 EF             2181             MOV     A,R7
05E5 F0             2182             MOVX    @DPTR,A
                    2183     ;  P1ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2184                             ; SOURCE LINE # 401
05E6 90E016         2185             MOV     DPTR,#0E016H
05E9 E0             2186             MOVX    A,@DPTR
05EA FF             2187             MOV     R7,A
05EB EF             2188             MOV     A,R7
05EC 54FC           2189             ANL     A,#0FCH
05EE FF             2190             MOV     R7,A
05EF EF             2191             MOV     A,R7
05F0 4401           2192             ORL     A,#01H
05F2 FF             2193             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    35

05F3 EF             2194             MOV     A,R7
05F4 F0             2195             MOVX    @DPTR,A
                    2196     ;  P1ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2197                             ; SOURCE LINE # 402
05F5 90E016         2198             MOV     DPTR,#0E016H
05F8 E0             2199             MOVX    A,@DPTR
05F9 FF             2200             MOV     R7,A
05FA EF             2201             MOV     A,R7
05FB 54F3           2202             ANL     A,#0F3H
05FD FF             2203             MOV     R7,A
05FE EF             2204             MOV     A,R7
05FF 4404           2205             ORL     A,#04H
0601 FF             2206             MOV     R7,A
0602 EF             2207             MOV     A,R7
0603 F0             2208             MOVX    @DPTR,A
                    2209     ;  P1ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2210                             ; SOURCE LINE # 403
0604 90E016         2211             MOV     DPTR,#0E016H
0607 E0             2212             MOVX    A,@DPTR
0608 FF             2213             MOV     R7,A
0609 EF             2214             MOV     A,R7
060A 54CF           2215             ANL     A,#0CFH
060C FF             2216             MOV     R7,A
060D EF             2217             MOV     A,R7
060E F0             2218             MOVX    @DPTR,A
                    2219     ;  P1ET_SOCBCNT=ET_DISABLE;
                    2220                             ; SOURCE LINE # 404
060F 90E016         2221             MOV     DPTR,#0E016H
0612 E0             2222             MOVX    A,@DPTR
0613 FF             2223             MOV     R7,A
0614 EF             2224             MOV     A,R7
0615 543F           2225             ANL     A,#03FH
0617 FF             2226             MOV     R7,A
0618 EF             2227             MOV     A,R7
0619 F0             2228             MOVX    @DPTR,A
                    2229     ;  
                    2230     ;  P2ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2231                             ; SOURCE LINE # 406
061A 90E02D         2232             MOV     DPTR,#0E02DH
061D E0             2233             MOVX    A,@DPTR
061E FF             2234             MOV     R7,A
061F EF             2235             MOV     A,R7
0620 54FC           2236             ANL     A,#0FCH
0622 FF             2237             MOV     R7,A
0623 EF             2238             MOV     A,R7
0624 4401           2239             ORL     A,#01H
0626 FF             2240             MOV     R7,A
0627 EF             2241             MOV     A,R7
0628 F0             2242             MOVX    @DPTR,A
                    2243     ;  P2ET_INTCNT= ET_1ST;      // event counter period =1
                    2244                             ; SOURCE LINE # 407
0629 90E02D         2245             MOV     DPTR,#0E02DH
062C E0             2246             MOVX    A,@DPTR
062D FF             2247             MOV     R7,A
062E EF             2248             MOV     A,R7
062F 54F3           2249             ANL     A,#0F3H
0631 FF             2250             MOV     R7,A
0632 EF             2251             MOV     A,R7
0633 4404           2252             ORL     A,#04H
0635 FF             2253             MOV     R7,A
0636 EF             2254             MOV     A,R7
0637 F0             2255             MOVX    @DPTR,A
                    2256     ;  P2ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2257                             ; SOURCE LINE # 408
0638 90E02C         2258             MOV     DPTR,#0E02CH
063B E0             2259             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    36

063C FF             2260             MOV     R7,A
063D EF             2261             MOV     A,R7
063E 54FC           2262             ANL     A,#0FCH
0640 FF             2263             MOV     R7,A
0641 EF             2264             MOV     A,R7
0642 4401           2265             ORL     A,#01H
0644 FF             2266             MOV     R7,A
0645 EF             2267             MOV     A,R7
0646 F0             2268             MOVX    @DPTR,A
                    2269     ;  P2ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2270                             ; SOURCE LINE # 409
0647 90E02C         2271             MOV     DPTR,#0E02CH
064A E0             2272             MOVX    A,@DPTR
064B FF             2273             MOV     R7,A
064C EF             2274             MOV     A,R7
064D 54F3           2275             ANL     A,#0F3H
064F FF             2276             MOV     R7,A
0650 EF             2277             MOV     A,R7
0651 4404           2278             ORL     A,#04H
0653 FF             2279             MOV     R7,A
0654 EF             2280             MOV     A,R7
0655 F0             2281             MOVX    @DPTR,A
                    2282     ;  P2ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2283                             ; SOURCE LINE # 410
0656 90E02C         2284             MOV     DPTR,#0E02CH
0659 E0             2285             MOVX    A,@DPTR
065A FF             2286             MOV     R7,A
065B EF             2287             MOV     A,R7
065C 54CF           2288             ANL     A,#0CFH
065E FF             2289             MOV     R7,A
065F EF             2290             MOV     A,R7
0660 F0             2291             MOVX    @DPTR,A
                    2292     ;  P2ET_SOCBCNT=ET_DISABLE;
                    2293                             ; SOURCE LINE # 411
0661 90E02C         2294             MOV     DPTR,#0E02CH
0664 E0             2295             MOVX    A,@DPTR
0665 FF             2296             MOV     R7,A
0666 EF             2297             MOV     A,R7
0667 543F           2298             ANL     A,#03FH
0669 FF             2299             MOV     R7,A
066A EF             2300             MOV     A,R7
066B F0             2301             MOVX    @DPTR,A
                    2302     ;  
                    2303     ;  P3ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2304                             ; SOURCE LINE # 413
066C 90E043         2305             MOV     DPTR,#0E043H
066F E0             2306             MOVX    A,@DPTR
0670 FF             2307             MOV     R7,A
0671 EF             2308             MOV     A,R7
0672 54FC           2309             ANL     A,#0FCH
0674 FF             2310             MOV     R7,A
0675 EF             2311             MOV     A,R7
0676 4401           2312             ORL     A,#01H
0678 FF             2313             MOV     R7,A
0679 EF             2314             MOV     A,R7
067A F0             2315             MOVX    @DPTR,A
                    2316     ;  P3ET_INTCNT= ET_1ST;      // event counter period =1
                    2317                             ; SOURCE LINE # 414
067B 90E043         2318             MOV     DPTR,#0E043H
067E E0             2319             MOVX    A,@DPTR
067F FF             2320             MOV     R7,A
0680 EF             2321             MOV     A,R7
0681 54F3           2322             ANL     A,#0F3H
0683 FF             2323             MOV     R7,A
0684 EF             2324             MOV     A,R7
0685 4404           2325             ORL     A,#04H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    37

0687 FF             2326             MOV     R7,A
0688 EF             2327             MOV     A,R7
0689 F0             2328             MOVX    @DPTR,A
                    2329     ;  P3ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2330                             ; SOURCE LINE # 415
068A 90E042         2331             MOV     DPTR,#0E042H
068D E0             2332             MOVX    A,@DPTR
068E FF             2333             MOV     R7,A
068F EF             2334             MOV     A,R7
0690 54FC           2335             ANL     A,#0FCH
0692 FF             2336             MOV     R7,A
0693 EF             2337             MOV     A,R7
0694 4401           2338             ORL     A,#01H
0696 FF             2339             MOV     R7,A
0697 EF             2340             MOV     A,R7
0698 F0             2341             MOVX    @DPTR,A
                    2342     ;  P3ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2343                             ; SOURCE LINE # 416
0699 90E042         2344             MOV     DPTR,#0E042H
069C E0             2345             MOVX    A,@DPTR
069D FF             2346             MOV     R7,A
069E EF             2347             MOV     A,R7
069F 54F3           2348             ANL     A,#0F3H
06A1 FF             2349             MOV     R7,A
06A2 EF             2350             MOV     A,R7
06A3 4404           2351             ORL     A,#04H
06A5 FF             2352             MOV     R7,A
06A6 EF             2353             MOV     A,R7
06A7 F0             2354             MOVX    @DPTR,A
                    2355     ;  P3ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2356                             ; SOURCE LINE # 417
06A8 90E042         2357             MOV     DPTR,#0E042H
06AB E0             2358             MOVX    A,@DPTR
06AC FF             2359             MOV     R7,A
06AD EF             2360             MOV     A,R7
06AE 54CF           2361             ANL     A,#0CFH
06B0 FF             2362             MOV     R7,A
06B1 EF             2363             MOV     A,R7
06B2 F0             2364             MOVX    @DPTR,A
                    2365     ;  P3ET_SOCBCNT=ET_DISABLE;
                    2366                             ; SOURCE LINE # 418
06B3 90E042         2367             MOV     DPTR,#0E042H
06B6 E0             2368             MOVX    A,@DPTR
06B7 FF             2369             MOV     R7,A
06B8 EF             2370             MOV     A,R7
06B9 543F           2371             ANL     A,#03FH
06BB FF             2372             MOV     R7,A
06BC EF             2373             MOV     A,R7
06BD F0             2374             MOVX    @DPTR,A
                    2375     ;       
                    2376     ;  P4ET_INTPRD=ET_1ST;        //generate interrupt on 1st event
                    2377                             ; SOURCE LINE # 420
06BE 90E059         2378             MOV     DPTR,#0E059H
06C1 E0             2379             MOVX    A,@DPTR
06C2 FF             2380             MOV     R7,A
06C3 EF             2381             MOV     A,R7
06C4 54FC           2382             ANL     A,#0FCH
06C6 FF             2383             MOV     R7,A
06C7 EF             2384             MOV     A,R7
06C8 4401           2385             ORL     A,#01H
06CA FF             2386             MOV     R7,A
06CB EF             2387             MOV     A,R7
06CC F0             2388             MOVX    @DPTR,A
                    2389     ;  P4ET_INTCNT= ET_1ST;      // event counter period =1
                    2390                             ; SOURCE LINE # 421
06CD 90E059         2391             MOV     DPTR,#0E059H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    38

06D0 E0             2392             MOVX    A,@DPTR
06D1 FF             2393             MOV     R7,A
06D2 EF             2394             MOV     A,R7
06D3 54F3           2395             ANL     A,#0F3H
06D5 FF             2396             MOV     R7,A
06D6 EF             2397             MOV     A,R7
06D7 4404           2398             ORL     A,#04H
06D9 FF             2399             MOV     R7,A
06DA EF             2400             MOV     A,R7
06DB F0             2401             MOVX    @DPTR,A
                    2402     ;  P4ET_SOCAPRD=ET_1ST;      //generate SOCA pulse on 1at event
                    2403                             ; SOURCE LINE # 422
06DC 90E058         2404             MOV     DPTR,#0E058H
06DF E0             2405             MOVX    A,@DPTR
06E0 FF             2406             MOV     R7,A
06E1 EF             2407             MOV     A,R7
06E2 54FC           2408             ANL     A,#0FCH
06E4 FF             2409             MOV     R7,A
06E5 EF             2410             MOV     A,R7
06E6 4401           2411             ORL     A,#01H
06E8 FF             2412             MOV     R7,A
06E9 EF             2413             MOV     A,R7
06EA F0             2414             MOVX    @DPTR,A
                    2415     ;  P4ET_SOCACNT=ET_1ST;      // SOCA event counter =1
                    2416                             ; SOURCE LINE # 423
06EB 90E058         2417             MOV     DPTR,#0E058H
06EE E0             2418             MOVX    A,@DPTR
06EF FF             2419             MOV     R7,A
06F0 EF             2420             MOV     A,R7
06F1 54F3           2421             ANL     A,#0F3H
06F3 FF             2422             MOV     R7,A
06F4 EF             2423             MOV     A,R7
06F5 4404           2424             ORL     A,#04H
06F7 FF             2425             MOV     R7,A
06F8 EF             2426             MOV     A,R7
06F9 F0             2427             MOVX    @DPTR,A
                    2428     ;  P4ET_SOCBPRD=ET_DISABLE;  //SOCB is not used
                    2429                             ; SOURCE LINE # 424
06FA 90E058         2430             MOV     DPTR,#0E058H
06FD E0             2431             MOVX    A,@DPTR
06FE FF             2432             MOV     R7,A
06FF EF             2433             MOV     A,R7
0700 54CF           2434             ANL     A,#0CFH
0702 FF             2435             MOV     R7,A
0703 EF             2436             MOV     A,R7
0704 F0             2437             MOVX    @DPTR,A
                    2438     ;  P4ET_SOCBCNT=ET_DISABLE;
                    2439                             ; SOURCE LINE # 425
0705 90E058         2440             MOV     DPTR,#0E058H
0708 E0             2441             MOVX    A,@DPTR
0709 FF             2442             MOV     R7,A
070A EF             2443             MOV     A,R7
070B 543F           2444             ANL     A,#03FH
070D FF             2445             MOV     R7,A
070E EF             2446             MOV     A,R7
070F F0             2447             MOVX    @DPTR,A
                    2448     ;       
                    2449     ; 
                    2450     ; 
                    2451     ; 
                    2452     ; 
                    2453     ; //set PWM period
                    2454     ; 
                    2455     ; 
                    2456     ; 
                    2457     ;       P1TBPRD = 0x07D0;                                               // pwm period is 0x
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    39

                             0190@8MHz 10KHz 0x7D0@40MHz; 0x031f?
                    2458                             ; SOURCE LINE # 435
0710 75A207         2459             MOV     P1TBPRD+01H,#07H
0713 75A1D0         2460             MOV     P1TBPRD,#0D0H
                    2461     ;       P2TBPRD = 0x07D0;
                    2462                             ; SOURCE LINE # 436
0716 75C207         2463             MOV     P2TBPRD+01H,#07H
0719 75C1D0         2464             MOV     P2TBPRD,#0D0H
                    2465     ;   P3TBPRD = 0x07D0;
                    2466                             ; SOURCE LINE # 437
071C 75D207         2467             MOV     P3TBPRD+01H,#07H
071F 75D1D0         2468             MOV     P3TBPRD,#0D0H
                    2469     ;   P4TBPRD = 0x07D0;
                    2470                             ; SOURCE LINE # 438
0722 75E207         2471             MOV     P4TBPRD+01H,#07H
0725 75E1D0         2472             MOV     P4TBPRD,#0D0H
                    2473     ; 
                    2474     ; 
                    2475     ; 
                    2476     ;       P1CMPA = 0x03E8;                                                // CMPA counter val
                             ue
                    2477                             ; SOURCE LINE # 442
0728 75A403         2478             MOV     P1CMPA+01H,#03H
072B 75A3E8         2479             MOV     P1CMPA,#0E8H
                    2480     ;       P2CMPA = 0x03E8;
                    2481                             ; SOURCE LINE # 443
072E 75C403         2482             MOV     P2CMPA+01H,#03H
0731 75C3E8         2483             MOV     P2CMPA,#0E8H
                    2484     ;       P3CMPA = 0x03E8;
                    2485                             ; SOURCE LINE # 444
0734 75D403         2486             MOV     P3CMPA+01H,#03H
0737 75D3E8         2487             MOV     P3CMPA,#0E8H
                    2488     ;       P4CMPA = 0x03E8;
                    2489                             ; SOURCE LINE # 445
073A 75E403         2490             MOV     P4CMPA+01H,#03H
073D 75E3E8         2491             MOV     P4CMPA,#0E8H
                    2492     ;       
                    2493     ;       P1CMPB = 0x0190;                                                // CMPA counter val
                             ue
                    2494                             ; SOURCE LINE # 447
0740 75A601         2495             MOV     P1CMPB+01H,#01H
0743 75A590         2496             MOV     P1CMPB,#090H
                    2497     ;       P2CMPB = 0x0190;
                    2498                             ; SOURCE LINE # 448
0746 75C601         2499             MOV     P2CMPB+01H,#01H
0749 75C590         2500             MOV     P2CMPB,#090H
                    2501     ;       P3CMPB = 0x0190;
                    2502                             ; SOURCE LINE # 449
074C 75D601         2503             MOV     P3CMPB+01H,#01H
074F 75D590         2504             MOV     P3CMPB,#090H
                    2505     ;       P4CMPB = 0x0190;
                    2506                             ; SOURCE LINE # 450
0752 75E601         2507             MOV     P4CMPB+01H,#01H
0755 75E590         2508             MOV     P4CMPB,#090H
                    2509     ;       
                    2510     ;       
                    2511     ; 
                    2512     ;       TBCLKSYNC = 1;                                  // all epwm channel synchronize ena
                             ble
                    2513                             ; SOURCE LINE # 454
0758 90E000         2514             MOV     DPTR,#0E000H
075B E0             2515             MOVX    A,@DPTR
075C FF             2516             MOV     R7,A
075D EF             2517             MOV     A,R7
075E 4401           2518             ORL     A,#01H
0760 FF             2519             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    40

0761 EF             2520             MOV     A,R7
0762 F0             2521             MOVX    @DPTR,A
                    2522     ; 
                    2523     ;       CLR_EPWM1_INT();
                    2524                             ; SOURCE LINE # 456
0763 43B601         2525             ORL     P1ETCLR,#01H
                    2526     ;       CLR_EPWM2_INT();
                    2527                             ; SOURCE LINE # 457
0766 43CE01         2528             ORL     P2ETCLR,#01H
                    2529     ;   CLR_EPWM3_INT();
                    2530                             ; SOURCE LINE # 458
0769 43DE01         2531             ORL     P3ETCLR,#01H
                    2532     ;       CLR_EPWM4_INT();
                    2533                             ; SOURCE LINE # 459
076C 43F601         2534             ORL     P4ETCLR,#01H
                    2535     ;       
                    2536     ;       
                    2537     ;       I2FR = 1;                //rising edge triger interrupt
                    2538                             ; SOURCE LINE # 462
076F D2CD           2539             SETB    I2FR
                    2540     ;       EX2 = 1;                                                                // enable e
                             pwm1,2,3 interrupt
                    2541                             ; SOURCE LINE # 463
0771 D2B9           2542             SETB    EX2
                    2543     ;       //ex3 = 1;                                                              // enable e
                             pwm4 interrupt
                    2544     ; }
                    2545                             ; SOURCE LINE # 465
0773                2546     ?C0014:
0773 22             2547             RET     
                    2548     ; END OF Initepwm
                    2549     
                    2550     ; 
                    2551     ; 
                    2552     ; void InitComparator(void)
                    2553     
----                2554             RSEG  ?PR?InitComparator?INITIAL
0000                2555     InitComparator:
                    2556             USING   0
                    2557                             ; SOURCE LINE # 468
                    2558     ; {
                    2559                             ; SOURCE LINE # 469
                    2560     ;       
                    2561     ;               P21_FN= CFG2;                                                            //
                              P21 output COMP1
                    2562                             ; SOURCE LINE # 471
0000 90E0E1         2563             MOV     DPTR,#0E0E1H
0003 E0             2564             MOVX    A,@DPTR
0004 FF             2565             MOV     R7,A
0005 EF             2566             MOV     A,R7
0006 54F3           2567             ANL     A,#0F3H
0008 FF             2568             MOV     R7,A
0009 EF             2569             MOV     A,R7
000A 4408           2570             ORL     A,#08H
000C FF             2571             MOV     R7,A
000D EF             2572             MOV     A,R7
000E F0             2573             MOVX    @DPTR,A
                    2574     ;               P14_FN= CFG2;                    // P14 output COMP2
                    2575                             ; SOURCE LINE # 472
000F 90E0DA         2576             MOV     DPTR,#0E0DAH
0012 E0             2577             MOVX    A,@DPTR
0013 FF             2578             MOV     R7,A
0014 EF             2579             MOV     A,R7
0015 54FC           2580             ANL     A,#0FCH
0017 FF             2581             MOV     R7,A
0018 EF             2582             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    41

0019 4402           2583             ORL     A,#02H
001B FF             2584             MOV     R7,A
001C EF             2585             MOV     A,R7
001D F0             2586             MOVX    @DPTR,A
                    2587     ;               P13_FN= CFG2;                    // P13 output COMP3
                    2588                             ; SOURCE LINE # 473
001E 90E0DB         2589             MOV     DPTR,#0E0DBH
0021 E0             2590             MOVX    A,@DPTR
0022 FF             2591             MOV     R7,A
0023 EF             2592             MOV     A,R7
0024 543F           2593             ANL     A,#03FH
0026 FF             2594             MOV     R7,A
0027 EF             2595             MOV     A,R7
0028 4480           2596             ORL     A,#080H
002A FF             2597             MOV     R7,A
002B EF             2598             MOV     A,R7
002C F0             2599             MOVX    @DPTR,A
                    2600     ;               P12_FN= CFG2;                    // P12 output COMP4
                    2601                             ; SOURCE LINE # 474
002D 90E0DB         2602             MOV     DPTR,#0E0DBH
0030 E0             2603             MOVX    A,@DPTR
0031 FF             2604             MOV     R7,A
0032 EF             2605             MOV     A,R7
0033 54CF           2606             ANL     A,#0CFH
0035 FF             2607             MOV     R7,A
0036 EF             2608             MOV     A,R7
0037 4420           2609             ORL     A,#020H
0039 FF             2610             MOV     R7,A
003A EF             2611             MOV     A,R7
003B F0             2612             MOVX    @DPTR,A
                    2613     ;               
                    2614     ;       
                    2615     ;       
                    2616     ;               C1PDO1PD=CFG1;                                                          //C
                             OMP1 power on and OP1 power off
                    2617                             ; SOURCE LINE # 478
003C 90E0A4         2618             MOV     DPTR,#0E0A4H
003F E0             2619             MOVX    A,@DPTR
0040 FF             2620             MOV     R7,A
0041 EF             2621             MOV     A,R7
0042 54FC           2622             ANL     A,#0FCH
0044 FF             2623             MOV     R7,A
0045 EF             2624             MOV     A,R7
0046 4401           2625             ORL     A,#01H
0048 FF             2626             MOV     R7,A
0049 EF             2627             MOV     A,R7
004A F0             2628             MOVX    @DPTR,A
                    2629     ;               C2PDO2PD=CFG1;                                                          //C
                             OMP2 power on and OP2 power off
                    2630                             ; SOURCE LINE # 479
004B 90E0A4         2631             MOV     DPTR,#0E0A4H
004E E0             2632             MOVX    A,@DPTR
004F FF             2633             MOV     R7,A
0050 EF             2634             MOV     A,R7
0051 54F3           2635             ANL     A,#0F3H
0053 FF             2636             MOV     R7,A
0054 EF             2637             MOV     A,R7
0055 4404           2638             ORL     A,#04H
0057 FF             2639             MOV     R7,A
0058 EF             2640             MOV     A,R7
0059 F0             2641             MOVX    @DPTR,A
                    2642     ;               C3PDO3PD=CFG1;                                                          //C
                             OMP3 power on and OP3 power off
                    2643                             ; SOURCE LINE # 480
005A 90E0A4         2644             MOV     DPTR,#0E0A4H
005D E0             2645             MOVX    A,@DPTR
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    42

005E FF             2646             MOV     R7,A
005F EF             2647             MOV     A,R7
0060 54CF           2648             ANL     A,#0CFH
0062 FF             2649             MOV     R7,A
0063 EF             2650             MOV     A,R7
0064 4410           2651             ORL     A,#010H
0066 FF             2652             MOV     R7,A
0067 EF             2653             MOV     A,R7
0068 F0             2654             MOVX    @DPTR,A
                    2655     ;               C4PD=0;                                                                    
                                                  //COMP4 power on
                    2656                             ; SOURCE LINE # 481
0069 90E0A4         2657             MOV     DPTR,#0E0A4H
006C E0             2658             MOVX    A,@DPTR
006D FF             2659             MOV     R7,A
006E EF             2660             MOV     A,R7
006F 54BF           2661             ANL     A,#0BFH
0071 FF             2662             MOV     R7,A
0072 EF             2663             MOV     A,R7
0073 F0             2664             MOVX    @DPTR,A
                    2665     ;       
                    2666     ;       
                    2667     ;       
                    2668     ;               C1_INT_SEL=CFG2;                                                        //C
                             OMP1 at rising/falling edge triiger 
                    2669                             ; SOURCE LINE # 485
0074 90E0C6         2670             MOV     DPTR,#0E0C6H
0077 E0             2671             MOVX    A,@DPTR
0078 FF             2672             MOV     R7,A
0079 EF             2673             MOV     A,R7
007A 54FE           2674             ANL     A,#0FEH
007C FF             2675             MOV     R7,A
007D EF             2676             MOV     A,R7
007E F0             2677             MOVX    @DPTR,A
                    2678     ;               C2_INT_SEL=CFG2;                                                        //C
                             OMP2 at rising/falling edge triiger
                    2679                             ; SOURCE LINE # 486
007F 90E0C6         2680             MOV     DPTR,#0E0C6H
0082 E0             2681             MOVX    A,@DPTR
0083 FF             2682             MOV     R7,A
0084 EF             2683             MOV     A,R7
0085 54FD           2684             ANL     A,#0FDH
0087 FF             2685             MOV     R7,A
0088 EF             2686             MOV     A,R7
0089 F0             2687             MOVX    @DPTR,A
                    2688     ;               C3_INT_SEL=CFG2;                                                        //C
                             OMP3 at rising/falling edge triiger
                    2689                             ; SOURCE LINE # 487
008A 90E0C6         2690             MOV     DPTR,#0E0C6H
008D E0             2691             MOVX    A,@DPTR
008E FF             2692             MOV     R7,A
008F EF             2693             MOV     A,R7
0090 54FB           2694             ANL     A,#0FBH
0092 FF             2695             MOV     R7,A
0093 EF             2696             MOV     A,R7
0094 F0             2697             MOVX    @DPTR,A
                    2698     ;               C4_INT_SEL=CFG2;                                                        //C
                             OMP4 at rising/falling edge triiger
                    2699                             ; SOURCE LINE # 488
0095 90E0C6         2700             MOV     DPTR,#0E0C6H
0098 E0             2701             MOVX    A,@DPTR
0099 FF             2702             MOV     R7,A
009A EF             2703             MOV     A,R7
009B 54F7           2704             ANL     A,#0F7H
009D FF             2705             MOV     R7,A
009E EF             2706             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    43

009F F0             2707             MOVX    @DPTR,A
                    2708     ;       
                    2709     ;       
                    2710     ;               C1_EN=1;                                                                   
                                                  //C1 interrupt enable
                    2711                             ; SOURCE LINE # 491
00A0 90E0EB         2712             MOV     DPTR,#0E0EBH
00A3 E0             2713             MOVX    A,@DPTR
00A4 FF             2714             MOV     R7,A
00A5 EF             2715             MOV     A,R7
00A6 4401           2716             ORL     A,#01H
00A8 FF             2717             MOV     R7,A
00A9 EF             2718             MOV     A,R7
00AA F0             2719             MOVX    @DPTR,A
                    2720     ;               C2_EN=1;                                                                   
                                                  //C2 interrupt enalbe
                    2721                             ; SOURCE LINE # 492
00AB 90E0EB         2722             MOV     DPTR,#0E0EBH
00AE E0             2723             MOVX    A,@DPTR
00AF FF             2724             MOV     R7,A
00B0 EF             2725             MOV     A,R7
00B1 4402           2726             ORL     A,#02H
00B3 FF             2727             MOV     R7,A
00B4 EF             2728             MOV     A,R7
00B5 F0             2729             MOVX    @DPTR,A
                    2730     ;               C3_EN=1;                                                                   
                                                  //C3 interrupt enalbe
                    2731                             ; SOURCE LINE # 493
00B6 90E0EB         2732             MOV     DPTR,#0E0EBH
00B9 E0             2733             MOVX    A,@DPTR
00BA FF             2734             MOV     R7,A
00BB EF             2735             MOV     A,R7
00BC 4404           2736             ORL     A,#04H
00BE FF             2737             MOV     R7,A
00BF EF             2738             MOV     A,R7
00C0 F0             2739             MOVX    @DPTR,A
                    2740     ;               C4_EN=1;                                                                   
                                                  //C4 interrupt enalbe
                    2741                             ; SOURCE LINE # 494
00C1 90E0EB         2742             MOV     DPTR,#0E0EBH
00C4 E0             2743             MOVX    A,@DPTR
00C5 FF             2744             MOV     R7,A
00C6 EF             2745             MOV     A,R7
00C7 4408           2746             ORL     A,#08H
00C9 FF             2747             MOV     R7,A
00CA EF             2748             MOV     A,R7
00CB F0             2749             MOVX    @DPTR,A
                    2750     ;               
                    2751     ;               
                    2752     ;               C1INT=0;                                                                   
                                                  //clear C1 INT flag
                    2753                             ; SOURCE LINE # 497
00CC 90E0C7         2754             MOV     DPTR,#0E0C7H
00CF E0             2755             MOVX    A,@DPTR
00D0 FF             2756             MOV     R7,A
00D1 EF             2757             MOV     A,R7
00D2 54FE           2758             ANL     A,#0FEH
00D4 FF             2759             MOV     R7,A
00D5 EF             2760             MOV     A,R7
00D6 F0             2761             MOVX    @DPTR,A
                    2762     ;               C2INT=0;                                                                   
                                                  //clear C2 INT flag
                    2763                             ; SOURCE LINE # 498
00D7 90E0C7         2764             MOV     DPTR,#0E0C7H
00DA E0             2765             MOVX    A,@DPTR
00DB FF             2766             MOV     R7,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    44

00DC EF             2767             MOV     A,R7
00DD 54FD           2768             ANL     A,#0FDH
00DF FF             2769             MOV     R7,A
00E0 EF             2770             MOV     A,R7
00E1 F0             2771             MOVX    @DPTR,A
                    2772     ;               C3INT=0;                                                                   
                                                  //clear C3 INT flag
                    2773                             ; SOURCE LINE # 499
00E2 90E0C7         2774             MOV     DPTR,#0E0C7H
00E5 E0             2775             MOVX    A,@DPTR
00E6 FF             2776             MOV     R7,A
00E7 EF             2777             MOV     A,R7
00E8 54FB           2778             ANL     A,#0FBH
00EA FF             2779             MOV     R7,A
00EB EF             2780             MOV     A,R7
00EC F0             2781             MOVX    @DPTR,A
                    2782     ;               C4INT=0;                                                                   
                                                  //clear C4 INT flag
                    2783                             ; SOURCE LINE # 500
00ED 90E0C7         2784             MOV     DPTR,#0E0C7H
00F0 E0             2785             MOVX    A,@DPTR
00F1 FF             2786             MOV     R7,A
00F2 EF             2787             MOV     A,R7
00F3 54F7           2788             ANL     A,#0F7H
00F5 FF             2789             MOV     R7,A
00F6 EF             2790             MOV     A,R7
00F7 F0             2791             MOVX    @DPTR,A
                    2792     ;       
                    2793     ;               INT_CPU=1;                    //pass C234 interrupt to EX4
                    2794                             ; SOURCE LINE # 502
00F8 90E0EB         2795             MOV     DPTR,#0E0EBH
00FB E0             2796             MOVX    A,@DPTR
00FC FF             2797             MOV     R7,A
00FD EF             2798             MOV     A,R7
00FE 4410           2799             ORL     A,#010H
0100 FF             2800             MOV     R7,A
0101 EF             2801             MOV     A,R7
0102 F0             2802             MOVX    @DPTR,A
                    2803     ;       
                    2804     ;               EX4=1;
                    2805                             ; SOURCE LINE # 504
0103 D2BB           2806             SETB    EX4
                    2807     ;               EX1=1;
                    2808                             ; SOURCE LINE # 505
0105 D2AA           2809             SETB    EX1
                    2810     ;               IE1=0;
                    2811                             ; SOURCE LINE # 506
0107 C28B           2812             CLR     IE1
                    2813     ;               IEX4=0;
                    2814                             ; SOURCE LINE # 507
0109 C2C3           2815             CLR     IEX4
                    2816     ; }
                    2817                             ; SOURCE LINE # 508
010B                2818     ?C0015:
010B 22             2819             RET     
                    2820     ; END OF InitComparator
                    2821     
                    2822     ; 
                    2823     ; 
                    2824     ; 
                    2825     ; void InitWatchDog(void)
                    2826     
----                2827             RSEG  ?PR?InitWatchDog?INITIAL
0000                2828     InitWatchDog:
                    2829             USING   0
                    2830                             ; SOURCE LINE # 512
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    45

                    2831     ; {
                    2832                             ; SOURCE LINE # 513
                    2833     ;               WDTREL = 0xFF;
                    2834                             ; SOURCE LINE # 514
0000 7586FF         2835             MOV     WDTREL,#0FFH
                    2836     ;       WDT = 1;
                    2837                             ; SOURCE LINE # 515
0003 D2AE           2838             SETB    WDT
                    2839     ;       SWDT = 1;
                    2840                             ; SOURCE LINE # 516
0005 D2BE           2841             SETB    SWDT
                    2842     ;     P1_FN_L = P1_FN_L & 0xFC;               //p1_0 as GPIO
                    2843                             ; SOURCE LINE # 517
0007 90E0DB         2844             MOV     DPTR,#0E0DBH
000A E0             2845             MOVX    A,@DPTR
000B FF             2846             MOV     R7,A
000C EF             2847             MOV     A,R7
000D 54FC           2848             ANL     A,#0FCH
000F FF             2849             MOV     R7,A
0010 EF             2850             MOV     A,R7
0011 F0             2851             MOVX    @DPTR,A
                    2852     ;     P1_DD = P1_DD & 0xFE;                     //p1_0 as output
                    2853                             ; SOURCE LINE # 518
0012 90E0DC         2854             MOV     DPTR,#0E0DCH
0015 E0             2855             MOVX    A,@DPTR
0016 FF             2856             MOV     R7,A
0017 EF             2857             MOV     A,R7
0018 54FE           2858             ANL     A,#0FEH
001A FF             2859             MOV     R7,A
001B EF             2860             MOV     A,R7
001C F0             2861             MOVX    @DPTR,A
                    2862     ; }
                    2863                             ; SOURCE LINE # 519
001D                2864     ?C0016:
001D 22             2865             RET     
                    2866     ; END OF InitWatchDog
                    2867     
                    2868     ; 
                    2869     ; 
                    2870     ; 
                    2871     ; 
                    2872     ; #define GPIO(pin,fn_cfg,in_out,res_en_dis,pull_up_dwn,drive_4_8ma )  FN_##pin=fn_cfg;DD_#
                             #pin=in_out;PE_##pin=res_en_dis;PS_##pin=pull_up_dwn;DS_##pin=drive_4_8ma;
                    2873     ; 
                    2874     ; void InitGPIO(void)
                    2875     
----                2876             RSEG  ?PR?InitGPIO?INITIAL
0000                2877     InitGPIO:
                    2878             USING   0
                    2879                             ; SOURCE LINE # 526
                    2880     ; {
                    2881                             ; SOURCE LINE # 527
                    2882     ;               P0_FN_L = 0x00;                                                            
                                  // P00 ~ P03as GPIO
                    2883                             ; SOURCE LINE # 528
0000 90E0D5         2884             MOV     DPTR,#0E0D5H
0003 E4             2885             CLR     A
0004 F0             2886             MOVX    @DPTR,A
                    2887     ;               P0_FN_H = 0x00;                                                            
                                  // P04 ~ P07 as GPIO
                    2888                             ; SOURCE LINE # 529
0005 90E0D4         2889             MOV     DPTR,#0E0D4H
0008 E4             2890             CLR     A
0009 F0             2891             MOVX    @DPTR,A
                    2892     ;               P0_DD = 0x00;                                                              
                                          //      P00 ~  P07 intput
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    46

                    2893                             ; SOURCE LINE # 530
000A 90E0D6         2894             MOV     DPTR,#0E0D6H
000D E4             2895             CLR     A
000E F0             2896             MOVX    @DPTR,A
                    2897     ;               P0_PE = 0xFF;                                                              
                                          // output resistor enable       
                    2898                             ; SOURCE LINE # 531
000F 90E0D8         2899             MOV     DPTR,#0E0D8H
0012 74FF           2900             MOV     A,#0FFH
0014 F0             2901             MOVX    @DPTR,A
                    2902     ;               P0_DS = 0x00;                                                              
                                          //drive current =4mA
                    2903                             ; SOURCE LINE # 532
0015 90E0D7         2904             MOV     DPTR,#0E0D7H
0018 E4             2905             CLR     A
0019 F0             2906             MOVX    @DPTR,A
                    2907     ;               P0_PS=  0x00;                                                              
                                          //pull down resistor 
                    2908                             ; SOURCE LINE # 533
001A 90E0D9         2909             MOV     DPTR,#0E0D9H
001D E4             2910             CLR     A
001E F0             2911             MOVX    @DPTR,A
                    2912     ;       
                    2913     ;               P1_FN_L = 0x00;                                                            
                                  // P10 ~ P13 as GPIO
                    2914                             ; SOURCE LINE # 535
001F 90E0DB         2915             MOV     DPTR,#0E0DBH
0022 E4             2916             CLR     A
0023 F0             2917             MOVX    @DPTR,A
                    2918     ;               P1_FN_H = 0x00;                                                            
                                  // P14 ~ P17 as GPIO
                    2919                             ; SOURCE LINE # 536
0024 90E0DA         2920             MOV     DPTR,#0E0DAH
0027 E4             2921             CLR     A
0028 F0             2922             MOVX    @DPTR,A
                    2923     ;               P1_DD = 0x00;                                                              
                                          // P10 ~ P17 intput
                    2924                             ; SOURCE LINE # 537
0029 90E0DC         2925             MOV     DPTR,#0E0DCH
002C E4             2926             CLR     A
002D F0             2927             MOVX    @DPTR,A
                    2928     ;               P1_PE = 0xFF;                                                              
                                          // output resistor enable       
                    2929                             ; SOURCE LINE # 538
002E 90E0DE         2930             MOV     DPTR,#0E0DEH
0031 74FF           2931             MOV     A,#0FFH
0033 F0             2932             MOVX    @DPTR,A
                    2933     ;               P1_DS = 0x00;                                                              
                                          //drive current =4mA
                    2934                             ; SOURCE LINE # 539
0034 90E0DD         2935             MOV     DPTR,#0E0DDH
0037 E4             2936             CLR     A
0038 F0             2937             MOVX    @DPTR,A
                    2938     ;               P1_PS=  0x00;                                                              
                                          //pull down resistor 
                    2939                             ; SOURCE LINE # 540
0039 90E0DF         2940             MOV     DPTR,#0E0DFH
003C E4             2941             CLR     A
003D F0             2942             MOVX    @DPTR,A
                    2943     ;       
                    2944     ;               P2_FN_L = 0x00;                                                            
                                  // P20 ~ P23 as GPIO
                    2945                             ; SOURCE LINE # 542
003E 90E0E1         2946             MOV     DPTR,#0E0E1H
0041 E4             2947             CLR     A
0042 F0             2948             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    47

                    2949     ;               P2_FN_H = 0x00;                                                            
                                  // P24 ~ P27 as GPIO
                    2950                             ; SOURCE LINE # 543
0043 90E0E0         2951             MOV     DPTR,#0E0E0H
0046 E4             2952             CLR     A
0047 F0             2953             MOVX    @DPTR,A
                    2954     ;               P2_DD = 0x00;                                                              
                                          // P20~ P27 intput
                    2955                             ; SOURCE LINE # 544
0048 90E0E2         2956             MOV     DPTR,#0E0E2H
004B E4             2957             CLR     A
004C F0             2958             MOVX    @DPTR,A
                    2959     ;               P2_PE = 0xFF;                                                              
                                          // pull/down resistor enable    
                    2960                             ; SOURCE LINE # 545
004D 90E0E4         2961             MOV     DPTR,#0E0E4H
0050 74FF           2962             MOV     A,#0FFH
0052 F0             2963             MOVX    @DPTR,A
                    2964     ;               P2_DS = 0x00;                                                              
                                          //drive current =4mA
                    2965                             ; SOURCE LINE # 546
0053 90E0E3         2966             MOV     DPTR,#0E0E3H
0056 E4             2967             CLR     A
0057 F0             2968             MOVX    @DPTR,A
                    2969     ;               P2_PS=  0x00;                                                              
                                          //pull down resistor 
                    2970                             ; SOURCE LINE # 547
0058 90E0E5         2971             MOV     DPTR,#0E0E5H
005B E4             2972             CLR     A
005C F0             2973             MOVX    @DPTR,A
                    2974     ;       
                    2975     ;       // use P26 and P00 as output
                    2976     ;       
                    2977     ;     P00_FN= CFG0;                      // P00 as GPIO
                    2978                             ; SOURCE LINE # 551
005D 90E0D5         2979             MOV     DPTR,#0E0D5H
0060 E0             2980             MOVX    A,@DPTR
0061 FF             2981             MOV     R7,A
0062 EF             2982             MOV     A,R7
0063 54FC           2983             ANL     A,#0FCH
0065 FF             2984             MOV     R7,A
0066 EF             2985             MOV     A,R7
0067 F0             2986             MOVX    @DPTR,A
                    2987     ;     P00_DD = OUTPUT;               //P00 as output
                    2988                             ; SOURCE LINE # 552
0068 90E0D6         2989             MOV     DPTR,#0E0D6H
006B E0             2990             MOVX    A,@DPTR
006C FF             2991             MOV     R7,A
006D EF             2992             MOV     A,R7
006E 4401           2993             ORL     A,#01H
0070 FF             2994             MOV     R7,A
0071 EF             2995             MOV     A,R7
0072 F0             2996             MOVX    @DPTR,A
                    2997     ;     P00_PE = RES_DIS;               //P00 pull resistor off
                    2998                             ; SOURCE LINE # 553
0073 90E0D8         2999             MOV     DPTR,#0E0D8H
0076 E0             3000             MOVX    A,@DPTR
0077 FF             3001             MOV     R7,A
0078 EF             3002             MOV     A,R7
0079 54FE           3003             ANL     A,#0FEH
007B FF             3004             MOV     R7,A
007C EF             3005             MOV     A,R7
007D F0             3006             MOVX    @DPTR,A
                    3007     ;               P00_DS = I_4MA;
                    3008                             ; SOURCE LINE # 554
007E 90E0D7         3009             MOV     DPTR,#0E0D7H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    48

0081 E0             3010             MOVX    A,@DPTR
0082 FF             3011             MOV     R7,A
0083 EF             3012             MOV     A,R7
0084 54FE           3013             ANL     A,#0FEH
0086 FF             3014             MOV     R7,A
0087 EF             3015             MOV     A,R7
0088 F0             3016             MOVX    @DPTR,A
                    3017     ; 
                    3018     ;                       
                    3019     ;                       GPIO(P20,CFG1,INPUT,RES_EN,PULL_DOWN,I_4MA);                       
                                  //P20 as EXT2
                    3020                             ; SOURCE LINE # 557
0089 90E0E1         3021             MOV     DPTR,#0E0E1H
008C E0             3022             MOVX    A,@DPTR
008D FF             3023             MOV     R7,A
008E EF             3024             MOV     A,R7
008F 54FC           3025             ANL     A,#0FCH
0091 FF             3026             MOV     R7,A
0092 EF             3027             MOV     A,R7
0093 4401           3028             ORL     A,#01H
0095 FF             3029             MOV     R7,A
0096 EF             3030             MOV     A,R7
0097 F0             3031             MOVX    @DPTR,A
0098 90E0E2         3032             MOV     DPTR,#0E0E2H
009B E0             3033             MOVX    A,@DPTR
009C FF             3034             MOV     R7,A
009D EF             3035             MOV     A,R7
009E 54FE           3036             ANL     A,#0FEH
00A0 FF             3037             MOV     R7,A
00A1 EF             3038             MOV     A,R7
00A2 F0             3039             MOVX    @DPTR,A
00A3 90E0E4         3040             MOV     DPTR,#0E0E4H
00A6 E0             3041             MOVX    A,@DPTR
00A7 FF             3042             MOV     R7,A
00A8 EF             3043             MOV     A,R7
00A9 4401           3044             ORL     A,#01H
00AB FF             3045             MOV     R7,A
00AC EF             3046             MOV     A,R7
00AD F0             3047             MOVX    @DPTR,A
00AE 90E0E5         3048             MOV     DPTR,#0E0E5H
00B1 E0             3049             MOVX    A,@DPTR
00B2 FF             3050             MOV     R7,A
00B3 EF             3051             MOV     A,R7
00B4 54FE           3052             ANL     A,#0FEH
00B6 FF             3053             MOV     R7,A
00B7 EF             3054             MOV     A,R7
00B8 F0             3055             MOVX    @DPTR,A
00B9 90E0E3         3056             MOV     DPTR,#0E0E3H
00BC E0             3057             MOVX    A,@DPTR
00BD FF             3058             MOV     R7,A
00BE EF             3059             MOV     A,R7
00BF 54FE           3060             ANL     A,#0FEH
00C1 FF             3061             MOV     R7,A
00C2 EF             3062             MOV     A,R7
00C3 F0             3063             MOVX    @DPTR,A
                    3064     ;                       GPIO(P15,CFG2,INPUT,RES_EN,PULL_DOWN,I_4MA);                       
                                  //P15 as TIMER3 T_EX
                    3065                             ; SOURCE LINE # 558
00C4 90E0DA         3066             MOV     DPTR,#0E0DAH
00C7 E0             3067             MOVX    A,@DPTR
00C8 FF             3068             MOV     R7,A
00C9 EF             3069             MOV     A,R7
00CA 54F3           3070             ANL     A,#0F3H
00CC FF             3071             MOV     R7,A
00CD EF             3072             MOV     A,R7
00CE 4408           3073             ORL     A,#08H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    49

00D0 FF             3074             MOV     R7,A
00D1 EF             3075             MOV     A,R7
00D2 F0             3076             MOVX    @DPTR,A
00D3 90E0DC         3077             MOV     DPTR,#0E0DCH
00D6 E0             3078             MOVX    A,@DPTR
00D7 FF             3079             MOV     R7,A
00D8 EF             3080             MOV     A,R7
00D9 54DF           3081             ANL     A,#0DFH
00DB FF             3082             MOV     R7,A
00DC EF             3083             MOV     A,R7
00DD F0             3084             MOVX    @DPTR,A
00DE 90E0DE         3085             MOV     DPTR,#0E0DEH
00E1 E0             3086             MOVX    A,@DPTR
00E2 FF             3087             MOV     R7,A
00E3 EF             3088             MOV     A,R7
00E4 4420           3089             ORL     A,#020H
00E6 FF             3090             MOV     R7,A
00E7 EF             3091             MOV     A,R7
00E8 F0             3092             MOVX    @DPTR,A
00E9 90E0DF         3093             MOV     DPTR,#0E0DFH
00EC E0             3094             MOVX    A,@DPTR
00ED FF             3095             MOV     R7,A
00EE EF             3096             MOV     A,R7
00EF 54DF           3097             ANL     A,#0DFH
00F1 FF             3098             MOV     R7,A
00F2 EF             3099             MOV     A,R7
00F3 F0             3100             MOVX    @DPTR,A
00F4 90E0DD         3101             MOV     DPTR,#0E0DDH
00F7 E0             3102             MOVX    A,@DPTR
00F8 FF             3103             MOV     R7,A
00F9 EF             3104             MOV     A,R7
00FA 54DF           3105             ANL     A,#0DFH
00FC FF             3106             MOV     R7,A
00FD EF             3107             MOV     A,R7
00FE F0             3108             MOVX    @DPTR,A
                    3109     ;                       GPIO(P04,CFG0,OUTPUT,RES_EN,PULL_DOWN,I_4MA);                      
                                  //use P14 for timer0 ouput to test timer3 capture
                    3110                             ; SOURCE LINE # 559
00FF 90E0D4         3111             MOV     DPTR,#0E0D4H
0102 E0             3112             MOVX    A,@DPTR
0103 FF             3113             MOV     R7,A
0104 EF             3114             MOV     A,R7
0105 54FC           3115             ANL     A,#0FCH
0107 FF             3116             MOV     R7,A
0108 EF             3117             MOV     A,R7
0109 F0             3118             MOVX    @DPTR,A
010A 90E0D6         3119             MOV     DPTR,#0E0D6H
010D E0             3120             MOVX    A,@DPTR
010E FF             3121             MOV     R7,A
010F EF             3122             MOV     A,R7
0110 4410           3123             ORL     A,#010H
0112 FF             3124             MOV     R7,A
0113 EF             3125             MOV     A,R7
0114 F0             3126             MOVX    @DPTR,A
0115 90E0D8         3127             MOV     DPTR,#0E0D8H
0118 E0             3128             MOVX    A,@DPTR
0119 FF             3129             MOV     R7,A
011A EF             3130             MOV     A,R7
011B 4410           3131             ORL     A,#010H
011D FF             3132             MOV     R7,A
011E EF             3133             MOV     A,R7
011F F0             3134             MOVX    @DPTR,A
0120 90E0D9         3135             MOV     DPTR,#0E0D9H
0123 E0             3136             MOVX    A,@DPTR
0124 FF             3137             MOV     R7,A
0125 EF             3138             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    50

0126 54EF           3139             ANL     A,#0EFH
0128 FF             3140             MOV     R7,A
0129 EF             3141             MOV     A,R7
012A F0             3142             MOVX    @DPTR,A
012B 90E0D7         3143             MOV     DPTR,#0E0D7H
012E E0             3144             MOVX    A,@DPTR
012F FF             3145             MOV     R7,A
0130 EF             3146             MOV     A,R7
0131 54EF           3147             ANL     A,#0EFH
0133 FF             3148             MOV     R7,A
0134 EF             3149             MOV     A,R7
0135 F0             3150             MOVX    @DPTR,A
                    3151     ;                       GPIO(P26,CFG0,OUTPUT,RES_DIS,PULL_DOWN,I_4MA);                  //P
                             26 for LED indication
                    3152                             ; SOURCE LINE # 560
0136 90E0E0         3153             MOV     DPTR,#0E0E0H
0139 E0             3154             MOVX    A,@DPTR
013A FF             3155             MOV     R7,A
013B EF             3156             MOV     A,R7
013C 54CF           3157             ANL     A,#0CFH
013E FF             3158             MOV     R7,A
013F EF             3159             MOV     A,R7
0140 F0             3160             MOVX    @DPTR,A
0141 90E0E2         3161             MOV     DPTR,#0E0E2H
0144 E0             3162             MOVX    A,@DPTR
0145 FF             3163             MOV     R7,A
0146 EF             3164             MOV     A,R7
0147 4440           3165             ORL     A,#040H
0149 FF             3166             MOV     R7,A
014A EF             3167             MOV     A,R7
014B F0             3168             MOVX    @DPTR,A
014C 90E0E4         3169             MOV     DPTR,#0E0E4H
014F E0             3170             MOVX    A,@DPTR
0150 FF             3171             MOV     R7,A
0151 EF             3172             MOV     A,R7
0152 54BF           3173             ANL     A,#0BFH
0154 FF             3174             MOV     R7,A
0155 EF             3175             MOV     A,R7
0156 F0             3176             MOVX    @DPTR,A
0157 90E0E5         3177             MOV     DPTR,#0E0E5H
015A E0             3178             MOVX    A,@DPTR
015B FF             3179             MOV     R7,A
015C EF             3180             MOV     A,R7
015D 54BF           3181             ANL     A,#0BFH
015F FF             3182             MOV     R7,A
0160 EF             3183             MOV     A,R7
0161 F0             3184             MOVX    @DPTR,A
0162 90E0E3         3185             MOV     DPTR,#0E0E3H
0165 E0             3186             MOVX    A,@DPTR
0166 FF             3187             MOV     R7,A
0167 EF             3188             MOV     A,R7
0168 54BF           3189             ANL     A,#0BFH
016A FF             3190             MOV     R7,A
016B EF             3191             MOV     A,R7
016C F0             3192             MOVX    @DPTR,A
                    3193     ;       
                    3194     ; }
                    3195                             ; SOURCE LINE # 562
016D                3196     ?C0017:
016D 22             3197             RET     
                    3198     ; END OF InitGPIO
                    3199     
                    3200     ; 
                    3201     ; void InitTimer01(void)
                    3202     
----                3203             RSEG  ?PR?InitTimer01?INITIAL
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    51

0000                3204     InitTimer01:
                    3205                             ; SOURCE LINE # 564
                    3206     ; {
                    3207                             ; SOURCE LINE # 565
                    3208     ;               T01_DIV_L= 0x05;                 //clock divider is 122, must write T01_DIV
                             _L first;
                    3209                             ; SOURCE LINE # 566
0000 90E0EF         3210             MOV     DPTR,#0E0EFH
0003 7405           3211             MOV     A,#05H
0005 F0             3212             MOVX    @DPTR,A
                    3213     ;         T01_DIV_H= 0x00;                
                    3214                             ; SOURCE LINE # 567
0006 90E0EE         3215             MOV     DPTR,#0E0EEH
0009 E4             3216             CLR     A
000A F0             3217             MOVX    @DPTR,A
                    3218     ;       TMOD = 0x10;                   //timer1 is 16bit timer, timer0 is 13 bit
                    3219                             ; SOURCE LINE # 568
000B 758910         3220             MOV     TMOD,#010H
                    3221     ;     TL0 = 0x0;
                    3222                             ; SOURCE LINE # 569
000E 758A00         3223             MOV     TL0,#00H
                    3224     ;     TH0= 0xfe;
                    3225                             ; SOURCE LINE # 570
0011 758CFE         3226             MOV     TH0,#0FEH
                    3227     ;               
                    3228     ;               TL1=0x0;
                    3229                             ; SOURCE LINE # 572
0014 758B00         3230             MOV     TL1,#00H
                    3231     ;               TH1=0x0;
                    3232                             ; SOURCE LINE # 573
0017 758D00         3233             MOV     TH1,#00H
                    3234     ;       
                    3235     ;       
                    3236     ;     ET0 = 1;                                //enable timer0 overflow interrupt
                    3237                             ; SOURCE LINE # 576
001A D2A9           3238             SETB    ET0
                    3239     ;     ET1 = 1;                                //enable timer1 overflow interrupt
                    3240                             ; SOURCE LINE # 577
001C D2AB           3241             SETB    ET1
                    3242     ;               TR0= 1;                                //start timer0
                    3243                             ; SOURCE LINE # 578
001E D28C           3244             SETB    TR0
                    3245     ;               TR1 = 1;    
                    3246                             ; SOURCE LINE # 579
0020 D28E           3247             SETB    TR1
                    3248     ; }
                    3249                             ; SOURCE LINE # 580
0022                3250     ?C0018:
0022 22             3251             RET     
                    3252     ; END OF InitTimer01
                    3253     
                    3254     ; 
                    3255     ; void InitTimer3(void)
                    3256     
----                3257             RSEG  ?PR?InitTimer3?INITIAL
0000                3258     InitTimer3:
                    3259             USING   0
                    3260                             ; SOURCE LINE # 582
                    3261     ; {
                    3262                             ; SOURCE LINE # 583
                    3263     ;       T3PS = 0;                                                               // no divid
                             er
                    3264                             ; SOURCE LINE # 584
0000 90E0C9         3265             MOV     DPTR,#0E0C9H
0003 E4             3266             CLR     A
0004 F0             3267             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    52

                    3268     ;       T3RC= 0;               //reset T3 capture register
                    3269                             ; SOURCE LINE # 585
0005 90E0CC         3270             MOV     DPTR,#0E0CCH
0008 E4             3271             CLR     A
0009 F0             3272             MOVX    @DPTR,A
000A A3             3273             INC     DPTR
000B E4             3274             CLR     A
000C F0             3275             MOVX    @DPTR,A
                    3276     ;       T3CTR=0;               //reset T3 counter
                    3277                             ; SOURCE LINE # 586
000D 90E0CA         3278             MOV     DPTR,#0E0CAH
0010 E4             3279             CLR     A
0011 F0             3280             MOVX    @DPTR,A
0012 A3             3281             INC     DPTR
0013 E4             3282             CLR     A
0014 F0             3283             MOVX    @DPTR,A
                    3284     ;       T3CT=0;                //capture clock from cpu
                    3285                             ; SOURCE LINE # 587
0015 90E0C8         3286             MOV     DPTR,#0E0C8H
0018 E0             3287             MOVX    A,@DPTR
0019 FF             3288             MOV     R7,A
001A EF             3289             MOV     A,R7
001B 54FD           3290             ANL     A,#0FDH
001D FF             3291             MOV     R7,A
001E EF             3292             MOV     A,R7
001F F0             3293             MOVX    @DPTR,A
                    3294     ;       T3CPRL=1;             //capture mode select
                    3295                             ; SOURCE LINE # 588
0020 90E0C8         3296             MOV     DPTR,#0E0C8H
0023 E0             3297             MOVX    A,@DPTR
0024 FF             3298             MOV     R7,A
0025 EF             3299             MOV     A,R7
0026 4401           3300             ORL     A,#01H
0028 FF             3301             MOV     R7,A
0029 EF             3302             MOV     A,R7
002A F0             3303             MOVX    @DPTR,A
                    3304     ;       T3EXEN=1;             //enable T3 external EX pin
                    3305                             ; SOURCE LINE # 589
002B 90E0C8         3306             MOV     DPTR,#0E0C8H
002E E0             3307             MOVX    A,@DPTR
002F FF             3308             MOV     R7,A
0030 EF             3309             MOV     A,R7
0031 4408           3310             ORL     A,#08H
0033 FF             3311             MOV     R7,A
0034 EF             3312             MOV     A,R7
0035 F0             3313             MOVX    @DPTR,A
                    3314     ;       T3EX_INV=0;           //T3 EX pin ,trigger on rising edge
                    3315                             ; SOURCE LINE # 590
0036 90E08A         3316             MOV     DPTR,#0E08AH
0039 E0             3317             MOVX    A,@DPTR
003A FF             3318             MOV     R7,A
003B EF             3319             MOV     A,R7
003C 54FE           3320             ANL     A,#0FEH
003E FF             3321             MOV     R7,A
003F EF             3322             MOV     A,R7
0040 F0             3323             MOVX    @DPTR,A
                    3324     ;       T3TF_EINT        =1;                      // timer3 overflow interrupt enable
                    3325                             ; SOURCE LINE # 591
0041 90E0C8         3326             MOV     DPTR,#0E0C8H
0044 E0             3327             MOVX    A,@DPTR
0045 FF             3328             MOV     R7,A
0046 EF             3329             MOV     A,R7
0047 4420           3330             ORL     A,#020H
0049 FF             3331             MOV     R7,A
004A EF             3332             MOV     A,R7
004B F0             3333             MOVX    @DPTR,A
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    53

                    3334     ;       T3TR = 1;                                     // start timer3 
                    3335                             ; SOURCE LINE # 592
004C 90E0C8         3336             MOV     DPTR,#0E0C8H
004F E0             3337             MOVX    A,@DPTR
0050 FF             3338             MOV     R7,A
0051 EF             3339             MOV     A,R7
0052 4404           3340             ORL     A,#04H
0054 FF             3341             MOV     R7,A
0055 EF             3342             MOV     A,R7
0056 F0             3343             MOVX    @DPTR,A
                    3344     ;       T3TF=0;               //clear T3 overflow flag
                    3345                             ; SOURCE LINE # 593
0057 90E0C8         3346             MOV     DPTR,#0E0C8H
005A E0             3347             MOVX    A,@DPTR
005B FF             3348             MOV     R7,A
005C EF             3349             MOV     A,R7
005D 547F           3350             ANL     A,#07FH
005F FF             3351             MOV     R7,A
0060 EF             3352             MOV     A,R7
0061 F0             3353             MOVX    @DPTR,A
                    3354     ;       T3EXF=0;              //clear T3 EX trigger flag
                    3355                             ; SOURCE LINE # 594
0062 90E0C8         3356             MOV     DPTR,#0E0C8H
0065 E0             3357             MOVX    A,@DPTR
0066 FF             3358             MOV     R7,A
0067 EF             3359             MOV     A,R7
0068 54BF           3360             ANL     A,#0BFH
006A FF             3361             MOV     R7,A
006B EF             3362             MOV     A,R7
006C F0             3363             MOVX    @DPTR,A
                    3364     ;       IE1=0;                //clear  EX1 interrupt flag
                    3365                             ; SOURCE LINE # 595
006D C28B           3366             CLR     IE1
                    3367     ;        EX1=1;               //enable EX1 interrupt
                    3368                             ; SOURCE LINE # 596
006F D2AA           3369             SETB    EX1
                    3370     ; }
                    3371                             ; SOURCE LINE # 597
0071                3372     ?C0019:
0071 22             3373             RET     
                    3374     ; END OF InitTimer3
                    3375     
                    3376     ; 
                    3377     ; void InitTimer4(void)
                    3378     
----                3379             RSEG  ?PR?InitTimer4?INITIAL
0000                3380     InitTimer4:
                    3381             USING   0
                    3382                             ; SOURCE LINE # 599
                    3383     ; {
                    3384                             ; SOURCE LINE # 600
                    3385     ;       T4PS = 0;                                                               // no divid
                             er
                    3386                             ; SOURCE LINE # 601
0000 90E0CF         3387             MOV     DPTR,#0E0CFH
0003 E4             3388             CLR     A
0004 F0             3389             MOVX    @DPTR,A
                    3390     ;       T4RC = 0xE0C0;
                    3391                             ; SOURCE LINE # 602
0005 90E0D2         3392             MOV     DPTR,#0E0D2H
0008 74E0           3393             MOV     A,#0E0H
000A F0             3394             MOVX    @DPTR,A
000B A3             3395             INC     DPTR
000C 74C0           3396             MOV     A,#0C0H
000E F0             3397             MOVX    @DPTR,A
                    3398     ; 
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    54

                    3399     ;       T4TF_EINT        =1;                                                    // timer4 o
                             verflow interrupt enable
                    3400                             ; SOURCE LINE # 604
000F 90E0CE         3401             MOV     DPTR,#0E0CEH
0012 E0             3402             MOVX    A,@DPTR
0013 FF             3403             MOV     R7,A
0014 EF             3404             MOV     A,R7
0015 4420           3405             ORL     A,#020H
0017 FF             3406             MOV     R7,A
0018 EF             3407             MOV     A,R7
0019 F0             3408             MOVX    @DPTR,A
                    3409     ;       T4TR = 1;                               // start timer4
                    3410                             ; SOURCE LINE # 605
001A 90E0CE         3411             MOV     DPTR,#0E0CEH
001D E0             3412             MOVX    A,@DPTR
001E FF             3413             MOV     R7,A
001F EF             3414             MOV     A,R7
0020 4404           3415             ORL     A,#04H
0022 FF             3416             MOV     R7,A
0023 EF             3417             MOV     A,R7
0024 F0             3418             MOVX    @DPTR,A
                    3419     ;       CLR_T4_INT();
                    3420                             ; SOURCE LINE # 606
0025 53FEF0         3421             ANL     INT_REG4,#0F0H
                    3422     ;       EX6 = 1;
                    3423                             ; SOURCE LINE # 607
0028 D2BD           3424             SETB    EX6
                    3425     ;       IEX6=0;
                    3426                             ; SOURCE LINE # 608
002A C2C5           3427             CLR     IEX6
                    3428     ; }
                    3429                             ; SOURCE LINE # 609
002C                3430     ?C0020:
002C 22             3431             RET     
                    3432     ; END OF InitTimer4
                    3433     
                    3434     ; void InitTimer5(void)
                    3435     
----                3436             RSEG  ?PR?InitTimer5?INITIAL
0000                3437     InitTimer5:
                    3438             USING   0
                    3439                             ; SOURCE LINE # 610
                    3440     ; {
                    3441                             ; SOURCE LINE # 611
                    3442     ;       T5PS = 0;                                                                          
                                          // no divider
                    3443                             ; SOURCE LINE # 612
0000 90E0F4         3444             MOV     DPTR,#0E0F4H
0003 E4             3445             CLR     A
0004 F0             3446             MOVX    @DPTR,A
                    3447     ;       T5RC = 0x10C0;
                    3448                             ; SOURCE LINE # 613
0005 90E0F7         3449             MOV     DPTR,#0E0F7H
0008 7410           3450             MOV     A,#010H
000A F0             3451             MOVX    @DPTR,A
000B A3             3452             INC     DPTR
000C 74C0           3453             MOV     A,#0C0H
000E F0             3454             MOVX    @DPTR,A
                    3455     ;       
                    3456     ;       T5TF_EINT        =1;                                                            // 
                             timer4 overflow interrupt enable
                    3457                             ; SOURCE LINE # 615
000F 90E0F3         3458             MOV     DPTR,#0E0F3H
0012 E0             3459             MOVX    A,@DPTR
0013 FF             3460             MOV     R7,A
0014 EF             3461             MOV     A,R7
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    55

0015 4420           3462             ORL     A,#020H
0017 FF             3463             MOV     R7,A
0018 EF             3464             MOV     A,R7
0019 F0             3465             MOVX    @DPTR,A
                    3466     ;       T5TR = 1;                                                                          
                                          // start timer4
                    3467                             ; SOURCE LINE # 616
001A 90E0F3         3468             MOV     DPTR,#0E0F3H
001D E0             3469             MOVX    A,@DPTR
001E FF             3470             MOV     R7,A
001F EF             3471             MOV     A,R7
0020 4404           3472             ORL     A,#04H
0022 FF             3473             MOV     R7,A
0023 EF             3474             MOV     A,R7
0024 F0             3475             MOVX    @DPTR,A
                    3476     ;       T5TF=0;                                                                            
                                          // clear interrupt flag
                    3477                             ; SOURCE LINE # 617
0025 90E0F3         3478             MOV     DPTR,#0E0F3H
0028 E0             3479             MOVX    A,@DPTR
0029 FF             3480             MOV     R7,A
002A EF             3481             MOV     A,R7
002B 547F           3482             ANL     A,#07FH
002D FF             3483             MOV     R7,A
002E EF             3484             MOV     A,R7
002F F0             3485             MOVX    @DPTR,A
                    3486     ; 
                    3487     ;       
                    3488     ;       I3FR=1;
                    3489                             ; SOURCE LINE # 620
0030 D2CE           3490             SETB    I3FR
                    3491     ;       EX3 = 1;
                    3492                             ; SOURCE LINE # 621
0032 D2BA           3493             SETB    EX3
                    3494     ;       IEX3=0;
                    3495                             ; SOURCE LINE # 622
0034 C2C2           3496             CLR     IEX3
                    3497     ; }
                    3498                             ; SOURCE LINE # 623
0036                3499     ?C0021:
0036 22             3500             RET     
                    3501     ; END OF InitTimer5
                    3502     
                    3503     ; void InitTimer6(void)
                    3504     
----                3505             RSEG  ?PR?InitTimer6?INITIAL
0000                3506     InitTimer6:
                    3507             USING   0
                    3508                             ; SOURCE LINE # 624
                    3509     ; {
                    3510                             ; SOURCE LINE # 625
                    3511     ;       T6PS = 0;                                                                          
                                          // no divider
                    3512                             ; SOURCE LINE # 626
0000 90E0FA         3513             MOV     DPTR,#0E0FAH
0003 E4             3514             CLR     A
0004 F0             3515             MOVX    @DPTR,A
                    3516     ;       T6RC = 0x10C0;
                    3517                             ; SOURCE LINE # 627
0005 90E0FD         3518             MOV     DPTR,#0E0FDH
0008 7410           3519             MOV     A,#010H
000A F0             3520             MOVX    @DPTR,A
000B A3             3521             INC     DPTR
000C 74C0           3522             MOV     A,#0C0H
000E F0             3523             MOVX    @DPTR,A
                    3524     ;       
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    56

                    3525     ;       T6TF_EINT        =1;                                                    // timer4 o
                             verflow interrupt enable
                    3526                             ; SOURCE LINE # 629
000F 90E0F9         3527             MOV     DPTR,#0E0F9H
0012 E0             3528             MOVX    A,@DPTR
0013 FF             3529             MOV     R7,A
0014 EF             3530             MOV     A,R7
0015 4420           3531             ORL     A,#020H
0017 FF             3532             MOV     R7,A
0018 EF             3533             MOV     A,R7
0019 F0             3534             MOVX    @DPTR,A
                    3535     ;       T6TR = 1;                                                                          
                                  // start timer4
                    3536                             ; SOURCE LINE # 630
001A 90E0F9         3537             MOV     DPTR,#0E0F9H
001D E0             3538             MOVX    A,@DPTR
001E FF             3539             MOV     R7,A
001F EF             3540             MOV     A,R7
0020 4404           3541             ORL     A,#04H
0022 FF             3542             MOV     R7,A
0023 EF             3543             MOV     A,R7
0024 F0             3544             MOVX    @DPTR,A
                    3545     ;       T6TF=0;                                                                            
                                  // clear interrupt flag
                    3546                             ; SOURCE LINE # 631
0025 90E0F9         3547             MOV     DPTR,#0E0F9H
0028 E0             3548             MOVX    A,@DPTR
0029 FF             3549             MOV     R7,A
002A EF             3550             MOV     A,R7
002B 547F           3551             ANL     A,#07FH
002D FF             3552             MOV     R7,A
002E EF             3553             MOV     A,R7
002F F0             3554             MOVX    @DPTR,A
                    3555     ; 
                    3556     ;       
                    3557     ; 
                    3558     ;       EX5 = 1;
                    3559                             ; SOURCE LINE # 635
0030 D2BC           3560             SETB    EX5
                    3561     ;       IEX5=0;
                    3562                             ; SOURCE LINE # 636
0032 C2C4           3563             CLR     IEX5
                    3564     ; }
                    3565                             ; SOURCE LINE # 637
0034                3566     ?C0022:
0034 22             3567             RET     
                    3568     ; END OF InitTimer6
                    3569     
                    3570     ; void SystemClock(void)
                    3571     
----                3572             RSEG  ?PR?SystemClock?INITIAL
0000                3573     SystemClock:
                    3574             USING   0
                    3575                             ; SOURCE LINE # 638
                    3576     ; {
                    3577                             ; SOURCE LINE # 639
                    3578     ;     RC80M_RES = 0x2e;
                    3579                             ; SOURCE LINE # 640
0000 90E0B2         3580             MOV     DPTR,#0E0B2H
0003 742E           3581             MOV     A,#02EH
0005 F0             3582             MOVX    @DPTR,A
                    3583     ;         #pragma asm
                    3584     ;               nop
0006 00             3585               nop
                    3586     ;               nop
0007 00             3587               nop
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    57

                    3588     ;               nop
0008 00             3589               nop
                    3590     ;               nop
0009 00             3591               nop
                    3592     ;               nop
000A 00             3593               nop
                    3594     ;               nop
000B 00             3595               nop
                    3596     ;               nop
000C 00             3597               nop
                    3598     ;               nop
000D 00             3599               nop
                    3600     ;               nop
000E 00             3601               nop
                    3602     ;               nop
000F 00             3603               nop
                    3604     ;               nop
0010 00             3605               nop
                    3606     ;               nop
0011 00             3607               nop
                    3608     ;               nop
0012 00             3609               nop
                    3610     ;               nop
0013 00             3611               nop
                    3612     ;               nop
0014 00             3613               nop
                    3614     ;               nop
0015 00             3615               nop
                    3616     ;               nop
0016 00             3617               nop
                    3618     ;               nop
0017 00             3619               nop
                    3620     ;               nop
0018 00             3621               nop
                    3622     ;               nop
0019 00             3623               nop
                    3624     ;               nop
001A 00             3625               nop
                    3626     ;               nop
001B 00             3627               nop
                    3628     ;               nop
001C 00             3629               nop
                    3630     ;               nop
001D 00             3631               nop
                    3632     ;               nop
001E 00             3633               nop
                    3634     ;               nop
001F 00             3635               nop
                    3636     ;               nop
0020 00             3637               nop
                    3638     ;               nop
0021 00             3639               nop
                    3640     ;               nop
0022 00             3641               nop
                    3642     ;               nop
0023 00             3643               nop
                    3644     ;               nop
0024 00             3645               nop
                    3646     ;               nop
0025 00             3647               nop
                    3648     ;               nop
0026 00             3649               nop
                    3650     ;               #pragma endasm
                    3651     ;       
                    3652     ;         CLK_DIV_L = 0x02;
                    3653                             ; SOURCE LINE # 677
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    58

0027 90E0E7         3654             MOV     DPTR,#0E0E7H
002A 7402           3655             MOV     A,#02H
002C F0             3656             MOVX    @DPTR,A
                    3657     ;         CLK_DIV_H = 0x00;
                    3658                             ; SOURCE LINE # 678
002D 90E0E6         3659             MOV     DPTR,#0E0E6H
0030 E4             3660             CLR     A
0031 F0             3661             MOVX    @DPTR,A
                    3662     ;               
                    3663     ;               #pragma asm
                    3664     ;               nop
0032 00             3665               nop
                    3666     ;               nop
0033 00             3667               nop
                    3668     ;               nop
0034 00             3669               nop
                    3670     ;               nop
0035 00             3671               nop
                    3672     ;               nop
0036 00             3673               nop
                    3674     ;               nop
0037 00             3675               nop
                    3676     ;               nop
0038 00             3677               nop
                    3678     ;               nop
0039 00             3679               nop
                    3680     ;               nop
003A 00             3681               nop
                    3682     ;               nop
003B 00             3683               nop
                    3684     ;               nop
003C 00             3685               nop
                    3686     ;               nop
003D 00             3687               nop
                    3688     ;               nop
003E 00             3689               nop
                    3690     ;               nop
003F 00             3691               nop
                    3692     ;               nop
0040 00             3693               nop
                    3694     ;               nop
0041 00             3695               nop
                    3696     ;               nop
0042 00             3697               nop
                    3698     ;               nop
0043 00             3699               nop
                    3700     ;               nop
0044 00             3701               nop
                    3702     ;               nop
0045 00             3703               nop
                    3704     ;               nop
0046 00             3705               nop
                    3706     ;               nop
0047 00             3707               nop
                    3708     ;               nop
0048 00             3709               nop
                    3710     ;               nop
0049 00             3711               nop
                    3712     ;               nop
004A 00             3713               nop
                    3714     ;               nop
004B 00             3715               nop
                    3716     ;               nop
004C 00             3717               nop
                    3718     ;               nop
004D 00             3719               nop
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    59

                    3720     ;               nop
004E 00             3721               nop
                    3722     ;               nop
004F 00             3723               nop
                    3724     ;               nop
0050 00             3725               nop
                    3726     ;               nop
0051 00             3727               nop
                    3728     ;               #pragma endasm
                    3729     ; }
                    3730                             ; SOURCE LINE # 714
0052                3731     ?C0023:
0052 22             3732             RET     
                    3733     ; END OF SystemClock
                    3734     
                    3735     ; 
                    3736     ; 
                    3737     ; 
                    3738     ; 
                    3739     ; 
                    3740     ; 
                    3741     ; //initial UART1, there are 2 different ways to generate baudrate
                    3742     ; //way 1
                    3743     ; void sInitUART1(void)
                    3744     
----                3745             RSEG  ?PR?sInitUART1?INITIAL
0000                3746     sInitUART1:
                    3747                             ; SOURCE LINE # 723
                    3748     ; {
                    3749                             ; SOURCE LINE # 724
                    3750     ;       S0CON  = 0x50;                // set as 8-bit UART,  enable serial 0 reception, ena
                             ble serial 0 multiprocessor function
                    3751                             ; SOURCE LINE # 725
0000 759850         3752             MOV     S0CON,#050H
                    3753     ;     WDCON = 0x80;            // 0x80: baud rate = (2^smod) * Fclk / (64 * (2^10 - s0rel))
                             ;
                    3754                             ; SOURCE LINE # 726
0003 75D880         3755             MOV     WDCON,#080H
                    3756     ;                               // 0x00: baud rate = (2^smod) * Fclk / (32 * 12 * (256 - th
                             1));
                    3757     ;                               // smod = 0;    Fclk = system clock
                    3758     ;     S0RELL = 0xF3;             //Fclk = 8MHz, baud rate = 9600
                    3759                             ; SOURCE LINE # 729
0006 75AAF3         3760             MOV     S0RELL,#0F3H
                    3761     ;     S0RELH = 0x03;    
                    3762                             ; SOURCE LINE # 730
0009 75BA03         3763             MOV     S0RELH,#03H
                    3764     ; }
                    3765                             ; SOURCE LINE # 731
000C                3766     ?C0024:
000C 22             3767             RET     
                    3768     ; END OF sInitUART1
                    3769     
                    3770     ; 
                    3771     ; void sInitUART2(void)
                    3772     
----                3773             RSEG  ?PR?sInitUART2?INITIAL
0000                3774     sInitUART2:
                    3775                             ; SOURCE LINE # 733
                    3776     ; {
                    3777                             ; SOURCE LINE # 734
                    3778     ;     S1CON  = 0x90;                    //enable serial 1 reception, enable serial 0 multip
                             rocessor function
                    3779                             ; SOURCE LINE # 735
0000 759B90         3780             MOV     S1CON,#090H
                    3781     ;                                 //s1con.7 = 1: 8-bit UART(mode B)    s1con.7 = 0: 9-bit U
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    60

                             ART(mode A)
                    3782     ;     S1RELL = 0xE6;            //baud rate = Fclk / (32 * (2^10 - s0rel));
                    3783                             ; SOURCE LINE # 737
0003 759DE6         3784             MOV     S1RELL,#0E6H
                    3785     ;     S1RELH = 0x03;              //Fclk = 8MHz, baud rate = 9600
                    3786                             ; SOURCE LINE # 738
0006 75BB03         3787             MOV     S1RELH,#03H
                    3788     ; }
                    3789                             ; SOURCE LINE # 739
0009                3790     ?C0025:
0009 22             3791             RET     
                    3792     ; END OF sInitUART2
                    3793     
                    3794     ; 
                    3795     ; 
                    3796     ; void InitDAC(void)
                    3797     
----                3798             RSEG  ?PR?InitDAC?INITIAL
0000                3799     InitDAC:
                    3800             USING   0
                    3801                             ; SOURCE LINE # 742
                    3802     ; {
                    3803                             ; SOURCE LINE # 743
                    3804     ;               DAC1_PD=0;              //power up DAC1
                    3805                             ; SOURCE LINE # 744
0000 90E07A         3806             MOV     DPTR,#0E07AH
0003 E0             3807             MOVX    A,@DPTR
0004 FF             3808             MOV     R7,A
0005 EF             3809             MOV     A,R7
0006 54FB           3810             ANL     A,#0FBH
0008 FF             3811             MOV     R7,A
0009 EF             3812             MOV     A,R7
000A F0             3813             MOVX    @DPTR,A
                    3814     ;               DAC2_PD=0;              //power up DAC2
                    3815                             ; SOURCE LINE # 745
000B 90E07A         3816             MOV     DPTR,#0E07AH
000E E0             3817             MOVX    A,@DPTR
000F FF             3818             MOV     R7,A
0010 EF             3819             MOV     A,R7
0011 54FE           3820             ANL     A,#0FEH
0013 FF             3821             MOV     R7,A
0014 EF             3822             MOV     A,R7
0015 F0             3823             MOVX    @DPTR,A
                    3824     ;       DAC1_VREF=0;            //use 3.3V as vref
                    3825                             ; SOURCE LINE # 746
0016 90E07A         3826             MOV     DPTR,#0E07AH
0019 E0             3827             MOVX    A,@DPTR
001A FF             3828             MOV     R7,A
001B EF             3829             MOV     A,R7
001C 54F7           3830             ANL     A,#0F7H
001E FF             3831             MOV     R7,A
001F EF             3832             MOV     A,R7
0020 F0             3833             MOVX    @DPTR,A
                    3834     ;       DAC2_VREF=0;            //use 3.3V as vref
                    3835                             ; SOURCE LINE # 747
0021 90E07A         3836             MOV     DPTR,#0E07AH
0024 E0             3837             MOVX    A,@DPTR
0025 FF             3838             MOV     R7,A
0026 EF             3839             MOV     A,R7
0027 54FD           3840             ANL     A,#0FDH
0029 FF             3841             MOV     R7,A
002A EF             3842             MOV     A,R7
002B F0             3843             MOVX    @DPTR,A
                    3844     ;       ADC_DAC_SEL1=0; //select DAC output
                    3845                             ; SOURCE LINE # 748
002C 90E089         3846             MOV     DPTR,#0E089H
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    61

002F E0             3847             MOVX    A,@DPTR
0030 FF             3848             MOV     R7,A
0031 EF             3849             MOV     A,R7
0032 54FE           3850             ANL     A,#0FEH
0034 FF             3851             MOV     R7,A
0035 EF             3852             MOV     A,R7
0036 F0             3853             MOVX    @DPTR,A
                    3854     ;       ADC_DAC_SEL2=0; //select DAC output
                    3855                             ; SOURCE LINE # 749
0037 90E089         3856             MOV     DPTR,#0E089H
003A E0             3857             MOVX    A,@DPTR
003B FF             3858             MOV     R7,A
003C EF             3859             MOV     A,R7
003D 54FD           3860             ANL     A,#0FDH
003F FF             3861             MOV     R7,A
0040 EF             3862             MOV     A,R7
0041 F0             3863             MOVX    @DPTR,A
                    3864     ; }
                    3865                             ; SOURCE LINE # 750
0042                3866     ?C0026:
0042 22             3867             RET     
                    3868     ; END OF InitDAC
                    3869     
                    3870             END
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    62

SYMBOL TABLE LISTING
------ ----- -------


N A M E                        T Y P E  V A L U E   ATTRIBUTES

?C0001. . . . . . . . . . . .  C ADDR   001EH   R   SEG=?PR?INITEXT?INITIAL
?C0002. . . . . . . . . . . .  C ADDR   0019H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0003. . . . . . . . . . . .  C ADDR   0039H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0004. . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0005. . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0006. . . . . . . . . . . .  C ADDR   002DH   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0007. . . . . . . . . . . .  C ADDR   0030H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0008. . . . . . . . . . . .  C ADDR   0037H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0009. . . . . . . . . . . .  C ADDR   0045H   R   SEG=?PR?INITISDDEBUG?INITIAL
?C0010. . . . . . . . . . . .  C ADDR   0009H   R   SEG=?PR?INITBREAKPOINT?INITIAL
?C0011. . . . . . . . . . . .  C ADDR   000CH   R   SEG=?PR?EPWMOUTPUTDISABLE?INITIAL
?C0012. . . . . . . . . . . .  C ADDR   000CH   R   SEG=?PR?EPWMOUTPUTENABLE?INITIAL
?C0013. . . . . . . . . . . .  C ADDR   009CH   R   SEG=?PR?INITADC?INITIAL
?C0014. . . . . . . . . . . .  C ADDR   0773H   R   SEG=?PR?INITEPWM?INITIAL
?C0015. . . . . . . . . . . .  C ADDR   010BH   R   SEG=?PR?INITCOMPARATOR?INITIAL
?C0016. . . . . . . . . . . .  C ADDR   001DH   R   SEG=?PR?INITWATCHDOG?INITIAL
?C0017. . . . . . . . . . . .  C ADDR   016DH   R   SEG=?PR?INITGPIO?INITIAL
?C0018. . . . . . . . . . . .  C ADDR   0022H   R   SEG=?PR?INITTIMER01?INITIAL
?C0019. . . . . . . . . . . .  C ADDR   0071H   R   SEG=?PR?INITTIMER3?INITIAL
?C0020. . . . . . . . . . . .  C ADDR   002CH   R   SEG=?PR?INITTIMER4?INITIAL
?C0021. . . . . . . . . . . .  C ADDR   0036H   R   SEG=?PR?INITTIMER5?INITIAL
?C0022. . . . . . . . . . . .  C ADDR   0034H   R   SEG=?PR?INITTIMER6?INITIAL
?C0023. . . . . . . . . . . .  C ADDR   0052H   R   SEG=?PR?SYSTEMCLOCK?INITIAL
?C0024. . . . . . . . . . . .  C ADDR   000CH   R   SEG=?PR?SINITUART1?INITIAL
?C0025. . . . . . . . . . . .  C ADDR   0009H   R   SEG=?PR?SINITUART2?INITIAL
?C0026. . . . . . . . . . . .  C ADDR   0042H   R   SEG=?PR?INITDAC?INITIAL
?PR?EPWMOUTPUTDISABLE?INITIAL  C SEG    000DH       REL=UNIT
?PR?EPWMOUTPUTENABLE?INITIAL.  C SEG    000DH       REL=UNIT
?PR?INITADC?INITIAL . . . . .  C SEG    009DH       REL=UNIT
?PR?INITBREAKPOINT?INITIAL. .  C SEG    000AH       REL=UNIT
?PR?INITCOMPARATOR?INITIAL. .  C SEG    010CH       REL=UNIT
?PR?INITDAC?INITIAL . . . . .  C SEG    0043H       REL=UNIT
?PR?INITEPWM?INITIAL. . . . .  C SEG    0774H       REL=UNIT
?PR?INITEXT?INITIAL . . . . .  C SEG    001FH       REL=UNIT
?PR?INITGPIO?INITIAL. . . . .  C SEG    016EH       REL=UNIT
?PR?INITISDDEBUG?INITIAL. . .  C SEG    0046H       REL=UNIT
?PR?INITTIMER01?INITIAL . . .  C SEG    0023H       REL=UNIT
?PR?INITTIMER3?INITIAL. . . .  C SEG    0072H       REL=UNIT
?PR?INITTIMER4?INITIAL. . . .  C SEG    002DH       REL=UNIT
?PR?INITTIMER5?INITIAL. . . .  C SEG    0037H       REL=UNIT
?PR?INITTIMER6?INITIAL. . . .  C SEG    0035H       REL=UNIT
?PR?INITWATCHDOG?INITIAL. . .  C SEG    001EH       REL=UNIT
?PR?SINITUART1?INITIAL. . . .  C SEG    000DH       REL=UNIT
?PR?SINITUART2?INITIAL. . . .  C SEG    000AH       REL=UNIT
?PR?SYSTEMCLOCK?INITIAL . . .  C SEG    0053H       REL=UNIT
ACC . . . . . . . . . . . . .  D ADDR   00E0H   A   
ARCON . . . . . . . . . . . .  D ADDR   00EFH   A   
B . . . . . . . . . . . . . .  D ADDR   00F0H   A   
BPCTRL. . . . . . . . . . . .  D ADDR   0093H   A   
BREAKH. . . . . . . . . . . .  D ADDR   0095H   A   
BREAKL. . . . . . . . . . . .  D ADDR   0094H   A   
BSHCTL. . . . . . . . . . . .  D ADDR   00ABH   A   
BSHI_0. . . . . . . . . . . .  D ADDR   00ACH   A   
BSHI_1. . . . . . . . . . . .  D ADDR   00ADH   A   
BSHI_2. . . . . . . . . . . .  D ADDR   00AEH   A   
BSHI_3. . . . . . . . . . . .  D ADDR   00AFH   A   
BSHO_0. . . . . . . . . . . .  D ADDR   00BCH   A   
BSHO_1. . . . . . . . . . . .  D ADDR   00BDH   A   
BSHO_2. . . . . . . . . . . .  D ADDR   00BEH   A   
BSHO_3. . . . . . . . . . . .  D ADDR   00BFH   A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    63

CKCON . . . . . . . . . . . .  D ADDR   008EH   A   
CLK_DIV . . . . . . . . . . .  D ADDR   0091H   A   
CLK_PD_CON. . . . . . . . . .  D ADDR   008FH   A   
DPH . . . . . . . . . . . . .  D ADDR   0083H   A   
DPH1. . . . . . . . . . . . .  D ADDR   0085H   A   
DPL . . . . . . . . . . . . .  D ADDR   0082H   A   
DPL1. . . . . . . . . . . . .  D ADDR   0084H   A   
DPS . . . . . . . . . . . . .  D ADDR   0092H   A   
EADC. . . . . . . . . . . . .  B ADDR   00B8H.0 A   
EAL . . . . . . . . . . . . .  B ADDR   00A8H.7 A   
EPWMOUTPUTDISABLE . . . . . .  C ADDR   0000H   R   SEG=?PR?EPWMOUTPUTDISABLE?INITIAL
EPWMOUTPUTENABLE. . . . . . .  C ADDR   0000H   R   SEG=?PR?EPWMOUTPUTENABLE?INITIAL
ES. . . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ES0 . . . . . . . . . . . . .  B ADDR   00A8H.4 A   
ET0 . . . . . . . . . . . . .  B ADDR   00A8H.1 A   
ET1 . . . . . . . . . . . . .  B ADDR   00A8H.3 A   
EX0 . . . . . . . . . . . . .  B ADDR   00A8H.0 A   
EX1 . . . . . . . . . . . . .  B ADDR   00A8H.2 A   
EX2 . . . . . . . . . . . . .  B ADDR   00B8H.1 A   
EX3 . . . . . . . . . . . . .  B ADDR   00B8H.2 A   
EX4 . . . . . . . . . . . . .  B ADDR   00B8H.3 A   
EX5 . . . . . . . . . . . . .  B ADDR   00B8H.4 A   
EX6 . . . . . . . . . . . . .  B ADDR   00B8H.5 A   
I2FR. . . . . . . . . . . . .  B ADDR   00C8H.5 A   
I3FR. . . . . . . . . . . . .  B ADDR   00C8H.6 A   
IADC. . . . . . . . . . . . .  B ADDR   00C0H.0 A   
IE. . . . . . . . . . . . . .  D ADDR   00A8H   A   
IE0 . . . . . . . . . . . . .  B ADDR   0088H.1 A   
IE1 . . . . . . . . . . . . .  B ADDR   0088H.3 A   
IEN0. . . . . . . . . . . . .  D ADDR   00A8H   A   
IEN1. . . . . . . . . . . . .  D ADDR   00B8H   A   
IEN2. . . . . . . . . . . . .  D ADDR   009AH   A   
IEX2. . . . . . . . . . . . .  B ADDR   00C0H.1 A   
IEX3. . . . . . . . . . . . .  B ADDR   00C0H.2 A   
IEX4. . . . . . . . . . . . .  B ADDR   00C0H.3 A   
IEX5. . . . . . . . . . . . .  B ADDR   00C0H.4 A   
IEX6. . . . . . . . . . . . .  B ADDR   00C0H.5 A   
INITADC . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITADC?INITIAL
INITBREAKPOINT. . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITBREAKPOINT?INITIAL
INITCOMPARATOR. . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITCOMPARATOR?INITIAL
INITDAC . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITDAC?INITIAL
INITEPWM. . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITEPWM?INITIAL
INITEXT . . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITEXT?INITIAL
INITGPIO. . . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITGPIO?INITIAL
INITIAL . . . . . . . . . . .  N NUMB   -----       
INITISDDEBUG. . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITISDDEBUG?INITIAL
INITTIMER01 . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER01?INITIAL
INITTIMER3. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER3?INITIAL
INITTIMER4. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER4?INITIAL
INITTIMER5. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER5?INITIAL
INITTIMER6. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITTIMER6?INITIAL
INITWATCHDOG. . . . . . . . .  C ADDR   0000H   R   SEG=?PR?INITWATCHDOG?INITIAL
INT_REG1. . . . . . . . . . .  D ADDR   00F9H   A   
INT_REG2. . . . . . . . . . .  D ADDR   00FAH   A   
INT_REG3. . . . . . . . . . .  D ADDR   00FDH   A   
INT_REG4. . . . . . . . . . .  D ADDR   00FEH   A   
IP0 . . . . . . . . . . . . .  D ADDR   00A9H   A   
IP1 . . . . . . . . . . . . .  D ADDR   00B9H   A   
IRCON . . . . . . . . . . . .  D ADDR   00C0H   A   
IT0 . . . . . . . . . . . . .  B ADDR   0088H.0 A   
IT1 . . . . . . . . . . . . .  B ADDR   0088H.2 A   
MD0 . . . . . . . . . . . . .  D ADDR   00E9H   A   
MD1 . . . . . . . . . . . . .  D ADDR   00EAH   A   
MD2 . . . . . . . . . . . . .  D ADDR   00EBH   A   
MD3 . . . . . . . . . . . . .  D ADDR   00ECH   A   
MD4 . . . . . . . . . . . . .  D ADDR   00EDH   A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    64

MD5 . . . . . . . . . . . . .  D ADDR   00EEH   A   
MEM_CONFIG. . . . . . . . . .  D ADDR   00E8H   A   
P0. . . . . . . . . . . . . .  D ADDR   0080H   A   
P00 . . . . . . . . . . . . .  B ADDR   0080H.0 A   
P01 . . . . . . . . . . . . .  B ADDR   0080H.1 A   
P02 . . . . . . . . . . . . .  B ADDR   0080H.2 A   
P03 . . . . . . . . . . . . .  B ADDR   0080H.3 A   
P04 . . . . . . . . . . . . .  B ADDR   0080H.4 A   
P05 . . . . . . . . . . . . .  B ADDR   0080H.5 A   
P06 . . . . . . . . . . . . .  B ADDR   0080H.6 A   
P07 . . . . . . . . . . . . .  B ADDR   0080H.7 A   
P1. . . . . . . . . . . . . .  D ADDR   0090H   A   
P10 . . . . . . . . . . . . .  B ADDR   0090H.0 A   
P11 . . . . . . . . . . . . .  B ADDR   0090H.1 A   
P12 . . . . . . . . . . . . .  B ADDR   0090H.2 A   
P13 . . . . . . . . . . . . .  B ADDR   0090H.3 A   
P14 . . . . . . . . . . . . .  B ADDR   0090H.4 A   
P15 . . . . . . . . . . . . .  B ADDR   0090H.5 A   
P16 . . . . . . . . . . . . .  B ADDR   0090H.6 A   
P17 . . . . . . . . . . . . .  B ADDR   0090H.7 A   
P1AQCSFRC . . . . . . . . . .  D ADDR   00B1H   A   
P1AQSFRC. . . . . . . . . . .  D ADDR   00A7H   A   
P1CMPA. . . . . . . . . . . .  D ADDR   00A3H   A   
P1CMPA_H. . . . . . . . . . .  D ADDR   00A4H   A   
P1CMPA_L. . . . . . . . . . .  D ADDR   00A3H   A   
P1CMPB. . . . . . . . . . . .  D ADDR   00A5H   A   
P1CMPB_H. . . . . . . . . . .  D ADDR   00A6H   A   
P1CMPB_L. . . . . . . . . . .  D ADDR   00A5H   A   
P1ETCLR . . . . . . . . . . .  D ADDR   00B6H   A   
P1ETFLG . . . . . . . . . . .  D ADDR   00B5H   A   
P1ETFRC . . . . . . . . . . .  D ADDR   00B7H   A   
P1TBPRD . . . . . . . . . . .  D ADDR   00A1H   A   
P1TBPRD_H . . . . . . . . . .  D ADDR   00A2H   A   
P1TBPRD_L . . . . . . . . . .  D ADDR   00A1H   A   
P1TZCLR . . . . . . . . . . .  D ADDR   00B3H   A   
P1TZFLG . . . . . . . . . . .  D ADDR   00B2H   A   
P1TZFRC . . . . . . . . . . .  D ADDR   00B4H   A   
P2. . . . . . . . . . . . . .  D ADDR   00A0H   A   
P20 . . . . . . . . . . . . .  B ADDR   00A0H.0 A   
P21 . . . . . . . . . . . . .  B ADDR   00A0H.1 A   
P22 . . . . . . . . . . . . .  B ADDR   00A0H.2 A   
P23 . . . . . . . . . . . . .  B ADDR   00A0H.3 A   
P24 . . . . . . . . . . . . .  B ADDR   00A0H.4 A   
P25 . . . . . . . . . . . . .  B ADDR   00A0H.5 A   
P26 . . . . . . . . . . . . .  B ADDR   00A0H.6 A   
P27 . . . . . . . . . . . . .  B ADDR   00A0H.7 A   
P2AQCSFRC . . . . . . . . . .  D ADDR   00C9H   A   
P2AQSFRC. . . . . . . . . . .  D ADDR   00C7H   A   
P2CMPA. . . . . . . . . . . .  D ADDR   00C3H   A   
P2CMPA_H. . . . . . . . . . .  D ADDR   00C4H   A   
P2CMPA_L. . . . . . . . . . .  D ADDR   00C3H   A   
P2CMPB. . . . . . . . . . . .  D ADDR   00C5H   A   
P2CMPB_H. . . . . . . . . . .  D ADDR   00C6H   A   
P2CMPB_L. . . . . . . . . . .  D ADDR   00C5H   A   
P2ETCLR . . . . . . . . . . .  D ADDR   00CEH   A   
P2ETFLG . . . . . . . . . . .  D ADDR   00CDH   A   
P2ETFRC . . . . . . . . . . .  D ADDR   00CFH   A   
P2TBPRD . . . . . . . . . . .  D ADDR   00C1H   A   
P2TBPRD_H . . . . . . . . . .  D ADDR   00C2H   A   
P2TBPRD_L . . . . . . . . . .  D ADDR   00C1H   A   
P2TZCLR . . . . . . . . . . .  D ADDR   00CBH   A   
P2TZFLG . . . . . . . . . . .  D ADDR   00CAH   A   
P2TZFRC . . . . . . . . . . .  D ADDR   00CCH   A   
P3. . . . . . . . . . . . . .  D ADDR   00B0H   A   
P30 . . . . . . . . . . . . .  B ADDR   00B0H.0 A   
P31 . . . . . . . . . . . . .  B ADDR   00B0H.1 A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    65

P32 . . . . . . . . . . . . .  B ADDR   00B0H.2 A   
P33 . . . . . . . . . . . . .  B ADDR   00B0H.3 A   
P34 . . . . . . . . . . . . .  B ADDR   00B0H.4 A   
P35 . . . . . . . . . . . . .  B ADDR   00B0H.5 A   
P36 . . . . . . . . . . . . .  B ADDR   00B0H.6 A   
P37 . . . . . . . . . . . . .  B ADDR   00B0H.7 A   
P3AQCSFRC . . . . . . . . . .  D ADDR   00D9H   A   
P3AQSFRC. . . . . . . . . . .  D ADDR   00D7H   A   
P3CMPA. . . . . . . . . . . .  D ADDR   00D3H   A   
P3CMPA_H. . . . . . . . . . .  D ADDR   00D4H   A   
P3CMPA_L. . . . . . . . . . .  D ADDR   00D3H   A   
P3CMPB. . . . . . . . . . . .  D ADDR   00D5H   A   
P3CMPB_H. . . . . . . . . . .  D ADDR   00D6H   A   
P3CMPB_L. . . . . . . . . . .  D ADDR   00D5H   A   
P3ETCLR . . . . . . . . . . .  D ADDR   00DEH   A   
P3ETFLG . . . . . . . . . . .  D ADDR   00DDH   A   
P3ETFRC . . . . . . . . . . .  D ADDR   00DFH   A   
P3TBPRD . . . . . . . . . . .  D ADDR   00D1H   A   
P3TBPRD_H . . . . . . . . . .  D ADDR   00D2H   A   
P3TBPRD_L . . . . . . . . . .  D ADDR   00D1H   A   
P3TZCLR . . . . . . . . . . .  D ADDR   00DBH   A   
P3TZFLG . . . . . . . . . . .  D ADDR   00DAH   A   
P3TZFRC . . . . . . . . . . .  D ADDR   00DCH   A   
P4AQCSFRC . . . . . . . . . .  D ADDR   00F1H   A   
P4AQSFRC. . . . . . . . . . .  D ADDR   00E7H   A   
P4CMPA. . . . . . . . . . . .  D ADDR   00E3H   A   
P4CMPA_H. . . . . . . . . . .  D ADDR   00E4H   A   
P4CMPA_L. . . . . . . . . . .  D ADDR   00E3H   A   
P4CMPB. . . . . . . . . . . .  D ADDR   00E5H   A   
P4CMPB_H. . . . . . . . . . .  D ADDR   00E6H   A   
P4CMPB_L. . . . . . . . . . .  D ADDR   00E5H   A   
P4ETCLR . . . . . . . . . . .  D ADDR   00F6H   A   
P4ETFLG . . . . . . . . . . .  D ADDR   00F5H   A   
P4ETFRC . . . . . . . . . . .  D ADDR   00F7H   A   
P4TBPRD . . . . . . . . . . .  D ADDR   00E1H   A   
P4TBPRD_H . . . . . . . . . .  D ADDR   00E2H   A   
P4TBPRD_L . . . . . . . . . .  D ADDR   00E1H   A   
P4TZCLR . . . . . . . . . . .  D ADDR   00F3H   A   
P4TZFLG . . . . . . . . . . .  D ADDR   00F2H   A   
P4TZFRC . . . . . . . . . . .  D ADDR   00F4H   A   
PCON. . . . . . . . . . . . .  D ADDR   0087H   A   
POWER_CON . . . . . . . . . .  D ADDR   0097H   A   
PSW . . . . . . . . . . . . .  D ADDR   00D0H   A   
RB80. . . . . . . . . . . . .  B ADDR   0098H.2 A   
REN0. . . . . . . . . . . . .  B ADDR   0098H.4 A   
RI. . . . . . . . . . . . . .  B ADDR   0098H.0 A   
RI0 . . . . . . . . . . . . .  B ADDR   0098H.0 A   
S0BUF . . . . . . . . . . . .  D ADDR   0099H   A   
S0CON . . . . . . . . . . . .  D ADDR   0098H   A   
S0RELH. . . . . . . . . . . .  D ADDR   00BAH   A   
S0RELL. . . . . . . . . . . .  D ADDR   00AAH   A   
S1BUF . . . . . . . . . . . .  D ADDR   009CH   A   
S1CON . . . . . . . . . . . .  D ADDR   009BH   A   
S1RELH. . . . . . . . . . . .  D ADDR   00BBH   A   
S1RELL. . . . . . . . . . . .  D ADDR   009DH   A   
SBUF. . . . . . . . . . . . .  D ADDR   0099H   A   
SINITUART1. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SINITUART1?INITIAL
SINITUART2. . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SINITUART2?INITIAL
SM0 . . . . . . . . . . . . .  B ADDR   0098H.7 A   
SM1 . . . . . . . . . . . . .  B ADDR   0098H.6 A   
SM20. . . . . . . . . . . . .  B ADDR   0098H.5 A   
SP. . . . . . . . . . . . . .  D ADDR   0081H   A   
SRAM_CON. . . . . . . . . . .  D ADDR   00F8H   A   
SWDT. . . . . . . . . . . . .  B ADDR   00B8H.6 A   
SYSTEMCLOCK . . . . . . . . .  C ADDR   0000H   R   SEG=?PR?SYSTEMCLOCK?INITIAL
T2CON . . . . . . . . . . . .  D ADDR   00C8H   A   
A51 MACRO ASSEMBLER  INITIAL                                                              11/03/2018 17:28:27 PAGE    66

TB80. . . . . . . . . . . . .  B ADDR   0098H.3 A   
TCON. . . . . . . . . . . . .  D ADDR   0088H   A   
TF0 . . . . . . . . . . . . .  B ADDR   0088H.5 A   
TF1 . . . . . . . . . . . . .  B ADDR   0088H.7 A   
TH0 . . . . . . . . . . . . .  D ADDR   008CH   A   
TH1 . . . . . . . . . . . . .  D ADDR   008DH   A   
TI0 . . . . . . . . . . . . .  B ADDR   0098H.1 A   
TL0 . . . . . . . . . . . . .  D ADDR   008AH   A   
TL1 . . . . . . . . . . . . .  D ADDR   008BH   A   
TMOD. . . . . . . . . . . . .  D ADDR   0089H   A   
TR0 . . . . . . . . . . . . .  B ADDR   0088H.4 A   
TR1 . . . . . . . . . . . . .  B ADDR   0088H.6 A   
WDCON . . . . . . . . . . . .  D ADDR   00D8H   A   
WDCON_7 . . . . . . . . . . .  B ADDR   00D8H.7 A   
WDT . . . . . . . . . . . . .  B ADDR   00A8H.6 A   
WDTREL. . . . . . . . . . . .  D ADDR   0086H   A   
__ISD_INIT. . . . . . . . . .  C ADDR   -----       EXT


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
