# Reading E:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do HW5Q1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/repos/ECEN5863_HW/HW5/HW5P1 {E:/repos/ECEN5863_HW/HW5/HW5P1/HW5Q1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:23:36 on Oct 04,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/repos/ECEN5863_HW/HW5/HW5P1" E:/repos/ECEN5863_HW/HW5/HW5P1/HW5Q1.v 
# -- Compiling module HW5Q1
# 
# Top level modules:
# 	HW5Q1
# End time: 08:23:37 on Oct 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.HW5Q1
# vsim work.HW5Q1 
# Start time: 08:24:18 on Oct 04,2020
# Loading work.HW5Q1
add wave -position end  sim:/HW5Q1/clk
add wave -position end  sim:/HW5Q1/RdPtrClr
add wave -position end  sim:/HW5Q1/WrPtrClr
add wave -position end  sim:/HW5Q1/rdinc
add wave -position end  sim:/HW5Q1/wrinc
add wave -position end  sim:/HW5Q1/DataIn
add wave -position end  sim:/HW5Q1/DataOut
add wave -position end  sim:/HW5Q1/rden
add wave -position end  sim:/HW5Q1/wden
add wave -position end  sim:/HW5Q1/fifo
add wave -position end  sim:/HW5Q1/writePtr
add wave -position end  sim:/HW5Q1/readPtr
force -freeze sim:/HW5Q1/clk 1 0, 0 {5 ps} -r 10
force -freeze sim:/HW5Q1/rden 1 0
run
run
# End time: 08:24:43 on Oct 04,2020, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
