Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Jul 14 22:24:16 2022
| Host         : bruno-802658 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_top_timing_summary_routed.rpt -pb hello_top_timing_summary_routed.pb -rpx hello_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.395        0.000                      0                   65        0.219        0.000                      0                   65       41.160        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.395        0.000                      0                   65        0.219        0.000                      0                   65       41.160        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.395ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.828ns (18.600%)  route 3.624ns (81.400%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          1.126     9.788    h/blkReg1
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[29]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[29]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                 78.395    

Slack (MET) :             78.395ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.828ns (18.600%)  route 3.624ns (81.400%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          1.126     9.788    h/blkReg1
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[30]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[30]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                 78.395    

Slack (MET) :             78.395ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.828ns (18.600%)  route 3.624ns (81.400%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          1.126     9.788    h/blkReg1
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[31]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[31]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                 78.395    

Slack (MET) :             78.533ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.197%)  route 3.485ns (80.803%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.988     9.649    h/blkReg1
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[25]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[25]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 78.533    

Slack (MET) :             78.533ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.197%)  route 3.485ns (80.803%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.988     9.649    h/blkReg1
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[26]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[26]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 78.533    

Slack (MET) :             78.533ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.197%)  route 3.485ns (80.803%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.988     9.649    h/blkReg1
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[27]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[27]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 78.533    

Slack (MET) :             78.533ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.828ns (19.197%)  route 3.485ns (80.803%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 88.367 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.988     9.649    h/blkReg1
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.672    88.367    h/sysclk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[28]/C
                         clock pessimism              0.280    88.647    
                         clock uncertainty           -0.035    88.612    
    SLICE_X0Y129         FDRE (Setup_fdre_C_R)       -0.429    88.183    h/cntReg_reg[28]
  -------------------------------------------------------------------
                         required time                         88.183    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                 78.533    

Slack (MET) :             78.681ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.828ns (19.880%)  route 3.337ns (80.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.839     9.501    h/blkReg1
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.671    88.366    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[21]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    88.182    h/cntReg_reg[21]
  -------------------------------------------------------------------
                         required time                         88.182    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 78.681    

Slack (MET) :             78.681ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.828ns (19.880%)  route 3.337ns (80.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.839     9.501    h/blkReg1
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.671    88.366    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[22]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    88.182    h/cntReg_reg[22]
  -------------------------------------------------------------------
                         required time                         88.182    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 78.681    

Slack (MET) :             78.681ns  (required time - arrival time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.828ns (19.880%)  route 3.337ns (80.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 88.366 - 83.330 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.792     5.336    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.456     5.792 f  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.860     6.652    h/cntReg[19]
    SLICE_X1Y127         LUT4 (Prop_lut4_I1_O)        0.124     6.776 f  h/cntReg[31]_i_8/O
                         net (fo=1, routed)           0.634     7.410    h/cntReg[31]_i_8_n_0
    SLICE_X1Y128         LUT6 (Prop_lut6_I1_O)        0.124     7.534 f  h/cntReg[31]_i_4/O
                         net (fo=4, routed)           1.003     8.537    h/cntReg[31]_i_4_n_0
    SLICE_X1Y124         LUT4 (Prop_lut4_I3_O)        0.124     8.661 r  h/cntReg[31]_i_1/O
                         net (fo=31, routed)          0.839     9.501    h/blkReg1
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.671    88.366    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[23]/C
                         clock pessimism              0.280    88.646    
                         clock uncertainty           -0.035    88.611    
    SLICE_X0Y128         FDRE (Setup_fdre_C_R)       -0.429    88.182    h/cntReg_reg[23]
  -------------------------------------------------------------------
                         required time                         88.182    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                 78.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 h/cntReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/blkReg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.662     1.566    h/sysclk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  h/cntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.128     1.694 r  h/cntReg_reg[0]/Q
                         net (fo=5, routed)           0.084     1.778    h/cntReg[0]
    SLICE_X1Y124         LUT6 (Prop_lut6_I4_O)        0.099     1.877 r  h/blkReg2_i_1/O
                         net (fo=1, routed)           0.000     1.877    h/_GEN_2
    SLICE_X1Y124         FDRE                                         r  h/blkReg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.934     2.084    h/sysclk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  h/blkReg2_reg/C
                         clock pessimism             -0.517     1.566    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.092     1.658    h/blkReg2_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h/cntReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.663     1.567    h/sysclk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  h/cntReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  h/cntReg_reg[15]/Q
                         net (fo=2, routed)           0.133     1.841    h/cntReg[15]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.952 r  h/_cntReg_T_1_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.952    h/data0[15]
    SLICE_X0Y126         FDRE                                         r  h/cntReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.935     2.085    h/sysclk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  h/cntReg_reg[15]/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.105     1.672    h/cntReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h/cntReg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.569    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  h/cntReg_reg[23]/Q
                         net (fo=2, routed)           0.133     1.843    h/cntReg[23]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.954 r  h/_cntReg_T_1_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.954    h/data0[23]
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.938     2.088    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[23]/C
                         clock pessimism             -0.518     1.569    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.674    h/cntReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h/cntReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.662     1.566    h/sysclk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  h/cntReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  h/cntReg_reg[11]/Q
                         net (fo=2, routed)           0.133     1.840    h/cntReg[11]
    SLICE_X0Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.951 r  h/_cntReg_T_1_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.951    h/data0[11]
    SLICE_X0Y125         FDRE                                         r  h/cntReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.934     2.084    h/sysclk_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  h/cntReg_reg[11]/C
                         clock pessimism             -0.517     1.566    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.105     1.671    h/cntReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h/cntReg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.569    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  h/cntReg_reg[19]/Q
                         net (fo=2, routed)           0.133     1.843    h/cntReg[19]
    SLICE_X0Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.954 r  h/_cntReg_T_1_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.954    h/data0[19]
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.937     2.087    h/sysclk_IBUF_BUFG
    SLICE_X0Y127         FDRE                                         r  h/cntReg_reg[19]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.105     1.674    h/cntReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h/cntReg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.666     1.570    h/sysclk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y129         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  h/cntReg_reg[27]/Q
                         net (fo=2, routed)           0.133     1.844    h/cntReg[27]
    SLICE_X0Y129         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.955 r  h/_cntReg_T_1_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.955    h/data0[27]
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.939     2.089    h/sysclk_IBUF_BUFG
    SLICE_X0Y129         FDRE                                         r  h/cntReg_reg[27]/C
                         clock pessimism             -0.518     1.570    
    SLICE_X0Y129         FDRE (Hold_fdre_C_D)         0.105     1.675    h/cntReg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 h/cntReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.663     1.567    h/sysclk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  h/cntReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  h/cntReg_reg[3]/Q
                         net (fo=2, routed)           0.133     1.841    h/cntReg[3]
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.952 r  h/_cntReg_T_1_carry/O[2]
                         net (fo=1, routed)           0.000     1.952    h/data0[3]
    SLICE_X0Y123         FDRE                                         r  h/cntReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.935     2.085    h/sysclk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  h/cntReg_reg[3]/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.105     1.672    h/cntReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 h/cntReg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.667     1.571    h/sysclk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.712 r  h/cntReg_reg[31]/Q
                         net (fo=2, routed)           0.134     1.846    h/cntReg[31]
    SLICE_X0Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.957 r  h/_cntReg_T_1_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.957    h/data0[31]
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.940     2.090    h/sysclk_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  h/cntReg_reg[31]/C
                         clock pessimism             -0.518     1.571    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.105     1.676    h/cntReg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 h/cntReg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.663     1.567    h/sysclk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  h/cntReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  h/cntReg_reg[15]/Q
                         net (fo=2, routed)           0.133     1.841    h/cntReg[15]
    SLICE_X0Y126         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.985 r  h/_cntReg_T_1_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.985    h/data0[16]
    SLICE_X0Y126         FDRE                                         r  h/cntReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.935     2.085    h/sysclk_IBUF_BUFG
    SLICE_X0Y126         FDRE                                         r  h/cntReg_reg[16]/C
                         clock pessimism             -0.517     1.567    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.105     1.672    h/cntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 h/cntReg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            h/cntReg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.665     1.569    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  h/cntReg_reg[23]/Q
                         net (fo=2, routed)           0.133     1.843    h/cntReg[23]
    SLICE_X0Y128         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.987 r  h/_cntReg_T_1_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.987    h/data0[24]
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.938     2.088    h/sysclk_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  h/cntReg_reg[24]/C
                         clock pessimism             -0.518     1.569    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.105     1.674    h/cntReg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y124   h/blkReg1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y124   h/blkReg2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y124   h/cntReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   h/cntReg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   h/cntReg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y125   h/cntReg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   h/cntReg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   h/cntReg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y126   h/cntReg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y124   h/blkReg1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y124   h/blkReg1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y124   h/blkReg2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y124   h/blkReg2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y124   h/cntReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y124   h/cntReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   h/cntReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   h/cntReg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   h/cntReg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y125   h/cntReg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y124   h/blkReg1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y124   h/blkReg1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y124   h/blkReg2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y124   h/blkReg2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y124   h/cntReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y124   h/cntReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   h/cntReg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   h/cntReg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   h/cntReg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y125   h/cntReg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h/blkReg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.737ns  (logic 3.964ns (69.094%)  route 1.773ns (30.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.789     5.333    h/sysclk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  h/blkReg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  h/blkReg1_reg/Q
                         net (fo=3, routed)           1.773     7.562    led1_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    11.070 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.070    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h/blkReg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.948ns (69.930%)  route 1.698ns (30.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.789     5.333    h/sysclk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  h/blkReg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  h/blkReg2_reg/Q
                         net (fo=2, routed)           1.698     7.487    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    10.979 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    10.979    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h/blkReg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.334ns (78.627%)  route 0.363ns (21.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.662     1.566    h/sysclk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  h/blkReg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  h/blkReg2_reg/Q
                         net (fo=2, routed)           0.363     2.070    led2_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.263 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.263    led2
    C16                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 h/blkReg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.350ns (76.096%)  route 0.424ns (23.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.662     1.566    h/sysclk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  h/blkReg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  h/blkReg1_reg/Q
                         net (fo=3, routed)           0.424     2.131    led1_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.340 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.340    led1
    A17                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





