LIBRARY ieee;
USE ieee.std_logic_1164.all;
use ieee.numeric_std.all; 

entity RISC_UNI_TB is 
	generic (WSIZE : natural := 32);
end RISC_UNI_TB;

architecture TB_arch of RISC_UNI_TB is

    constant clockFrequency : integer := 100e6; -- 100 MHz
    constant clockPeriod    : time    := 1000 ms / clockFrequency; -- 10 ns

component RISC_UNI is
	port (
		out1: out std_logic);
end component;

begin
	uni1: RISC_UNI port map(

		);
		clk <= not clk after clockPeriod / 2;
	process 
	begin
		
	end process;
end TB_arch; 