Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Wed Jan 15 19:03:04 2020
| Host         : DESKTOP-9DNP7KK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file humidity_interface_control_sets_placed.rpt
| Design       : humidity_interface
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              48 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              63 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------+------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG       |                                   |                  |                1 |              1 |
|  sclk_i_reg_n_0_BUFG |                                   |                  |                1 |              2 |
|  clk_IBUF_BUFG       |                                   | reset_IBUF       |                3 |             10 |
|  sclk_i_reg_n_0_BUFG | shf_en                            | reset_IBUF       |                6 |             16 |
|  sclk_i_reg_n_0_BUFG |                                   | reset_IBUF       |                9 |             38 |
|  sclk_i_reg_n_0_BUFG | FSM_onehot_curr_state[46]_i_1_n_0 | reset_IBUF       |               12 |             47 |
+----------------------+-----------------------------------+------------------+------------------+----------------+


