Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 18 00:07:27 2024
| Host         : LAPTOP-VCKIONAK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_wrapper_timing_summary_routed.rpt -pb sistema_wrapper_timing_summary_routed.pb -rpx sistema_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -72.243    -2663.506                     68                 5084        0.053        0.000                      0                 5084        2.000        0.000                       0                  2612  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clock                                                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_sistema_clk_wiz_0_0                                                              {0.000 5.000}        10.000          100.000         
  clkfbout_sistema_clk_wiz_0_0                                                              {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        3.578        0.000                      0                 1536        0.053        0.000                      0                 1536        4.020        0.000                       0                   703  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.625        0.000                      0                  926        0.057        0.000                      0                  926       15.250        0.000                       0                   481  
sys_clock                                                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_sistema_clk_wiz_0_0                                                                  -23.525      -23.525                      1                 2330        0.062        0.000                      0                 2330        3.750        0.000                       0                  1424  
  clkfbout_sistema_clk_wiz_0_0                                                                                                                                                                                                                5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                    clk_out1_sistema_clk_wiz_0_0      -72.243    -2663.506                     68                  134        1.784        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sistema_clk_wiz_0_0                                                                clk_out1_sistema_clk_wiz_0_0                                                                      7.203        0.000                      0                   91        0.309        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.747        0.000                      0                  100        0.352        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.815ns (30.745%)  route 4.088ns (69.255%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.765     3.073    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.395     5.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.154     5.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.203     7.159    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.327     7.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           1.490     8.976    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.490    12.682    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y24         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X13Y24         FDRE (Setup_fdre_C_CE)      -0.205    12.554    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.815ns (30.745%)  route 4.088ns (69.255%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.765     3.073    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.395     5.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.154     5.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.203     7.159    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y37         LUT4 (Prop_lut4_I0_O)        0.327     7.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           1.490     8.976    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0
    SLICE_X13Y24         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.490    12.682    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y24         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.230    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X13Y24         FDRE (Setup_fdre_C_CE)      -0.205    12.554    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.554    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.766ns (12.762%)  route 5.236ns (87.238%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.715     3.023    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y29          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=15, routed)          1.156     4.697    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           1.540     6.361    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_arvalid
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.485 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=32, routed)          2.540     9.025    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_rden
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.508    12.700    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.766ns (12.762%)  route 5.236ns (87.238%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.715     3.023    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y29          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=15, routed)          1.156     4.697    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           1.540     6.361    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_arvalid
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.485 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=32, routed)          2.540     9.025    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_rden
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.508    12.700    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.766ns (12.762%)  route 5.236ns (87.238%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.715     3.023    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y29          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=15, routed)          1.156     4.697    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           1.540     6.361    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_arvalid
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.485 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=32, routed)          2.540     9.025    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_rden
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.508    12.700    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.583ns  (required time - arrival time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.766ns (12.762%)  route 5.236ns (87.238%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.715     3.023    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X4Y29          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.518     3.541 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=15, routed)          1.156     4.697    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.124     4.821 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=5, routed)           1.540     6.361    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_arvalid
    SLICE_X12Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.485 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=32, routed)          2.540     9.025    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_rden
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.508    12.700    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y48         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X10Y48         FDRE (Setup_fdre_C_CE)      -0.169    12.608    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  3.583    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 1.815ns (31.063%)  route 4.028ns (68.937%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.765     3.073    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.395     5.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.154     5.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.342     7.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X15Y40         LUT4 (Prop_lut4_I0_O)        0.327     7.625 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           1.291     8.916    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X11Y43         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.507    12.699    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y43         FDRE (Setup_fdre_C_CE)      -0.205    12.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.815ns (31.780%)  route 3.896ns (68.220%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.765     3.073    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.395     5.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.154     5.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          0.829     6.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.327     7.112 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.672     8.784    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.495    12.687    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y60         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X11Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.444    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.815ns (31.780%)  route 3.896ns (68.220%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.765     3.073    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.395     5.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.154     5.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          0.829     6.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.327     7.112 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.672     8.784    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.495    12.687    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y60         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X11Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.444    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  3.660    

Slack (MET) :             3.660ns  (required time - arrival time)
  Source:                 sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.815ns (31.780%)  route 3.896ns (68.220%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.765     3.073    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.395     5.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X7Y43          LUT4 (Prop_lut4_I3_O)        0.154     5.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          0.829     6.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.327     7.112 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1/O
                         net (fo=8, routed)           1.672     8.784    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0
    SLICE_X11Y60         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.495    12.687    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y60         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X11Y60         FDRE (Setup_fdre_C_CE)      -0.205    12.444    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.444    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  3.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.563     0.904    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y37         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.112     1.157    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X12Y38         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.832     1.202    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y38         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X12Y38         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.478%)  route 0.274ns (62.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.565     0.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.274     1.343    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X12Y44         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.834     1.204    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y44         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.965%)  route 0.192ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.245    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.785%)  route 0.194ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.584     0.925    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.246    sistema_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.893     1.263    sistema_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    sistema_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.563     0.904    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y37         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           0.056     1.100    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X12Y37         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.830     1.200    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y37         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.283     0.917    
    SLICE_X12Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.034    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.561     0.901    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y38         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y38         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.176    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X16Y37         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.827     1.197    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y37         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.916    
    SLICE_X16Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.099    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.211ns (42.514%)  route 0.285ns (57.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.567     0.908    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[59]/Q
                         net (fo=1, routed)           0.285     1.357    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[59]
    SLICE_X6Y50          LUT3 (Prop_lut3_I2_O)        0.047     1.404 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[59]_i_1/O
                         net (fo=1, routed)           0.000     1.404    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[59]
    SLICE_X6Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.834     1.204    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.131     1.306    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.537%)  route 0.113ns (44.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.560     0.901    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.154    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X16Y37         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.827     1.197    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y37         SRLC32E                                      r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.935    
    SLICE_X16Y37         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.050    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.579     0.920    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X1Y36          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.116    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X1Y36          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.846     1.216    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y36          FDRE                                         r  sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.296     0.920    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.078     0.998    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.093%)  route 0.068ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.567     0.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2_reg[28]/Q
                         net (fo=2, routed)           0.068     1.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg2[28]
    SLICE_X10Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.162 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.162    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X10Y49         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.835     1.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism             -0.284     0.921    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.121     1.042    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y29    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y29    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y29    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y29    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y34    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y34    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y34    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y34    sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y42   sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y37   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y37   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y37   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y37   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y37   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X12Y31   sistema_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y39   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   sistema_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.625ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.362ns  (logic 1.364ns (18.528%)  route 5.998ns (81.472%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.704    10.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124    11.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    11.000    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.397    36.581    
                         clock uncertainty           -0.035    36.546    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.079    36.625    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.625    
                         arrival time                         -11.000    
  -------------------------------------------------------------------
                         slack                                 25.625    

Slack (MET) :             25.778ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 1.364ns (18.916%)  route 5.847ns (81.084%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.553    10.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124    10.849 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.849    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.397    36.581    
                         clock uncertainty           -0.035    36.546    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.081    36.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.627    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                 25.778    

Slack (MET) :             25.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.364ns (19.498%)  route 5.632ns (80.502%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.183 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.338    10.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.124    10.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.634    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.496    36.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.397    36.580    
                         clock uncertainty           -0.035    36.545    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.031    36.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.576    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                 25.942    

Slack (MET) :             25.950ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.364ns (19.526%)  route 5.622ns (80.474%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.183 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.328    10.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.124    10.624 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.496    36.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.397    36.580    
                         clock uncertainty           -0.035    36.545    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.029    36.574    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.574    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                 25.950    

Slack (MET) :             25.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 1.364ns (19.529%)  route 5.621ns (80.471%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.183 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.327    10.499    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y58          LUT5 (Prop_lut5_I2_O)        0.124    10.623 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.496    36.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.397    36.580    
                         clock uncertainty           -0.035    36.545    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.031    36.576    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.576    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                 25.953    

Slack (MET) :             26.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.364ns (19.578%)  route 5.603ns (80.422%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 36.184 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.309    10.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I2_O)        0.124    10.605 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.497    36.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.397    36.581    
                         clock uncertainty           -0.035    36.546    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.077    36.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.623    
                         arrival time                         -10.605    
  -------------------------------------------------------------------
                         slack                                 26.018    

Slack (MET) :             26.176ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 1.364ns (20.078%)  route 5.429ns (79.922%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.182 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.135    10.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y57          LUT5 (Prop_lut5_I3_O)        0.124    10.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.432    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.495    36.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.432    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.029    36.608    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.608    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                 26.176    

Slack (MET) :             26.237ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 1.364ns (20.187%)  route 5.393ns (79.813%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 36.181 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.099    10.271    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I4_O)        0.124    10.395 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.494    36.181    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.457    36.638    
                         clock uncertainty           -0.035    36.603    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.029    36.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.632    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                 26.237    

Slack (MET) :             26.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 1.364ns (20.766%)  route 5.204ns (79.234%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 36.182 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.364     7.422    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X17Y55         LUT4 (Prop_lut4_I3_O)        0.299     7.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_6/O
                         net (fo=2, routed)           0.930     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[26]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6/O
                         net (fo=1, routed)           0.000     8.774    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_6_n_0
    SLICE_X7Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.172 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.910    10.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y57          LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X7Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.495    36.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.432    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X7Y57          FDRE (Setup_fdre_C_D)        0.031    36.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.610    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 26.403    

Slack (MET) :             26.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 0.842ns (13.929%)  route 5.203ns (86.071%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 36.177 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          3.163     7.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.299     7.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.260     8.779    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X22Y57         LUT3 (Prop_lut3_I1_O)        0.124     8.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.780     9.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X17Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.490    36.177    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X17Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.397    36.574    
                         clock uncertainty           -0.035    36.539    
    SLICE_X17Y55         FDRE (Setup_fdre_C_D)       -0.058    36.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 26.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.063%)  route 0.141ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.555     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X21Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.141     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X23Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.823     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X23Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]/C
                         clock pessimism             -0.122     1.576    
    SLICE_X23Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.063%)  route 0.141ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.555     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X21Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.141     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X23Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.823     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X23Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                         clock pessimism             -0.122     1.576    
    SLICE_X23Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.063%)  route 0.141ns (49.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.555     1.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X21Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y62         FDRE (Prop_fdre_C_Q)         0.141     1.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.141     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X23Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.823     1.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X23Y62         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]/C
                         clock pessimism             -0.122     1.576    
    SLICE_X23Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.253%)  route 0.243ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X24Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164     1.479 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/Q
                         net (fo=4, routed)           0.243     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_reg[3]
    SLICE_X20Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.827     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X20Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.122     1.580    
    SLICE_X20Y60         FDRE (Hold_fdre_C_D)         0.063     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.247%)  route 0.254ns (60.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.560     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X16Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y58         FDRE (Prop_fdre_C_Q)         0.164     1.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/Q
                         net (fo=4, routed)           0.254     1.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTDI_reg_reg[0]
    SLICE_X22Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X22Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
                         clock pessimism             -0.122     1.579    
    SLICE_X22Y58         FDRE (Hold_fdre_C_D)         0.076     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.710%)  route 0.172ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X22Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.172     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X20Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X20Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X20Y58         FDRE (Hold_fdre_C_CE)       -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.710%)  route 0.172ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X22Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.172     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X20Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X20Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X20Y58         FDRE (Hold_fdre_C_CE)       -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.710%)  route 0.172ns (57.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.557     1.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X22Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.172     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X20Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X20Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -0.122     1.581    
    SLICE_X20Y58         FDRE (Hold_fdre_C_CE)       -0.069     1.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.476%)  route 0.174ns (51.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.556     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X20Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.164     1.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.174     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X23Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X23Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/C
                         clock pessimism             -0.122     1.579    
    SLICE_X23Y59         FDRE (Hold_fdre_C_CE)       -0.039     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.476%)  route 0.174ns (51.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.556     1.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X20Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y60         FDRE (Prop_fdre_C_Q)         0.164     1.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.174     1.652    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X23Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.826     1.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X23Y59         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -0.122     1.579    
    SLICE_X23Y59         FDRE (Hold_fdre_C_CE)       -0.039     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X25Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X25Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X24Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X24Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y60   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X20Y62   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X21Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X22Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X6Y65    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sistema_clk_wiz_0_0
  To Clock:  clk_out1_sistema_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack      -23.525ns,  Total Violation      -23.525ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -23.525ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        33.057ns  (logic 15.009ns (45.404%)  route 18.048ns (54.596%))
  Logic Levels:           38  (CARRY4=24 DSP48E1=1 LUT2=1 LUT3=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 8.689 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.754    -0.639    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.567 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/PCOUT[47]
                         net (fo=1, routed)           0.002     3.569    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0_n_106
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     5.087 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/P[1]
                         net (fo=2, routed)           1.974     7.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1_n_104
    SLICE_X12Y50         LUT2 (Prop_lut2_I0_O)        0.124     7.185 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry_i_2/O
                         net (fo=1, routed)           0.000     7.185    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry_i_2_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.565 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.682    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry__0_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry__1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry__2/O[3]
                         net (fo=376, routed)         2.954    11.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2_carry__2_n_4
    SLICE_X12Y43         LUT3 (Prop_lut3_I2_O)        0.299    11.366 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_299/O
                         net (fo=15, routed)          0.644    12.010    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_299_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.328    12.338 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_365/O
                         net (fo=2, routed)           1.046    13.385    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_365_n_0
    SLICE_X17Y43         LUT6 (Prop_lut6_I1_O)        0.124    13.509 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_369/O
                         net (fo=1, routed)           0.000    13.509    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_369_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.910 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_244/CO[3]
                         net (fo=1, routed)           0.000    13.910    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_244_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.024 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_110/CO[3]
                         net (fo=1, routed)           0.000    14.024    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_110_n_0
    SLICE_X17Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.138 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_73/CO[3]
                         net (fo=1, routed)           0.000    14.138    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_73_n_0
    SLICE_X17Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.360 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_65/O[0]
                         net (fo=3, routed)           1.407    15.767    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_65_n_7
    SLICE_X21Y43         LUT3 (Prop_lut3_I0_O)        0.299    16.066 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_72/O
                         net (fo=2, routed)           0.818    16.884    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_72_n_0
    SLICE_X21Y42         LUT5 (Prop_lut5_I1_O)        0.124    17.008 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_28/O
                         net (fo=2, routed)           1.007    18.014    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_28_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.124    18.138 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_32/O
                         net (fo=1, routed)           0.000    18.138    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_32_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.651 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.651    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_15_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.890 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_21/O[2]
                         net (fo=12, routed)          1.950    20.840    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_21_n_5
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.301    21.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_494/O
                         net (fo=1, routed)           0.533    21.674    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_494_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_457/CO[3]
                         net (fo=1, routed)           0.000    22.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_457_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_407/O[0]
                         net (fo=3, routed)           0.868    23.289    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_407_n_7
    SLICE_X14Y53         LUT4 (Prop_lut4_I0_O)        0.299    23.588 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_452/O
                         net (fo=1, routed)           0.830    24.418    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_452_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_398/CO[3]
                         net (fo=1, routed)           0.000    24.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_398_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.058 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_304/CO[3]
                         net (fo=1, routed)           0.001    25.059    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_304_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.173 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_175/CO[3]
                         net (fo=1, routed)           0.000    25.173    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_175_n_0
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.287 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.287    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_76_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.558 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_33/CO[0]
                         net (fo=1, routed)           0.319    25.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_33_n_3
    SLICE_X13Y52         LUT5 (Prop_lut5_I0_O)        0.373    26.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_16/O
                         net (fo=52, routed)          0.940    27.190    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_16_n_0
    SLICE_X12Y45         LUT3 (Prop_lut3_I1_O)        0.124    27.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_49/O
                         net (fo=1, routed)           0.648    27.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_49_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.543 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.543    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_23_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.657 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.657    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry_i_20_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__0_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__0_i_20_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.885 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.001    28.885    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__0_i_17_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__1_i_20/O[1]
                         net (fo=1, routed)           1.239    30.459    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on0[18]
    SLICE_X4Y50          LUT5 (Prop_lut5_I0_O)        0.303    30.762 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__1_i_13/O
                         net (fo=2, routed)           0.868    31.630    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/n_ciclos_on__75[17]
    SLICE_X5Y48          LUT4 (Prop_lut4_I0_O)        0.124    31.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/pwm_o0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    31.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst_n_11
    SLICE_X5Y48          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.304 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.304    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    32.418    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst_n_0
    SLICE_X5Y49          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.555     8.689    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X5Y49          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o_reg/C
                         clock pessimism              0.473     9.163    
                         clock uncertainty           -0.072     9.091    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.198     8.893    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/pwm_o_reg
  -------------------------------------------------------------------
                         required time                          8.893    
                         arrival time                         -32.418    
  -------------------------------------------------------------------
                         slack                                -23.525    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 1.118ns (13.589%)  route 7.109ns (86.411%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          1.432     7.490    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.479     8.613    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X7Y72          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]/C
                         clock pessimism              0.622     9.235    
                         clock uncertainty           -0.072     9.164    
    SLICE_X7Y72          FDRE (Setup_fdre_C_R)       -0.429     8.735    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[4]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 1.118ns (13.589%)  route 7.109ns (86.411%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          1.432     7.490    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.479     8.613    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X7Y72          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]/C
                         clock pessimism              0.622     9.235    
                         clock uncertainty           -0.072     9.164    
    SLICE_X7Y72          FDRE (Setup_fdre_C_R)       -0.429     8.735    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[5]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.227ns  (logic 1.118ns (13.589%)  route 7.109ns (86.411%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          1.432     7.490    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.479     8.613    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X7Y72          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]/C
                         clock pessimism              0.622     9.235    
                         clock uncertainty           -0.072     9.164    
    SLICE_X7Y72          FDRE (Setup_fdre_C_R)       -0.429     8.735    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[9]
  -------------------------------------------------------------------
                         required time                          8.735    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 1.118ns (14.067%)  route 6.830ns (85.933%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          1.152     7.210    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.478     8.612    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X7Y73          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]/C
                         clock pessimism              0.622     9.234    
                         clock uncertainty           -0.072     9.163    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.429     8.734    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[2]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 1.118ns (14.067%)  route 6.830ns (85.933%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          1.152     7.210    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.478     8.612    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X7Y73          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.622     9.234    
                         clock uncertainty           -0.072     9.163    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.429     8.734    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 1.118ns (14.067%)  route 6.830ns (85.933%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          1.152     7.210    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X7Y73          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.478     8.612    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X7Y73          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.622     9.234    
                         clock uncertainty           -0.072     9.163    
    SLICE_X7Y73          FDRE (Setup_fdre_C_R)       -0.429     8.734    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 1.118ns (14.617%)  route 6.530ns (85.383%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          0.853     6.911    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X23Y71         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.470     8.604    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y71         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]/C
                         clock pessimism              0.487     9.091    
                         clock uncertainty           -0.072     9.019    
    SLICE_X23Y71         FDRE (Setup_fdre_C_R)       -0.429     8.590    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[10]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 1.118ns (14.617%)  route 6.530ns (85.383%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          0.853     6.911    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X23Y71         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.470     8.604    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y71         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]/C
                         clock pessimism              0.487     9.091    
                         clock uncertainty           -0.072     9.019    
    SLICE_X23Y71         FDRE (Setup_fdre_C_R)       -0.429     8.590    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[11]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 1.118ns (14.617%)  route 6.530ns (85.383%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.655    -0.738    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y69          FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.518    -0.220 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=137, routed)         4.340     4.120    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X22Y71         LUT3 (Prop_lut3_I2_O)        0.150     4.270 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2/O
                         net (fo=3, routed)           0.596     4.865    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[3]_i_2_n_0
    SLICE_X17Y71         LUT5 (Prop_lut5_I3_O)        0.326     5.191 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5/O
                         net (fo=4, routed)           0.742     5.934    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[0]_i_5_n_0
    SLICE_X18Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.058 r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=15, routed)          0.853     6.911    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X23Y71         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.470     8.604    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X23Y71         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]/C
                         clock pessimism              0.487     9.091    
                         clock uncertainty           -0.072     9.019    
    SLICE_X23Y71         FDRE (Setup_fdre_C_R)       -0.429     8.590    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[12]
  -------------------------------------------------------------------
                         required time                          8.590    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  1.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.531%)  route 0.256ns (64.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.550    -0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/Q
                         net (fo=3, routed)           0.256    -0.148    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[3]
    SLICE_X19Y68         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.819    -0.778    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X19Y68         FDRE                                         r  sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                         clock pessimism              0.498    -0.280    
    SLICE_X19Y68         FDRE (Hold_fdre_C_D)         0.071    -0.209    sistema_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.703%)  route 0.205ns (59.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.205    -0.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X16Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.304%)  route 0.200ns (58.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X19Y64         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.200    -0.198    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.823    -0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X16Y64         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.250    -0.525    
    SLICE_X16Y64         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sistema_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32     sistema_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y32     sistema_i/ila_0/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   sistema_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y61     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y63     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y64     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y62     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sistema_clk_wiz_0_0
  To Clock:  clkfbout_sistema_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sistema_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   sistema_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_sistema_clk_wiz_0_0

Setup :           68  Failing Endpoints,  Worst Slack      -72.243ns,  Total Violation    -2663.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.784ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -72.243ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        77.106ns  (logic 50.292ns (65.224%)  route 26.815ns (34.776%))
  Logic Levels:           267  (CARRY4=242 LUT1=1 LUT2=21 LUT3=3)
  Clock Path Skew:        -4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.016    74.434    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X13Y54         LUT2 (Prop_lut2_I1_O)        0.332    74.766 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.316 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.316    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.430 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.430    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.544 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.544    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.658 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.658    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.772 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.886 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.886    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.000    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.114    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.057    77.349    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X14Y54         LUT3 (Prop_lut3_I0_O)        0.329    77.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    77.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.228 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.228    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.342 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.342    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.570 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.684 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.684    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.798 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.798    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.912 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.912    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    79.319 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.762    80.081    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1_n_3
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.578     8.712    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.000     8.712    
                         clock uncertainty           -0.263     8.449    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611     7.838    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          7.838    
                         arrival time                         -80.081    
  -------------------------------------------------------------------
                         slack                                -72.243    

Slack (VIOLATED) :        -72.241ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        77.106ns  (logic 50.292ns (65.224%)  route 26.815ns (34.776%))
  Logic Levels:           267  (CARRY4=242 LUT1=1 LUT2=21 LUT3=3)
  Clock Path Skew:        -4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.016    74.434    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X13Y54         LUT2 (Prop_lut2_I1_O)        0.332    74.766 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.316 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.316    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.430 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.430    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.544 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.544    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.658 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.658    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.772 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.886 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.886    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.000    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.114    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.057    77.349    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X14Y54         LUT3 (Prop_lut3_I0_O)        0.329    77.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    77.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.228 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.228    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.342 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.342    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.570 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.684 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.684    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.798 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.798    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.912 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.912    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    79.319 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.762    80.081    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1_n_3
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.580     8.714    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.263     8.451    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.611     7.840    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          7.840    
                         arrival time                         -80.081    
  -------------------------------------------------------------------
                         slack                                -72.241    

Slack (VIOLATED) :        -70.948ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        76.344ns  (logic 50.292ns (65.875%)  route 26.052ns (34.125%))
  Logic Levels:           267  (CARRY4=242 LUT1=1 LUT2=21 LUT3=3)
  Clock Path Skew:        -4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 8.618 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.016    74.434    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X13Y54         LUT2 (Prop_lut2_I1_O)        0.332    74.766 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.316 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.316    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.430 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.430    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.544 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.544    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.658 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.658    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.772 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.886 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.886    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.000    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.114    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          1.057    77.349    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X14Y54         LUT3 (Prop_lut3_I0_O)        0.329    77.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42/O
                         net (fo=1, routed)           0.000    77.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[0]_i_42_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.228 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000    78.228    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_34_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.342 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.342    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_29_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    78.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_24_n_0
    SLICE_X14Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.570 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    78.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_19_n_0
    SLICE_X14Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.684 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.684    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_14_n_0
    SLICE_X14Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.798 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.798    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_9_n_0
    SLICE_X14Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.912 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    78.912    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_4_n_0
    SLICE_X14Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_2_n_0
    SLICE_X14Y62         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293    79.319 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1/CO[0]
                         net (fo=3, routed)           0.000    79.319    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]_i_1_n_3
    SLICE_X14Y62         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.484     8.618    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X14Y62         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]/C
                         clock pessimism              0.000     8.618    
                         clock uncertainty           -0.263     8.355    
    SLICE_X14Y62         FDRE (Setup_fdre_C_D)        0.017     8.372    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                         -79.319    
  -------------------------------------------------------------------
                         slack                                -70.948    

Slack (VIOLATED) :        -69.252ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.159ns  (logic 48.322ns (65.160%)  route 25.838ns (34.840%))
  Logic Levels:           257  (CARRY4=233 LUT1=1 LUT2=21 LUT3=2)
  Clock Path Skew:        -4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.016    74.434    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X13Y54         LUT2 (Prop_lut2_I1_O)        0.332    74.766 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.316 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.316    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.430 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.430    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.544 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.544    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.658 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.658    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.772 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.886 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.886    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.000    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.114    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.843    77.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.578     8.712    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.000     8.712    
                         clock uncertainty           -0.263     8.449    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.567     7.882    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          7.882    
                         arrival time                         -77.134    
  -------------------------------------------------------------------
                         slack                                -69.252    

Slack (VIOLATED) :        -69.250ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        74.159ns  (logic 48.322ns (65.160%)  route 25.838ns (34.840%))
  Logic Levels:           257  (CARRY4=233 LUT1=1 LUT2=21 LUT3=2)
  Clock Path Skew:        -4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.016    74.434    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X13Y54         LUT2 (Prop_lut2_I1_O)        0.332    74.766 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.316 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.316    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.430 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.430    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.544 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.544    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.658 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.658    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.772 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.886 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.886    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.000    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.114    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.843    77.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.580     8.714    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.263     8.451    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.567     7.884    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                         -77.134    
  -------------------------------------------------------------------
                         slack                                -69.250    

Slack (VIOLATED) :        -67.914ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        73.317ns  (logic 48.322ns (65.909%)  route 24.995ns (34.091%))
  Logic Levels:           257  (CARRY4=233 LUT1=1 LUT2=21 LUT3=2)
  Clock Path Skew:        -4.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 8.624 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          1.016    74.434    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X13Y54         LUT2 (Prop_lut2_I1_O)        0.332    74.766 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43/O
                         net (fo=1, routed)           0.000    74.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[1]_i_43_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.316 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.316    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_35_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.430 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.430    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_30_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.544 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    75.544    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_25_n_0
    SLICE_X13Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.658 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.658    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_20_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.772 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_15_n_0
    SLICE_X13Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.886 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    75.886    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_10_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.000 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    76.000    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_5_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.114 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    76.114    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_2_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    76.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1/CO[1]
                         net (fo=39, routed)          0.000    76.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]_i_1_n_2
    SLICE_X13Y62         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.490     8.624    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X13Y62         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]/C
                         clock pessimism              0.000     8.624    
                         clock uncertainty           -0.263     8.361    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)        0.017     8.378    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                         -76.292    
  -------------------------------------------------------------------
                         slack                                -67.914    

Slack (VIOLATED) :        -66.238ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.142ns  (logic 46.464ns (65.312%)  route 24.678ns (34.688%))
  Logic Levels:           247  (CARRY4=224 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.699    74.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.578     8.712    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.000     8.712    
                         clock uncertainty           -0.263     8.449    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.570     7.879    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                         -74.117    
  -------------------------------------------------------------------
                         slack                                -66.238    

Slack (VIOLATED) :        -66.236ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.142ns  (logic 46.464ns (65.312%)  route 24.678ns (34.688%))
  Logic Levels:           247  (CARRY4=224 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.286ns = ( 8.714 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.699    74.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.580     8.714    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y24          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0/CLK
                         clock pessimism              0.000     8.714    
                         clock uncertainty           -0.263     8.451    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.570     7.881    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__0
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                         -74.117    
  -------------------------------------------------------------------
                         slack                                -66.236    

Slack (VIOLATED) :        -64.992ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        70.443ns  (logic 46.464ns (65.960%)  route 23.979ns (34.040%))
  Logic Levels:           247  (CARRY4=224 LUT1=1 LUT2=20 LUT3=2)
  Clock Path Skew:        -4.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          1.105    71.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    SLICE_X12Y55         LUT2 (Prop_lut2_I1_O)        0.332    71.887 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43/O
                         net (fo=1, routed)           0.000    71.887    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[2]_i_43_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    72.420 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.420    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_35_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.537 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    72.537    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_30_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    72.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_25_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.771 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    72.771    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_20_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.888 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.888    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_15_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    73.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_10_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.122 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    73.122    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_5_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.239 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    73.239    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_2_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    73.418 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1/CO[1]
                         net (fo=39, routed)          0.000    73.418    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]_i_1_n_2
    SLICE_X12Y63         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.489     8.623    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X12Y63         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]/C
                         clock pessimism              0.000     8.623    
                         clock uncertainty           -0.263     8.360    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)        0.066     8.426    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                         -73.418    
  -------------------------------------------------------------------
                         slack                                -64.992    

Slack (VIOLATED) :        -63.330ns  (required time - arrival time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        68.234ns  (logic 44.601ns (65.365%)  route 23.633ns (34.635%))
  Logic Levels:           237  (CARRY4=215 LUT1=1 LUT2=19 LUT3=2)
  Clock Path Skew:        -4.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 8.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         1.667     2.975    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y21         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=29, routed)          0.435     3.866    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][1]
    SLICE_X11Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.990 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72/O
                         net (fo=1, routed)           0.000     3.990    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_72_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57/CO[3]
                         net (fo=1, routed)           0.000     4.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_57_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.654 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48/CO[3]
                         net (fo=1, routed)           0.000     4.654    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_48_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.768 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.768    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_39_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.882 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.009     4.891    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_30_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.005 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.005    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_21_n_0
    SLICE_X11Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.119 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.119    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_12_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.233 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.233    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_3_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.347 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.347    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          1.067     6.707    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.373     7.080 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43/O
                         net (fo=1, routed)           0.000     7.080    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_43_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.613 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.613    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_35_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.730 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.730    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_30_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.847 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.847    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_25_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.964 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.964    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_20_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15/CO[3]
                         net (fo=1, routed)           0.009     8.090    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_15_n_0
    SLICE_X10Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.207 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.207    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_10_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.324 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.324    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.441 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     8.620 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.893     9.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X12Y20         LUT2 (Prop_lut2_I1_O)        0.332     9.844 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42/O
                         net (fo=1, routed)           0.000     9.844    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_42_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_35_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_30_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_25_n_0
    SLICE_X12Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.728 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.728    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_20_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.845 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.009    10.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_10_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_5_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_2_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    11.384 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.890    12.274    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X13Y24         LUT2 (Prop_lut2_I1_O)        0.332    12.606 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42/O
                         net (fo=1, routed)           0.000    12.606    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_42_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.156 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35/CO[3]
                         net (fo=1, routed)           0.009    13.165    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_35_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.279 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    13.279    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_30_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.393    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_25_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.507 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.507    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_20_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.621 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.621    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_15_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.735 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.735    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.849 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.849    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_5_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.963 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.963    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.916    15.058    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X9Y28          LUT3 (Prop_lut3_I0_O)        0.329    15.387 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40/O
                         net (fo=1, routed)           0.000    15.387    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_40_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.788 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.788    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_35_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    15.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_30_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.016 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.016    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_25_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.130 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.130    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_20_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.244 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.244    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_15_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.358 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.358    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_10_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.472 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.472    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.586 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.764 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.814    17.578    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X7Y31          LUT2 (Prop_lut2_I1_O)        0.329    17.907 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42/O
                         net (fo=1, routed)           0.000    17.907    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_42_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.457 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.457    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_35_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.571 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.571    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_30_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_25_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.799 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.799    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_20_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.913 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.913    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_15_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.027 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.027    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_10_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.141 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.141    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_5_n_0
    SLICE_X7Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.255 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.255    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_2_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.433 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.880    20.313    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X8Y35          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38/O
                         net (fo=1, routed)           0.000    20.642    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_38_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.175 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.175    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_30_n_0
    SLICE_X8Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.292 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.292    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_25_n_0
    SLICE_X8Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.409 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_20_n_0
    SLICE_X8Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_15_n_0
    SLICE_X8Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.643    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_10_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.760 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.760    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_5_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.877 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.877    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_2_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.056 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.933    22.989    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X6Y37          LUT2 (Prop_lut2_I1_O)        0.332    23.321 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43/O
                         net (fo=1, routed)           0.000    23.321    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[19]_i_43_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.854 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.854    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_35_n_0
    SLICE_X6Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.971 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30/CO[3]
                         net (fo=1, routed)           0.000    23.971    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_30_n_0
    SLICE_X6Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.088 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.088    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_25_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.205 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.205    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_20_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.322 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.322    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_15_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.439 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.439    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_10_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.556 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.556    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_5_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.673 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.673    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.852 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1/CO[1]
                         net (fo=37, routed)          0.933    25.785    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[19]_i_1_n_2
    SLICE_X9Y37          LUT2 (Prop_lut2_I1_O)        0.332    26.117 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42/O
                         net (fo=1, routed)           0.000    26.117    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[18]_i_42_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.667 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    26.667    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_35_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.781 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    26.781    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_30_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.895 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    26.895    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_25_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.009 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    27.009    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_20_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.123 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.123    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_15_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.237 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.237    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_10_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_5_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.465 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.465    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_2_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    27.643 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1/CO[1]
                         net (fo=38, routed)          0.897    28.540    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[18]_i_1_n_2
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.329    28.869 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43/O
                         net (fo=1, routed)           0.000    28.869    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[17]_i_43_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.402 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.402    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_35_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.519 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    29.519    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_30_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.636 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.636    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_25_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.753 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.753    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_20_n_0
    SLICE_X10Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.870 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.870    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_15_n_0
    SLICE_X10Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_10_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.104 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.104    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_5_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    30.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_2_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.400 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1/CO[1]
                         net (fo=37, routed)          0.823    31.223    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[17]_i_1_n_2
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.332    31.555 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42/O
                         net (fo=1, routed)           0.000    31.555    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[16]_i_42_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35/CO[3]
                         net (fo=1, routed)           0.000    32.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_35_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.219 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30/CO[3]
                         net (fo=1, routed)           0.000    32.219    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_30_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.333 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.333    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_25_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.447 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    32.447    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_20_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.561 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.561    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_15_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.675 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.001    32.675    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_10_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.789 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    32.789    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.903 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_2_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    33.081 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1/CO[1]
                         net (fo=37, routed)          0.811    33.892    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[16]_i_1_n_2
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.329    34.221 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42/O
                         net (fo=1, routed)           0.000    34.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[15]_i_42_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_35_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.871 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.871    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_30_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.988 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.988    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_25_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.105 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.001    35.105    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_20_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    35.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_15_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.339 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    35.339    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_10_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.456 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.456    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_5_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.573 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.573    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_2_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    35.752 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1/CO[1]
                         net (fo=37, routed)          1.023    36.775    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[15]_i_1_n_2
    SLICE_X7Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    37.563 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35/CO[3]
                         net (fo=1, routed)           0.000    37.563    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_35_n_0
    SLICE_X7Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.677 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.677    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_30_n_0
    SLICE_X7Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.791 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25/CO[3]
                         net (fo=1, routed)           0.000    37.791    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_25_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.905 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.001    37.906    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_20_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.020 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.020    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_15_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.134 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    38.134    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_10_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.248 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    38.248    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_5_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.362 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.362    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_2_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    38.540 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1/CO[1]
                         net (fo=38, routed)          1.025    39.565    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[14]_i_1_n_2
    SLICE_X0Y51          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    40.365 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    40.365    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_35_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.482 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    40.482    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_30_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.599 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    40.599    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_25_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.716 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.716    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_20_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.833 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.833    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_15_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.950 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.950    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_10_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.067 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.067    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_5_n_0
    SLICE_X0Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    41.363 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1/CO[1]
                         net (fo=39, routed)          1.141    42.504    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[13]_i_1_n_2
    SLICE_X6Y54          LUT2 (Prop_lut2_I1_O)        0.332    42.836 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43/O
                         net (fo=1, routed)           0.000    42.836    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[12]_i_43_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.369 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    43.369    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_35_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.486    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_30_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_25_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    43.720    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_20_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.000    43.837    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_15_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    43.954    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_10_n_0
    SLICE_X6Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.071 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.071    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_5_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.188 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.188    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_2_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    44.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1/CO[1]
                         net (fo=39, routed)          1.204    45.570    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[12]_i_1_n_2
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.332    45.902 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43/O
                         net (fo=1, routed)           0.000    45.902    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[11]_i_43_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.452 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35/CO[3]
                         net (fo=1, routed)           0.000    46.452    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_35_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.566 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30/CO[3]
                         net (fo=1, routed)           0.000    46.566    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_30_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.680 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    46.680    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_25_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.794 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    46.794    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_20_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.908 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    46.908    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_15_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.022 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.022    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_10_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.136 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.136    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_5_n_0
    SLICE_X3Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.250 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    47.250    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_2_n_0
    SLICE_X3Y61          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    47.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1/CO[1]
                         net (fo=39, routed)          1.109    48.538    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[11]_i_1_n_2
    SLICE_X1Y50          LUT2 (Prop_lut2_I1_O)        0.329    48.867 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43/O
                         net (fo=1, routed)           0.000    48.867    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[10]_i_43_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.417 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    49.417    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_35_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.531 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.531    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_30_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.645 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.645    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_25_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.759 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.759    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_20_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.873 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.873    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_15_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.987 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.987    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_10_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.101 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    50.101    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_5_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.215 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    50.215    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_2_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    50.393 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1/CO[1]
                         net (fo=39, routed)          0.907    51.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[10]_i_1_n_2
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.329    51.628 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43/O
                         net (fo=1, routed)           0.000    51.628    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[9]_i_43_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.161 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    52.161    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_35_n_0
    SLICE_X4Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.278 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    52.278    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_30_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.395 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    52.395    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_25_n_0
    SLICE_X4Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.512 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    52.512    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_20_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.629 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    52.629    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_15_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.746 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    52.746    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_10_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.863 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.863    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_5_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.980 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.980    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    53.159 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1/CO[1]
                         net (fo=38, routed)          0.915    54.074    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[9]_i_1_n_2
    SLICE_X5Y52          LUT2 (Prop_lut2_I1_O)        0.332    54.406 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42/O
                         net (fo=1, routed)           0.000    54.406    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[8]_i_42_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.956 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    54.956    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_35_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.070 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    55.070    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_30_n_0
    SLICE_X5Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.184 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    55.184    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_25_n_0
    SLICE_X5Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.298 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.298    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_20_n_0
    SLICE_X5Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    55.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_15_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.526 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.526    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_10_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.640 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    55.640    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_5_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.754 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.754    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_2_n_0
    SLICE_X5Y60          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    55.932 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1/CO[1]
                         net (fo=39, routed)          1.161    57.093    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[8]_i_1_n_2
    SLICE_X11Y53         LUT2 (Prop_lut2_I1_O)        0.329    57.422 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43/O
                         net (fo=1, routed)           0.000    57.422    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[7]_i_43_n_0
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.972 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.972    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_35_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.086 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000    58.086    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_30_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.200 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.200    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_25_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.314 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.314    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_20_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.428 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    58.428    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_15_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.542 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.542    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_10_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.656 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.656    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_5_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.770 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.770    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_2_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    58.948 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1/CO[1]
                         net (fo=39, routed)          1.054    60.001    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[7]_i_1_n_2
    SLICE_X15Y53         LUT2 (Prop_lut2_I1_O)        0.329    60.330 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43/O
                         net (fo=1, routed)           0.000    60.330    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[6]_i_43_n_0
    SLICE_X15Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.880 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    60.880    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_35_n_0
    SLICE_X15Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.994 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    60.994    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_30_n_0
    SLICE_X15Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.108 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.108    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_25_n_0
    SLICE_X15Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.222 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.222    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_20_n_0
    SLICE_X15Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.336 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    61.336    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_15_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.450 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    61.450    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_10_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.564 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    61.564    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_5_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.678 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    61.678    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    61.856 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1/CO[1]
                         net (fo=39, routed)          1.074    62.930    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[6]_i_1_n_2
    SLICE_X16Y53         LUT2 (Prop_lut2_I1_O)        0.329    63.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43/O
                         net (fo=1, routed)           0.000    63.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[5]_i_43_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000    63.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_35_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.909 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30/CO[3]
                         net (fo=1, routed)           0.000    63.909    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_30_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.026 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25/CO[3]
                         net (fo=1, routed)           0.000    64.026    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_25_n_0
    SLICE_X16Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.143 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.143    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_20_n_0
    SLICE_X16Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.260 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.260    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_15_n_0
    SLICE_X16Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.377 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.377    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_10_n_0
    SLICE_X16Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.494 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.494    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_5_n_0
    SLICE_X16Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.611 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.611    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_2_n_0
    SLICE_X16Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    64.790 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1/CO[1]
                         net (fo=39, routed)          1.055    65.845    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[5]_i_1_n_2
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.332    66.177 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43/O
                         net (fo=1, routed)           0.000    66.177    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[4]_i_43_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.710 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.710    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_35_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.827 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.827    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_30_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.944 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.944    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_25_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.061 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    67.061    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_20_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.178 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.178    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_15_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.295 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.295    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_10_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_5_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.529 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.529    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_2_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.708 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1/CO[1]
                         net (fo=39, routed)          0.879    68.586    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[4]_i_1_n_2
    SLICE_X8Y55          LUT2 (Prop_lut2_I1_O)        0.332    68.918 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43/O
                         net (fo=1, routed)           0.000    68.918    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[3]_i_43_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.451 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35/CO[3]
                         net (fo=1, routed)           0.000    69.451    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_35_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.568 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    69.568    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_30_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.685 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    69.685    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_25_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.802 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.802    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_20_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.919 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.919    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_15_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.036 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.036    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_10_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.153 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    70.153    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_5_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.270 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    70.270    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_2_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    70.449 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1/CO[1]
                         net (fo=39, routed)          0.760    71.209    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[3]_i_1_n_2
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.578     8.712    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    DSP48_X0Y25          DSP48E1                                      r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1/CLK
                         clock pessimism              0.000     8.712    
                         clock uncertainty           -0.263     8.449    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.570     7.879    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/n_ciclos_on2__1
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                         -71.209    
  -------------------------------------------------------------------
                         slack                                -63.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.784ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.314ns (63.080%)  route 0.184ns (36.920%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=29, routed)          0.184     1.221    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][31]
    SLICE_X12Y28         LUT3 (Prop_lut3_I1_O)        0.045     1.266 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_4/O
                         net (fo=1, routed)           0.000     1.266    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[24]_i_4_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.394 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1/CO[1]
                         net (fo=37, routed)          0.000     1.394    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]_i_1_n_2
    SLICE_X12Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.824    -0.773    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X12Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.263    -0.510    
    SLICE_X12Y28         FDRE (Hold_fdre_C_D)         0.120    -0.390    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  1.784    

Slack (MET) :             1.802ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.382ns (74.088%)  route 0.134ns (25.912%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y27         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[25]/Q
                         net (fo=29, routed)          0.134     1.171    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][25]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.045     1.216 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_12/O
                         net (fo=1, routed)           0.000     1.216    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[25]_i_12_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     1.327 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.327    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_5_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.367 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.367    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.412 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1/CO[1]
                         net (fo=37, routed)          0.000     1.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]_i_1_n_2
    SLICE_X10Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.824    -0.773    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X10Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]/C
                         clock pessimism              0.000    -0.773    
                         clock uncertainty            0.263    -0.510    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.120    -0.390    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.845ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.358ns (67.513%)  route 0.172ns (32.487%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=29, routed)          0.172     1.210    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][31]
    SLICE_X11Y28         LUT1 (Prop_lut1_I0_O)        0.049     1.259 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_4/O
                         net (fo=1, routed)           0.000     1.259    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[26]_i_4_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.351 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.351    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_2_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     1.427 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1/CO[0]
                         net (fo=38, routed)          0.000     1.427    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]_i_1_n_3
    SLICE_X11Y29         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.825    -0.772    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X11Y29         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]/C
                         clock pessimism              0.000    -0.772    
                         clock uncertainty            0.263    -0.509    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.091    -0.418    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.958ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.385ns (59.553%)  route 0.261ns (40.447%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -1.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[28]/Q
                         net (fo=29, routed)          0.261     1.299    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][28]
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.344 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_8/O
                         net (fo=1, routed)           0.000     1.344    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[23]_i_8_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.499 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.499    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_2_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.543 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1/CO[1]
                         net (fo=37, routed)          0.000     1.543    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]_i_1_n_2
    SLICE_X13Y32         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.828    -0.769    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X13Y32         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]/C
                         clock pessimism              0.000    -0.769    
                         clock uncertainty            0.263    -0.506    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.091    -0.415    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.078ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.384ns (49.927%)  route 0.385ns (50.073%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y27         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=29, routed)          0.385     1.423    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][26]
    SLICE_X9Y34          LUT3 (Prop_lut3_I1_O)        0.045     1.468 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_11/O
                         net (fo=1, routed)           0.000     1.468    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[22]_i_11_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.583 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.583    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_5_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.622 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.622    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_2_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.666 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1/CO[1]
                         net (fo=37, routed)          0.000     1.666    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]_i_1_n_2
    SLICE_X9Y36          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.831    -0.766    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X9Y36          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]/C
                         clock pessimism              0.000    -0.766    
                         clock uncertainty            0.263    -0.503    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.091    -0.412    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.314ns (35.062%)  route 0.582ns (64.938%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=29, routed)          0.582     1.619    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][31]
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.045     1.664 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_4/O
                         net (fo=1, routed)           0.000     1.664    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[20]_i_4_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.792 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1/CO[1]
                         net (fo=38, routed)          0.000     1.792    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]_i_1_n_2
    SLICE_X8Y42          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.835    -0.762    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X8Y42          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]/C
                         clock pessimism              0.000    -0.762    
                         clock uncertainty            0.263    -0.499    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.120    -0.379    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.185ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.314ns (35.698%)  route 0.566ns (64.302%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.556     0.896    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y28         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg1_reg[31]/Q
                         net (fo=29, routed)          0.566     1.603    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/slv_reg1_reg[31][31]
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.045     1.648 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_4/O
                         net (fo=1, routed)           0.000     1.648    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1[21]_i_4_n_0
    SLICE_X7Y39          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.776 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1/CO[1]
                         net (fo=37, routed)          0.000     1.776    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]_i_1_n_2
    SLICE_X7Y39          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.834    -0.763    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/clk
    SLICE_X7Y39          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]/C
                         clock pessimism              0.000    -0.763    
                         clock uncertainty            0.263    -0.500    
    SLICE_X7Y39          FDRE (Hold_fdre_C_D)         0.091    -0.409    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/aux1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  2.185    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.633%)  route 0.659ns (82.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.562     0.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y42         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.659     1.702    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/slv_reg0_reg[0][0]
    SLICE_X2Y45          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.855    -0.742    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/clk
    SLICE_X2Y45          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[0]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.263    -0.479    
    SLICE_X2Y45          FDRE (Hold_fdre_C_CE)       -0.039    -0.518    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.633%)  route 0.659ns (82.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.562     0.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y42         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.659     1.702    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/slv_reg0_reg[0][0]
    SLICE_X2Y45          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.855    -0.742    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/clk
    SLICE_X2Y45          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[1]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.263    -0.479    
    SLICE_X2Y45          FDRE (Hold_fdre_C_CE)       -0.039    -0.518    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (arrival time - required time)
  Source:                 sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sistema_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.633%)  route 0.659ns (82.367%))
  Logic Levels:           0  
  Clock Path Skew:        -1.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=703, routed)         0.562     0.903    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y42         FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=34, routed)          0.659     1.702    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/slv_reg0_reg[0][0]
    SLICE_X2Y45          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.855    -0.742    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/clk
    SLICE_X2Y45          FDRE                                         r  sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[2]/C
                         clock pessimism              0.000    -0.742    
                         clock uncertainty            0.263    -0.479    
    SLICE_X2Y45          FDRE (Hold_fdre_C_CE)       -0.039    -0.518    sistema_i/pwm_2ip_0/U0/pwm_2ip_v1_0_S00_AXI_inst/pwm_inst/contBCD_inst/reg_inst/q_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  2.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sistema_clk_wiz_0_0
  To Clock:  clk_out1_sistema_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.518ns (22.639%)  route 1.770ns (77.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.652    -0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.472     8.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.621     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.518ns (22.639%)  route 1.770ns (77.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.652    -0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.472     8.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.621     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.518ns (22.639%)  route 1.770ns (77.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.652    -0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.770     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y68         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.472     8.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y68         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.621     9.227    
                         clock uncertainty           -0.072     9.156    
    SLICE_X23Y68         FDCE (Recov_fdce_C_CLR)     -0.405     8.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.751    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.203    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.718ns (30.866%)  route 1.608ns (69.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.657    -0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X19Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X19Y61         LUT2 (Prop_lut2_I1_O)        0.299     0.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.760     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X19Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.482     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.621     9.237    
                         clock uncertainty           -0.072     9.166    
    SLICE_X19Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.718ns (30.866%)  route 1.608ns (69.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.657    -0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X19Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X19Y61         LUT2 (Prop_lut2_I1_O)        0.299     0.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.760     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X19Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.482     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.621     9.237    
                         clock uncertainty           -0.072     9.166    
    SLICE_X19Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.216ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.718ns (30.866%)  route 1.608ns (69.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 8.616 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.657    -0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X19Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y61         FDRE (Prop_fdre_C_Q)         0.419    -0.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X19Y61         LUT2 (Prop_lut2_I1_O)        0.299     0.831 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.760     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X19Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.482     8.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.621     9.237    
                         clock uncertainty           -0.072     9.166    
    SLICE_X19Y63         FDPE (Recov_fdpe_C_PRE)     -0.359     8.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                  7.216    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.718ns (32.110%)  route 1.518ns (67.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.662    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X11Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.299     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X11Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.489     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.621     9.244    
                         clock uncertainty           -0.072     9.173    
    SLICE_X11Y64         FDPE (Recov_fdpe_C_PRE)     -0.359     8.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.718ns (32.110%)  route 1.518ns (67.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.662    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X11Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.299     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X11Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.489     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.621     9.244    
                         clock uncertainty           -0.072     9.173    
    SLICE_X11Y64         FDPE (Recov_fdpe_C_PRE)     -0.359     8.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 0.718ns (32.110%)  route 1.518ns (67.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.662    -0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X11Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.419    -0.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.849     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X11Y63         LUT2 (Prop_lut2_I1_O)        0.299     0.836 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.669     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X11Y64         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.489     8.623    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.621     9.244    
                         clock uncertainty           -0.072     9.173    
    SLICE_X11Y64         FDPE (Recov_fdpe_C_PRE)     -0.359     8.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.814    
                         arrival time                          -1.505    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@10.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.769%)  route 1.417ns (73.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.652    -0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X24Y61         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.223 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.417     1.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y67         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        1.474     8.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y67         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.621     9.229    
                         clock uncertainty           -0.072     9.158    
    SLICE_X23Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.753    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  7.558    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.205%)  route 0.134ns (48.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.555    -0.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X19Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y63         FDPE (Prop_fdpe_C_Q)         0.141    -0.399 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134    -0.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X20Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.822    -0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.269    -0.507    
    SLICE_X20Y63         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.825    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X10Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sistema_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sistema_clk_wiz_0_0 rise@0.000ns - clk_out1_sistema_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.606%)  route 0.138ns (49.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.558    -0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDPE (Prop_fdpe_C_Q)         0.141    -0.396 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.138    -0.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X10Y65         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sistema_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sistema_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sistema_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    sistema_i/clk_wiz_0/inst/clk_in1_sistema_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  sistema_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    sistema_i/clk_wiz_0/inst/clk_out1_sistema_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  sistema_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1425, routed)        0.825    -0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X10Y65         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X10Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.842ns (18.137%)  route 3.800ns (81.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 27.747    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.842ns (18.137%)  route 3.800ns (81.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 27.747    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.842ns (18.137%)  route 3.800ns (81.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 27.747    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.842ns (18.137%)  route 3.800ns (81.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 27.747    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.842ns (18.137%)  route 3.800ns (81.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 27.747    

Slack (MET) :             27.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.842ns (18.137%)  route 3.800ns (81.863%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.627     8.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X22Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X22Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X22Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 27.747    

Slack (MET) :             27.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.842ns (18.154%)  route 3.796ns (81.846%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X23Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X23Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X23Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 27.751    

Slack (MET) :             27.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.842ns (18.154%)  route 3.796ns (81.846%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X23Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X23Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X23Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 27.751    

Slack (MET) :             27.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.842ns (18.154%)  route 3.796ns (81.846%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X23Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X23Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X23Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 27.751    

Slack (MET) :             27.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.842ns (18.154%)  route 3.796ns (81.846%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.171ns = ( 36.171 - 33.000 ) 
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.869     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.668     3.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          FDRE (Prop_fdre_C_Q)         0.419     4.057 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.500     6.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X20Y57         LUT4 (Prop_lut4_I2_O)        0.299     6.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.674     7.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X20Y56         LUT1 (Prop_lut1_I0_O)        0.124     7.654 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     8.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X23Y57         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.596    34.596    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    34.687 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         1.484    36.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X23Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.297    36.468    
                         clock uncertainty           -0.035    36.433    
    SLICE_X23Y57         FDCE (Recov_fdce_C_CLR)     -0.405    36.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                 27.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X3Y59          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X3Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.370     1.356    
    SLICE_X3Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.874%)  route 0.136ns (49.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X3Y59          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X3Y59          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.370     1.356    
    SLICE_X3Y59          FDPE (Remov_fdpe_C_PRE)     -0.095     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X2Y59          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X2Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.370     1.356    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X2Y59          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X2Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.370     1.356    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X2Y59          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X2Y59          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.370     1.356    
    SLICE_X2Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.264    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.581     1.339    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X3Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     1.480 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.141     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X2Y59          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.851     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X2Y59          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.370     1.356    
    SLICE_X2Y59          FDPE (Remov_fdpe_C_PRE)     -0.095     1.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.805%)  route 0.130ns (44.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.559     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X16Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.130     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X19Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X19Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.370     1.333    
    SLICE_X19Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.805%)  route 0.130ns (44.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.559     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X16Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.130     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X19Y60         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X19Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.370     1.333    
    SLICE_X19Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.805%)  route 0.130ns (44.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.559     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X16Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.130     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X19Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X19Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.370     1.333    
    SLICE_X19Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.805%)  route 0.130ns (44.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.732     0.732    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.559     1.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X16Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDPE (Prop_fdpe_C_Q)         0.164     1.481 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.130     1.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X19Y60         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.846     0.846    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.875 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=480, routed)         0.828     1.703    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X19Y60         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.370     1.333    
    SLICE_X19Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     1.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.373    





