// Seed: 3792094601
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wand id_4,
    output tri0 id_5
);
  assign id_3 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply0 id_2,
    output wire id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6
    , id_12,
    input tri0 id_7,
    output logic id_8,
    input wor id_9,
    output wand id_10
);
  tri0 id_13 = (-1'b0);
  assign id_8  = id_4;
  assign id_13 = 1 - id_13 & -1;
  always @(posedge -1 == -1'b0 or negedge 1)
    for (id_2 = -1'd0 < id_7; -1; id_12 = id_7 != 1)
      id_8 = -1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_5,
      id_5,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
