Analysis & Synthesis report for DE1_SoC
Thu Nov 20 14:11:16 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 20 14:11:16 2025           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; pipelined                                   ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipelined          ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 22          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 20 14:11:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux2_1.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file mux32_1.sv
    Info (12023): Found entity 1: mux32_1 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv Line: 1
    Info (12023): Found entity 2: mux32_1_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv Line: 15
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv Line: 2
    Info (12023): Found entity 2: mux4_1_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux4_1.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1.sv
    Info (12023): Found entity 1: mux8_1 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.sv
    Info (12023): Found entity 1: D_FF File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_64.sv
    Info (12023): Found entity 1: register_64 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/register_64.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file decoder_3_8.sv
    Info (12023): Found entity 1: decoder_3_8 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv Line: 2
    Info (12023): Found entity 2: decoder_3_8_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_3_8.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file decoder_2_4.sv
    Info (12023): Found entity 1: decoder_2_4 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv Line: 2
    Info (12023): Found entity 2: decoder_2_4_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_2_4.sv Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file decoder_5_32.sv
    Info (12023): Found entity 1: decoder_5_32 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv Line: 2
    Info (12023): Found entity 2: decoder_5_32_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv Line: 19
Info (12021): Found 2 design units, including 2 entities, in source file mux_64_32_1.sv
    Info (12023): Found entity 1: mux_64_32_1 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv Line: 2
    Info (12023): Found entity 2: mux_64_32_1_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file regstim.sv
    Info (12023): Found entity 1: regstim File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regstim.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fullAdder File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fulladdersubtractor.sv
    Info (12023): Found entity 1: fullAdderSubtractor File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/fullAdderSubtractor.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file nor_16.sv
    Info (12023): Found entity 1: nor_16 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_16.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file nor_64.sv
    Info (12023): Found entity 1: nor_64 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv Line: 3
    Info (12023): Found entity 2: nor_64_tb File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alustim.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file sign_extend.sv
    Info (12023): Found entity 1: sign_extend File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv Line: 2
    Info (12023): Found entity 2: sign_extend_tb File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/sign_extend.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file adder_64.sv
    Info (12023): Found entity 1: adder_64 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv Line: 2
    Info (12023): Found entity 2: adder_64_tb File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv Line: 17
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 70
Critical Warning (10191): Verilog HDL Compiler Directive warning at instructmem.sv(42): text macro "BENCHMARK" is undefined File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv Line: 42
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv Line: 17
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.sv
    Info (12023): Found entity 1: programCounter File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux_64_2_1.sv
    Info (12023): Found entity 1: mux_64_2_1 File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv Line: 2
    Info (12023): Found entity 2: mux_64_2_1_tb File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv Line: 15
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv Line: 6
    Info (12023): Found entity 2: shifter File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv Line: 36
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv Line: 51
    Info (12023): Found entity 4: mult_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/math.sv Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file controls.sv
    Info (12023): Found entity 1: controls File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/controls.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file zero_extend.sv
    Info (12023): Found entity 1: zero_extend File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv Line: 2
    Info (12023): Found entity 2: zero_extend_tb File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/zero_extend.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_en.sv
    Info (12023): Found entity 1: D_FF_en File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/D_FF_en.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regmodular.sv
    Info (12023): Found entity 1: regmodular File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regmodular.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file pipelined.sv
    Info (12023): Found entity 1: pipelined File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 2
    Info (12023): Found entity 2: pipelined_testbench File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 157
Info (12021): Found 1 design units, including 1 entities, in source file if_id.sv
    Info (12023): Found entity 1: IF_ID File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.sv
    Info (12023): Found entity 1: ID_EX File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/ID_EX.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.sv
    Info (12023): Found entity 1: EX_MEM File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/EX_MEM.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_wr.sv
    Info (12023): Found entity 1: MEM_WR File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/MEM_WR.sv Line: 2
Info (12127): Elaborating entity "pipelined" for the top level hierarchy
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:current" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 18
Info (12128): Elaborating entity "D_FF" for hierarchy "programCounter:current|D_FF:eachDFF[0].flippyflop" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/programCounter.sv Line: 10
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:instruction" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 19
Warning (10175): Verilog HDL warning at instructmem.sv(24): ignoring unsupported system task File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv Line: 24
Info (10648): Verilog HDL Display System Task info at instructmem.sv(43): Running benchmark:  File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/instructmem.sv Line: 43
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID_register" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 26
Info (12128): Elaborating entity "regmodular" for hierarchy "IF_ID:IF_ID_register|regmodular:PC_IF" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv Line: 9
Info (12128): Elaborating entity "regmodular" for hierarchy "IF_ID:IF_ID_register|regmodular:instr_IF" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/IF_ID.sv Line: 10
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:unc" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 34
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:con" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 35
Info (12128): Elaborating entity "mux_64_2_1" for hierarchy "mux_64_2_1:CondUncond" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 37
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux_64_2_1:CondUncond|mux2_1:eachMux[0].remux" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_2_1.sv Line: 10
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:shifty" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 39
Info (12128): Elaborating entity "adder_64" for hierarchy "adder_64:BranchPCUpdate" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 41
Info (12128): Elaborating entity "fullAdder" for hierarchy "adder_64:BranchPCUpdate|fullAdder:addyFirst" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/adder_64.sv Line: 8
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:Addr" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 62
Info (12128): Elaborating entity "zero_extend" for hierarchy "zero_extend:Imm12" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 63
Info (12128): Elaborating entity "nor_64" for hierarchy "nor_64:zeroCheckerEX" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 70
Info (12128): Elaborating entity "nor_16" for hierarchy "nor_64:zeroCheckerEX|nor_16:one" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/nor_64.sv Line: 9
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:reggie" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 73
Info (12128): Elaborating entity "decoder_5_32" for hierarchy "regfile:reggie|decoder_5_32:dec" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv Line: 14
Info (12128): Elaborating entity "decoder_2_4" for hierarchy "regfile:reggie|decoder_5_32:dec|decoder_2_4:td" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv Line: 10
Info (12128): Elaborating entity "decoder_3_8" for hierarchy "regfile:reggie|decoder_5_32:dec|decoder_3_8:dec0" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/decoder_5_32.sv Line: 12
Info (12128): Elaborating entity "register_64" for hierarchy "regfile:reggie|register_64:eachRegister[0].reggie" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv Line: 20
Info (12128): Elaborating entity "mux_64_32_1" for hierarchy "regfile:reggie|mux_64_32_1:mux1" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/regfile.sv Line: 28
Info (12128): Elaborating entity "mux32_1" for hierarchy "regfile:reggie|mux_64_32_1:mux1|mux32_1:eachMux[0].muxxy" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux_64_32_1.sv Line: 16
Info (12128): Elaborating entity "mux8_1" for hierarchy "regfile:reggie|mux_64_32_1:mux1|mux32_1:eachMux[0].muxxy|mux8_1:r0" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux32_1.sv Line: 7
Info (12128): Elaborating entity "mux4_1" for hierarchy "regfile:reggie|mux_64_32_1:mux1|mux32_1:eachMux[0].muxxy|mux8_1:r0|mux4_1:r0" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/mux8_1.sv Line: 8
Info (12128): Elaborating entity "controls" for hierarchy "controls:broisthethinker" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 79
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:ID_EX_register" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 95
Info (12128): Elaborating entity "regmodular" for hierarchy "ID_EX:ID_EX_register|regmodular:ALUSrcReg_ID" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/ID_EX.sv Line: 29
Info (12128): Elaborating entity "regmodular" for hierarchy "ID_EX:ID_EX_register|regmodular:ALUOpReg_ID" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/ID_EX.sv Line: 30
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 113
Info (12128): Elaborating entity "fullAdderSubtractor" for hierarchy "alu:ALU|fullAdderSubtractor:addsubZero" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/alu.sv Line: 18
Info (12128): Elaborating entity "D_FF_en" for hierarchy "D_FF_en:zeroFlag" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 118
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EX_MEM_register" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 134
Info (12128): Elaborating entity "regmodular" for hierarchy "EX_MEM:EX_MEM_register|regmodular:Rd_EX" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/EX_MEM.sv Line: 17
Info (12128): Elaborating entity "datamem" for hierarchy "datamem:dataMemory" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 142
Warning (10175): Verilog HDL warning at datamem.sv(23): ignoring unsupported system task File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 23
Info (10264): Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 43
Error (10232): Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 58
Error (10232): Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range [63:0] for vector "read_data" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 55
Error (10166): SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic. File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/datamem.sv Line: 55
Error (12152): Can't elaborate user hierarchy "datamem:dataMemory" File: C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/pipelined.sv Line: 142
Info (144001): Generated suppressed messages file C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings
    Error: Peak virtual memory: 4853 megabytes
    Error: Processing ended: Thu Nov 20 14:11:17 2025
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:30


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/brayd/Documents/GitHub/my-cpu/Pipelined/output_files/DE1_SoC.map.smsg.


