Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 11 12:12:55 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_LEFT_DEBOUNCE/button_state_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RIGHT_DEBOUNCE/button_state_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/changed_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/initialized_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.357        0.000                      0                 2597        0.114        0.000                      0                 2597        3.750        0.000                       0                   931  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.357        0.000                      0                 2597        0.114        0.000                      0                 2597        3.750        0.000                       0                   931  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.665ns  (logic 3.456ns (35.757%)  route 6.209ns (64.243%))
  Logic Levels:           11  (CARRY4=2 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.555     5.106    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/Q
                         net (fo=6, routed)           0.969     6.593    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[0]
    SLICE_X9Y93          LUT4 (Prop_lut4_I3_O)        0.152     6.745 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_65/O
                         net (fo=3, routed)           0.465     7.210    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_65_n_1
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.326     7.536 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_41/O
                         net (fo=2, routed)           0.873     8.409    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_41_n_1
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.124     8.533 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_16/O
                         net (fo=4, routed)           0.623     9.156    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_16_n_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_24/O
                         net (fo=2, routed)           0.941    10.220    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_24_n_1
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.789    11.160    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.332    11.492 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.492    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.916 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.677    12.593    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.303    12.896 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.896    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.474 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.403    13.877    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.301    14.178 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.470    14.648    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124    14.772 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000    14.772    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/next[0]
    SLICE_X7Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.503    14.874    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    15.129    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                         -14.772    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.660ns  (logic 3.456ns (35.776%)  route 6.204ns (64.223%))
  Logic Levels:           11  (CARRY4=2 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.555     5.106    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/Q
                         net (fo=6, routed)           0.969     6.593    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[0]
    SLICE_X9Y93          LUT4 (Prop_lut4_I3_O)        0.152     6.745 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_65/O
                         net (fo=3, routed)           0.465     7.210    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_65_n_1
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.326     7.536 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_41/O
                         net (fo=2, routed)           0.873     8.409    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_41_n_1
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.124     8.533 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_16/O
                         net (fo=4, routed)           0.623     9.156    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_16_n_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_24/O
                         net (fo=2, routed)           0.941    10.220    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_24_n_1
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.789    11.160    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.332    11.492 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.492    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.916 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.677    12.593    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.303    12.896 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.896    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.474 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.403    13.877    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.301    14.178 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.465    14.642    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/sfd_detected_reg
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124    14.766 r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_i_1/O
                         net (fo=1, routed)           0.000    14.766    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/n_cardet
    SLICE_X3Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.505    14.876    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y92          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.032    15.132    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/cardet_reg
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                         -14.766    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 3.456ns (35.892%)  route 6.173ns (64.108%))
  Logic Levels:           11  (CARRY4=2 LUT4=4 LUT5=3 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.555     5.106    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.518     5.624 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg[0]/Q
                         net (fo=6, routed)           0.969     6.593    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/shreg_reg_n_1_[0]
    SLICE_X9Y93          LUT4 (Prop_lut4_I3_O)        0.152     6.745 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_65/O
                         net (fo=3, routed)           0.465     7.210    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_65_n_1
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.326     7.536 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_41/O
                         net (fo=2, routed)           0.873     8.409    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_41_n_1
    SLICE_X7Y95          LUT5 (Prop_lut5_I4_O)        0.124     8.533 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_16/O
                         net (fo=4, routed)           0.623     9.156    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_16_n_1
    SLICE_X5Y93          LUT6 (Prop_lut6_I5_O)        0.124     9.280 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_24/O
                         net (fo=2, routed)           0.941    10.220    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry_i_24_n_1
    SLICE_X4Y92          LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.789    11.160    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_2_n_1
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.332    11.492 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.492    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_i_4_n_1
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.916 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0/O[1]
                         net (fo=2, routed)           0.677    12.593    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__0_carry__0_n_7
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.303    12.896 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.896    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_i_3_n_1
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.474 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0/O[2]
                         net (fo=1, routed)           0.403    13.877    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/ones0_inferred__0__17_carry__0_n_6
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.301    14.178 f  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_SFD/state[1]_i_2__1/O
                         net (fo=3, routed)           0.434    14.611    U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/sfd_detected_reg
    SLICE_X5Y93          LUT5 (Prop_lut5_I3_O)        0.124    14.735 r  U_RXD_MOD/U_MAN_RECEIVER/U_RECEIVE_FSM/state[1]_i_1__2/O
                         net (fo=1, routed)           0.000    14.735    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/D[0]
    SLICE_X5Y93          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.504    14.875    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X5Y93          FDRE (Setup_fdre_C_D)        0.032    15.131    U_RXD_MOD/U_MAN_RECEIVER/U_SFD_FSM/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -14.735    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.319ns (19.269%)  route 5.526ns (80.731%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         1.911     8.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X15Y64         LUT3 (Prop_lut3_I0_O)        0.321     9.064 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          2.156    11.220    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.326    11.546 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.401    11.946    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.429    14.800    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.595    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.319ns (19.269%)  route 5.526ns (80.731%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         1.911     8.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X15Y64         LUT3 (Prop_lut3_I0_O)        0.321     9.064 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          2.156    11.220    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.326    11.546 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.401    11.946    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.429    14.800    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.595    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.319ns (19.269%)  route 5.526ns (80.731%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         1.911     8.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X15Y64         LUT3 (Prop_lut3_I0_O)        0.321     9.064 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          2.156    11.220    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.326    11.546 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.401    11.946    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.429    14.800    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.595    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 1.319ns (19.269%)  route 5.526ns (80.731%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         1.911     8.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X15Y64         LUT3 (Prop_lut3_I0_O)        0.321     9.064 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          2.156    11.220    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.326    11.546 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.401    11.946    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.429    14.800    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.595    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.319ns (19.282%)  route 5.522ns (80.718%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         1.911     8.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X15Y64         LUT3 (Prop_lut3_I0_O)        0.321     9.064 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          2.156    11.220    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.326    11.546 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.397    11.942    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X29Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.429    14.800    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.429    14.595    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.319ns (19.282%)  route 5.522ns (80.718%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         1.911     8.743    U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/debounced_reset
    SLICE_X15Y64         LUT3 (Prop_lut3_I0_O)        0.321     9.064 r  U_RXD_MOD/U_MAN_RECEIVER/U_CORREL_ZERO/shreg[15]_i_1/O
                         net (fo=18, routed)          2.156    11.220    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/reset04_out
    SLICE_X29Y86         LUT5 (Prop_lut5_I4_O)        0.326    11.546 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0/O
                         net (fo=6, routed)           0.397    11.942    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1__0_n_1
    SLICE_X29Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.429    14.800    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y86         FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.429    14.595    U_RXD_MOD/U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.942    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 U_RIGHT_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.714ns  (logic 0.999ns (14.879%)  route 5.715ns (85.121%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.550     5.101    U_RIGHT_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  U_RIGHT_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.518     5.619 r  U_RIGHT_DEBOUNCE/button_state_reg/Q
                         net (fo=4, routed)           1.058     6.678    U_RIGHT_DEBOUNCE/debounced_right
    SLICE_X9Y85          LUT2 (Prop_lut2_I0_O)        0.154     6.832 r  U_RIGHT_DEBOUNCE/count[4]_i_1/O
                         net (fo=381, routed)         3.118     9.950    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/debounced_reset
    SLICE_X6Y65          LUT2 (Prop_lut2_I1_O)        0.327    10.277 r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/q[0]_i_1__4/O
                         net (fo=32, routed)          1.539    11.816    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/q[0]_i_1__4_n_1
    SLICE_X1Y68          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         1.496    14.867    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/q_reg[28]/C
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y68          FDRE (Setup_fdre_C_R)       -0.429    14.662    U_RXD_MOD/U_MAN_RECEIVER/U_SAMPLER/q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -11.816    
  -------------------------------------------------------------------
                         slack                                  2.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.546     1.459    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/Q
                         net (fo=70, routed)          0.175     1.775    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD5
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.546     1.459    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/Q
                         net (fo=70, routed)          0.175     1.775    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD5
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.546     1.459    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/Q
                         net (fo=70, routed)          0.175     1.775    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD5
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.668%)  route 0.175ns (55.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.546     1.459    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[5]/Q
                         net (fo=70, routed)          0.175     1.775    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD5
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     1.661    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.800%)  route 0.211ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.547     1.460    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/Q
                         net (fo=69, routed)          0.211     1.799    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD3
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186     1.677    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.800%)  route 0.211ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.547     1.460    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/Q
                         net (fo=69, routed)          0.211     1.799    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD3
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186     1.677    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.800%)  route 0.211ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.547     1.460    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/Q
                         net (fo=69, routed)          0.211     1.799    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD3
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186     1.677    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.800%)  route 0.211ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.547     1.460    U_RXD_MOD/U_RXD_FIFO/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  U_RXD_MOD/U_RXD_FIFO/wp_reg[3]/Q
                         net (fo=69, routed)          0.211     1.799    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/ADDRD3
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.811     1.970    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/WCLK
    SLICE_X30Y75         RAMD64E                                      r  U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD/CLK
                         clock pessimism             -0.478     1.491    
    SLICE_X30Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.186     1.677    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_UP_DEBOUNCE/button_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UP_PULSER/dq1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.587     1.500    U_UP_DEBOUNCE/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U_UP_DEBOUNCE/button_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  U_UP_DEBOUNCE/button_state_reg/Q
                         net (fo=3, routed)           0.058     1.699    U_UP_PULSER/button_state_reg
    SLICE_X0Y84          FDRE                                         r  U_UP_PULSER/dq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.855     2.014    U_UP_PULSER/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  U_UP_PULSER/dq1_reg/C
                         clock pessimism             -0.513     1.500    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.071     1.571    U_UP_PULSER/dq1_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 U_RXD_MOD/U_FCS_VERIFICATION/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RXD_MOD/U_FCS_VERIFICATION/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.552     1.465    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[1]/Q
                         net (fo=2, routed)           0.058     1.664    U_RXD_MOD/U_FCS_VERIFICATION/crc_result[7]
    SLICE_X28Y81         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=930, routed)         0.820     1.978    U_RXD_MOD/U_FCS_VERIFICATION/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y81         FDRE                                         r  U_RXD_MOD/U_FCS_VERIFICATION/x_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X28Y81         FDRE (Hold_fdre_C_D)         0.071     1.536    U_RXD_MOD/U_FCS_VERIFICATION/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32    U_TXD_MOD/U_TXD_BRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85     U_DOWN_DEBOUNCE/count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85     U_DOWN_DEBOUNCE/count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85     U_DOWN_DEBOUNCE/count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y86     U_DOWN_DEBOUNCE/count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y86     U_DOWN_DEBOUNCE/count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y86     U_DOWN_DEBOUNCE/count_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y86     U_DOWN_DEBOUNCE/count_reg_reg[8]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y76    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y76    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y76    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y76    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y73    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y73    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y74    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y73    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y73    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y73    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y73    U_RXD_MOD/U_RXD_FIFO/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y75    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y75    U_RXD_MOD/U_RXD_FIFO/mem_reg_128_191_0_2/RAMB/CLK



