Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/sha3_tb_isim_beh.exe -prj C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/sha3_tb_beh.prj work.sha3_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/theta.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/rho.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/RC_lookup.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/pi.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/iota.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/chi.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/round_comb.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/input_buffer.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/absorb_stage.v" into library work
WARNING:HDLCompiler:114 - "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/absorb_stage.v" Line 52: /* in comment
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/test.v" into library work
Analyzing Verilog file "C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/sha3_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module input_buffer
Compiling module absorb_stage
Compiling module RC_lookup
Compiling module theta
Compiling module rho
Compiling module pi
Compiling module chi
Compiling module iota
Compiling module round_comb
Compiling module test
Compiling module sha3_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/Ahmet Oguz Atli/Verilog/hwsec_project/sha3_tb_isim_beh.exe
Fuse Memory Usage: 138512 KB
Fuse CPU Usage: 5577 ms
