Analysis & Synthesis report for frequency_counter_assembly
Tue Jun  3 15:37:10 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider
 18. Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated|altsyncram_uo71:altsyncram2
 19. Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated|altsyncram_oo71:altsyncram2
 20. Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated|altsyncram_no71:altsyncram2
 21. Parameter Settings for User Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component
 22. Parameter Settings for User Entity Instance: pll_module:ref_pll_module|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: pll_interpolate:ref_pll_interpolate|altpll:altpll_component
 24. Parameter Settings for Inferred Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0
 25. Parameter Settings for Inferred Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1
 26. Parameter Settings for Inferred Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2
 27. Parameter Settings for Inferred Entity Instance: control_unit:control_module|lpm_mult:Mult0
 28. altpll Parameter Settings by Entity Instance
 29. altshift_taps Parameter Settings by Entity Instance
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "pll_interpolate:ref_pll_interpolate"
 32. Port Connectivity Checks: "pll_module:ref_pll_module"
 33. Port Connectivity Checks: "frequency_counter:counter_module"
 34. Port Connectivity Checks: "uart_interface:uart_module"
 35. Port Connectivity Checks: "control_unit:control_module|double_dabble:decimal_converter"
 36. Port Connectivity Checks: "control_unit:control_module|divider_module:divider_module_internal"
 37. Port Connectivity Checks: "control_unit:control_module"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun  3 15:37:10 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; frequency_counter_assembly                      ;
; Top-level Entity Name              ; top_level                                       ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 2,767                                           ;
;     Total combinational functions  ; 1,754                                           ;
;     Dedicated logic registers      ; 1,759                                           ;
; Total registers                    ; 1759                                            ;
; Total pins                         ; 21                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 92                                              ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+------------------------------------------------------------------+--------------------+----------------------------+
; Option                                                           ; Setting            ; Default Value              ;
+------------------------------------------------------------------+--------------------+----------------------------+
; Device                                                           ; 10M50DAF484C7G     ;                            ;
; Top-level entity name                                            ; top_level          ; frequency_counter_assembly ;
; Family name                                                      ; MAX 10             ; Cyclone V                  ;
; State Machine Processing                                         ; Sequential         ; Auto                       ;
; Remove Duplicate Registers                                       ; Off                ; On                         ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                            ;
; Resynthesis Optimization Effort                                  ; Normal             ;                            ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                            ;
; Use Generated Physical Constraints File                          ; On                 ;                            ;
; SDC constraint protection                                        ; On                 ; Off                        ;
; Use smart compilation                                            ; Off                ; Off                        ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                         ;
; Enable compact report table                                      ; Off                ; Off                        ;
; Restructure Multiplexers                                         ; Auto               ; Auto                       ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                        ;
; Preserve fewer node names                                        ; On                 ; On                         ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                     ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001               ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993                  ;
; Safe State Machine                                               ; Off                ; Off                        ;
; Extract Verilog State Machines                                   ; On                 ; On                         ;
; Extract VHDL State Machines                                      ; On                 ; On                         ;
; Ignore Verilog initial constructs                                ; Off                ; Off                        ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                       ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                        ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                         ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                         ;
; Parallel Synthesis                                               ; On                 ; On                         ;
; DSP Block Balancing                                              ; Auto               ; Auto                       ;
; NOT Gate Push-Back                                               ; On                 ; On                         ;
; Power-Up Don't Care                                              ; On                 ; On                         ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                        ;
; Ignore CARRY Buffers                                             ; Off                ; Off                        ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                        ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                        ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                        ;
; Ignore LCELL Buffers                                             ; Off                ; Off                        ;
; Ignore SOFT Buffers                                              ; On                 ; On                         ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                        ;
; Optimization Technique                                           ; Balanced           ; Balanced                   ;
; Carry Chain Length                                               ; 70                 ; 70                         ;
; Auto Carry Chains                                                ; On                 ; On                         ;
; Auto Open-Drain Pins                                             ; On                 ; On                         ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                        ;
; Auto ROM Replacement                                             ; On                 ; On                         ;
; Auto RAM Replacement                                             ; On                 ; On                         ;
; Auto DSP Block Replacement                                       ; On                 ; On                         ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                       ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                       ;
; Auto Clock Enable Replacement                                    ; On                 ; On                         ;
; Strict RAM Replacement                                           ; Off                ; Off                        ;
; Allow Synchronous Control Signals                                ; On                 ; On                         ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                        ;
; Auto RAM Block Balancing                                         ; On                 ; On                         ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                        ;
; Auto Resource Sharing                                            ; Off                ; Off                        ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                        ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                        ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                        ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                         ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                        ;
; Timing-Driven Synthesis                                          ; On                 ; On                         ;
; Report Parameter Settings                                        ; On                 ; On                         ;
; Report Source Assignments                                        ; On                 ; On                         ;
; Report Connectivity Checks                                       ; On                 ; On                         ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                        ;
; Synchronization Register Chain Length                            ; 2                  ; 2                          ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation         ;
; HDL message level                                                ; Level2             ; Level2                     ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                        ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                       ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                       ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                        ;
; Clock MUX Protection                                             ; On                 ; On                         ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                        ;
; Block Design Naming                                              ; Auto               ; Auto                       ;
; Synthesis Effort                                                 ; Auto               ; Auto                       ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                         ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                        ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                     ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                       ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                         ;
+------------------------------------------------------------------+--------------------+----------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; uart_interface.v                 ; yes             ; User Verilog HDL File        ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v            ;         ;
; top_level.v                      ; yes             ; User Verilog HDL File        ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v                 ;         ;
; frequency_counter.v              ; yes             ; User Verilog HDL File        ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v         ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File        ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v              ;         ;
; pll_module.v                     ; yes             ; User Wizard-Generated File   ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v                ;         ;
; divider_module.v                 ; yes             ; User Wizard-Generated File   ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v            ;         ;
; pll_interpolate.v                ; yes             ; User Wizard-Generated File   ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/abs_divider.inc                                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                               ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/aglobal241.inc                                    ;         ;
; db/lpm_divide_55t.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/lpm_divide_55t.tdf       ;         ;
; db/sign_div_unsign_9ai.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/sign_div_unsign_9ai.tdf  ;         ;
; db/alt_u_div_s7f.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_s7f.tdf        ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/add_sub_t3c.tdf          ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/add_sub_u3c.tdf          ;         ;
; double_dabble.v                  ; yes             ; Auto-Found Verilog HDL File  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/double_dabble.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/stratix_pll.inc                                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;         ;
; db/pll_module_altpll1.v          ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v     ;         ;
; db/pll_interpolate_altpll.v      ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_interpolate_altpll.v ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altshift_taps.tdf                                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altdpram.inc                                      ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_counter.inc                                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_compare.inc                                   ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_constant.inc                                  ;         ;
; db/shift_taps_i7p.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/shift_taps_i7p.tdf       ;         ;
; db/altsyncram_uo71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/altsyncram_uo71.tdf      ;         ;
; db/cntr_k5f.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cntr_k5f.tdf             ;         ;
; db/cmpr_hrb.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cmpr_hrb.tdf             ;         ;
; db/shift_taps_d7p.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/shift_taps_d7p.tdf       ;         ;
; db/altsyncram_oo71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/altsyncram_oo71.tdf      ;         ;
; db/cntr_h5f.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cntr_h5f.tdf             ;         ;
; db/cmpr_grb.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cmpr_grb.tdf             ;         ;
; db/shift_taps_j7p.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/shift_taps_j7p.tdf       ;         ;
; db/altsyncram_no71.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/altsyncram_no71.tdf      ;         ;
; db/cntr_g5f.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cntr_g5f.tdf             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/multcore.inc                                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/bypassff.inc                                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altshift.inc                                      ;         ;
; db/mult_5qs.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/mult_5qs.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 2,767           ;
;                                             ;                 ;
; Total combinational functions               ; 1754            ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 480             ;
;     -- 3 input functions                    ; 901             ;
;     -- <=2 input functions                  ; 373             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 1068            ;
;     -- arithmetic mode                      ; 686             ;
;                                             ;                 ;
; Total registers                             ; 1759            ;
;     -- Dedicated logic registers            ; 1759            ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 21              ;
; Total memory bits                           ; 92              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 4               ;
;                                             ;                 ;
; Total PLLs                                  ; 1               ;
;     -- PLLs                                 ; 1               ;
;                                             ;                 ;
; Maximum fan-out node                        ; clk_i_ext~input ;
; Maximum fan-out                             ; 1711            ;
; Total fan-out                               ; 9951            ;
; Average fan-out                             ; 2.79            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top_level                                               ; 1754 (16)           ; 1759 (0)                  ; 92          ; 0          ; 4            ; 0       ; 2         ; 21   ; 0            ; 0          ; |top_level                                                                                                                                                                                                                                                                                ; top_level           ; work         ;
;    |control_unit:control_module|                         ; 1419 (198)          ; 1515 (273)                ; 92          ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module                                                                                                                                                                                                                                                    ; control_unit        ; work         ;
;       |divider_module:divider_module_internal|           ; 1085 (0)            ; 1138 (0)                  ; 92          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal                                                                                                                                                                                                             ; divider_module      ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|               ; 1085 (0)            ; 1138 (0)                  ; 92          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                             ; lpm_divide          ; work         ;
;             |lpm_divide_55t:auto_generated|              ; 1085 (0)            ; 1138 (0)                  ; 92          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated                                                                                                                                               ; lpm_divide_55t      ; work         ;
;                |sign_div_unsign_9ai:divider|             ; 1085 (0)            ; 1138 (0)                  ; 92          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider                                                                                                                   ; sign_div_unsign_9ai ; work         ;
;                   |alt_u_div_s7f:divider|                ; 1085 (1053)         ; 1138 (1125)               ; 92          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider                                                                                             ; alt_u_div_s7f       ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_0|   ; 12 (0)              ; 5 (0)                     ; 34          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0                                                             ; altshift_taps       ; work         ;
;                         |shift_taps_i7p:auto_generated|  ; 12 (0)              ; 5 (0)                     ; 34          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated                               ; shift_taps_i7p      ; work         ;
;                            |altsyncram_uo71:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 34          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated|altsyncram_uo71:altsyncram2   ; altsyncram_uo71     ; work         ;
;                            |cntr_k5f:cntr1|              ; 12 (11)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated|cntr_k5f:cntr1                ; cntr_k5f            ; work         ;
;                               |cmpr_hrb:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated|cntr_k5f:cntr1|cmpr_hrb:cmpr4 ; cmpr_hrb            ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_1|   ; 10 (0)              ; 4 (0)                     ; 30          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1                                                             ; altshift_taps       ; work         ;
;                         |shift_taps_d7p:auto_generated|  ; 10 (0)              ; 4 (0)                     ; 30          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated                               ; shift_taps_d7p      ; work         ;
;                            |altsyncram_oo71:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 30          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated|altsyncram_oo71:altsyncram2   ; altsyncram_oo71     ; work         ;
;                            |cntr_h5f:cntr1|              ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated|cntr_h5f:cntr1                ; cntr_h5f            ; work         ;
;                               |cmpr_grb:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated|cntr_h5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_2|   ; 10 (0)              ; 4 (0)                     ; 28          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2                                                             ; altshift_taps       ; work         ;
;                         |shift_taps_j7p:auto_generated|  ; 10 (0)              ; 4 (0)                     ; 28          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated                               ; shift_taps_j7p      ; work         ;
;                            |altsyncram_no71:altsyncram2| ; 0 (0)               ; 0 (0)                     ; 28          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated|altsyncram_no71:altsyncram2   ; altsyncram_no71     ; work         ;
;                            |cntr_g5f:cntr1|              ; 10 (9)              ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated|cntr_g5f:cntr1                ; cntr_g5f            ; work         ;
;                               |cmpr_grb:cmpr4|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated|cntr_g5f:cntr1|cmpr_grb:cmpr4 ; cmpr_grb            ; work         ;
;       |double_dabble:decimal_converter|                  ; 122 (122)           ; 104 (104)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|double_dabble:decimal_converter                                                                                                                                                                                                                    ; double_dabble       ; work         ;
;       |lpm_mult:Mult0|                                   ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|lpm_mult:Mult0                                                                                                                                                                                                                                     ; lpm_mult            ; work         ;
;          |mult_5qs:auto_generated|                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top_level|control_unit:control_module|lpm_mult:Mult0|mult_5qs:auto_generated                                                                                                                                                                                                             ; mult_5qs            ; work         ;
;    |frequency_counter:counter_module|                    ; 139 (139)           ; 131 (131)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|frequency_counter:counter_module                                                                                                                                                                                                                                               ; frequency_counter   ; work         ;
;    |pll_module:ref_pll_module|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|pll_module:ref_pll_module                                                                                                                                                                                                                                                      ; pll_module          ; work         ;
;       |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|pll_module:ref_pll_module|altpll:altpll_component                                                                                                                                                                                                                              ; altpll              ; work         ;
;          |pll_module_altpll1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|pll_module:ref_pll_module|altpll:altpll_component|pll_module_altpll1:auto_generated                                                                                                                                                                                            ; pll_module_altpll1  ; work         ;
;    |uart_interface:uart_module|                          ; 180 (82)            ; 113 (74)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|uart_interface:uart_module                                                                                                                                                                                                                                                     ; uart_interface      ; work         ;
;       |uart_tx_module:tx_module|                         ; 98 (98)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_level|uart_interface:uart_module|uart_tx_module:tx_module                                                                                                                                                                                                                            ; uart_tx_module      ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated|altsyncram_uo71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 17           ; 2            ; 17           ; 2            ; 34   ; None ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated|altsyncram_oo71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 15           ; 2            ; 15           ; 2            ; 30   ; None ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated|altsyncram_no71:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 14           ; 2            ; 14           ; 2            ; 28   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-------------------+
; Altera ; LPM_DIVIDE   ; 24.1    ; N/A          ; N/A          ; |top_level|control_unit:control_module|divider_module:divider_module_internal ; divider_module.v  ;
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |top_level|pll_interpolate:ref_pll_interpolate                                ; pll_interpolate.v ;
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |top_level|pll_module:ref_pll_module                                          ; pll_module.v      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; frequency_counter:counter_module|interpolation_in_beginning_done                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in ;
; frequency_counter:counter_module|phase_count_reg[8..31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; frequency_counter:counter_module|interpolation_in_end_done                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in ;
; frequency_counter:counter_module|phase_count_intermediate[0..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; frequency_counter:counter_module|phase_count_reg[1..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; uart_interface:uart_module|dat_o[16..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[0..8]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[9]                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[10]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[11]                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[12,13]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[14,15]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[16]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[17]                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[18]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[19,20]                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[21,22]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[23..25]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[26]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[27..29]                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|general_purpose_reg_a[30,31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|tenth_million[4..7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|millions[4..7]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|hundred_thousands[4..7]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|ten_thousands[4..7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|thousands[4..7]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|hundreds[4..7]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|tens[4..7]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|double_dabble:decimal_converter|ones[4..7]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[30]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[27..29]                                               ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[26]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[23..25]                                               ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[21,22]                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[19,20]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[18]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[17]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[16]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[14,15]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[12,13]                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[11]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[10]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[9]                                                    ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[0..8]                                                 ; Stuck at GND due to stuck port data_in ;
; frequency_counter:counter_module|phase_count_reg[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[59,60]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[58]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[55..57]                                               ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[53,54]                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[51,52]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[50]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[49]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[48]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[46,47]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[44,45]                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[43]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[42]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[41]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[32..40]                                               ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[91]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[90]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[87..89]                                               ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[85,86]                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[83,84]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[82]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[81]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[80]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[78,79]                                                ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[76,77]                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[75]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[74]                                                   ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[73]                                                   ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[64..72]                                               ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[119..121]                                             ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[117,118]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[115,116]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[114]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[113]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[112]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[110,111]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[108,109]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[107]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[106]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[105]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[96..104]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[151]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[149,150]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[147,148]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[146]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[145]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[144]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[142,143]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[140,141]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[139]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[138]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[137]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[128..136,181,182]                                     ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[179,180]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[178]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[177]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[176]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[174,175]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[172,173]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[171]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[170]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[169]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[160..168]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[211,212]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[210]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[209]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[208]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[206,207]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[204,205]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[203]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[202]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[201]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[192..200]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[243]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[242]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[241]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[240]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[238,239]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[236,237]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[235]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[234]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[233]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[224..232]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[273]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[272]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[270,271]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[268,269]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[267]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[266]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[265]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[256..264]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[302,303]                                              ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[300,301]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[299]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[298]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[297]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[288..296]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[334]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[332,333]                                              ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[331]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[330]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[329]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[320..328,364]                                         ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[363]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[362]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[361]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[352..360]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[395]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[394]                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[393]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[384..392]                                             ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[425]                                                  ; Stuck at VCC due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[416..424,448..455,480..486,512..516,544..547,576,577] ; Stuck at GND due to stuck port data_in ;
; frequency_counter:counter_module|phase_count_internal[0..3]                                                                                                                                                                                           ; Lost fanout                            ;
; frequency_counter:counter_module|phase_count_intermediate[4..7]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in ;
; frequency_counter:counter_module|phase_count_reg[4..7]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|dat_o[15,18,20,21,23..31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|addr_o[4..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; uart_interface:uart_module|uart_buffer_tx[8]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in ;
; uart_interface:uart_module|baud_rate_divider_constant[15,18,20,21,23..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; uart_interface:uart_module|dat_o[15]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFStage[0,33,34]                                                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 497                                                                                                                                                                                                               ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                ;
+--------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; control_unit:control_module|general_purpose_reg_a[0]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[0],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[32],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[64],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[96],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[128], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[160], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[192], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[224], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[256], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[288], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[320], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[352], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[384], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[416], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[448], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[480], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[512], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[544], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[576]  ;
; control_unit:control_module|general_purpose_reg_a[1]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[1],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[33],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[65],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[97],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[129], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[161], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[193], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[225], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[257], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[289], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[321], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[353], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[385], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[417], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[449], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[481], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[513], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[545], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[577]  ;
; control_unit:control_module|general_purpose_reg_a[2]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[2],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[34],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[66],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[98],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[130], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[162], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[194], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[226], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[258], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[290], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[322], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[354], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[386], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[418], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[450], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[482], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[514], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[546]  ;
; control_unit:control_module|general_purpose_reg_a[3]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[3],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[35],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[67],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[99],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[131], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[163], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[195], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[227], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[259], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[291], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[323], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[355], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[387], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[419], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[451], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[483], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[515], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[547]  ;
; control_unit:control_module|general_purpose_reg_a[4]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[4],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[36],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[68],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[100], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[132], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[164], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[196], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[228], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[260], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[292], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[324], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[356], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[388], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[420], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[452], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[484], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[516]  ;
; control_unit:control_module|general_purpose_reg_a[5]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[5],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[37],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[69],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[101], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[133], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[165], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[197], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[229], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[261], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[293], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[325], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[357], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[389], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[421], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[453], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[485]  ;
; control_unit:control_module|general_purpose_reg_a[6]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[6],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[38],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[70],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[102], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[134], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[166], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[198], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[230], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[262], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[294], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[326], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[358], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[390], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[422], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[454], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[486]  ;
; control_unit:control_module|general_purpose_reg_a[7]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[7],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[39],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[71],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[103], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[135], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[167], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[199], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[231], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[263], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[295], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[327], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[359], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[391], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[423], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[455]  ;
; control_unit:control_module|general_purpose_reg_a[8]         ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[8],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[40],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[72],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[104], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[136], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[168], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[200], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[232], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[264], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[296], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[328], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[360], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[392], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[424]  ;
; control_unit:control_module|general_purpose_reg_a[9]         ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[9],   ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[41],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[73],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[105], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[137], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[169], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[201], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[233], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[265], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[297], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[329], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[361], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[393], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[425]  ;
; control_unit:control_module|general_purpose_reg_a[10]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[10],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[42],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[74],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[106], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[138], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[170], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[202], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[234], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[266], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[298], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[330], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[362], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[394]  ;
; control_unit:control_module|general_purpose_reg_a[11]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[11],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[43],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[75],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[107], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[139], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[171], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[203], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[235], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[267], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[299], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[331], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[363], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[395]  ;
; control_unit:control_module|general_purpose_reg_a[12]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[12],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[44],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[76],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[108], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[140], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[172], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[204], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[236], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[268], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[300], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[332], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[364]  ;
; control_unit:control_module|general_purpose_reg_a[14]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[14],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[46],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[78],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[110], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[142], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[174], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[206], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[238], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[270], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[302], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[334]  ;
; control_unit:control_module|general_purpose_reg_a[13]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[13],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[45],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[77],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[109], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[141], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[173], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[205], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[237], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[269], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[301], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[333]  ;
; control_unit:control_module|general_purpose_reg_a[15]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[15],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[47],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[79],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[111], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[143], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[175], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[207], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[239], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[271], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[303]  ;
; control_unit:control_module|general_purpose_reg_a[16]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[16],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[48],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[80],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[112], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[144], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[176], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[208], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[240], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[272]  ;
; control_unit:control_module|general_purpose_reg_a[17]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[17],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[49],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[81],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[113], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[145], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[177], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[209], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[241], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[273]  ;
; control_unit:control_module|general_purpose_reg_a[18]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[18],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[50],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[82],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[114], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[146], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[178], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[210], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[242]  ;
; control_unit:control_module|general_purpose_reg_a[19]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[19],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[51],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[83],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[115], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[147], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[179], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[211], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[243]  ;
; control_unit:control_module|general_purpose_reg_a[20]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[20],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[52],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[84],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[116], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[148], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[180], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[212]  ;
; control_unit:control_module|general_purpose_reg_a[21]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[21],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[53],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[85],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[117], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[149], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[181]  ;
; control_unit:control_module|general_purpose_reg_a[22]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[22],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[54],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[86],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[118], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[150], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[182]  ;
; control_unit:control_module|general_purpose_reg_a[23]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[23],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[55],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[87],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[119], ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[151]  ;
; control_unit:control_module|general_purpose_reg_a[24]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[24],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[56],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[88],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[120]  ;
; control_unit:control_module|general_purpose_reg_a[25]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[25],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[57],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[89],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[121]  ;
; control_unit:control_module|general_purpose_reg_a[26]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[26],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[58],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[90]   ;
; control_unit:control_module|general_purpose_reg_a[27]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[27],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[59],  ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[91]   ;
; control_unit:control_module|general_purpose_reg_a[30]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[30],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFStage[33],      ;
;                                                              ;                           ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFStage[34]       ;
; control_unit:control_module|general_purpose_reg_a[28]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[28],  ;
;                                                              ; due to stuck port data_in ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[60]   ;
; frequency_counter:counter_module|phase_count_internal[3]     ; Lost Fanouts              ; frequency_counter:counter_module|phase_count_internal[2],                                                                                                                                             ;
;                                                              ;                           ; frequency_counter:counter_module|phase_count_internal[1]                                                                                                                                              ;
; control_unit:control_module|addr_o[4]                        ; Stuck at GND              ; uart_interface:uart_module|uart_buffer_tx[8], uart_interface:uart_module|dat_o[15]                                                                                                                    ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[20]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[20]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[0] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[0]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[31]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[31]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[30]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[30]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[29]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[29]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[28]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[28]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[27]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[27]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[26]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[26]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[25]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[25]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[24]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[24]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[23]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[23]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[21]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[21]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[3] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[3]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[18]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[18]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|dat_o[15]                        ; Stuck at GND              ; uart_interface:uart_module|baud_rate_divider_constant[15]                                                                                                                                             ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[7] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[7]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[6] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[6]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[5] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[5]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[4] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[4]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[1] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[1]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|general_purpose_reg_a[31]        ; Stuck at GND              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFStage[0]        ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; frequency_counter:counter_module|phase_count_intermediate[2] ; Stuck at GND              ; frequency_counter:counter_module|phase_count_reg[2]                                                                                                                                                   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
; control_unit:control_module|general_purpose_reg_a[29]        ; Stuck at VCC              ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFNumerator[29]   ;
;                                                              ; due to stuck port data_in ;                                                                                                                                                                                                       ;
+--------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1759  ;
; Number of registers using Synchronous Clear  ; 172   ;
; Number of registers using Synchronous Load   ; 219   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 473   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                      ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[102] ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[101] ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[100] ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[99]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[98]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[97]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[103] ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[127] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[126] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[125] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[124] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[123] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[122] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[121] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[120] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[119] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[118] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[117] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[116] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[115] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[114] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[113] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[112] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[111] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[110] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[109] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[108] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[107] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[106] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[105] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[104] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[96]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[68]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[67]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[66]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[65]  ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[95]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[94]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[93]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[92]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[91]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[90]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[89]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[88]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[87]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[86]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[85]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[84]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[83]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[82]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[81]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[80]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[79]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[78]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[77]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[76]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[75]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[74]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[73]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[72]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[71]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[70]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[69]  ; 4       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[64]  ; 4       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[31]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[30]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[29]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[28]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[27]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[26]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[25]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[24]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[23]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[22]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[21]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[20]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[19]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[18]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[17]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[16]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[15]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[14]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[13]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[12]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[11]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[10]  ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[9]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[8]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[7]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[6]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[5]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[4]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[3]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[2]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[1]   ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[0]   ; 3       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[606] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[605] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[604] ; 2       ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFDenominator[603] ; 2       ;
; Total number of inverted registers = 608*                                                                                                                                                              ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                                                                                                                                                                                       ; Megafunction                                                                                                                                                                                         ; Type       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient[61,62,93,94,125,126,157,158,189,190,221,222,253,254,285,286,317,318,349,350,381,382,413,414,445,446,477,478,509,510,541,542,573,574,605,606,637,638] ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient_rtl_0 ; SHIFT_TAPS ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient[122,123,154,155,186,187,218,219,250,251,282,283,314,315,346,347,378,379,410,411,442,443,474,475,506,507,538,539,570,571,602,603,634,635]             ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient_rtl_1 ; SHIFT_TAPS ;
; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient[152,153,184,185,216,217,248,249,280,281,312,313,344,345,376,377,408,409,440,441,472,473,504,505,536,537,568,569,600,601,632,633]                     ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient_rtl_2 ; SHIFT_TAPS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top_level|uart_interface:uart_module|uart_tx_module:tx_module|baud_rate_counter_internal[19]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top_level|control_unit:control_module|counter_timer_internal_2[21]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|frequency_counter:counter_module|measurement_count_internal[24]                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|uart_interface:uart_module|uart_tx_ctrl_reg[4]                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |top_level|uart_interface:uart_module|baud_rate_divider_constant[3]                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_level|frequency_counter:counter_module|measurement_state_machine[2]                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|uart_interface:uart_module|uart_status_reg[0]                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_level|uart_interface:uart_module|uart_rx_ctrl_reg[0]                                      ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|input_space_internal[9] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|repetition[0]           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_level|control_unit:control_module|counter_timer_internal[28]                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_level|frequency_counter:counter_module|counter_control_reg[2]                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |top_level|uart_interface:uart_module|dat_o[11]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_level|frequency_counter:counter_module|counter_control_reg[7]                             ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |top_level|frequency_counter:counter_module|dat_o[16]                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |top_level|frequency_counter:counter_module|dat_o[0]                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[30]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[26]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[21]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[17]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[15]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[10]       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[7]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_level|control_unit:control_module|double_dabble:decimal_converter|scratch_space[3]        ;
; 32:1               ; 2 bits    ; 42 LEs        ; 2 LEs                ; 40 LEs                 ; Yes        ; |top_level|control_unit:control_module|general_purpose_reg_3[0]                                ;
; 32:1               ; 30 bits   ; 630 LEs       ; 30 LEs               ; 600 LEs                ; Yes        ; |top_level|control_unit:control_module|general_purpose_reg_3[13]                               ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |top_level|uart_interface:uart_module|dat_o[2]                                                 ;
; 33:1               ; 21 bits   ; 462 LEs       ; 231 LEs              ; 231 LEs                ; Yes        ; |top_level|control_unit:control_module|dat_o[5]                                                ;
; 33:1               ; 4 bits    ; 88 LEs        ; 44 LEs               ; 44 LEs                 ; Yes        ; |top_level|control_unit:control_module|dat_o[0]                                                ;
; 33:1               ; 4 bits    ; 88 LEs        ; 20 LEs               ; 68 LEs                 ; Yes        ; |top_level|control_unit:control_module|sel_o[0]                                                ;
; 33:1               ; 5 bits    ; 110 LEs       ; 35 LEs               ; 75 LEs                 ; Yes        ; |top_level|control_unit:control_module|next_fsm_step[3]                                        ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |top_level|uart_interface:uart_module|uart_buffer_tx[2]                                        ;
; 18:1               ; 4 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |top_level|uart_interface:uart_module|uart_buffer_tx[6]                                        ;
; 34:1               ; 2 bits    ; 44 LEs        ; 18 LEs               ; 26 LEs                 ; Yes        ; |top_level|control_unit:control_module|cu_fsm_internal[3]                                      ;
; 35:1               ; 8 bits    ; 184 LEs       ; 8 LEs                ; 176 LEs                ; Yes        ; |top_level|control_unit:control_module|repetition[5]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[5]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[6]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[7]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[8]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[9]                                                                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[10]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[11]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[12]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[13]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[14]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[15]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[16]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[17]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[18]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[19]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[20]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[21]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[22]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[23]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[24]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[25]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[26]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[27]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[28]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[29]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[30]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[31]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[32]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[33]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[34]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[35]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[36]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[37]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[38]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[39]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[40]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[41]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[42]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[43]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[44]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[45]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[46]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[47]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[48]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[49]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[50]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[51]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[52]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[53]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[54]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[55]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[56]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[57]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[58]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[59]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[60]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[61]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[62]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[63]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[64]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[65]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[66]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[67]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[68]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[69]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[70]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[71]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[72]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[73]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[74]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[75]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[76]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[77]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[78]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[79]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[80]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[81]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[82]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[83]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[84]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[85]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[86]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[87]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[88]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[89]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[90]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[91]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[92]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[93]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[94]                                                                                                                                                           ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[95]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[96]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[97]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[98]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[99]                                                                                                                                                           ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[100]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[101]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[102]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[103]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[104]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[105]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[106]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[107]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[108]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[109]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[110]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[111]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[112]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[113]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[114]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[115]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[116]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[117]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[118]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[119]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[120]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[121]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[122]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[123]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[124]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[125]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[126]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[127]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[128]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[129]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[130]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[131]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[132]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[133]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[134]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[135]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[136]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[137]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[138]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[139]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[140]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[141]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[142]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[143]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[144]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[145]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[146]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[147]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[148]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[149]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[150]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[151]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[152]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[153]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[154]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[155]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[156]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[157]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[158]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[159]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[160]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[161]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[162]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[163]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[164]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[165]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[166]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[167]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[168]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[169]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[170]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[171]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[172]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[173]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[174]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[175]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[176]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[177]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[178]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[179]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[180]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[181]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[182]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[183]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[184]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[185]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[186]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[187]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[188]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[189]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[190]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[191]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[192]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[193]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[194]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[195]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[196]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[197]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[198]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[199]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[200]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[201]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[202]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[203]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[204]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[205]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[206]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[207]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[208]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[209]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[210]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[211]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[212]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[213]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[214]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[215]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[216]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[217]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[218]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[219]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[220]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[221]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[222]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[223]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[224]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[225]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[226]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[227]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[228]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[229]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[230]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[231]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[232]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[233]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[234]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[235]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[236]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[237]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[238]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[239]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[240]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[241]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[242]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[243]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[244]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[245]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[246]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[247]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[248]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[249]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[250]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[251]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[252]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[253]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[254]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[255]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[256]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[257]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[258]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[259]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[260]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[261]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[262]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[263]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[264]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[265]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[266]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[267]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[268]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[269]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[270]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[271]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[272]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[273]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[274]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[275]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[276]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[277]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[278]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[279]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[280]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[281]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[282]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[283]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[284]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[285]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[286]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[287]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[288]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[289]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[290]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[291]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[292]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[293]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[294]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[295]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[296]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[297]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[298]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[299]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[300]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[301]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[302]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[303]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[304]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[305]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[306]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[307]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[308]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[309]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[310]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[311]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[312]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[313]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[314]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[315]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[316]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[317]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[318]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[319]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[320]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[321]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[322]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[323]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[324]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[325]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[326]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[327]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[328]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[329]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[330]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[331]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[332]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[333]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[334]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[335]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[336]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[337]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[338]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[339]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[340]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[341]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[342]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[343]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[344]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[345]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[346]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[347]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[348]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[349]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[350]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[351]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[352]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[353]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[354]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[355]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[356]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[357]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[358]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[359]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[360]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[361]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[362]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[363]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[364]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[365]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[366]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[367]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[368]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[369]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[370]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[371]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[372]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[373]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[374]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[375]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[376]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[377]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[378]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[379]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[380]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[381]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[382]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[383]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[384]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[385]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[386]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[387]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[388]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[389]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[390]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[391]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[392]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[393]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[394]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[395]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[396]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[397]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[398]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[399]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[400]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[401]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[402]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[403]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[404]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[405]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[406]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[407]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[408]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[409]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[410]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[411]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[412]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[413]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[414]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[415]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[416]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[417]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[418]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[419]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[420]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[421]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[422]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[423]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[424]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[425]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[426]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[427]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[428]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[429]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[430]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[431]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[432]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[433]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[434]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[435]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[436]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[437]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[438]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[439]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[440]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[441]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[442]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[443]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[444]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[445]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[446]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[447]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[448]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[449]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[450]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[451]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[452]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[453]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[454]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[455]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[456]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[457]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[458]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[459]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[460]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[461]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[462]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[463]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[464]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[465]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[466]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[467]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[468]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[469]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[470]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[471]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[472]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[473]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[474]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[475]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[476]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[477]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[478]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[479]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[480]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[481]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[482]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[483]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[484]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[485]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[486]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[487]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[488]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[489]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[490]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[491]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[492]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[493]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[494]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[495]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[496]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[497]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[498]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[499]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[500]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[501]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[502]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[503]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[504]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[505]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[506]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[507]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[508]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[509]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[510]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[511]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[512]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[513]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[514]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[515]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[516]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[517]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[518]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[519]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[520]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[521]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[522]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[523]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[524]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[525]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[526]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[527]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[528]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[529]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[530]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[531]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[532]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[533]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[534]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[535]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[536]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[537]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[538]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[539]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[540]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[541]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[542]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[543]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[544]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[545]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[546]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[547]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[548]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[549]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[550]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[551]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[552]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[553]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[554]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[555]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[556]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[557]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[558]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[559]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[560]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[561]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[562]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[563]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[564]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[565]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[566]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[567]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[568]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[569]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[570]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[571]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[572]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[573]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[574]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[575]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[576]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[577]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[578]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[579]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[580]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[581]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[582]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[583]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[584]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[585]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[586]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[587]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[588]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[589]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[590]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[591]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[592]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[593]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[594]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[595]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[596]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[597]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[598]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[599]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[600]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[601]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[602]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[603]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[604]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[605]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[606]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[607]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[608]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[609]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[610]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[611]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[612]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[613]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[614]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[615]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[616]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[617]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[618]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[619]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[620]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[621]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[622]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[623]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[624]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[625]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[626]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[627]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[628]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[629]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[630]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[631]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[632]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[633]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[634]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[635]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[636]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[637]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[638]                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[639]                                                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_i7p:auto_generated|altsyncram_uo71:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_d7p:auto_generated|altsyncram_oo71:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_j7p:auto_generated|altsyncram_no71:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                  ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                        ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                               ;
; LPM_PIPELINE           ; 20             ; Signed Integer                                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                               ;
; CBXI_PARAMETER         ; lpm_divide_55t ; Untyped                                                                                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                        ;
+------------------------+----------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_module:ref_pll_module|altpll:altpll_component ;
+-------------------------------+------------------------------+---------------------------------+
; Parameter Name                ; Value                        ; Type                            ;
+-------------------------------+------------------------------+---------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION              ; Untyped                         ;
; PLL_TYPE                      ; AUTO                         ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_module ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                         ;
; LOCK_HIGH                     ; 1                            ; Untyped                         ;
; LOCK_LOW                      ; 1                            ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                         ;
; SKIP_VCO                      ; OFF                          ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                         ;
; BANDWIDTH                     ; 0                            ; Untyped                         ;
; BANDWIDTH_TYPE                ; LOW                          ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                         ;
; DOWN_SPREAD                   ; 0                            ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 2                            ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                         ;
; DPA_DIVIDER                   ; 0                            ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                         ;
; VCO_MIN                       ; 0                            ; Untyped                         ;
; VCO_MAX                       ; 0                            ; Untyped                         ;
; VCO_CENTER                    ; 0                            ; Untyped                         ;
; PFD_MIN                       ; 0                            ; Untyped                         ;
; PFD_MAX                       ; 0                            ; Untyped                         ;
; M_INITIAL                     ; 0                            ; Untyped                         ;
; M                             ; 0                            ; Untyped                         ;
; N                             ; 1                            ; Untyped                         ;
; M2                            ; 1                            ; Untyped                         ;
; N2                            ; 1                            ; Untyped                         ;
; SS                            ; 1                            ; Untyped                         ;
; C0_HIGH                       ; 0                            ; Untyped                         ;
; C1_HIGH                       ; 0                            ; Untyped                         ;
; C2_HIGH                       ; 0                            ; Untyped                         ;
; C3_HIGH                       ; 0                            ; Untyped                         ;
; C4_HIGH                       ; 0                            ; Untyped                         ;
; C5_HIGH                       ; 0                            ; Untyped                         ;
; C6_HIGH                       ; 0                            ; Untyped                         ;
; C7_HIGH                       ; 0                            ; Untyped                         ;
; C8_HIGH                       ; 0                            ; Untyped                         ;
; C9_HIGH                       ; 0                            ; Untyped                         ;
; C0_LOW                        ; 0                            ; Untyped                         ;
; C1_LOW                        ; 0                            ; Untyped                         ;
; C2_LOW                        ; 0                            ; Untyped                         ;
; C3_LOW                        ; 0                            ; Untyped                         ;
; C4_LOW                        ; 0                            ; Untyped                         ;
; C5_LOW                        ; 0                            ; Untyped                         ;
; C6_LOW                        ; 0                            ; Untyped                         ;
; C7_LOW                        ; 0                            ; Untyped                         ;
; C8_LOW                        ; 0                            ; Untyped                         ;
; C9_LOW                        ; 0                            ; Untyped                         ;
; C0_INITIAL                    ; 0                            ; Untyped                         ;
; C1_INITIAL                    ; 0                            ; Untyped                         ;
; C2_INITIAL                    ; 0                            ; Untyped                         ;
; C3_INITIAL                    ; 0                            ; Untyped                         ;
; C4_INITIAL                    ; 0                            ; Untyped                         ;
; C5_INITIAL                    ; 0                            ; Untyped                         ;
; C6_INITIAL                    ; 0                            ; Untyped                         ;
; C7_INITIAL                    ; 0                            ; Untyped                         ;
; C8_INITIAL                    ; 0                            ; Untyped                         ;
; C9_INITIAL                    ; 0                            ; Untyped                         ;
; C0_MODE                       ; BYPASS                       ; Untyped                         ;
; C1_MODE                       ; BYPASS                       ; Untyped                         ;
; C2_MODE                       ; BYPASS                       ; Untyped                         ;
; C3_MODE                       ; BYPASS                       ; Untyped                         ;
; C4_MODE                       ; BYPASS                       ; Untyped                         ;
; C5_MODE                       ; BYPASS                       ; Untyped                         ;
; C6_MODE                       ; BYPASS                       ; Untyped                         ;
; C7_MODE                       ; BYPASS                       ; Untyped                         ;
; C8_MODE                       ; BYPASS                       ; Untyped                         ;
; C9_MODE                       ; BYPASS                       ; Untyped                         ;
; C0_PH                         ; 0                            ; Untyped                         ;
; C1_PH                         ; 0                            ; Untyped                         ;
; C2_PH                         ; 0                            ; Untyped                         ;
; C3_PH                         ; 0                            ; Untyped                         ;
; C4_PH                         ; 0                            ; Untyped                         ;
; C5_PH                         ; 0                            ; Untyped                         ;
; C6_PH                         ; 0                            ; Untyped                         ;
; C7_PH                         ; 0                            ; Untyped                         ;
; C8_PH                         ; 0                            ; Untyped                         ;
; C9_PH                         ; 0                            ; Untyped                         ;
; L0_HIGH                       ; 1                            ; Untyped                         ;
; L1_HIGH                       ; 1                            ; Untyped                         ;
; G0_HIGH                       ; 1                            ; Untyped                         ;
; G1_HIGH                       ; 1                            ; Untyped                         ;
; G2_HIGH                       ; 1                            ; Untyped                         ;
; G3_HIGH                       ; 1                            ; Untyped                         ;
; E0_HIGH                       ; 1                            ; Untyped                         ;
; E1_HIGH                       ; 1                            ; Untyped                         ;
; E2_HIGH                       ; 1                            ; Untyped                         ;
; E3_HIGH                       ; 1                            ; Untyped                         ;
; L0_LOW                        ; 1                            ; Untyped                         ;
; L1_LOW                        ; 1                            ; Untyped                         ;
; G0_LOW                        ; 1                            ; Untyped                         ;
; G1_LOW                        ; 1                            ; Untyped                         ;
; G2_LOW                        ; 1                            ; Untyped                         ;
; G3_LOW                        ; 1                            ; Untyped                         ;
; E0_LOW                        ; 1                            ; Untyped                         ;
; E1_LOW                        ; 1                            ; Untyped                         ;
; E2_LOW                        ; 1                            ; Untyped                         ;
; E3_LOW                        ; 1                            ; Untyped                         ;
; L0_INITIAL                    ; 1                            ; Untyped                         ;
; L1_INITIAL                    ; 1                            ; Untyped                         ;
; G0_INITIAL                    ; 1                            ; Untyped                         ;
; G1_INITIAL                    ; 1                            ; Untyped                         ;
; G2_INITIAL                    ; 1                            ; Untyped                         ;
; G3_INITIAL                    ; 1                            ; Untyped                         ;
; E0_INITIAL                    ; 1                            ; Untyped                         ;
; E1_INITIAL                    ; 1                            ; Untyped                         ;
; E2_INITIAL                    ; 1                            ; Untyped                         ;
; E3_INITIAL                    ; 1                            ; Untyped                         ;
; L0_MODE                       ; BYPASS                       ; Untyped                         ;
; L1_MODE                       ; BYPASS                       ; Untyped                         ;
; G0_MODE                       ; BYPASS                       ; Untyped                         ;
; G1_MODE                       ; BYPASS                       ; Untyped                         ;
; G2_MODE                       ; BYPASS                       ; Untyped                         ;
; G3_MODE                       ; BYPASS                       ; Untyped                         ;
; E0_MODE                       ; BYPASS                       ; Untyped                         ;
; E1_MODE                       ; BYPASS                       ; Untyped                         ;
; E2_MODE                       ; BYPASS                       ; Untyped                         ;
; E3_MODE                       ; BYPASS                       ; Untyped                         ;
; L0_PH                         ; 0                            ; Untyped                         ;
; L1_PH                         ; 0                            ; Untyped                         ;
; G0_PH                         ; 0                            ; Untyped                         ;
; G1_PH                         ; 0                            ; Untyped                         ;
; G2_PH                         ; 0                            ; Untyped                         ;
; G3_PH                         ; 0                            ; Untyped                         ;
; E0_PH                         ; 0                            ; Untyped                         ;
; E1_PH                         ; 0                            ; Untyped                         ;
; E2_PH                         ; 0                            ; Untyped                         ;
; E3_PH                         ; 0                            ; Untyped                         ;
; M_PH                          ; 0                            ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                         ;
; CLK0_COUNTER                  ; G0                           ; Untyped                         ;
; CLK1_COUNTER                  ; G0                           ; Untyped                         ;
; CLK2_COUNTER                  ; G0                           ; Untyped                         ;
; CLK3_COUNTER                  ; G0                           ; Untyped                         ;
; CLK4_COUNTER                  ; G0                           ; Untyped                         ;
; CLK5_COUNTER                  ; G0                           ; Untyped                         ;
; CLK6_COUNTER                  ; E0                           ; Untyped                         ;
; CLK7_COUNTER                  ; E1                           ; Untyped                         ;
; CLK8_COUNTER                  ; E2                           ; Untyped                         ;
; CLK9_COUNTER                  ; E3                           ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                         ;
; M_TIME_DELAY                  ; 0                            ; Untyped                         ;
; N_TIME_DELAY                  ; 0                            ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                         ;
; VCO_POST_SCALE                ; 0                            ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                         ;
; CBXI_PARAMETER                ; pll_module_altpll1           ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                         ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                  ;
+-------------------------------+------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_interpolate:ref_pll_interpolate|altpll:altpll_component ;
+-------------------------------+-----------------------------------+--------------------------------------+
; Parameter Name                ; Value                             ; Type                                 ;
+-------------------------------+-----------------------------------+--------------------------------------+
; OPERATION_MODE                ; ZERO_DELAY_BUFFER                 ; Untyped                              ;
; PLL_TYPE                      ; AUTO                              ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_interpolate ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                               ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK0                              ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                              ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                            ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                             ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                                 ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                                ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                                 ; Untyped                              ;
; LOCK_HIGH                     ; 1                                 ; Untyped                              ;
; LOCK_LOW                      ; 1                                 ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                                 ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                                 ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                               ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                               ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                               ; Untyped                              ;
; SKIP_VCO                      ; OFF                               ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                                 ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                              ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0                           ; Untyped                              ;
; BANDWIDTH                     ; 0                                 ; Untyped                              ;
; BANDWIDTH_TYPE                ; LOW                               ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                                 ; Untyped                              ;
; DOWN_SPREAD                   ; 0                                 ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                               ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                               ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                                 ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                                 ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                                 ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                                 ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                                 ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                                 ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 1                                 ; Untyped                              ;
; CLK2_MULTIPLY_BY              ; 1                                 ; Untyped                              ;
; CLK1_MULTIPLY_BY              ; 1                                 ; Untyped                              ;
; CLK0_MULTIPLY_BY              ; 8                                 ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                                 ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                                 ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                                 ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                                 ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                                 ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                                 ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                                 ; Untyped                              ;
; CLK2_DIVIDE_BY                ; 1                                 ; Untyped                              ;
; CLK1_DIVIDE_BY                ; 1                                 ; Untyped                              ;
; CLK0_DIVIDE_BY                ; 1                                 ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; 0                                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                                 ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                                 ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                                 ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                                 ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                                 ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                                 ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK2_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK1_DUTY_CYCLE               ; 50                                ; Untyped                              ;
; CLK0_DUTY_CYCLE               ; 50                                ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                               ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                               ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                             ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                            ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                            ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                            ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                                 ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                                 ; Untyped                              ;
; DPA_DIVIDER                   ; 0                                 ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                                 ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                                 ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                                 ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                                 ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                                 ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                                 ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                                 ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                                 ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                                 ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                                 ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                                 ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                                 ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                                 ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                                 ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                                 ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                                 ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                                ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                                ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                                ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                                ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                                 ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                                 ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                 ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                 ; Untyped                              ;
; VCO_MIN                       ; 0                                 ; Untyped                              ;
; VCO_MAX                       ; 0                                 ; Untyped                              ;
; VCO_CENTER                    ; 0                                 ; Untyped                              ;
; PFD_MIN                       ; 0                                 ; Untyped                              ;
; PFD_MAX                       ; 0                                 ; Untyped                              ;
; M_INITIAL                     ; 0                                 ; Untyped                              ;
; M                             ; 0                                 ; Untyped                              ;
; N                             ; 1                                 ; Untyped                              ;
; M2                            ; 1                                 ; Untyped                              ;
; N2                            ; 1                                 ; Untyped                              ;
; SS                            ; 1                                 ; Untyped                              ;
; C0_HIGH                       ; 0                                 ; Untyped                              ;
; C1_HIGH                       ; 0                                 ; Untyped                              ;
; C2_HIGH                       ; 0                                 ; Untyped                              ;
; C3_HIGH                       ; 0                                 ; Untyped                              ;
; C4_HIGH                       ; 0                                 ; Untyped                              ;
; C5_HIGH                       ; 0                                 ; Untyped                              ;
; C6_HIGH                       ; 0                                 ; Untyped                              ;
; C7_HIGH                       ; 0                                 ; Untyped                              ;
; C8_HIGH                       ; 0                                 ; Untyped                              ;
; C9_HIGH                       ; 0                                 ; Untyped                              ;
; C0_LOW                        ; 0                                 ; Untyped                              ;
; C1_LOW                        ; 0                                 ; Untyped                              ;
; C2_LOW                        ; 0                                 ; Untyped                              ;
; C3_LOW                        ; 0                                 ; Untyped                              ;
; C4_LOW                        ; 0                                 ; Untyped                              ;
; C5_LOW                        ; 0                                 ; Untyped                              ;
; C6_LOW                        ; 0                                 ; Untyped                              ;
; C7_LOW                        ; 0                                 ; Untyped                              ;
; C8_LOW                        ; 0                                 ; Untyped                              ;
; C9_LOW                        ; 0                                 ; Untyped                              ;
; C0_INITIAL                    ; 0                                 ; Untyped                              ;
; C1_INITIAL                    ; 0                                 ; Untyped                              ;
; C2_INITIAL                    ; 0                                 ; Untyped                              ;
; C3_INITIAL                    ; 0                                 ; Untyped                              ;
; C4_INITIAL                    ; 0                                 ; Untyped                              ;
; C5_INITIAL                    ; 0                                 ; Untyped                              ;
; C6_INITIAL                    ; 0                                 ; Untyped                              ;
; C7_INITIAL                    ; 0                                 ; Untyped                              ;
; C8_INITIAL                    ; 0                                 ; Untyped                              ;
; C9_INITIAL                    ; 0                                 ; Untyped                              ;
; C0_MODE                       ; BYPASS                            ; Untyped                              ;
; C1_MODE                       ; BYPASS                            ; Untyped                              ;
; C2_MODE                       ; BYPASS                            ; Untyped                              ;
; C3_MODE                       ; BYPASS                            ; Untyped                              ;
; C4_MODE                       ; BYPASS                            ; Untyped                              ;
; C5_MODE                       ; BYPASS                            ; Untyped                              ;
; C6_MODE                       ; BYPASS                            ; Untyped                              ;
; C7_MODE                       ; BYPASS                            ; Untyped                              ;
; C8_MODE                       ; BYPASS                            ; Untyped                              ;
; C9_MODE                       ; BYPASS                            ; Untyped                              ;
; C0_PH                         ; 0                                 ; Untyped                              ;
; C1_PH                         ; 0                                 ; Untyped                              ;
; C2_PH                         ; 0                                 ; Untyped                              ;
; C3_PH                         ; 0                                 ; Untyped                              ;
; C4_PH                         ; 0                                 ; Untyped                              ;
; C5_PH                         ; 0                                 ; Untyped                              ;
; C6_PH                         ; 0                                 ; Untyped                              ;
; C7_PH                         ; 0                                 ; Untyped                              ;
; C8_PH                         ; 0                                 ; Untyped                              ;
; C9_PH                         ; 0                                 ; Untyped                              ;
; L0_HIGH                       ; 1                                 ; Untyped                              ;
; L1_HIGH                       ; 1                                 ; Untyped                              ;
; G0_HIGH                       ; 1                                 ; Untyped                              ;
; G1_HIGH                       ; 1                                 ; Untyped                              ;
; G2_HIGH                       ; 1                                 ; Untyped                              ;
; G3_HIGH                       ; 1                                 ; Untyped                              ;
; E0_HIGH                       ; 1                                 ; Untyped                              ;
; E1_HIGH                       ; 1                                 ; Untyped                              ;
; E2_HIGH                       ; 1                                 ; Untyped                              ;
; E3_HIGH                       ; 1                                 ; Untyped                              ;
; L0_LOW                        ; 1                                 ; Untyped                              ;
; L1_LOW                        ; 1                                 ; Untyped                              ;
; G0_LOW                        ; 1                                 ; Untyped                              ;
; G1_LOW                        ; 1                                 ; Untyped                              ;
; G2_LOW                        ; 1                                 ; Untyped                              ;
; G3_LOW                        ; 1                                 ; Untyped                              ;
; E0_LOW                        ; 1                                 ; Untyped                              ;
; E1_LOW                        ; 1                                 ; Untyped                              ;
; E2_LOW                        ; 1                                 ; Untyped                              ;
; E3_LOW                        ; 1                                 ; Untyped                              ;
; L0_INITIAL                    ; 1                                 ; Untyped                              ;
; L1_INITIAL                    ; 1                                 ; Untyped                              ;
; G0_INITIAL                    ; 1                                 ; Untyped                              ;
; G1_INITIAL                    ; 1                                 ; Untyped                              ;
; G2_INITIAL                    ; 1                                 ; Untyped                              ;
; G3_INITIAL                    ; 1                                 ; Untyped                              ;
; E0_INITIAL                    ; 1                                 ; Untyped                              ;
; E1_INITIAL                    ; 1                                 ; Untyped                              ;
; E2_INITIAL                    ; 1                                 ; Untyped                              ;
; E3_INITIAL                    ; 1                                 ; Untyped                              ;
; L0_MODE                       ; BYPASS                            ; Untyped                              ;
; L1_MODE                       ; BYPASS                            ; Untyped                              ;
; G0_MODE                       ; BYPASS                            ; Untyped                              ;
; G1_MODE                       ; BYPASS                            ; Untyped                              ;
; G2_MODE                       ; BYPASS                            ; Untyped                              ;
; G3_MODE                       ; BYPASS                            ; Untyped                              ;
; E0_MODE                       ; BYPASS                            ; Untyped                              ;
; E1_MODE                       ; BYPASS                            ; Untyped                              ;
; E2_MODE                       ; BYPASS                            ; Untyped                              ;
; E3_MODE                       ; BYPASS                            ; Untyped                              ;
; L0_PH                         ; 0                                 ; Untyped                              ;
; L1_PH                         ; 0                                 ; Untyped                              ;
; G0_PH                         ; 0                                 ; Untyped                              ;
; G1_PH                         ; 0                                 ; Untyped                              ;
; G2_PH                         ; 0                                 ; Untyped                              ;
; G3_PH                         ; 0                                 ; Untyped                              ;
; E0_PH                         ; 0                                 ; Untyped                              ;
; E1_PH                         ; 0                                 ; Untyped                              ;
; E2_PH                         ; 0                                 ; Untyped                              ;
; E3_PH                         ; 0                                 ; Untyped                              ;
; M_PH                          ; 0                                 ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                               ; Untyped                              ;
; CLK0_COUNTER                  ; G0                                ; Untyped                              ;
; CLK1_COUNTER                  ; G0                                ; Untyped                              ;
; CLK2_COUNTER                  ; G0                                ; Untyped                              ;
; CLK3_COUNTER                  ; G0                                ; Untyped                              ;
; CLK4_COUNTER                  ; G0                                ; Untyped                              ;
; CLK5_COUNTER                  ; G0                                ; Untyped                              ;
; CLK6_COUNTER                  ; E0                                ; Untyped                              ;
; CLK7_COUNTER                  ; E1                                ; Untyped                              ;
; CLK8_COUNTER                  ; E2                                ; Untyped                              ;
; CLK9_COUNTER                  ; E3                                ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                                 ; Untyped                              ;
; M_TIME_DELAY                  ; 0                                 ; Untyped                              ;
; N_TIME_DELAY                  ; 0                                 ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                                ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                                ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                                ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                                ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                                ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                                ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                                 ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000                         ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                                 ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                              ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                              ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                              ; Untyped                              ;
; VCO_POST_SCALE                ; 0                                 ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                 ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                            ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED                         ; Untyped                              ;
; PORT_CLK1                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK2                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK3                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED                       ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED                         ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED                       ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED                       ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED                       ; Untyped                              ;
; PORT_ARESET                   ; PORT_UNUSED                       ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED                       ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED                         ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                       ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED                       ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED                       ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                       ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED                       ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                       ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                 ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                 ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                                 ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                                 ; Untyped                              ;
; CBXI_PARAMETER                ; pll_interpolate_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                              ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                                 ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                                 ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                 ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                               ; Untyped                              ;
; DEVICE_FAMILY                 ; MAX 10                            ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                            ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                               ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                               ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 19             ; Untyped                                                                                                                                                                                                                           ;
; WIDTH          ; 2              ; Untyped                                                                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_i7p ; Untyped                                                                                                                                                                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 17             ; Untyped                                                                                                                                                                                                                           ;
; WIDTH          ; 2              ; Untyped                                                                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_d7p ; Untyped                                                                                                                                                                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                                                           ;
; TAP_DISTANCE   ; 16             ; Untyped                                                                                                                                                                                                                           ;
; WIDTH          ; 2              ; Untyped                                                                                                                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_j7p ; Untyped                                                                                                                                                                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: control_unit:control_module|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 32       ; Untyped                         ;
; LPM_WIDTHB                                     ; 7        ; Untyped                         ;
; LPM_WIDTHP                                     ; 39       ; Untyped                         ;
; LPM_WIDTHR                                     ; 39       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_5qs ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                ;
+-------------------------------+-------------------------------------------------------------+
; Name                          ; Value                                                       ;
+-------------------------------+-------------------------------------------------------------+
; Number of entity instances    ; 2                                                           ;
; Entity Instance               ; pll_module:ref_pll_module|altpll:altpll_component           ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                             ;
;     -- PLL_TYPE               ; AUTO                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                           ;
; Entity Instance               ; pll_interpolate:ref_pll_interpolate|altpll:altpll_component ;
;     -- OPERATION_MODE         ; ZERO_DELAY_BUFFER                                           ;
;     -- PLL_TYPE               ; AUTO                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                           ;
+-------------------------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                                  ;
; Entity Instance            ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 19                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 2                                                                                                                                                                                                                  ;
; Entity Instance            ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 17                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 2                                                                                                                                                                                                                  ;
; Entity Instance            ; control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                                                                  ;
;     -- TAP_DISTANCE        ; 16                                                                                                                                                                                                                 ;
;     -- WIDTH               ; 2                                                                                                                                                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 1                                          ;
; Entity Instance                       ; control_unit:control_module|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                         ;
;     -- LPM_WIDTHB                     ; 7                                          ;
;     -- LPM_WIDTHP                     ; 39                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_interpolate:ref_pll_interpolate"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_module:ref_pll_module"                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frequency_counter:counter_module"                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_interface:uart_module"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_module|double_dabble:decimal_converter"                                    ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; hundred_millions ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; billions         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_module|divider_module:divider_module_internal"                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; remain ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:control_module"                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; tagn_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 1759                        ;
;     ENA               ; 346                         ;
;     ENA SCLR          ; 65                          ;
;     ENA SCLR SLD      ; 35                          ;
;     ENA SLD           ; 27                          ;
;     SCLR              ; 72                          ;
;     SLD               ; 157                         ;
;     plain             ; 1057                        ;
; cycloneiii_lcell_comb ; 1754                        ;
;     arith             ; 686                         ;
;         2 data inputs ; 168                         ;
;         3 data inputs ; 518                         ;
;     normal            ; 1068                        ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 121                         ;
;         3 data inputs ; 383                         ;
;         4 data inputs ; 480                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 4.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Tue Jun  3 15:37:02 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_counter_assembly -c frequency_counter_assembly
Warning (125092): Tcl Script File multiplier_module.qip not found
    Info (125063): set_global_assignment -name QIP_FILE multiplier_module.qip
Warning (125092): Tcl Script File pll_sample_signal.qip not found
    Info (125063): set_global_assignment -name QIP_FILE pll_sample_signal.qip
Warning (125092): Tcl Script File ref_pll_interpolate.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ref_pll_interpolate.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file uart_interface.v
    Info (12023): Found entity 1: uart_interface File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 21
    Info (12023): Found entity 2: uart_tx_module File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 227
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file frequency_counter.v
    Info (12023): Found entity 1: frequency_counter File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 21
Info (12021): Found 9 design units, including 9 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 21
    Info (12023): Found entity 2: full_scale_adder File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 140
    Info (12023): Found entity 3: full_scale_subtract File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 153
    Info (12023): Found entity 4: bit_shift_right File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 238
    Info (12023): Found entity 5: bit_shift_left File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 248
    Info (12023): Found entity 6: bitwise_and File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 258
    Info (12023): Found entity 7: bitwise_or File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 267
    Info (12023): Found entity 8: complement_op File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 276
    Info (12023): Found entity 9: bitwise_xor File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/ALU.v Line: 284
Info (12021): Found 1 design units, including 1 entities, in source file pll_module.v
    Info (12023): Found entity 1: pll_module File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file divider_module.v
    Info (12023): Found entity 1: divider_module File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll_interpolate.v
    Info (12023): Found entity 1: pll_interpolate File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top_level.v(141): created implicit net for "pll_1_locked_dummy" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at top_level.v(147): created implicit net for "pll_2_locked_dummy" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 147
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_level.v(109): object "ref_measurement_clk_main_after_divided" assigned a value but never read File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 109
Warning (10034): Output port "blinker_4" at top_level.v(33) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 33
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:control_module" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 74
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(53): object "one_hot" assigned a value but never read File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 53
Warning (10034): Output port "cyc_o" at control_unit.v(30) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 30
Warning (10034): Output port "lock_o" at control_unit.v(32) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 32
Warning (10034): Output port "tagn_o" at control_unit.v(37) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 37
Info (12128): Elaborating entity "divider_module" for hierarchy "control_unit:control_module|divider_module:divider_module_internal" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 88
Info (12128): Elaborating entity "lpm_divide" for hierarchy "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v Line: 65
Info (12130): Elaborated megafunction instantiation "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v Line: 65
Info (12133): Instantiated megafunction "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/divider_module.v Line: 65
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "20"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_55t.tdf
    Info (12023): Found entity 1: lpm_divide_55t File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/lpm_divide_55t.tdf Line: 25
Info (12128): Elaborating entity "lpm_divide_55t" for hierarchy "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated" File: /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/lpm_divide.tdf Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9ai.tdf
    Info (12023): Found entity 1: sign_div_unsign_9ai File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/sign_div_unsign_9ai.tdf Line: 25
Info (12128): Elaborating entity "sign_div_unsign_9ai" for hierarchy "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/lpm_divide_55t.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s7f.tdf
    Info (12023): Found entity 1: alt_u_div_s7f File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_s7f.tdf Line: 45
Info (12128): Elaborating entity "alt_u_div_s7f" for hierarchy "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/sign_div_unsign_9ai.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/add_sub_t3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_t3c" for hierarchy "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|add_sub_t3c:add_sub_0" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_s7f.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/add_sub_u3c.tdf Line: 23
Info (12128): Elaborating entity "add_sub_u3c" for hierarchy "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|add_sub_u3c:add_sub_1" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/alt_u_div_s7f.tdf Line: 62
Warning (12125): Using design file double_dabble.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: double_dabble File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/double_dabble.v Line: 1
Info (12128): Elaborating entity "double_dabble" for hierarchy "control_unit:control_module|double_dabble:decimal_converter" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 105
Info (12128): Elaborating entity "uart_interface" for hierarchy "uart_interface:uart_module" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at uart_interface.v(49): object "uart_read_buffer_internal" assigned a value but never read File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at uart_interface.v(51): object "uart_status_indicator" assigned a value but never read File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 51
Warning (10858): Verilog HDL warning at uart_interface.v(60): object uart_frame_receive_complete used but never assigned File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 60
Warning (10858): Verilog HDL warning at uart_interface.v(61): object uart_parity_error_flag used but never assigned File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 61
Warning (10858): Verilog HDL warning at uart_interface.v(63): object uart_rx_data_out used but never assigned File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 63
Info (10264): Verilog HDL Case Statement information at uart_interface.v(126): all case item expressions in this case statement are onehot File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 126
Warning (10030): Net "uart_rx_data_out[7..0]" at uart_interface.v(63) has no driver or initial value, using a default initial value '0' File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 63
Warning (10030): Net "uart_frame_receive_complete" at uart_interface.v(60) has no driver or initial value, using a default initial value '0' File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 60
Warning (10030): Net "uart_parity_error_flag" at uart_interface.v(61) has no driver or initial value, using a default initial value '0' File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 61
Warning (10034): Output port "err_o" at uart_interface.v(35) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 35
Warning (10034): Output port "rty_o" at uart_interface.v(36) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 36
Warning (10034): Output port "tagn_o" at uart_interface.v(40) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 40
Info (12128): Elaborating entity "uart_tx_module" for hierarchy "uart_interface:uart_module|uart_tx_module:tx_module" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/uart_interface.v Line: 78
Info (12128): Elaborating entity "frequency_counter" for hierarchy "frequency_counter:counter_module" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 136
Warning (10034): Output port "status[0]" at frequency_counter.v(45) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 45
Warning (10034): Output port "err_o" at frequency_counter.v(37) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 37
Warning (10034): Output port "rty_o" at frequency_counter.v(38) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 38
Warning (10034): Output port "tagn_o" at frequency_counter.v(40) has no driver File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/frequency_counter.v Line: 40
Info (12128): Elaborating entity "pll_module" for hierarchy "pll_module:ref_pll_module" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 142
Info (12128): Elaborating entity "altpll" for hierarchy "pll_module:ref_pll_module|altpll:altpll_component" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll_module:ref_pll_module|altpll:altpll_component" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v Line: 95
Info (12133): Instantiated megafunction "pll_module:ref_pll_module|altpll:altpll_component" with the following parameter: File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_module.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_module"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_module_altpll1.v
    Info (12023): Found entity 1: pll_module_altpll1 File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_module_altpll1.v Line: 30
Info (12128): Elaborating entity "pll_module_altpll1" for hierarchy "pll_module:ref_pll_module|altpll:altpll_component|pll_module_altpll1:auto_generated" File: /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "pll_interpolate" for hierarchy "pll_interpolate:ref_pll_interpolate" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 148
Info (12128): Elaborating entity "altpll" for hierarchy "pll_interpolate:ref_pll_interpolate|altpll:altpll_component" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll_interpolate:ref_pll_interpolate|altpll:altpll_component" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v Line: 95
Info (12133): Instantiated megafunction "pll_interpolate:ref_pll_interpolate|altpll:altpll_component" with the following parameter: File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/pll_interpolate.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_interpolate"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "ZERO_DELAY_BUFFER"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_interpolate_altpll.v
    Info (12023): Found entity 1: pll_interpolate_altpll File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_interpolate_altpll.v Line: 30
Info (12128): Elaborating entity "pll_interpolate_altpll" for hierarchy "pll_interpolate:ref_pll_interpolate|altpll:altpll_component|pll_interpolate_altpll:auto_generated" File: /mnt/Backyard/Intel_Quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rst_i" is missing source, defaulting to GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 39
    Warning (12110): Net "tagn_i" is missing source, defaulting to GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 41
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll_interpolate:ref_pll_interpolate|altpll:altpll_component|pll_interpolate_altpll:auto_generated|wire_pll1_clk[0]" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/pll_interpolate_altpll.v Line: 81
Info (19000): Inferred 3 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 19
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 17
        Info (286033): Parameter WIDTH set to 2
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|DFFQuotient_rtl_2"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 16
        Info (286033): Parameter WIDTH set to 2
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "control_unit:control_module|Mult0" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 229
Info (12130): Elaborated megafunction instantiation "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0"
Info (12133): Instantiated megafunction "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "19"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_i7p.tdf
    Info (12023): Found entity 1: shift_taps_i7p File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/shift_taps_i7p.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uo71.tdf
    Info (12023): Found entity 1: altsyncram_uo71 File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/altsyncram_uo71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_k5f.tdf
    Info (12023): Found entity 1: cntr_k5f File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cntr_k5f.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cmpr_hrb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1"
Info (12133): Instantiated megafunction "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "17"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d7p.tdf
    Info (12023): Found entity 1: shift_taps_d7p File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/shift_taps_d7p.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_oo71.tdf
    Info (12023): Found entity 1: altsyncram_oo71 File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/altsyncram_oo71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h5f.tdf
    Info (12023): Found entity 1: cntr_h5f File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cntr_h5f.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cmpr_grb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2"
Info (12133): Instantiated megafunction "control_unit:control_module|divider_module:divider_module_internal|lpm_divide:LPM_DIVIDE_component|lpm_divide_55t:auto_generated|sign_div_unsign_9ai:divider|alt_u_div_s7f:divider|altshift_taps:DFFQuotient_rtl_2" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "16"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_j7p.tdf
    Info (12023): Found entity 1: shift_taps_j7p File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/shift_taps_j7p.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_no71.tdf
    Info (12023): Found entity 1: altsyncram_no71 File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/altsyncram_no71.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g5f.tdf
    Info (12023): Found entity 1: cntr_g5f File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/cntr_g5f.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "control_unit:control_module|lpm_mult:Mult0" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 229
Info (12133): Instantiated megafunction "control_unit:control_module|lpm_mult:Mult0" with the following parameter: File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/control_unit.v Line: 229
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "39"
    Info (12134): Parameter "LPM_WIDTHR" = "39"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_5qs.tdf
    Info (12023): Found entity 1: mult_5qs File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/db/mult_5qs.tdf Line: 31
Info (13014): Ignored 35 buffer(s)
    Info (13019): Ignored 35 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_port[0]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[1]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[2]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[3]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[4]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[5]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[6]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[7]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[8]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "led_port[9]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 29
    Warning (13410): Pin "blinker_4" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 33
    Warning (13410): Pin "status_led[0]" is stuck at GND File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 7 assignments for entity "control_unit.v" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Precision Synthesis" -entity control_unit.v was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity control_unit.v -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VCC -entity control_unit.v -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -entity control_unit.v -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE mentor.lmf -entity control_unit.v -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity control_unit.v -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity control_unit.v -section_id eda_design_synthesis was ignored
Info (144001): Generated suppressed messages file /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rx_ext" File: /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/top_level.v Line: 25
Info (21057): Implemented 2998 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 2966 logic cells
    Info (21064): Implemented 6 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 723 megabytes
    Info: Processing ended: Tue Jun  3 15:37:10 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/raditya/Documents/mySpace/Projects/Tugas Akhir/frequency-counter-TA/Verilog/output_files/frequency_counter_assembly.map.smsg.


