Classic Timing Analyzer report for SolucionerOperator
Mon Jun 22 22:26:14 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.542 ns                         ; clear                      ; count_adder:MovX|BCD[2]    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.231 ns                        ; count_adder:MovY|CARRY_OUT ; Done_solution              ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 13.013 ns                        ; sign_position              ; Done_solution              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.266 ns                        ; sign_position              ; count_adder:MovY|BCD[3]    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 327.33 MHz ( period = 3.055 ns ) ; count_adder:MovY|BCD[0]    ; count_adder:MovY|BCD[2]    ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; count_adder:MovX|CARRY_OUT ; count_adder:MovY|CARRY_OUT ; clk        ; clk      ; 5            ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                            ;            ;          ; 5            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                             ; To                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 327.33 MHz ( period = 3.055 ns )               ; count_adder:MovY|BCD[0]          ; count_adder:MovY|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 335.01 MHz ( period = 2.985 ns )               ; count_adder:MovY|BCD[1]          ; count_adder:MovY|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 2.233 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; count_adder:MovY|BCD[0]          ; count_adder:MovY|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; count_adder:MovY|BCD[1]          ; count_adder:MovY|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 2.148 ns                ;
; N/A   ; 355.37 MHz ( period = 2.814 ns )               ; count_adder:MovY|BCD[2]          ; count_adder:MovY|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; count_adder:MovY|BCD[0]          ; count_adder:MovY|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 2.046 ns                ;
; N/A   ; 363.50 MHz ( period = 2.751 ns )               ; count_adder:MovY|BCD[0]          ; count_adder:MovY|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; count_adder:MovX|BCD[0]          ; count_adder:MovX|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; 371.33 MHz ( period = 2.693 ns )               ; count_adder:MovY|BCD[2]          ; count_adder:MovY|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; count_adder:MovY|BCD[1]          ; count_adder:MovY|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 373.00 MHz ( period = 2.681 ns )               ; count_adder:MovY|BCD[1]          ; count_adder:MovY|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.929 ns                ;
; N/A   ; 378.64 MHz ( period = 2.641 ns )               ; count_adder:MovX|BCD[1]          ; count_adder:MovX|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 2.402 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[0]          ; count_adder:MovY|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.863 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[2]          ; count_adder:MovX|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 2.342 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[3]          ; count_adder:MovY|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 1.810 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[1]          ; count_adder:MovY|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[0]          ; count_adder:MovX|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 2.281 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[2]          ; count_adder:MovY|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[2]          ; count_adder:MovY|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.637 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[0]          ; count_adder:MovX|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[1]          ; count_adder:MovX|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 2.081 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[2]          ; count_adder:MovX|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[2]          ; count_adder:MovX|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[3]          ; count_adder:MovY|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[3]          ; count_adder:MovY|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[3]          ; count_adder:MovY|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[2]          ; count_adder:MovY|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.501 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[2]    ; count_adder:NumCounter|BCD[0]    ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[2]    ; count_adder:NumCounter|BCD[2]    ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[3]          ; count_adder:MovX|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[1]    ; count_adder:NumCounter|BCD[0]    ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[1]    ; count_adder:NumCounter|BCD[2]    ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|CARRY_OUT       ; count_adder:MovY|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[2]          ; count_adder:MovX|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 2.413 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[0]          ; count_adder:MovX|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 2.394 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[3]          ; count_adder:MovX|BCD[3]          ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[1]          ; count_adder:MovX|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovY|BCD[3]          ; count_adder:MovY|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[0]    ; count_adder:NumCounter|BCD[0]    ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[0]    ; count_adder:NumCounter|BCD[2]    ; clk        ; clk      ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[2]    ; count_adder:NumCounter|BCD[3]    ; clk        ; clk      ; None                        ; None                      ; 1.765 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[1]    ; count_adder:NumCounter|BCD[3]    ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[0]          ; count_adder:MovX|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[3]    ; count_adder:NumCounter|BCD[0]    ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[3]    ; count_adder:NumCounter|BCD[2]    ; clk        ; clk      ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[1]          ; count_adder:MovX|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 2.121 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|CARRY_OUT       ; count_adder:MovX|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|CARRY_OUT ; count_adder:NumCounter|BCD[0]    ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|CARRY_OUT ; count_adder:NumCounter|BCD[2]    ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|CARRY_OUT ; count_adder:NumCounter|BCD[1]    ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|CARRY_OUT ; count_adder:NumCounter|BCD[3]    ; clk        ; clk      ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[2]          ; count_adder:MovX|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[0]    ; count_adder:NumCounter|BCD[3]    ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[2]    ; count_adder:NumCounter|BCD[1]    ; clk        ; clk      ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[3]          ; count_adder:MovX|BCD[2]          ; clk        ; clk      ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[3]          ; count_adder:MovX|BCD[1]          ; clk        ; clk      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[2]    ; count_adder:NumCounter|CARRY_OUT ; clk        ; clk      ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[1]    ; count_adder:NumCounter|BCD[1]    ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[1]    ; count_adder:NumCounter|CARRY_OUT ; clk        ; clk      ; None                        ; None                      ; 1.457 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[3]    ; count_adder:NumCounter|BCD[3]    ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[3]          ; count_adder:MovX|CARRY_OUT       ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|CARRY_OUT ; count_adder:NumCounter|CARRY_OUT ; clk        ; clk      ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[0]    ; count_adder:NumCounter|BCD[1]    ; clk        ; clk      ; None                        ; None                      ; 1.303 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:MovX|BCD[1]          ; count_adder:MovX|BCD[0]          ; clk        ; clk      ; None                        ; None                      ; 1.299 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[0]    ; count_adder:NumCounter|CARRY_OUT ; clk        ; clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[3]    ; count_adder:NumCounter|BCD[1]    ; clk        ; clk      ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; count_adder:NumCounter|BCD[3]    ; count_adder:NumCounter|CARRY_OUT ; clk        ; clk      ; None                        ; None                      ; 1.150 ns                ;
+-------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                               ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                       ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; count_adder:MovX|CARRY_OUT ; count_adder:MovY|CARRY_OUT ; clk        ; clk      ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_adder:MovX|CARRY_OUT ; count_adder:MovY|BCD[0]    ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_adder:MovX|CARRY_OUT ; count_adder:MovY|BCD[3]    ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_adder:MovX|CARRY_OUT ; count_adder:MovY|BCD[1]    ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; count_adder:MovX|CARRY_OUT ; count_adder:MovY|BCD[2]    ; clk        ; clk      ; None                       ; None                       ; 2.873 ns                 ;
+------------------------------------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------+
; tsu                                                                                             ;
+-------+--------------+------------+---------------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From          ; To                               ; To Clock ;
+-------+--------------+------------+---------------+----------------------------------+----------+
; N/A   ; None         ; 6.542 ns   ; clear         ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A   ; None         ; 6.542 ns   ; clear         ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A   ; None         ; 6.541 ns   ; clear         ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A   ; None         ; 6.204 ns   ; sign_position ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A   ; None         ; 6.127 ns   ; set_position  ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A   ; None         ; 6.127 ns   ; set_position  ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A   ; None         ; 6.126 ns   ; set_position  ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A   ; None         ; 6.061 ns   ; clear         ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A   ; None         ; 5.896 ns   ; set_position  ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A   ; None         ; 5.883 ns   ; sign_position ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A   ; None         ; 5.750 ns   ; sign_position ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A   ; None         ; 5.692 ns   ; sign_position ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A   ; None         ; 5.572 ns   ; clear         ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A   ; None         ; 5.545 ns   ; sign_position ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A   ; None         ; 5.423 ns   ; en_PosCount   ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A   ; None         ; 5.423 ns   ; en_PosCount   ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A   ; None         ; 5.423 ns   ; en_PosCount   ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A   ; None         ; 5.423 ns   ; en_PosCount   ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A   ; None         ; 5.157 ns   ; set_position  ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A   ; None         ; 5.123 ns   ; en_NumCount   ; count_adder:NumCounter|BCD[0]    ; clk      ;
; N/A   ; None         ; 5.123 ns   ; en_NumCount   ; count_adder:NumCounter|BCD[2]    ; clk      ;
; N/A   ; None         ; 5.123 ns   ; en_NumCount   ; count_adder:NumCounter|BCD[1]    ; clk      ;
; N/A   ; None         ; 5.123 ns   ; en_NumCount   ; count_adder:NumCounter|BCD[3]    ; clk      ;
; N/A   ; None         ; 4.660 ns   ; clear         ; count_adder:NumCounter|BCD[1]    ; clk      ;
; N/A   ; None         ; 4.582 ns   ; en_PosCount   ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A   ; None         ; 4.529 ns   ; clear         ; count_adder:NumCounter|BCD[0]    ; clk      ;
; N/A   ; None         ; 4.529 ns   ; clear         ; count_adder:NumCounter|BCD[2]    ; clk      ;
; N/A   ; None         ; 4.529 ns   ; clear         ; count_adder:NumCounter|BCD[3]    ; clk      ;
; N/A   ; None         ; 4.426 ns   ; clear         ; count_adder:NumCounter|CARRY_OUT ; clk      ;
; N/A   ; None         ; 4.377 ns   ; set_NumCount  ; count_adder:NumCounter|BCD[0]    ; clk      ;
; N/A   ; None         ; 4.377 ns   ; set_NumCount  ; count_adder:NumCounter|BCD[2]    ; clk      ;
; N/A   ; None         ; 4.377 ns   ; set_NumCount  ; count_adder:NumCounter|BCD[1]    ; clk      ;
; N/A   ; None         ; 4.377 ns   ; set_NumCount  ; count_adder:NumCounter|BCD[3]    ; clk      ;
; N/A   ; None         ; 4.154 ns   ; en_NumCount   ; count_adder:NumCounter|CARRY_OUT ; clk      ;
; N/A   ; None         ; 4.011 ns   ; set_NumCount  ; count_adder:NumCounter|CARRY_OUT ; clk      ;
; N/A   ; None         ; 2.848 ns   ; clear         ; count_adder:MovY|BCD[2]          ; clk      ;
; N/A   ; None         ; 2.556 ns   ; clear         ; count_adder:MovY|BCD[3]          ; clk      ;
; N/A   ; None         ; 2.555 ns   ; clear         ; count_adder:MovY|BCD[1]          ; clk      ;
; N/A   ; None         ; 2.433 ns   ; set_position  ; count_adder:MovY|BCD[2]          ; clk      ;
; N/A   ; None         ; 2.346 ns   ; clear         ; count_adder:MovY|BCD[0]          ; clk      ;
; N/A   ; None         ; 2.317 ns   ; sign_position ; count_adder:MovY|BCD[2]          ; clk      ;
; N/A   ; None         ; 2.171 ns   ; sign_position ; count_adder:MovY|BCD[3]          ; clk      ;
; N/A   ; None         ; 2.141 ns   ; set_position  ; count_adder:MovY|BCD[3]          ; clk      ;
; N/A   ; None         ; 2.140 ns   ; set_position  ; count_adder:MovY|BCD[1]          ; clk      ;
; N/A   ; None         ; 2.024 ns   ; sign_position ; count_adder:MovY|BCD[1]          ; clk      ;
; N/A   ; None         ; 2.013 ns   ; sign_position ; count_adder:MovY|CARRY_OUT       ; clk      ;
; N/A   ; None         ; 1.877 ns   ; sign_position ; count_adder:MovY|BCD[0]          ; clk      ;
; N/A   ; None         ; 1.803 ns   ; clear         ; count_adder:MovY|CARRY_OUT       ; clk      ;
; N/A   ; None         ; 1.760 ns   ; set_position  ; count_adder:MovY|BCD[0]          ; clk      ;
; N/A   ; None         ; 1.388 ns   ; set_position  ; count_adder:MovY|CARRY_OUT       ; clk      ;
+-------+--------------+------------+---------------+----------------------------------+----------+


+---------------------------------------------------------------------------------------------------------+
; tco                                                                                                     ;
+-------+--------------+------------+----------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                             ; To                  ; From Clock ;
+-------+--------------+------------+----------------------------------+---------------------+------------+
; N/A   ; None         ; 15.231 ns  ; count_adder:MovY|CARRY_OUT       ; Done_solution       ; clk        ;
; N/A   ; None         ; 14.396 ns  ; count_adder:MovY|CARRY_OUT       ; Impossible_solution ; clk        ;
; N/A   ; None         ; 13.288 ns  ; count_adder:MovY|BCD[1]          ; pos_y[1]            ; clk        ;
; N/A   ; None         ; 12.764 ns  ; count_adder:MovY|BCD[0]          ; pos_y[0]            ; clk        ;
; N/A   ; None         ; 12.031 ns  ; count_adder:MovY|BCD[3]          ; pos_y[3]            ; clk        ;
; N/A   ; None         ; 11.185 ns  ; count_adder:MovY|BCD[2]          ; pos_y[2]            ; clk        ;
; N/A   ; None         ; 9.136 ns   ; count_adder:MovX|BCD[1]          ; pos_x[1]            ; clk        ;
; N/A   ; None         ; 8.934 ns   ; count_adder:NumCounter|BCD[0]    ; number[0]           ; clk        ;
; N/A   ; None         ; 8.856 ns   ; count_adder:MovX|BCD[2]          ; pos_x[2]            ; clk        ;
; N/A   ; None         ; 8.129 ns   ; count_adder:MovX|BCD[3]          ; pos_x[3]            ; clk        ;
; N/A   ; None         ; 7.593 ns   ; count_adder:NumCounter|BCD[1]    ; number[1]           ; clk        ;
; N/A   ; None         ; 7.471 ns   ; count_adder:MovX|BCD[0]          ; pos_x[0]            ; clk        ;
; N/A   ; None         ; 6.924 ns   ; count_adder:NumCounter|BCD[3]    ; number[3]           ; clk        ;
; N/A   ; None         ; 6.918 ns   ; count_adder:NumCounter|BCD[2]    ; number[2]           ; clk        ;
; N/A   ; None         ; 6.759 ns   ; count_adder:NumCounter|CARRY_OUT ; carry_number        ; clk        ;
+-------+--------------+------------+----------------------------------+---------------------+------------+


+-----------------------------------------------------------------------------------+
; tpd                                                                               ;
+-------+-------------------+-----------------+---------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From          ; To                  ;
+-------+-------------------+-----------------+---------------+---------------------+
; N/A   ; None              ; 13.013 ns       ; sign_position ; Done_solution       ;
; N/A   ; None              ; 12.172 ns       ; sign_position ; Impossible_solution ;
+-------+-------------------+-----------------+---------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; th                                                                                                    ;
+---------------+-------------+-----------+---------------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From          ; To                               ; To Clock ;
+---------------+-------------+-----------+---------------+----------------------------------+----------+
; N/A           ; None        ; -0.266 ns ; sign_position ; count_adder:MovY|BCD[3]          ; clk      ;
; N/A           ; None        ; -0.323 ns ; set_position  ; count_adder:MovY|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -0.516 ns ; sign_position ; count_adder:MovY|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -0.531 ns ; sign_position ; count_adder:MovY|BCD[1]          ; clk      ;
; N/A           ; None        ; -0.625 ns ; set_position  ; count_adder:MovY|BCD[0]          ; clk      ;
; N/A           ; None        ; -0.627 ns ; set_position  ; count_adder:MovY|BCD[3]          ; clk      ;
; N/A           ; None        ; -0.765 ns ; sign_position ; count_adder:MovY|BCD[2]          ; clk      ;
; N/A           ; None        ; -0.894 ns ; sign_position ; count_adder:MovY|BCD[0]          ; clk      ;
; N/A           ; None        ; -0.973 ns ; clear         ; count_adder:MovY|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -0.999 ns ; set_position  ; count_adder:MovY|BCD[1]          ; clk      ;
; N/A           ; None        ; -0.999 ns ; set_position  ; count_adder:MovY|BCD[2]          ; clk      ;
; N/A           ; None        ; -1.040 ns ; clear         ; count_adder:MovY|BCD[0]          ; clk      ;
; N/A           ; None        ; -1.042 ns ; clear         ; count_adder:MovY|BCD[3]          ; clk      ;
; N/A           ; None        ; -1.585 ns ; clear         ; count_adder:MovY|BCD[1]          ; clk      ;
; N/A           ; None        ; -1.585 ns ; clear         ; count_adder:MovY|BCD[2]          ; clk      ;
; N/A           ; None        ; -3.213 ns ; set_NumCount  ; count_adder:NumCounter|BCD[0]    ; clk      ;
; N/A           ; None        ; -3.411 ns ; set_NumCount  ; count_adder:NumCounter|BCD[2]    ; clk      ;
; N/A           ; None        ; -3.757 ns ; set_NumCount  ; count_adder:NumCounter|BCD[3]    ; clk      ;
; N/A           ; None        ; -3.763 ns ; set_NumCount  ; count_adder:NumCounter|CARRY_OUT ; clk      ;
; N/A           ; None        ; -3.906 ns ; en_NumCount   ; count_adder:NumCounter|CARRY_OUT ; clk      ;
; N/A           ; None        ; -3.997 ns ; set_NumCount  ; count_adder:NumCounter|BCD[1]    ; clk      ;
; N/A           ; None        ; -4.103 ns ; clear         ; count_adder:NumCounter|BCD[2]    ; clk      ;
; N/A           ; None        ; -4.106 ns ; clear         ; count_adder:NumCounter|BCD[0]    ; clk      ;
; N/A           ; None        ; -4.136 ns ; en_PosCount   ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -4.172 ns ; clear         ; count_adder:NumCounter|BCD[3]    ; clk      ;
; N/A           ; None        ; -4.178 ns ; clear         ; count_adder:NumCounter|CARRY_OUT ; clk      ;
; N/A           ; None        ; -4.281 ns ; clear         ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -4.281 ns ; clear         ; count_adder:NumCounter|BCD[1]    ; clk      ;
; N/A           ; None        ; -4.328 ns ; sign_position ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A           ; None        ; -4.748 ns ; set_position  ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -4.875 ns ; en_NumCount   ; count_adder:NumCounter|BCD[0]    ; clk      ;
; N/A           ; None        ; -4.875 ns ; en_NumCount   ; count_adder:NumCounter|BCD[2]    ; clk      ;
; N/A           ; None        ; -4.875 ns ; en_NumCount   ; count_adder:NumCounter|BCD[1]    ; clk      ;
; N/A           ; None        ; -4.875 ns ; en_NumCount   ; count_adder:NumCounter|BCD[3]    ; clk      ;
; N/A           ; None        ; -4.904 ns ; sign_position ; count_adder:MovX|CARRY_OUT       ; clk      ;
; N/A           ; None        ; -4.964 ns ; sign_position ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A           ; None        ; -5.050 ns ; sign_position ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A           ; None        ; -5.051 ns ; sign_position ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A           ; None        ; -5.082 ns ; clear         ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A           ; None        ; -5.082 ns ; clear         ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A           ; None        ; -5.082 ns ; clear         ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A           ; None        ; -5.082 ns ; clear         ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A           ; None        ; -5.175 ns ; en_PosCount   ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A           ; None        ; -5.175 ns ; en_PosCount   ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A           ; None        ; -5.175 ns ; en_PosCount   ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A           ; None        ; -5.175 ns ; en_PosCount   ; count_adder:MovX|BCD[1]          ; clk      ;
; N/A           ; None        ; -5.398 ns ; set_position  ; count_adder:MovX|BCD[0]          ; clk      ;
; N/A           ; None        ; -5.648 ns ; set_position  ; count_adder:MovX|BCD[3]          ; clk      ;
; N/A           ; None        ; -5.648 ns ; set_position  ; count_adder:MovX|BCD[2]          ; clk      ;
; N/A           ; None        ; -5.648 ns ; set_position  ; count_adder:MovX|BCD[1]          ; clk      ;
+---------------+-------------+-----------+---------------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 22:26:13 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SolucionerOperator -c SolucionerOperator --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "count_adder:MovX|CARRY_OUT" as buffer
    Info: Detected gated clock "comb" as buffer
Info: Clock "clk" has Internal fmax of 327.33 MHz between source register "count_adder:MovY|BCD[0]" and destination register "count_adder:MovY|BCD[2]" (period= 3.055 ns)
    Info: + Longest register to register delay is 2.303 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N1; Fanout = 4; REG Node = 'count_adder:MovY|BCD[0]'
        Info: 2: + IC(0.599 ns) + CELL(0.322 ns) = 0.921 ns; Loc. = LCCOMB_X23_Y25_N12; Fanout = 3; COMB Node = 'count_adder:MovY|BCD[0]~0'
        Info: 3: + IC(0.317 ns) + CELL(0.178 ns) = 1.416 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 3; COMB Node = 'count_adder:MovY|BCD[0]~4'
        Info: 4: + IC(0.342 ns) + CELL(0.449 ns) = 2.207 ns; Loc. = LCCOMB_X23_Y25_N28; Fanout = 1; COMB Node = 'count_adder:MovY|Add0~8'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.303 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 4; REG Node = 'count_adder:MovY|BCD[2]'
        Info: Total cell delay = 1.045 ns ( 45.38 % )
        Info: Total interconnect delay = 1.258 ns ( 54.62 % )
    Info: - Smallest clock skew is -0.513 ns
        Info: + Shortest clock path from clock "clk" to destination register is 6.640 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(2.360 ns) + CELL(0.278 ns) = 3.664 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'
            Info: 3: + IC(1.385 ns) + CELL(0.000 ns) = 5.049 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'
            Info: 4: + IC(0.989 ns) + CELL(0.602 ns) = 6.640 ns; Loc. = LCFF_X23_Y25_N29; Fanout = 4; REG Node = 'count_adder:MovY|BCD[2]'
            Info: Total cell delay = 1.906 ns ( 28.70 % )
            Info: Total interconnect delay = 4.734 ns ( 71.30 % )
        Info: - Longest clock path from clock "clk" to source register is 7.153 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX|CARRY_OUT'
            Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'
            Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'
            Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N1; Fanout = 4; REG Node = 'count_adder:MovY|BCD[0]'
            Info: Total cell delay = 2.685 ns ( 37.54 % )
            Info: Total interconnect delay = 4.468 ns ( 62.46 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Warning: Circuit may not operate. Detected 5 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "count_adder:MovX|CARRY_OUT" and destination pin or register "count_adder:MovY|CARRY_OUT" for clock "clk" (Hold time is 1.716 ns)
    Info: + Largest clock skew is 3.810 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.153 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX|CARRY_OUT'
            Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'
            Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'
            Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY|CARRY_OUT'
            Info: Total cell delay = 2.685 ns ( 37.54 % )
            Info: Total interconnect delay = 4.468 ns ( 62.46 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.343 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.715 ns) + CELL(0.602 ns) = 3.343 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX|CARRY_OUT'
            Info: Total cell delay = 1.628 ns ( 48.70 % )
            Info: Total interconnect delay = 1.715 ns ( 51.30 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 2.103 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX|CARRY_OUT'
        Info: 2: + IC(1.462 ns) + CELL(0.545 ns) = 2.007 ns; Loc. = LCCOMB_X23_Y25_N24; Fanout = 1; COMB Node = 'count_adder:MovY|CARRY_OUT~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.103 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY|CARRY_OUT'
        Info: Total cell delay = 0.641 ns ( 30.48 % )
        Info: Total interconnect delay = 1.462 ns ( 69.52 % )
    Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "count_adder:MovX|BCD[3]" (data pin = "clear", clock pin = "clk") is 6.542 ns
    Info: + Longest pin to register delay is 9.434 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_F2; Fanout = 8; PIN Node = 'clear'
        Info: 2: + IC(6.343 ns) + CELL(0.322 ns) = 7.539 ns; Loc. = LCCOMB_X23_Y25_N26; Fanout = 8; COMB Node = 'count_adder:MovX|BCD~1'
        Info: 3: + IC(1.138 ns) + CELL(0.178 ns) = 8.855 ns; Loc. = LCCOMB_X16_Y25_N26; Fanout = 3; COMB Node = 'count_adder:MovX|BCD[0]~5'
        Info: 4: + IC(0.305 ns) + CELL(0.178 ns) = 9.338 ns; Loc. = LCCOMB_X16_Y25_N22; Fanout = 1; COMB Node = 'count_adder:MovX|BCD~6'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 9.434 ns; Loc. = LCFF_X16_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovX|BCD[3]'
        Info: Total cell delay = 1.648 ns ( 17.47 % )
        Info: Total interconnect delay = 7.786 ns ( 82.53 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.854 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovX|BCD[3]'
        Info: Total cell delay = 1.628 ns ( 57.04 % )
        Info: Total interconnect delay = 1.226 ns ( 42.96 % )
Info: tco from clock "clk" to destination pin "Done_solution" through register "count_adder:MovY|CARRY_OUT" is 15.231 ns
    Info: + Longest clock path from clock "clk" to source register is 7.153 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX|CARRY_OUT'
        Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'
        Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'
        Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY|CARRY_OUT'
        Info: Total cell delay = 2.685 ns ( 37.54 % )
        Info: Total interconnect delay = 4.468 ns ( 62.46 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.801 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N25; Fanout = 3; REG Node = 'count_adder:MovY|CARRY_OUT'
        Info: 2: + IC(2.442 ns) + CELL(0.178 ns) = 2.620 ns; Loc. = LCCOMB_X7_Y19_N18; Fanout = 1; COMB Node = 'Done_solution~0'
        Info: 3: + IC(2.195 ns) + CELL(2.986 ns) = 7.801 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'Done_solution'
        Info: Total cell delay = 3.164 ns ( 40.56 % )
        Info: Total interconnect delay = 4.637 ns ( 59.44 % )
Info: Longest tpd from source pin "sign_position" to destination pin "Done_solution" is 13.013 ns
    Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 22; PIN Node = 'sign_position'
    Info: 2: + IC(6.647 ns) + CELL(0.322 ns) = 7.832 ns; Loc. = LCCOMB_X7_Y19_N18; Fanout = 1; COMB Node = 'Done_solution~0'
    Info: 3: + IC(2.195 ns) + CELL(2.986 ns) = 13.013 ns; Loc. = PIN_T11; Fanout = 0; PIN Node = 'Done_solution'
    Info: Total cell delay = 4.171 ns ( 32.05 % )
    Info: Total interconnect delay = 8.842 ns ( 67.95 % )
Info: th for register "count_adder:MovY|BCD[3]" (data pin = "sign_position", clock pin = "clk") is -0.266 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.153 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(1.715 ns) + CELL(0.879 ns) = 3.620 ns; Loc. = LCFF_X16_Y25_N13; Fanout = 5; REG Node = 'count_adder:MovX|CARRY_OUT'
        Info: 3: + IC(0.379 ns) + CELL(0.178 ns) = 4.177 ns; Loc. = LCCOMB_X16_Y25_N20; Fanout = 1; COMB Node = 'comb'
        Info: 4: + IC(1.385 ns) + CELL(0.000 ns) = 5.562 ns; Loc. = CLKCTRL_G11; Fanout = 5; COMB Node = 'comb~clkctrl'
        Info: 5: + IC(0.989 ns) + CELL(0.602 ns) = 7.153 ns; Loc. = LCFF_X23_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovY|BCD[3]'
        Info: Total cell delay = 2.685 ns ( 37.54 % )
        Info: Total interconnect delay = 4.468 ns ( 62.46 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.705 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 22; PIN Node = 'sign_position'
        Info: 2: + IC(6.201 ns) + CELL(0.545 ns) = 7.609 ns; Loc. = LCCOMB_X23_Y25_N22; Fanout = 1; COMB Node = 'count_adder:MovY|BCD~5'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.705 ns; Loc. = LCFF_X23_Y25_N23; Fanout = 6; REG Node = 'count_adder:MovY|BCD[3]'
        Info: Total cell delay = 1.504 ns ( 19.52 % )
        Info: Total interconnect delay = 6.201 ns ( 80.48 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Jun 22 22:26:16 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:00


