INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/Lab2_MatMul/Lab2_MatMul.sim/sim_1/synth/func/xsim/mat_mul_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AGU
INFO: [VRFC 10-311] analyzing module MatMul_v1_0
INFO: [VRFC 10-311] analyzing module MatMul_v1_0_S00_AXI
INFO: [VRFC 10-311] analyzing module mat_mul
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_mul
WARNING: [VRFC 10-3609] overwriting previous definition of module 'mat_mul' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:12]
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module AGU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'AGU' [/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul.v:227]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/luke/Vivado_Bunker/Lab_2/Lab2_handout/src/hdl/mat_mul_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_mul_tb
