### Hi, I'm ADI VENKAT RAMINENI👋  

🔧 Design Verification Engineer passionate about **ASIC/SOC Verification, Functional Verification, and Digital Design**.<br>
💻 Skilled in **SystemVerilog, UVM, Verilog**, and building reusable verification environments.<br>
🚀 Hands-on experience with **RTL Testbenches, Constrained-Random Testing, Assertions (SVA), and Coverage Analysis**.<br>
🎓 Master’s in Computer Engineering from California State University, Northridge.<br>
🌱 Currently working on advanced projects in **protocol verification, interconnect testbenches, and ASIC block-level verification**.<br>

---

## 💻 Technical Skills  

### 🧩 Verification Languages & Methodologies  
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-blue?style=flat-square) ![UVM](https://img.shields.io/badge/UVM-1.2-green?style=flat-square) ![SVA](https://img.shields.io/badge/Assertions%20(SVA)-orange?style=flat-square) 
![Coverage](https://img.shields.io/badge/Functional%20Coverage-yellow?style=flat-square) <br>
**Core:** Constrained-Random Verification, Assertion-Based Verification (ABV), Testbench Architecture (Driver, Monitor, Scoreboard, Agent, Env)

### ⚙️ Tools & Technologies  
![Synopsys VCS](https://img.shields.io/badge/Synopsys-VCS-purple?style=flat-square) ![Cadence Xcelium](https://img.shields.io/badge/Cadence-Xcelium-red?style=flat-square) ![SimVision](https://img.shields.io/badge/Cadence-SimVision-orange?style=flat-square)![QuestaSim](https://img.shields.io/badge/Siemens-QuestaSim-darkblue?style=flat-square)![Verdi](https://img.shields.io/badge/Synopsys-Verdi-green?style=flat-square)![Linux](https://img.shields.io/badge/Linux-black?style=flat-square)![Python](https://img.shields.io/badge/Python-3670A0?style=flat-square&logo=python&logoColor=ffdd54)![TCL](https://img.shields.io/badge/TCL-lightgrey?style=flat-square)![Shell](https://img.shields.io/badge/Shell_Scripting-gray?style=flat-square)

### 🔌 Protocols & Design Knowledge  
AXI4, AHB, APB, I2C, UART, GPIO, SPI, PCI Express, FSM Modeling, SoC Architecture, RTL Design using Verilog.

---

## 🌟 Featured Verification Projects  

### 🔹 **I2CMB Controller Verification**
**Tools:** SystemVerilog, UVM, Cadence Xcelium, SimVision  
- Verified **I2C master-slave controller RTL** using directed & constrained-random tests.  
- Built **scoreboards and coverage models** ensuring verification completeness.  
- Debugged mismatches with **SimVision** and optimized test sequences.  

---

### 🔹 **APB Peripheral (UART & GPIO) Verification**
**Tools:** SystemVerilog, UVM, Synopsys VCS, Verdi  
- Created a **self-checking UVM testbench** for UART & GPIO peripherals.  
- Implemented **SVA and functional coverage** for protocol validation.  
- Automated regressions and waveform analysis with **Verdi scripting**.  

---

### 🔹 **AXI4 Interconnect Verification**
**Tools:** SystemVerilog, UVM, Synopsys VCS, Verdi  
- Developed a **UVM verification environment** for AXI4 interconnect.  
- Achieved **>95% functional coverage** with advanced constrained-random sequences.  
- Debugged protocol corner cases using **Verdi waveform viewer**.  

---

### 🔹 **AHB Interconnect UVC Development**
**Tools:** SystemVerilog, UVM, Synopsys VCS, Verdi  
- Designed a **UVM Verification Component (UVC)** for AHB protocol.  
- Supported burst operations & randomized test scenarios.  
- Collected functional coverage & resolved protocol violations efficiently.  

---

## 🧠 Work Experience  

**🎓 CSU Northridge — Graduate Assistant (ASIC/SoC Verification)**  
- Built and debugged SystemVerilog/UVM testbenches for datapath and control-path modules.  
- Mentored 25+ graduate students in **SystemVerilog, UVM, and Digital Design** projects.  

**🏢 Wipro Technologies — Design Verification Engineer**  
- Verified **AXI4/AHB-based SoC subsystems** using UVM; achieved **>95% coverage** in regressions.  
- Integrated reusable UVM components and debugged simulations using **VCS + Verdi**.  

**🔬 AICTE Idea Labs — Design Verification Intern**  
- Developed UVM testbenches for **APB and AXI IPs**, implemented coverage models, and improved regression stability.  

---

## 📜 Certification  
[![Cadence Certified](https://img.shields.io/badge/Cadence-SystemVerilog%20for%20Design%20%26%20Verification-blue?style=flat&logo=cadence)](https://www.credly.com/users/venkat-ramineni)

---

## 🌐 Connect with Me  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/vramineni131) [![Email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ramineni131@gmail.com) [![GitHub](https://img.shields.io/badge/GitHub-black?logo=github&logoColor=white)](https://github.com/ADIVENKATRAMINENI)  

---

# 📊 GitHub Stats 
![](https://github-readme-stats.vercel.app/api?username=YOUR-GITHUB&theme=dark&hide_border=false&include_all_commits=false&count_private=false) ![](https://github-readme-streak-stats.herokuapp.com/?user=YOUR-GITHUB&theme=dark&hide_border=false) ![](https://github-readme-stats.vercel.app/api/top-langs/?username=YOUR-GITHUB&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact) 

---

[![](https://visitcount.itsvg.in/api?id=ADIVENKATRAMINENI&icon=0&color=0)](https://visitcount.itsvg.in)  

<!-- Created with GPRM template and customized for Design Verification Engineer profile -->
