// Seed: 1552047747
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  tri1 id_4 = id_3;
  module_0(
      id_4, id_1, id_4, id_3, id_3
  );
  tri1 id_5 = (id_4) & 1;
endmodule
module module_2 (
    input wand  id_0,
    input uwire id_1,
    input tri0  id_2,
    input tri1  id_3,
    input wire  id_4,
    input wor   id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7
  );
endmodule
