//----------------------------------------------------------------------------//
// Generated by LegUp High-Level Synthesis Tool Version 4.0 (http://legup.org)
// Compiled: Mon Jun  5 16:23:28 2017
// University of Toronto
// For research and academic purposes only. Commercial use is prohibited.
// Please send bugs to: legup@eecg.toronto.edu
// Date: Tue Jun 13 14:59:16 2017
//----------------------------------------------------------------------------//

`define MEMORY_CONTROLLER_ADDR_SIZE 32
`define MEMORY_CONTROLLER_DATA_SIZE 64
// Number of RAM elements: 18
`define MEMORY_CONTROLLER_TAG_SIZE 9
//   %l_50 = alloca [10 x i32], align 4
`define TAG_func_16_0_l_50 `MEMORY_CONTROLLER_TAG_SIZE'd13
`define TAG_func_16_0_l_50_a {`TAG_func_16_0_l_50, 23'd0}
//   %l_9 = alloca [9 x i16], align 2
`define TAG_func_1_0_l_9 `MEMORY_CONTROLLER_TAG_SIZE'd12
`define TAG_func_1_0_l_9_a {`TAG_func_1_0_l_9, 23'd0}
// @crc32_context = internal global i32 -1, align 4
`define TAG_g_crc32_context `MEMORY_CONTROLLER_TAG_SIZE'd8
`define TAG_g_crc32_context_a {`TAG_g_crc32_context, 23'd0}
// @crc32_tab = internal global [256 x i32] zeroinitializer, align 4
`define TAG_g_crc32_tab `MEMORY_CONTROLLER_TAG_SIZE'd9
`define TAG_g_crc32_tab_a {`TAG_g_crc32_tab, 23'd0}
// @func_16.l_50 = private unnamed_addr constant [10 x i32] [i32 1, i32 -1977279810, i32 -9, i32 -1977279810, i32 1, i32 1, i32 -1977279810, i32 -9, i32 -1977279810, i32 1], align 4
`define TAG_g_func_16l_50 `MEMORY_CONTROLLER_TAG_SIZE'd11
`define TAG_g_func_16l_50_a {`TAG_g_func_16l_50, 23'd0}
// @func_1.l_9 = private unnamed_addr constant [9 x i16] [i16 7, i16 -16058, i16 -16058, i16 7, i16 -16058, i16 -16058, i16 7, i16 -16058, i16 -16058], align 2
`define TAG_g_func_1l_9 `MEMORY_CONTROLLER_TAG_SIZE'd10
`define TAG_g_func_1l_9_a {`TAG_g_func_1l_9, 23'd0}
// @g_2 = internal global i8 0, align 1
`define TAG_g_g_2 `MEMORY_CONTROLLER_TAG_SIZE'd2
`define TAG_g_g_2_a {`TAG_g_g_2, 23'd0}
// @g_70 = internal global [2 x i32] [i32 -1, i32 -1], align 4
`define TAG_g_g_70 `MEMORY_CONTROLLER_TAG_SIZE'd4
`define TAG_g_g_70_a {`TAG_g_g_70, 23'd0}
// @g_74 = internal global i32 -1, align 4
`define TAG_g_g_74 `MEMORY_CONTROLLER_TAG_SIZE'd6
`define TAG_g_g_74_a {`TAG_g_g_74, 23'd0}
// @.str = private unnamed_addr constant [4 x i8] c"g_2\00", align 1
`define TAG_g_str `MEMORY_CONTROLLER_TAG_SIZE'd3
// @.str1 = private unnamed_addr constant [8 x i8] c"g_70[i]\00", align 1
`define TAG_g_str1 `MEMORY_CONTROLLER_TAG_SIZE'd5
`define TAG_g_str1_a {`TAG_g_str1, 23'd0}
// @.str3 = private unnamed_addr constant [5 x i8] c"g_74\00", align 1
`define TAG_g_str3 `MEMORY_CONTROLLER_TAG_SIZE'd7
`define TAG_g_str3_a {`TAG_g_str3, 23'd0}
`define TAG_g_str_a {`TAG_g_str, 23'd0}
//   %1 = alloca i32, align 4
`define TAG_legup_memcpy_2_0_1 `MEMORY_CONTROLLER_TAG_SIZE'd14
`define TAG_legup_memcpy_2_0_1_a {`TAG_legup_memcpy_2_0_1, 23'd0}
//   %dt = alloca i16*, align 4
`define TAG_legup_memcpy_2_0_dt `MEMORY_CONTROLLER_TAG_SIZE'd15
`define TAG_legup_memcpy_2_0_dt_a {`TAG_legup_memcpy_2_0_dt, 23'd0}
//   %st = alloca i16*, align 4
`define TAG_legup_memcpy_2_0_st `MEMORY_CONTROLLER_TAG_SIZE'd16
`define TAG_legup_memcpy_2_0_st_a {`TAG_legup_memcpy_2_0_st, 23'd0}
//   %1 = alloca i32, align 4
`define TAG_legup_memcpy_4_0_1 `MEMORY_CONTROLLER_TAG_SIZE'd17
`define TAG_legup_memcpy_4_0_1_a {`TAG_legup_memcpy_4_0_1, 23'd0}
//   %dt = alloca i32*, align 4
`define TAG_legup_memcpy_4_0_dt `MEMORY_CONTROLLER_TAG_SIZE'd18
`define TAG_legup_memcpy_4_0_dt_a {`TAG_legup_memcpy_4_0_dt, 23'd0}
//   %st = alloca i32*, align 4
`define TAG_legup_memcpy_4_0_st `MEMORY_CONTROLLER_TAG_SIZE'd19
`define TAG_legup_memcpy_4_0_st_a {`TAG_legup_memcpy_4_0_st, 23'd0}

// Turn off warning 'ignoring unsupported system task'
// altera message_off 10175

`timescale 1 ns / 1 ns
module top
	(
		clk,
		reset,
		start,
		finish,
		waitrequest,
		return_val
	);
input clk;
input reset;
input start;
output wire finish;
input waitrequest;
output wire [31:0] return_val;
wire memory_controller_waitrequest;
wire memory_controller_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
wire memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
wire [1:0] memory_controller_size_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;

wire memory_controller_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
wire memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
wire [1:0] memory_controller_size_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;

/* synthesis translate_off */
assign memory_controller_waitrequest = waitrequest;
/* synthesis translate_on */

memory_controller memory_controller_inst (
	.clk( clk ),
	.memory_controller_enable_a( memory_controller_enable_a ),
	.memory_controller_enable_b( memory_controller_enable_b ),
	.memory_controller_address_a( memory_controller_address_a ),
	.memory_controller_address_b( memory_controller_address_b ),
	.memory_controller_write_enable_a( memory_controller_write_enable_a ),
	.memory_controller_write_enable_b( memory_controller_write_enable_b ),
	.memory_controller_in_a( memory_controller_in_a ),
	.memory_controller_in_b( memory_controller_in_b ),
	.memory_controller_size_a( memory_controller_size_a ),
	.memory_controller_size_b( memory_controller_size_b ),
	.memory_controller_waitrequest( memory_controller_waitrequest ),
	.memory_controller_out_reg_a( memory_controller_out_a ),
	.memory_controller_out_reg_b( memory_controller_out_b )
);

main main_inst(
	.clk( clk ),
	.clk2x( clk2x ),
	.clk1x_follower( clk1x_follower ),
	.reset( reset ),
	.start( start ),
	.finish( finish ),
	.return_val( return_val ),
	.memory_controller_waitrequest(memory_controller_waitrequest),
	.memory_controller_enable_a(memory_controller_enable_a),
	.memory_controller_address_a(memory_controller_address_a),
	.memory_controller_write_enable_a(memory_controller_write_enable_a),
	.memory_controller_in_a(memory_controller_in_a),
	.memory_controller_size_a(memory_controller_size_a),
	.memory_controller_out_a(memory_controller_out_a),
	.memory_controller_enable_b(memory_controller_enable_b),
	.memory_controller_address_b(memory_controller_address_b),
	.memory_controller_write_enable_b(memory_controller_write_enable_b),
	.memory_controller_in_b(memory_controller_in_b),
	.memory_controller_size_b(memory_controller_size_b),
	.memory_controller_out_b(memory_controller_out_b)
);

endmodule

`timescale 1 ns / 1 ns
module memory_controller
(
	clk,
	memory_controller_address_a,
	memory_controller_address_b,
	memory_controller_enable_a,
	memory_controller_enable_b,
	memory_controller_write_enable_a,
	memory_controller_write_enable_b,
	memory_controller_in_a,
	memory_controller_in_b,
	memory_controller_size_a,
	memory_controller_size_b,
	memory_controller_waitrequest,
	memory_controller_out_reg_a,
	memory_controller_out_reg_b
);

parameter latency = 2;

parameter ram_latency = latency-1;

integer j;

input clk;
input memory_controller_waitrequest;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
input memory_controller_enable_a;
input memory_controller_write_enable_a;
input [64-1:0] memory_controller_in_a;
input [1:0] memory_controller_size_a;
output reg [64-1:0] memory_controller_out_reg_a;
reg [64-1:0] memory_controller_out_prev_a;
reg [64-1:0] memory_controller_out_a;

reg memory_controller_enable_reg_a;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
input memory_controller_enable_b;
input memory_controller_write_enable_b;
input [64-1:0] memory_controller_in_b;
input [1:0] memory_controller_size_b;
output reg [64-1:0] memory_controller_out_reg_b;
reg [64-1:0] memory_controller_out_prev_b;
reg [64-1:0] memory_controller_out_b;

reg memory_controller_enable_reg_b;

reg [0:0] g_2_address_a;
reg [0:0] g_2_address_b;
reg g_2_write_enable_a;
reg g_2_write_enable_b;
reg [7:0] g_2_in_a;
reg [7:0] g_2_in_b;
wire [7:0] g_2_out_a;
wire [7:0] g_2_out_b;

// @g_2 = internal global i8 0, align 1
ram_dual_port g_2 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( g_2_address_a ),
	.address_b( g_2_address_b ),
	.wren_a( g_2_write_enable_a ),
	.wren_b( g_2_write_enable_b ),
	.data_a( g_2_in_a ),
	.data_b( g_2_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( g_2_out_a ),
	.q_b( g_2_out_b)
);
defparam g_2.width_a = 8;
defparam g_2.width_b = 8;
defparam g_2.widthad_a = 1;
defparam g_2.widthad_b = 1;
defparam g_2.width_be_a = 1;
defparam g_2.width_be_b = 1;
defparam g_2.numwords_a = 1;
defparam g_2.numwords_b = 1;
defparam g_2.latency = ram_latency;
defparam g_2.init_file = "g_2.mif";

reg [1:0] str_address_a;
reg [1:0] str_address_b;
reg str_write_enable_a;
reg str_write_enable_b;
reg [7:0] str_in_a;
reg [7:0] str_in_b;
wire [7:0] str_out_a;
wire [7:0] str_out_b;

// @.str = private unnamed_addr constant [4 x i8] c"g_2\00", align 1
rom_dual_port str (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( str_address_a ),
	.address_b( str_address_b ),
	.q_a( str_out_a ),
	.q_b( str_out_b)
);
defparam str.width_a = 8;
defparam str.width_b = 8;
defparam str.widthad_a = 2;
defparam str.widthad_b = 2;
defparam str.numwords_a = 4;
defparam str.numwords_b = 4;
defparam str.latency = ram_latency;
defparam str.init_file = "str.mif";

reg [0:0] g_70_address_a;
reg [0:0] g_70_address_b;
reg g_70_write_enable_a;
reg g_70_write_enable_b;
reg [31:0] g_70_in_a;
reg [31:0] g_70_in_b;
wire [31:0] g_70_out_a;
wire [31:0] g_70_out_b;

// @g_70 = internal global [2 x i32] [i32 -1, i32 -1], align 4
ram_dual_port g_70 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( g_70_address_a ),
	.address_b( g_70_address_b ),
	.wren_a( g_70_write_enable_a ),
	.wren_b( g_70_write_enable_b ),
	.data_a( g_70_in_a ),
	.data_b( g_70_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( g_70_out_a ),
	.q_b( g_70_out_b)
);
defparam g_70.width_a = 32;
defparam g_70.width_b = 32;
defparam g_70.widthad_a = 1;
defparam g_70.widthad_b = 1;
defparam g_70.width_be_a = 1;
defparam g_70.width_be_b = 1;
defparam g_70.numwords_a = 2;
defparam g_70.numwords_b = 2;
defparam g_70.latency = ram_latency;
defparam g_70.init_file = "g_70.mif";

reg [2:0] str1_address_a;
reg [2:0] str1_address_b;
reg str1_write_enable_a;
reg str1_write_enable_b;
reg [7:0] str1_in_a;
reg [7:0] str1_in_b;
wire [7:0] str1_out_a;
wire [7:0] str1_out_b;

// @.str1 = private unnamed_addr constant [8 x i8] c"g_70[i]\00", align 1
rom_dual_port str1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( str1_address_a ),
	.address_b( str1_address_b ),
	.q_a( str1_out_a ),
	.q_b( str1_out_b)
);
defparam str1.width_a = 8;
defparam str1.width_b = 8;
defparam str1.widthad_a = 3;
defparam str1.widthad_b = 3;
defparam str1.numwords_a = 8;
defparam str1.numwords_b = 8;
defparam str1.latency = ram_latency;
defparam str1.init_file = "str1.mif";

reg [0:0] g_74_address_a;
reg [0:0] g_74_address_b;
reg g_74_write_enable_a;
reg g_74_write_enable_b;
reg [31:0] g_74_in_a;
reg [31:0] g_74_in_b;
wire [31:0] g_74_out_a;
wire [31:0] g_74_out_b;

// @g_74 = internal global i32 -1, align 4
ram_dual_port g_74 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( g_74_address_a ),
	.address_b( g_74_address_b ),
	.wren_a( g_74_write_enable_a ),
	.wren_b( g_74_write_enable_b ),
	.data_a( g_74_in_a ),
	.data_b( g_74_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( g_74_out_a ),
	.q_b( g_74_out_b)
);
defparam g_74.width_a = 32;
defparam g_74.width_b = 32;
defparam g_74.widthad_a = 1;
defparam g_74.widthad_b = 1;
defparam g_74.width_be_a = 1;
defparam g_74.width_be_b = 1;
defparam g_74.numwords_a = 1;
defparam g_74.numwords_b = 1;
defparam g_74.latency = ram_latency;
defparam g_74.init_file = "g_74.mif";

reg [2:0] str3_address_a;
reg [2:0] str3_address_b;
reg str3_write_enable_a;
reg str3_write_enable_b;
reg [7:0] str3_in_a;
reg [7:0] str3_in_b;
wire [7:0] str3_out_a;
wire [7:0] str3_out_b;

// @.str3 = private unnamed_addr constant [5 x i8] c"g_74\00", align 1
rom_dual_port str3 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( str3_address_a ),
	.address_b( str3_address_b ),
	.q_a( str3_out_a ),
	.q_b( str3_out_b)
);
defparam str3.width_a = 8;
defparam str3.width_b = 8;
defparam str3.widthad_a = 3;
defparam str3.widthad_b = 3;
defparam str3.numwords_a = 5;
defparam str3.numwords_b = 5;
defparam str3.latency = ram_latency;
defparam str3.init_file = "str3.mif";

reg [0:0] crc32_context_address_a;
reg [0:0] crc32_context_address_b;
reg crc32_context_write_enable_a;
reg crc32_context_write_enable_b;
reg [31:0] crc32_context_in_a;
reg [31:0] crc32_context_in_b;
wire [31:0] crc32_context_out_a;
wire [31:0] crc32_context_out_b;

// @crc32_context = internal global i32 -1, align 4
ram_dual_port crc32_context (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( crc32_context_address_a ),
	.address_b( crc32_context_address_b ),
	.wren_a( crc32_context_write_enable_a ),
	.wren_b( crc32_context_write_enable_b ),
	.data_a( crc32_context_in_a ),
	.data_b( crc32_context_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( crc32_context_out_a ),
	.q_b( crc32_context_out_b)
);
defparam crc32_context.width_a = 32;
defparam crc32_context.width_b = 32;
defparam crc32_context.widthad_a = 1;
defparam crc32_context.widthad_b = 1;
defparam crc32_context.width_be_a = 1;
defparam crc32_context.width_be_b = 1;
defparam crc32_context.numwords_a = 1;
defparam crc32_context.numwords_b = 1;
defparam crc32_context.latency = ram_latency;
defparam crc32_context.init_file = "crc32_context.mif";

reg [7:0] crc32_tab_address_a;
reg [7:0] crc32_tab_address_b;
reg crc32_tab_write_enable_a;
reg crc32_tab_write_enable_b;
reg [31:0] crc32_tab_in_a;
reg [31:0] crc32_tab_in_b;
wire [31:0] crc32_tab_out_a;
wire [31:0] crc32_tab_out_b;

// @crc32_tab = internal global [256 x i32] zeroinitializer, align 4
ram_dual_port crc32_tab (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( crc32_tab_address_a ),
	.address_b( crc32_tab_address_b ),
	.wren_a( crc32_tab_write_enable_a ),
	.wren_b( crc32_tab_write_enable_b ),
	.data_a( crc32_tab_in_a ),
	.data_b( crc32_tab_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( crc32_tab_out_a ),
	.q_b( crc32_tab_out_b)
);
defparam crc32_tab.width_a = 32;
defparam crc32_tab.width_b = 32;
defparam crc32_tab.widthad_a = 8;
defparam crc32_tab.widthad_b = 8;
defparam crc32_tab.width_be_a = 1;
defparam crc32_tab.width_be_b = 1;
defparam crc32_tab.numwords_a = 256;
defparam crc32_tab.numwords_b = 256;
defparam crc32_tab.latency = ram_latency;
defparam crc32_tab.init_file = "crc32_tab.mif";

reg [3:0] func_1l_9_address_a;
reg [3:0] func_1l_9_address_b;
reg func_1l_9_write_enable_a;
reg func_1l_9_write_enable_b;
reg [15:0] func_1l_9_in_a;
reg [15:0] func_1l_9_in_b;
wire [15:0] func_1l_9_out_a;
wire [15:0] func_1l_9_out_b;

// @func_1.l_9 = private unnamed_addr constant [9 x i16] [i16 7, i16 -16058, i16 -16058, i16 7, i16 -16058, i16 -16058, i16 7, i16 -16058, i16 -16058], align 2
rom_dual_port func_1l_9 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( func_1l_9_address_a ),
	.address_b( func_1l_9_address_b ),
	.q_a( func_1l_9_out_a ),
	.q_b( func_1l_9_out_b)
);
defparam func_1l_9.width_a = 16;
defparam func_1l_9.width_b = 16;
defparam func_1l_9.widthad_a = 4;
defparam func_1l_9.widthad_b = 4;
defparam func_1l_9.numwords_a = 9;
defparam func_1l_9.numwords_b = 9;
defparam func_1l_9.latency = ram_latency;
defparam func_1l_9.init_file = "func_1l_9.mif";

reg [3:0] func_16l_50_address_a;
reg [3:0] func_16l_50_address_b;
reg func_16l_50_write_enable_a;
reg func_16l_50_write_enable_b;
reg [31:0] func_16l_50_in_a;
reg [31:0] func_16l_50_in_b;
wire [31:0] func_16l_50_out_a;
wire [31:0] func_16l_50_out_b;

// @func_16.l_50 = private unnamed_addr constant [10 x i32] [i32 1, i32 -1977279810, i32 -9, i32 -1977279810, i32 1, i32 1, i32 -1977279810, i32 -9, i32 -1977279810, i32 1], align 4
rom_dual_port func_16l_50 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( func_16l_50_address_a ),
	.address_b( func_16l_50_address_b ),
	.q_a( func_16l_50_out_a ),
	.q_b( func_16l_50_out_b)
);
defparam func_16l_50.width_a = 32;
defparam func_16l_50.width_b = 32;
defparam func_16l_50.widthad_a = 4;
defparam func_16l_50.widthad_b = 4;
defparam func_16l_50.numwords_a = 10;
defparam func_16l_50.numwords_b = 10;
defparam func_16l_50.latency = ram_latency;
defparam func_16l_50.init_file = "func_16l_50.mif";

reg [3:0] func_1_0_l_9_address_a;
reg [3:0] func_1_0_l_9_address_b;
reg func_1_0_l_9_write_enable_a;
reg func_1_0_l_9_write_enable_b;
reg [15:0] func_1_0_l_9_in_a;
reg [15:0] func_1_0_l_9_in_b;
wire [15:0] func_1_0_l_9_out_a;
wire [15:0] func_1_0_l_9_out_b;

//   %l_9 = alloca [9 x i16], align 2
ram_dual_port func_1_0_l_9 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( func_1_0_l_9_address_a ),
	.address_b( func_1_0_l_9_address_b ),
	.wren_a( func_1_0_l_9_write_enable_a ),
	.wren_b( func_1_0_l_9_write_enable_b ),
	.data_a( func_1_0_l_9_in_a ),
	.data_b( func_1_0_l_9_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( func_1_0_l_9_out_a ),
	.q_b( func_1_0_l_9_out_b)
);
defparam func_1_0_l_9.width_a = 16;
defparam func_1_0_l_9.width_b = 16;
defparam func_1_0_l_9.widthad_a = 4;
defparam func_1_0_l_9.widthad_b = 4;
defparam func_1_0_l_9.width_be_a = 1;
defparam func_1_0_l_9.width_be_b = 1;
defparam func_1_0_l_9.numwords_a = 9;
defparam func_1_0_l_9.numwords_b = 9;
defparam func_1_0_l_9.latency = ram_latency;

reg [3:0] func_16_0_l_50_address_a;
reg [3:0] func_16_0_l_50_address_b;
reg func_16_0_l_50_write_enable_a;
reg func_16_0_l_50_write_enable_b;
reg [31:0] func_16_0_l_50_in_a;
reg [31:0] func_16_0_l_50_in_b;
wire [31:0] func_16_0_l_50_out_a;
wire [31:0] func_16_0_l_50_out_b;

//   %l_50 = alloca [10 x i32], align 4
ram_dual_port func_16_0_l_50 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( func_16_0_l_50_address_a ),
	.address_b( func_16_0_l_50_address_b ),
	.wren_a( func_16_0_l_50_write_enable_a ),
	.wren_b( func_16_0_l_50_write_enable_b ),
	.data_a( func_16_0_l_50_in_a ),
	.data_b( func_16_0_l_50_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( func_16_0_l_50_out_a ),
	.q_b( func_16_0_l_50_out_b)
);
defparam func_16_0_l_50.width_a = 32;
defparam func_16_0_l_50.width_b = 32;
defparam func_16_0_l_50.widthad_a = 4;
defparam func_16_0_l_50.widthad_b = 4;
defparam func_16_0_l_50.width_be_a = 1;
defparam func_16_0_l_50.width_be_b = 1;
defparam func_16_0_l_50.numwords_a = 10;
defparam func_16_0_l_50.numwords_b = 10;
defparam func_16_0_l_50.latency = ram_latency;

reg [0:0] legup_memcpy_2_0_1_address_a;
reg [0:0] legup_memcpy_2_0_1_address_b;
reg legup_memcpy_2_0_1_write_enable_a;
reg legup_memcpy_2_0_1_write_enable_b;
reg [31:0] legup_memcpy_2_0_1_in_a;
reg [31:0] legup_memcpy_2_0_1_in_b;
wire [31:0] legup_memcpy_2_0_1_out_a;
wire [31:0] legup_memcpy_2_0_1_out_b;

//   %1 = alloca i32, align 4
ram_dual_port legup_memcpy_2_0_1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_2_0_1_address_a ),
	.address_b( legup_memcpy_2_0_1_address_b ),
	.wren_a( legup_memcpy_2_0_1_write_enable_a ),
	.wren_b( legup_memcpy_2_0_1_write_enable_b ),
	.data_a( legup_memcpy_2_0_1_in_a ),
	.data_b( legup_memcpy_2_0_1_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_2_0_1_out_a ),
	.q_b( legup_memcpy_2_0_1_out_b)
);
defparam legup_memcpy_2_0_1.width_a = 32;
defparam legup_memcpy_2_0_1.width_b = 32;
defparam legup_memcpy_2_0_1.widthad_a = 1;
defparam legup_memcpy_2_0_1.widthad_b = 1;
defparam legup_memcpy_2_0_1.width_be_a = 1;
defparam legup_memcpy_2_0_1.width_be_b = 1;
defparam legup_memcpy_2_0_1.numwords_a = 1;
defparam legup_memcpy_2_0_1.numwords_b = 1;
defparam legup_memcpy_2_0_1.latency = ram_latency;

reg [0:0] legup_memcpy_2_0_dt_address_a;
reg [0:0] legup_memcpy_2_0_dt_address_b;
reg legup_memcpy_2_0_dt_write_enable_a;
reg legup_memcpy_2_0_dt_write_enable_b;
reg [31:0] legup_memcpy_2_0_dt_in_a;
reg [31:0] legup_memcpy_2_0_dt_in_b;
wire [31:0] legup_memcpy_2_0_dt_out_a;
wire [31:0] legup_memcpy_2_0_dt_out_b;

//   %dt = alloca i16*, align 4
ram_dual_port legup_memcpy_2_0_dt (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_2_0_dt_address_a ),
	.address_b( legup_memcpy_2_0_dt_address_b ),
	.wren_a( legup_memcpy_2_0_dt_write_enable_a ),
	.wren_b( legup_memcpy_2_0_dt_write_enable_b ),
	.data_a( legup_memcpy_2_0_dt_in_a ),
	.data_b( legup_memcpy_2_0_dt_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_2_0_dt_out_a ),
	.q_b( legup_memcpy_2_0_dt_out_b)
);
defparam legup_memcpy_2_0_dt.width_a = 32;
defparam legup_memcpy_2_0_dt.width_b = 32;
defparam legup_memcpy_2_0_dt.widthad_a = 1;
defparam legup_memcpy_2_0_dt.widthad_b = 1;
defparam legup_memcpy_2_0_dt.width_be_a = 1;
defparam legup_memcpy_2_0_dt.width_be_b = 1;
defparam legup_memcpy_2_0_dt.numwords_a = 1;
defparam legup_memcpy_2_0_dt.numwords_b = 1;
defparam legup_memcpy_2_0_dt.latency = ram_latency;

reg [0:0] legup_memcpy_2_0_st_address_a;
reg [0:0] legup_memcpy_2_0_st_address_b;
reg legup_memcpy_2_0_st_write_enable_a;
reg legup_memcpy_2_0_st_write_enable_b;
reg [31:0] legup_memcpy_2_0_st_in_a;
reg [31:0] legup_memcpy_2_0_st_in_b;
wire [31:0] legup_memcpy_2_0_st_out_a;
wire [31:0] legup_memcpy_2_0_st_out_b;

//   %st = alloca i16*, align 4
ram_dual_port legup_memcpy_2_0_st (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_2_0_st_address_a ),
	.address_b( legup_memcpy_2_0_st_address_b ),
	.wren_a( legup_memcpy_2_0_st_write_enable_a ),
	.wren_b( legup_memcpy_2_0_st_write_enable_b ),
	.data_a( legup_memcpy_2_0_st_in_a ),
	.data_b( legup_memcpy_2_0_st_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_2_0_st_out_a ),
	.q_b( legup_memcpy_2_0_st_out_b)
);
defparam legup_memcpy_2_0_st.width_a = 32;
defparam legup_memcpy_2_0_st.width_b = 32;
defparam legup_memcpy_2_0_st.widthad_a = 1;
defparam legup_memcpy_2_0_st.widthad_b = 1;
defparam legup_memcpy_2_0_st.width_be_a = 1;
defparam legup_memcpy_2_0_st.width_be_b = 1;
defparam legup_memcpy_2_0_st.numwords_a = 1;
defparam legup_memcpy_2_0_st.numwords_b = 1;
defparam legup_memcpy_2_0_st.latency = ram_latency;

reg [0:0] legup_memcpy_4_0_1_address_a;
reg [0:0] legup_memcpy_4_0_1_address_b;
reg legup_memcpy_4_0_1_write_enable_a;
reg legup_memcpy_4_0_1_write_enable_b;
reg [31:0] legup_memcpy_4_0_1_in_a;
reg [31:0] legup_memcpy_4_0_1_in_b;
wire [31:0] legup_memcpy_4_0_1_out_a;
wire [31:0] legup_memcpy_4_0_1_out_b;

//   %1 = alloca i32, align 4
ram_dual_port legup_memcpy_4_0_1 (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_4_0_1_address_a ),
	.address_b( legup_memcpy_4_0_1_address_b ),
	.wren_a( legup_memcpy_4_0_1_write_enable_a ),
	.wren_b( legup_memcpy_4_0_1_write_enable_b ),
	.data_a( legup_memcpy_4_0_1_in_a ),
	.data_b( legup_memcpy_4_0_1_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_4_0_1_out_a ),
	.q_b( legup_memcpy_4_0_1_out_b)
);
defparam legup_memcpy_4_0_1.width_a = 32;
defparam legup_memcpy_4_0_1.width_b = 32;
defparam legup_memcpy_4_0_1.widthad_a = 1;
defparam legup_memcpy_4_0_1.widthad_b = 1;
defparam legup_memcpy_4_0_1.width_be_a = 1;
defparam legup_memcpy_4_0_1.width_be_b = 1;
defparam legup_memcpy_4_0_1.numwords_a = 1;
defparam legup_memcpy_4_0_1.numwords_b = 1;
defparam legup_memcpy_4_0_1.latency = ram_latency;

reg [0:0] legup_memcpy_4_0_dt_address_a;
reg [0:0] legup_memcpy_4_0_dt_address_b;
reg legup_memcpy_4_0_dt_write_enable_a;
reg legup_memcpy_4_0_dt_write_enable_b;
reg [31:0] legup_memcpy_4_0_dt_in_a;
reg [31:0] legup_memcpy_4_0_dt_in_b;
wire [31:0] legup_memcpy_4_0_dt_out_a;
wire [31:0] legup_memcpy_4_0_dt_out_b;

//   %dt = alloca i32*, align 4
ram_dual_port legup_memcpy_4_0_dt (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_4_0_dt_address_a ),
	.address_b( legup_memcpy_4_0_dt_address_b ),
	.wren_a( legup_memcpy_4_0_dt_write_enable_a ),
	.wren_b( legup_memcpy_4_0_dt_write_enable_b ),
	.data_a( legup_memcpy_4_0_dt_in_a ),
	.data_b( legup_memcpy_4_0_dt_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_4_0_dt_out_a ),
	.q_b( legup_memcpy_4_0_dt_out_b)
);
defparam legup_memcpy_4_0_dt.width_a = 32;
defparam legup_memcpy_4_0_dt.width_b = 32;
defparam legup_memcpy_4_0_dt.widthad_a = 1;
defparam legup_memcpy_4_0_dt.widthad_b = 1;
defparam legup_memcpy_4_0_dt.width_be_a = 1;
defparam legup_memcpy_4_0_dt.width_be_b = 1;
defparam legup_memcpy_4_0_dt.numwords_a = 1;
defparam legup_memcpy_4_0_dt.numwords_b = 1;
defparam legup_memcpy_4_0_dt.latency = ram_latency;

reg [0:0] legup_memcpy_4_0_st_address_a;
reg [0:0] legup_memcpy_4_0_st_address_b;
reg legup_memcpy_4_0_st_write_enable_a;
reg legup_memcpy_4_0_st_write_enable_b;
reg [31:0] legup_memcpy_4_0_st_in_a;
reg [31:0] legup_memcpy_4_0_st_in_b;
wire [31:0] legup_memcpy_4_0_st_out_a;
wire [31:0] legup_memcpy_4_0_st_out_b;

//   %st = alloca i32*, align 4
ram_dual_port legup_memcpy_4_0_st (
	.clk( clk ),
	.clken( !memory_controller_waitrequest ),
	.address_a( legup_memcpy_4_0_st_address_a ),
	.address_b( legup_memcpy_4_0_st_address_b ),
	.wren_a( legup_memcpy_4_0_st_write_enable_a ),
	.wren_b( legup_memcpy_4_0_st_write_enable_b ),
	.data_a( legup_memcpy_4_0_st_in_a ),
	.data_b( legup_memcpy_4_0_st_in_b ),
	.byteena_a( 1'b1 ),
	.byteena_b( 1'b1 ),
	.q_a( legup_memcpy_4_0_st_out_a ),
	.q_b( legup_memcpy_4_0_st_out_b)
);
defparam legup_memcpy_4_0_st.width_a = 32;
defparam legup_memcpy_4_0_st.width_b = 32;
defparam legup_memcpy_4_0_st.widthad_a = 1;
defparam legup_memcpy_4_0_st.widthad_b = 1;
defparam legup_memcpy_4_0_st.width_be_a = 1;
defparam legup_memcpy_4_0_st.width_be_b = 1;
defparam legup_memcpy_4_0_st.numwords_a = 1;
defparam legup_memcpy_4_0_st.numwords_b = 1;
defparam legup_memcpy_4_0_st.latency = ram_latency;
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_a;
assign tag_a = memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_a;
reg [1:0] prevSize_a;
reg [2:0] prevSize_a_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_a <= memory_controller_address_a[2:0];
	prevSize_a <= memory_controller_size_a;
end
wire [`MEMORY_CONTROLLER_TAG_SIZE-1:0] tag_b;
assign tag_b = memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:`MEMORY_CONTROLLER_ADDR_SIZE-`MEMORY_CONTROLLER_TAG_SIZE];
reg [2:0] prevAddr_b;
reg [1:0] prevSize_b;
reg [2:0] prevSize_b_and;

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
	prevAddr_b <= memory_controller_address_b[2:0];
	prevSize_b <= memory_controller_size_b;
end

reg [2:0] select_not_struct_a;

wire select_g_2_a;
assign select_g_2_a = (tag_a == `TAG_g_g_2);
reg [ram_latency:0] select_g_2_reg_a;
wire [7:0] memory_controller_g_2_out_a;
assign memory_controller_g_2_out_a = {8{ select_g_2_reg_a[ram_latency]}} & g_2_out_a;

wire select_str_a;
assign select_str_a = (tag_a == `TAG_g_str);
reg [ram_latency:0] select_str_reg_a;
wire [7:0] memory_controller_str_out_a;
assign memory_controller_str_out_a = {8{ select_str_reg_a[ram_latency]}} & str_out_a;

wire select_g_70_a;
assign select_g_70_a = (tag_a == `TAG_g_g_70);
reg [ram_latency:0] select_g_70_reg_a;
wire [31:0] memory_controller_g_70_out_a;
assign memory_controller_g_70_out_a = {32{ select_g_70_reg_a[ram_latency]}} & g_70_out_a;

wire select_str1_a;
assign select_str1_a = (tag_a == `TAG_g_str1);
reg [ram_latency:0] select_str1_reg_a;
wire [7:0] memory_controller_str1_out_a;
assign memory_controller_str1_out_a = {8{ select_str1_reg_a[ram_latency]}} & str1_out_a;

wire select_g_74_a;
assign select_g_74_a = (tag_a == `TAG_g_g_74);
reg [ram_latency:0] select_g_74_reg_a;
wire [31:0] memory_controller_g_74_out_a;
assign memory_controller_g_74_out_a = {32{ select_g_74_reg_a[ram_latency]}} & g_74_out_a;

wire select_str3_a;
assign select_str3_a = (tag_a == `TAG_g_str3);
reg [ram_latency:0] select_str3_reg_a;
wire [7:0] memory_controller_str3_out_a;
assign memory_controller_str3_out_a = {8{ select_str3_reg_a[ram_latency]}} & str3_out_a;

wire select_crc32_context_a;
assign select_crc32_context_a = (tag_a == `TAG_g_crc32_context);
reg [ram_latency:0] select_crc32_context_reg_a;
wire [31:0] memory_controller_crc32_context_out_a;
assign memory_controller_crc32_context_out_a = {32{ select_crc32_context_reg_a[ram_latency]}} & crc32_context_out_a;

wire select_crc32_tab_a;
assign select_crc32_tab_a = (tag_a == `TAG_g_crc32_tab);
reg [ram_latency:0] select_crc32_tab_reg_a;
wire [31:0] memory_controller_crc32_tab_out_a;
assign memory_controller_crc32_tab_out_a = {32{ select_crc32_tab_reg_a[ram_latency]}} & crc32_tab_out_a;

wire select_func_1l_9_a;
assign select_func_1l_9_a = (tag_a == `TAG_g_func_1l_9);
reg [ram_latency:0] select_func_1l_9_reg_a;
wire [15:0] memory_controller_func_1l_9_out_a;
assign memory_controller_func_1l_9_out_a = {16{ select_func_1l_9_reg_a[ram_latency]}} & func_1l_9_out_a;

wire select_func_16l_50_a;
assign select_func_16l_50_a = (tag_a == `TAG_g_func_16l_50);
reg [ram_latency:0] select_func_16l_50_reg_a;
wire [31:0] memory_controller_func_16l_50_out_a;
assign memory_controller_func_16l_50_out_a = {32{ select_func_16l_50_reg_a[ram_latency]}} & func_16l_50_out_a;

wire select_func_1_0_l_9_a;
assign select_func_1_0_l_9_a = (tag_a == `TAG_func_1_0_l_9);
reg [ram_latency:0] select_func_1_0_l_9_reg_a;
wire [15:0] memory_controller_func_1_0_l_9_out_a;
assign memory_controller_func_1_0_l_9_out_a = {16{ select_func_1_0_l_9_reg_a[ram_latency]}} & func_1_0_l_9_out_a;

wire select_func_16_0_l_50_a;
assign select_func_16_0_l_50_a = (tag_a == `TAG_func_16_0_l_50);
reg [ram_latency:0] select_func_16_0_l_50_reg_a;
wire [31:0] memory_controller_func_16_0_l_50_out_a;
assign memory_controller_func_16_0_l_50_out_a = {32{ select_func_16_0_l_50_reg_a[ram_latency]}} & func_16_0_l_50_out_a;

wire select_legup_memcpy_2_0_1_a;
assign select_legup_memcpy_2_0_1_a = (tag_a == `TAG_legup_memcpy_2_0_1);
reg [ram_latency:0] select_legup_memcpy_2_0_1_reg_a;
wire [31:0] memory_controller_legup_memcpy_2_0_1_out_a;
assign memory_controller_legup_memcpy_2_0_1_out_a = {32{ select_legup_memcpy_2_0_1_reg_a[ram_latency]}} & legup_memcpy_2_0_1_out_a;

wire select_legup_memcpy_2_0_dt_a;
assign select_legup_memcpy_2_0_dt_a = (tag_a == `TAG_legup_memcpy_2_0_dt);
reg [ram_latency:0] select_legup_memcpy_2_0_dt_reg_a;
wire [31:0] memory_controller_legup_memcpy_2_0_dt_out_a;
assign memory_controller_legup_memcpy_2_0_dt_out_a = {32{ select_legup_memcpy_2_0_dt_reg_a[ram_latency]}} & legup_memcpy_2_0_dt_out_a;

wire select_legup_memcpy_2_0_st_a;
assign select_legup_memcpy_2_0_st_a = (tag_a == `TAG_legup_memcpy_2_0_st);
reg [ram_latency:0] select_legup_memcpy_2_0_st_reg_a;
wire [31:0] memory_controller_legup_memcpy_2_0_st_out_a;
assign memory_controller_legup_memcpy_2_0_st_out_a = {32{ select_legup_memcpy_2_0_st_reg_a[ram_latency]}} & legup_memcpy_2_0_st_out_a;

wire select_legup_memcpy_4_0_1_a;
assign select_legup_memcpy_4_0_1_a = (tag_a == `TAG_legup_memcpy_4_0_1);
reg [ram_latency:0] select_legup_memcpy_4_0_1_reg_a;
wire [31:0] memory_controller_legup_memcpy_4_0_1_out_a;
assign memory_controller_legup_memcpy_4_0_1_out_a = {32{ select_legup_memcpy_4_0_1_reg_a[ram_latency]}} & legup_memcpy_4_0_1_out_a;

wire select_legup_memcpy_4_0_dt_a;
assign select_legup_memcpy_4_0_dt_a = (tag_a == `TAG_legup_memcpy_4_0_dt);
reg [ram_latency:0] select_legup_memcpy_4_0_dt_reg_a;
wire [31:0] memory_controller_legup_memcpy_4_0_dt_out_a;
assign memory_controller_legup_memcpy_4_0_dt_out_a = {32{ select_legup_memcpy_4_0_dt_reg_a[ram_latency]}} & legup_memcpy_4_0_dt_out_a;

wire select_legup_memcpy_4_0_st_a;
assign select_legup_memcpy_4_0_st_a = (tag_a == `TAG_legup_memcpy_4_0_st);
reg [ram_latency:0] select_legup_memcpy_4_0_st_reg_a;
wire [31:0] memory_controller_legup_memcpy_4_0_st_out_a;
assign memory_controller_legup_memcpy_4_0_st_out_a = {32{ select_legup_memcpy_4_0_st_reg_a[ram_latency]}} & legup_memcpy_4_0_st_out_a;

always @(*)
begin
	g_2_address_a = memory_controller_address_a [1-1+0:0] & {1{select_g_2_a}};
	g_2_write_enable_a = memory_controller_write_enable_a & select_g_2_a;
	g_2_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	str_address_a = memory_controller_address_a [2-1+0:0] & {2{select_str_a}};
	str_write_enable_a = memory_controller_write_enable_a & select_str_a;
	str_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	g_70_address_a = memory_controller_address_a [1-1+2:2] & {1{select_g_70_a}};
	g_70_write_enable_a = memory_controller_write_enable_a & select_g_70_a;
	g_70_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	str1_address_a = memory_controller_address_a [3-1+0:0] & {3{select_str1_a}};
	str1_write_enable_a = memory_controller_write_enable_a & select_str1_a;
	str1_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	g_74_address_a = memory_controller_address_a [1-1+2:2] & {1{select_g_74_a}};
	g_74_write_enable_a = memory_controller_write_enable_a & select_g_74_a;
	g_74_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	str3_address_a = memory_controller_address_a [3-1+0:0] & {3{select_str3_a}};
	str3_write_enable_a = memory_controller_write_enable_a & select_str3_a;
	str3_in_a [8-1:0] = memory_controller_in_a[8-1:0];

	crc32_context_address_a = memory_controller_address_a [1-1+2:2] & {1{select_crc32_context_a}};
	crc32_context_write_enable_a = memory_controller_write_enable_a & select_crc32_context_a;
	crc32_context_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	crc32_tab_address_a = memory_controller_address_a [8-1+2:2] & {8{select_crc32_tab_a}};
	crc32_tab_write_enable_a = memory_controller_write_enable_a & select_crc32_tab_a;
	crc32_tab_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	func_1l_9_address_a = memory_controller_address_a [4-1+1:1] & {4{select_func_1l_9_a}};
	func_1l_9_write_enable_a = memory_controller_write_enable_a & select_func_1l_9_a;
	func_1l_9_in_a [16-1:0] = memory_controller_in_a[16-1:0];

	func_16l_50_address_a = memory_controller_address_a [4-1+2:2] & {4{select_func_16l_50_a}};
	func_16l_50_write_enable_a = memory_controller_write_enable_a & select_func_16l_50_a;
	func_16l_50_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	func_1_0_l_9_address_a = memory_controller_address_a [4-1+1:1] & {4{select_func_1_0_l_9_a}};
	func_1_0_l_9_write_enable_a = memory_controller_write_enable_a & select_func_1_0_l_9_a;
	func_1_0_l_9_in_a [16-1:0] = memory_controller_in_a[16-1:0];

	func_16_0_l_50_address_a = memory_controller_address_a [4-1+2:2] & {4{select_func_16_0_l_50_a}};
	func_16_0_l_50_write_enable_a = memory_controller_write_enable_a & select_func_16_0_l_50_a;
	func_16_0_l_50_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_2_0_1_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_2_0_1_a}};
	legup_memcpy_2_0_1_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_2_0_1_a;
	legup_memcpy_2_0_1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_2_0_dt_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_2_0_dt_a}};
	legup_memcpy_2_0_dt_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_2_0_dt_a;
	legup_memcpy_2_0_dt_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_2_0_st_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_2_0_st_a}};
	legup_memcpy_2_0_st_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_2_0_st_a;
	legup_memcpy_2_0_st_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_4_0_1_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_4_0_1_a}};
	legup_memcpy_4_0_1_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_4_0_1_a;
	legup_memcpy_4_0_1_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_4_0_dt_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_4_0_dt_a}};
	legup_memcpy_4_0_dt_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_4_0_dt_a;
	legup_memcpy_4_0_dt_in_a [32-1:0] = memory_controller_in_a[32-1:0];

	legup_memcpy_4_0_st_address_a = memory_controller_address_a [1-1+2:2] & {1{select_legup_memcpy_4_0_st_a}};
	legup_memcpy_4_0_st_write_enable_a = memory_controller_write_enable_a & select_legup_memcpy_4_0_st_a;
	legup_memcpy_4_0_st_in_a [32-1:0] = memory_controller_in_a[32-1:0];

end
always @(*)
begin
	select_not_struct_a [2:0] = 3'b0 | {2{select_g_70_reg_a[ram_latency]}} | {2{select_g_74_reg_a[ram_latency]}} | {2{select_crc32_context_reg_a[ram_latency]}} | {2{select_crc32_tab_reg_a[ram_latency]}} | {1{select_func_1l_9_reg_a[ram_latency]}} | {2{select_func_16l_50_reg_a[ram_latency]}} | {1{select_func_1_0_l_9_reg_a[ram_latency]}} | {2{select_func_16_0_l_50_reg_a[ram_latency]}} | {2{select_legup_memcpy_2_0_1_reg_a[ram_latency]}} | {2{select_legup_memcpy_2_0_dt_reg_a[ram_latency]}} | {2{select_legup_memcpy_2_0_st_reg_a[ram_latency]}} | {2{select_legup_memcpy_4_0_1_reg_a[ram_latency]}} | {2{select_legup_memcpy_4_0_dt_reg_a[ram_latency]}} | {2{select_legup_memcpy_4_0_st_reg_a[ram_latency]}};
	if (prevAddr_a[2:0] & select_not_struct_a[2:0] != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_a_and[0] = prevSize_a[1] | prevSize_a[0];
	prevSize_a_and[1] = prevSize_a[1];
	prevSize_a_and[2] = prevSize_a[1] & prevSize_a[0];
	if ((prevAddr_a & prevSize_a_and) != 0 && memory_controller_enable_a)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_a = memory_controller_out_reg_a & { 64{!memory_controller_enable_reg_a}};
	memory_controller_out_a = 1'b0 | memory_controller_out_prev_a | memory_controller_g_2_out_a | memory_controller_str_out_a | memory_controller_g_70_out_a | memory_controller_str1_out_a | memory_controller_g_74_out_a | memory_controller_str3_out_a | memory_controller_crc32_context_out_a | memory_controller_crc32_tab_out_a | memory_controller_func_1l_9_out_a | memory_controller_func_16l_50_out_a | memory_controller_func_1_0_l_9_out_a | memory_controller_func_16_0_l_50_out_a | memory_controller_legup_memcpy_2_0_1_out_a | memory_controller_legup_memcpy_2_0_dt_out_a | memory_controller_legup_memcpy_2_0_st_out_a | memory_controller_legup_memcpy_4_0_1_out_a | memory_controller_legup_memcpy_4_0_dt_out_a | memory_controller_legup_memcpy_4_0_st_out_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_a <= memory_controller_out_a;
memory_controller_enable_reg_a <= memory_controller_enable_a;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_g_2_reg_a[j+1] <= select_g_2_reg_a[j];
select_str_reg_a[j+1] <= select_str_reg_a[j];
select_g_70_reg_a[j+1] <= select_g_70_reg_a[j];
select_str1_reg_a[j+1] <= select_str1_reg_a[j];
select_g_74_reg_a[j+1] <= select_g_74_reg_a[j];
select_str3_reg_a[j+1] <= select_str3_reg_a[j];
select_crc32_context_reg_a[j+1] <= select_crc32_context_reg_a[j];
select_crc32_tab_reg_a[j+1] <= select_crc32_tab_reg_a[j];
select_func_1l_9_reg_a[j+1] <= select_func_1l_9_reg_a[j];
select_func_16l_50_reg_a[j+1] <= select_func_16l_50_reg_a[j];
select_func_1_0_l_9_reg_a[j+1] <= select_func_1_0_l_9_reg_a[j];
select_func_16_0_l_50_reg_a[j+1] <= select_func_16_0_l_50_reg_a[j];
select_legup_memcpy_2_0_1_reg_a[j+1] <= select_legup_memcpy_2_0_1_reg_a[j];
select_legup_memcpy_2_0_dt_reg_a[j+1] <= select_legup_memcpy_2_0_dt_reg_a[j];
select_legup_memcpy_2_0_st_reg_a[j+1] <= select_legup_memcpy_2_0_st_reg_a[j];
select_legup_memcpy_4_0_1_reg_a[j+1] <= select_legup_memcpy_4_0_1_reg_a[j];
select_legup_memcpy_4_0_dt_reg_a[j+1] <= select_legup_memcpy_4_0_dt_reg_a[j];
select_legup_memcpy_4_0_st_reg_a[j+1] <= select_legup_memcpy_4_0_st_reg_a[j];
end
always @(*)
begin
select_g_2_reg_a[0] <= select_g_2_a;
select_str_reg_a[0] <= select_str_a;
select_g_70_reg_a[0] <= select_g_70_a;
select_str1_reg_a[0] <= select_str1_a;
select_g_74_reg_a[0] <= select_g_74_a;
select_str3_reg_a[0] <= select_str3_a;
select_crc32_context_reg_a[0] <= select_crc32_context_a;
select_crc32_tab_reg_a[0] <= select_crc32_tab_a;
select_func_1l_9_reg_a[0] <= select_func_1l_9_a;
select_func_16l_50_reg_a[0] <= select_func_16l_50_a;
select_func_1_0_l_9_reg_a[0] <= select_func_1_0_l_9_a;
select_func_16_0_l_50_reg_a[0] <= select_func_16_0_l_50_a;
select_legup_memcpy_2_0_1_reg_a[0] <= select_legup_memcpy_2_0_1_a;
select_legup_memcpy_2_0_dt_reg_a[0] <= select_legup_memcpy_2_0_dt_a;
select_legup_memcpy_2_0_st_reg_a[0] <= select_legup_memcpy_2_0_st_a;
select_legup_memcpy_4_0_1_reg_a[0] <= select_legup_memcpy_4_0_1_a;
select_legup_memcpy_4_0_dt_reg_a[0] <= select_legup_memcpy_4_0_dt_a;
select_legup_memcpy_4_0_st_reg_a[0] <= select_legup_memcpy_4_0_st_a;
end

reg [2:0] select_not_struct_b;

wire select_g_2_b;
assign select_g_2_b = (tag_b == `TAG_g_g_2);
reg [ram_latency:0] select_g_2_reg_b;
wire [7:0] memory_controller_g_2_out_b;
assign memory_controller_g_2_out_b = {8{ select_g_2_reg_b[ram_latency]}} & g_2_out_b;

wire select_str_b;
assign select_str_b = (tag_b == `TAG_g_str);
reg [ram_latency:0] select_str_reg_b;
wire [7:0] memory_controller_str_out_b;
assign memory_controller_str_out_b = {8{ select_str_reg_b[ram_latency]}} & str_out_b;

wire select_g_70_b;
assign select_g_70_b = (tag_b == `TAG_g_g_70);
reg [ram_latency:0] select_g_70_reg_b;
wire [31:0] memory_controller_g_70_out_b;
assign memory_controller_g_70_out_b = {32{ select_g_70_reg_b[ram_latency]}} & g_70_out_b;

wire select_str1_b;
assign select_str1_b = (tag_b == `TAG_g_str1);
reg [ram_latency:0] select_str1_reg_b;
wire [7:0] memory_controller_str1_out_b;
assign memory_controller_str1_out_b = {8{ select_str1_reg_b[ram_latency]}} & str1_out_b;

wire select_g_74_b;
assign select_g_74_b = (tag_b == `TAG_g_g_74);
reg [ram_latency:0] select_g_74_reg_b;
wire [31:0] memory_controller_g_74_out_b;
assign memory_controller_g_74_out_b = {32{ select_g_74_reg_b[ram_latency]}} & g_74_out_b;

wire select_str3_b;
assign select_str3_b = (tag_b == `TAG_g_str3);
reg [ram_latency:0] select_str3_reg_b;
wire [7:0] memory_controller_str3_out_b;
assign memory_controller_str3_out_b = {8{ select_str3_reg_b[ram_latency]}} & str3_out_b;

wire select_crc32_context_b;
assign select_crc32_context_b = (tag_b == `TAG_g_crc32_context);
reg [ram_latency:0] select_crc32_context_reg_b;
wire [31:0] memory_controller_crc32_context_out_b;
assign memory_controller_crc32_context_out_b = {32{ select_crc32_context_reg_b[ram_latency]}} & crc32_context_out_b;

wire select_crc32_tab_b;
assign select_crc32_tab_b = (tag_b == `TAG_g_crc32_tab);
reg [ram_latency:0] select_crc32_tab_reg_b;
wire [31:0] memory_controller_crc32_tab_out_b;
assign memory_controller_crc32_tab_out_b = {32{ select_crc32_tab_reg_b[ram_latency]}} & crc32_tab_out_b;

wire select_func_1l_9_b;
assign select_func_1l_9_b = (tag_b == `TAG_g_func_1l_9);
reg [ram_latency:0] select_func_1l_9_reg_b;
wire [15:0] memory_controller_func_1l_9_out_b;
assign memory_controller_func_1l_9_out_b = {16{ select_func_1l_9_reg_b[ram_latency]}} & func_1l_9_out_b;

wire select_func_16l_50_b;
assign select_func_16l_50_b = (tag_b == `TAG_g_func_16l_50);
reg [ram_latency:0] select_func_16l_50_reg_b;
wire [31:0] memory_controller_func_16l_50_out_b;
assign memory_controller_func_16l_50_out_b = {32{ select_func_16l_50_reg_b[ram_latency]}} & func_16l_50_out_b;

wire select_func_1_0_l_9_b;
assign select_func_1_0_l_9_b = (tag_b == `TAG_func_1_0_l_9);
reg [ram_latency:0] select_func_1_0_l_9_reg_b;
wire [15:0] memory_controller_func_1_0_l_9_out_b;
assign memory_controller_func_1_0_l_9_out_b = {16{ select_func_1_0_l_9_reg_b[ram_latency]}} & func_1_0_l_9_out_b;

wire select_func_16_0_l_50_b;
assign select_func_16_0_l_50_b = (tag_b == `TAG_func_16_0_l_50);
reg [ram_latency:0] select_func_16_0_l_50_reg_b;
wire [31:0] memory_controller_func_16_0_l_50_out_b;
assign memory_controller_func_16_0_l_50_out_b = {32{ select_func_16_0_l_50_reg_b[ram_latency]}} & func_16_0_l_50_out_b;

wire select_legup_memcpy_2_0_1_b;
assign select_legup_memcpy_2_0_1_b = (tag_b == `TAG_legup_memcpy_2_0_1);
reg [ram_latency:0] select_legup_memcpy_2_0_1_reg_b;
wire [31:0] memory_controller_legup_memcpy_2_0_1_out_b;
assign memory_controller_legup_memcpy_2_0_1_out_b = {32{ select_legup_memcpy_2_0_1_reg_b[ram_latency]}} & legup_memcpy_2_0_1_out_b;

wire select_legup_memcpy_2_0_dt_b;
assign select_legup_memcpy_2_0_dt_b = (tag_b == `TAG_legup_memcpy_2_0_dt);
reg [ram_latency:0] select_legup_memcpy_2_0_dt_reg_b;
wire [31:0] memory_controller_legup_memcpy_2_0_dt_out_b;
assign memory_controller_legup_memcpy_2_0_dt_out_b = {32{ select_legup_memcpy_2_0_dt_reg_b[ram_latency]}} & legup_memcpy_2_0_dt_out_b;

wire select_legup_memcpy_2_0_st_b;
assign select_legup_memcpy_2_0_st_b = (tag_b == `TAG_legup_memcpy_2_0_st);
reg [ram_latency:0] select_legup_memcpy_2_0_st_reg_b;
wire [31:0] memory_controller_legup_memcpy_2_0_st_out_b;
assign memory_controller_legup_memcpy_2_0_st_out_b = {32{ select_legup_memcpy_2_0_st_reg_b[ram_latency]}} & legup_memcpy_2_0_st_out_b;

wire select_legup_memcpy_4_0_1_b;
assign select_legup_memcpy_4_0_1_b = (tag_b == `TAG_legup_memcpy_4_0_1);
reg [ram_latency:0] select_legup_memcpy_4_0_1_reg_b;
wire [31:0] memory_controller_legup_memcpy_4_0_1_out_b;
assign memory_controller_legup_memcpy_4_0_1_out_b = {32{ select_legup_memcpy_4_0_1_reg_b[ram_latency]}} & legup_memcpy_4_0_1_out_b;

wire select_legup_memcpy_4_0_dt_b;
assign select_legup_memcpy_4_0_dt_b = (tag_b == `TAG_legup_memcpy_4_0_dt);
reg [ram_latency:0] select_legup_memcpy_4_0_dt_reg_b;
wire [31:0] memory_controller_legup_memcpy_4_0_dt_out_b;
assign memory_controller_legup_memcpy_4_0_dt_out_b = {32{ select_legup_memcpy_4_0_dt_reg_b[ram_latency]}} & legup_memcpy_4_0_dt_out_b;

wire select_legup_memcpy_4_0_st_b;
assign select_legup_memcpy_4_0_st_b = (tag_b == `TAG_legup_memcpy_4_0_st);
reg [ram_latency:0] select_legup_memcpy_4_0_st_reg_b;
wire [31:0] memory_controller_legup_memcpy_4_0_st_out_b;
assign memory_controller_legup_memcpy_4_0_st_out_b = {32{ select_legup_memcpy_4_0_st_reg_b[ram_latency]}} & legup_memcpy_4_0_st_out_b;

always @(*)
begin
	g_2_address_b = memory_controller_address_b [1-1+0:0] & {1{select_g_2_b}};
	g_2_write_enable_b = memory_controller_write_enable_b & select_g_2_b;
	g_2_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	str_address_b = memory_controller_address_b [2-1+0:0] & {2{select_str_b}};
	str_write_enable_b = memory_controller_write_enable_b & select_str_b;
	str_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	g_70_address_b = memory_controller_address_b [1-1+2:2] & {1{select_g_70_b}};
	g_70_write_enable_b = memory_controller_write_enable_b & select_g_70_b;
	g_70_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	str1_address_b = memory_controller_address_b [3-1+0:0] & {3{select_str1_b}};
	str1_write_enable_b = memory_controller_write_enable_b & select_str1_b;
	str1_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	g_74_address_b = memory_controller_address_b [1-1+2:2] & {1{select_g_74_b}};
	g_74_write_enable_b = memory_controller_write_enable_b & select_g_74_b;
	g_74_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	str3_address_b = memory_controller_address_b [3-1+0:0] & {3{select_str3_b}};
	str3_write_enable_b = memory_controller_write_enable_b & select_str3_b;
	str3_in_b [8-1:0] = memory_controller_in_b[8-1:0];

	crc32_context_address_b = memory_controller_address_b [1-1+2:2] & {1{select_crc32_context_b}};
	crc32_context_write_enable_b = memory_controller_write_enable_b & select_crc32_context_b;
	crc32_context_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	crc32_tab_address_b = memory_controller_address_b [8-1+2:2] & {8{select_crc32_tab_b}};
	crc32_tab_write_enable_b = memory_controller_write_enable_b & select_crc32_tab_b;
	crc32_tab_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	func_1l_9_address_b = memory_controller_address_b [4-1+1:1] & {4{select_func_1l_9_b}};
	func_1l_9_write_enable_b = memory_controller_write_enable_b & select_func_1l_9_b;
	func_1l_9_in_b [16-1:0] = memory_controller_in_b[16-1:0];

	func_16l_50_address_b = memory_controller_address_b [4-1+2:2] & {4{select_func_16l_50_b}};
	func_16l_50_write_enable_b = memory_controller_write_enable_b & select_func_16l_50_b;
	func_16l_50_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	func_1_0_l_9_address_b = memory_controller_address_b [4-1+1:1] & {4{select_func_1_0_l_9_b}};
	func_1_0_l_9_write_enable_b = memory_controller_write_enable_b & select_func_1_0_l_9_b;
	func_1_0_l_9_in_b [16-1:0] = memory_controller_in_b[16-1:0];

	func_16_0_l_50_address_b = memory_controller_address_b [4-1+2:2] & {4{select_func_16_0_l_50_b}};
	func_16_0_l_50_write_enable_b = memory_controller_write_enable_b & select_func_16_0_l_50_b;
	func_16_0_l_50_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_2_0_1_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_2_0_1_b}};
	legup_memcpy_2_0_1_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_2_0_1_b;
	legup_memcpy_2_0_1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_2_0_dt_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_2_0_dt_b}};
	legup_memcpy_2_0_dt_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_2_0_dt_b;
	legup_memcpy_2_0_dt_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_2_0_st_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_2_0_st_b}};
	legup_memcpy_2_0_st_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_2_0_st_b;
	legup_memcpy_2_0_st_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_4_0_1_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_4_0_1_b}};
	legup_memcpy_4_0_1_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_4_0_1_b;
	legup_memcpy_4_0_1_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_4_0_dt_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_4_0_dt_b}};
	legup_memcpy_4_0_dt_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_4_0_dt_b;
	legup_memcpy_4_0_dt_in_b [32-1:0] = memory_controller_in_b[32-1:0];

	legup_memcpy_4_0_st_address_b = memory_controller_address_b [1-1+2:2] & {1{select_legup_memcpy_4_0_st_b}};
	legup_memcpy_4_0_st_write_enable_b = memory_controller_write_enable_b & select_legup_memcpy_4_0_st_b;
	legup_memcpy_4_0_st_in_b [32-1:0] = memory_controller_in_b[32-1:0];

end
always @(*)
begin
	select_not_struct_b [2:0] = 3'b0 | {2{select_g_70_reg_b[ram_latency]}} | {2{select_g_74_reg_b[ram_latency]}} | {2{select_crc32_context_reg_b[ram_latency]}} | {2{select_crc32_tab_reg_b[ram_latency]}} | {1{select_func_1l_9_reg_b[ram_latency]}} | {2{select_func_16l_50_reg_b[ram_latency]}} | {1{select_func_1_0_l_9_reg_b[ram_latency]}} | {2{select_func_16_0_l_50_reg_b[ram_latency]}} | {2{select_legup_memcpy_2_0_1_reg_b[ram_latency]}} | {2{select_legup_memcpy_2_0_dt_reg_b[ram_latency]}} | {2{select_legup_memcpy_2_0_st_reg_b[ram_latency]}} | {2{select_legup_memcpy_4_0_1_reg_b[ram_latency]}} | {2{select_legup_memcpy_4_0_dt_reg_b[ram_latency]}} | {2{select_legup_memcpy_4_0_st_reg_b[ram_latency]}};
	if (prevAddr_b[2:0] & select_not_struct_b[2:0] != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end

	prevSize_b_and[0] = prevSize_b[1] | prevSize_b[0];
	prevSize_b_and[1] = prevSize_b[1];
	prevSize_b_and[2] = prevSize_b[1] & prevSize_b[0];
	if ((prevAddr_b & prevSize_b_and) != 0 && memory_controller_enable_b)
	begin
		$display("Error: memory address not aligned to ram word size!");
		$finish;
	end
	memory_controller_out_prev_b = memory_controller_out_reg_b & { 64{!memory_controller_enable_reg_b}};
	memory_controller_out_b = 1'b0 | memory_controller_out_prev_b | memory_controller_g_2_out_b | memory_controller_str_out_b | memory_controller_g_70_out_b | memory_controller_str1_out_b | memory_controller_g_74_out_b | memory_controller_str3_out_b | memory_controller_crc32_context_out_b | memory_controller_crc32_tab_out_b | memory_controller_func_1l_9_out_b | memory_controller_func_16l_50_out_b | memory_controller_func_1_0_l_9_out_b | memory_controller_func_16_0_l_50_out_b | memory_controller_legup_memcpy_2_0_1_out_b | memory_controller_legup_memcpy_2_0_dt_out_b | memory_controller_legup_memcpy_2_0_st_out_b | memory_controller_legup_memcpy_4_0_1_out_b | memory_controller_legup_memcpy_4_0_dt_out_b | memory_controller_legup_memcpy_4_0_st_out_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
begin
memory_controller_out_reg_b <= memory_controller_out_b;
memory_controller_enable_reg_b <= memory_controller_enable_b;
end

always @(posedge clk)
if (!memory_controller_waitrequest)
for (j = 0; j < ram_latency; j=j+1)
begin
select_g_2_reg_b[j+1] <= select_g_2_reg_b[j];
select_str_reg_b[j+1] <= select_str_reg_b[j];
select_g_70_reg_b[j+1] <= select_g_70_reg_b[j];
select_str1_reg_b[j+1] <= select_str1_reg_b[j];
select_g_74_reg_b[j+1] <= select_g_74_reg_b[j];
select_str3_reg_b[j+1] <= select_str3_reg_b[j];
select_crc32_context_reg_b[j+1] <= select_crc32_context_reg_b[j];
select_crc32_tab_reg_b[j+1] <= select_crc32_tab_reg_b[j];
select_func_1l_9_reg_b[j+1] <= select_func_1l_9_reg_b[j];
select_func_16l_50_reg_b[j+1] <= select_func_16l_50_reg_b[j];
select_func_1_0_l_9_reg_b[j+1] <= select_func_1_0_l_9_reg_b[j];
select_func_16_0_l_50_reg_b[j+1] <= select_func_16_0_l_50_reg_b[j];
select_legup_memcpy_2_0_1_reg_b[j+1] <= select_legup_memcpy_2_0_1_reg_b[j];
select_legup_memcpy_2_0_dt_reg_b[j+1] <= select_legup_memcpy_2_0_dt_reg_b[j];
select_legup_memcpy_2_0_st_reg_b[j+1] <= select_legup_memcpy_2_0_st_reg_b[j];
select_legup_memcpy_4_0_1_reg_b[j+1] <= select_legup_memcpy_4_0_1_reg_b[j];
select_legup_memcpy_4_0_dt_reg_b[j+1] <= select_legup_memcpy_4_0_dt_reg_b[j];
select_legup_memcpy_4_0_st_reg_b[j+1] <= select_legup_memcpy_4_0_st_reg_b[j];
end
always @(*)
begin
select_g_2_reg_b[0] <= select_g_2_b;
select_str_reg_b[0] <= select_str_b;
select_g_70_reg_b[0] <= select_g_70_b;
select_str1_reg_b[0] <= select_str1_b;
select_g_74_reg_b[0] <= select_g_74_b;
select_str3_reg_b[0] <= select_str3_b;
select_crc32_context_reg_b[0] <= select_crc32_context_b;
select_crc32_tab_reg_b[0] <= select_crc32_tab_b;
select_func_1l_9_reg_b[0] <= select_func_1l_9_b;
select_func_16l_50_reg_b[0] <= select_func_16l_50_b;
select_func_1_0_l_9_reg_b[0] <= select_func_1_0_l_9_b;
select_func_16_0_l_50_reg_b[0] <= select_func_16_0_l_50_b;
select_legup_memcpy_2_0_1_reg_b[0] <= select_legup_memcpy_2_0_1_b;
select_legup_memcpy_2_0_dt_reg_b[0] <= select_legup_memcpy_2_0_dt_b;
select_legup_memcpy_2_0_st_reg_b[0] <= select_legup_memcpy_2_0_st_b;
select_legup_memcpy_4_0_1_reg_b[0] <= select_legup_memcpy_4_0_1_b;
select_legup_memcpy_4_0_dt_reg_b[0] <= select_legup_memcpy_4_0_dt_b;
select_legup_memcpy_4_0_st_reg_b[0] <= select_legup_memcpy_4_0_st_b;
end

endmodule 

`timescale 1 ns / 1 ns
module platform_main_begin
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_platform_main_begin_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
reg  cur_state;
reg  next_state;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_platform_main_begin_BB__0_1;
LEGUP_F_platform_main_begin_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* platform_main_begin: %0*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_platform_main_begin_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module crc32_gentab
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_crc32_gentab_BB__1_1 = 4'd1;
parameter [3:0] LEGUP_F_crc32_gentab_BB__3_2 = 4'd2;
parameter [3:0] LEGUP_F_crc32_gentab_BB__4_3 = 4'd3;
parameter [3:0] LEGUP_F_crc32_gentab_BB__5_4 = 4'd4;
parameter [3:0] LEGUP_F_crc32_gentab_BB__8_5 = 4'd5;
parameter [3:0] LEGUP_F_crc32_gentab_BB__11_6 = 4'd6;
parameter [3:0] LEGUP_F_crc32_gentab_BB__13_7 = 4'd7;
parameter [3:0] LEGUP_F_crc32_gentab_BB__14_8 = 4'd8;
parameter [3:0] LEGUP_F_crc32_gentab_BB__15_9 = 4'd9;
parameter [3:0] LEGUP_F_crc32_gentab_BB__15_10 = 4'd10;
parameter [3:0] LEGUP_F_crc32_gentab_BB__16_11 = 4'd11;
parameter [3:0] LEGUP_F_crc32_gentab_BB__18_12 = 4'd12;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
reg [3:0] cur_state;
reg [3:0] next_state;
reg [31:0] crc32_gentab_1_2;
reg [31:0] crc32_gentab_1_2_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_gentab_1_scevgep;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_gentab_1_scevgep_reg;
reg  crc32_gentab_1_exitcond1;
reg [31:0] crc32_gentab_4_indvar;
reg [31:0] crc32_gentab_4_indvar_reg;
reg [31:0] crc32_gentab_4_crc0;
reg [31:0] crc32_gentab_4_crc0_reg;
reg  crc32_gentab_4_exitcond;
reg [31:0] crc32_gentab_5_6;
reg  crc32_gentab_5_7;
reg [31:0] crc32_gentab_8_9;
reg [31:0] crc32_gentab_8_10;
reg [31:0] crc32_gentab_11_12;
reg [31:0] crc32_gentab_13_crc1;
reg [31:0] crc32_gentab_13_crc1_reg;
reg [31:0] crc32_gentab_14_indvarnext;
reg [31:0] crc32_gentab_16_17;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_crc32_gentab_BB__1_1;
LEGUP_F_crc32_gentab_BB__11_6:
		next_state = LEGUP_F_crc32_gentab_BB__13_7;
LEGUP_F_crc32_gentab_BB__13_7:
		next_state = LEGUP_F_crc32_gentab_BB__14_8;
LEGUP_F_crc32_gentab_BB__14_8:
		next_state = LEGUP_F_crc32_gentab_BB__4_3;
LEGUP_F_crc32_gentab_BB__15_10:
		next_state = LEGUP_F_crc32_gentab_BB__16_11;
LEGUP_F_crc32_gentab_BB__15_9:
		next_state = LEGUP_F_crc32_gentab_BB__15_10;
LEGUP_F_crc32_gentab_BB__16_11:
		next_state = LEGUP_F_crc32_gentab_BB__1_1;
LEGUP_F_crc32_gentab_BB__18_12:
		next_state = LEGUP_0;
LEGUP_F_crc32_gentab_BB__1_1:
	if ((crc32_gentab_1_exitcond1 == 1'd1))
		next_state = LEGUP_F_crc32_gentab_BB__18_12;
	else if ((crc32_gentab_1_exitcond1 == 1'd0))
		next_state = LEGUP_F_crc32_gentab_BB__3_2;
LEGUP_F_crc32_gentab_BB__3_2:
		next_state = LEGUP_F_crc32_gentab_BB__4_3;
LEGUP_F_crc32_gentab_BB__4_3:
	if ((crc32_gentab_4_exitcond == 1'd1))
		next_state = LEGUP_F_crc32_gentab_BB__15_9;
	else if ((crc32_gentab_4_exitcond == 1'd0))
		next_state = LEGUP_F_crc32_gentab_BB__5_4;
LEGUP_F_crc32_gentab_BB__5_4:
	if ((crc32_gentab_5_7 == 1'd1))
		next_state = LEGUP_F_crc32_gentab_BB__11_6;
	else if ((crc32_gentab_5_7 == 1'd0))
		next_state = LEGUP_F_crc32_gentab_BB__8_5;
LEGUP_F_crc32_gentab_BB__8_5:
		next_state = LEGUP_F_crc32_gentab_BB__13_7;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* crc32_gentab: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %17, %16 ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		crc32_gentab_1_2 = 32'd0;
	end
	/* crc32_gentab: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %17, %16 ]*/
	else /* if (((cur_state == LEGUP_F_crc32_gentab_BB__16_11) & (memory_controller_waitrequest == 1'd0))) */ begin
		crc32_gentab_1_2 = crc32_gentab_16_17;
	end
end
always @(posedge clk) begin
	/* crc32_gentab: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %17, %16 ]*/
	if ((((cur_state == LEGUP_0) & (memory_controller_waitrequest == 1'd0)) & (start == 1'd1))) begin
		crc32_gentab_1_2_reg <= crc32_gentab_1_2;
		if (start == 1'b0 && ^(crc32_gentab_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_1_2_reg"); $finish; end
	end
	/* crc32_gentab: %1*/
	/*   %2 = phi i32 [ 0, %0 ], [ %17, %16 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__16_11) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_1_2_reg <= crc32_gentab_1_2;
		if (start == 1'b0 && ^(crc32_gentab_1_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_1_2_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_gentab: %1*/
	/*   %scevgep = getelementptr [256 x i32]* @crc32_tab, i32 0, i32 %2*/
		crc32_gentab_1_scevgep = (`TAG_g_crc32_tab_a + (4 * crc32_gentab_1_2_reg));
end
always @(posedge clk) begin
	/* crc32_gentab: %1*/
	/*   %scevgep = getelementptr [256 x i32]* @crc32_tab, i32 0, i32 %2*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__1_1)) begin
		crc32_gentab_1_scevgep_reg <= crc32_gentab_1_scevgep;
		if (start == 1'b0 && ^(crc32_gentab_1_scevgep) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_1_scevgep_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_gentab: %1*/
	/*   %exitcond1 = icmp eq i32 %2, 256*/
		crc32_gentab_1_exitcond1 = (crc32_gentab_1_2_reg == 32'd256);
end
always @(*) begin
	/* crc32_gentab: %4*/
	/*   %indvar = phi i32 [ %indvar.next, %14 ], [ 0, %3 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__3_2) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_4_indvar = 32'd0;
	end
	/* crc32_gentab: %4*/
	/*   %indvar = phi i32 [ %indvar.next, %14 ], [ 0, %3 ]*/
	else /* if (((cur_state == LEGUP_F_crc32_gentab_BB__14_8) & (memory_controller_waitrequest == 1'd0))) */ begin
		crc32_gentab_4_indvar = crc32_gentab_14_indvarnext;
	end
end
always @(posedge clk) begin
	/* crc32_gentab: %4*/
	/*   %indvar = phi i32 [ %indvar.next, %14 ], [ 0, %3 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__3_2) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_4_indvar_reg <= crc32_gentab_4_indvar;
		if (start == 1'b0 && ^(crc32_gentab_4_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_4_indvar_reg"); $finish; end
	end
	/* crc32_gentab: %4*/
	/*   %indvar = phi i32 [ %indvar.next, %14 ], [ 0, %3 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__14_8) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_4_indvar_reg <= crc32_gentab_4_indvar;
		if (start == 1'b0 && ^(crc32_gentab_4_indvar) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_4_indvar_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_gentab: %4*/
	/*   %crc.0 = phi i32 [ %crc.1, %14 ], [ %2, %3 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__3_2) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_4_crc0 = crc32_gentab_1_2_reg;
	end
	/* crc32_gentab: %4*/
	/*   %crc.0 = phi i32 [ %crc.1, %14 ], [ %2, %3 ]*/
	else /* if (((cur_state == LEGUP_F_crc32_gentab_BB__14_8) & (memory_controller_waitrequest == 1'd0))) */ begin
		crc32_gentab_4_crc0 = crc32_gentab_13_crc1_reg;
	end
end
always @(posedge clk) begin
	/* crc32_gentab: %4*/
	/*   %crc.0 = phi i32 [ %crc.1, %14 ], [ %2, %3 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__3_2) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_4_crc0_reg <= crc32_gentab_4_crc0;
		if (start == 1'b0 && ^(crc32_gentab_4_crc0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_4_crc0_reg"); $finish; end
	end
	/* crc32_gentab: %4*/
	/*   %crc.0 = phi i32 [ %crc.1, %14 ], [ %2, %3 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__14_8) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_4_crc0_reg <= crc32_gentab_4_crc0;
		if (start == 1'b0 && ^(crc32_gentab_4_crc0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_4_crc0_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_gentab: %4*/
	/*   %exitcond = icmp eq i32 %indvar, 8*/
		crc32_gentab_4_exitcond = (crc32_gentab_4_indvar_reg == 32'd8);
end
always @(*) begin
	/* crc32_gentab: %5*/
	/*   %6 = and i32 %crc.0, 1*/
		crc32_gentab_5_6 = (crc32_gentab_4_crc0_reg & 32'd1);
end
always @(*) begin
	/* crc32_gentab: %5*/
	/*   %7 = icmp eq i32 %6, 0*/
		crc32_gentab_5_7 = (crc32_gentab_5_6 == 32'd0);
end
always @(*) begin
	/* crc32_gentab: %8*/
	/*   %9 = lshr i32 %crc.0, 1*/
		crc32_gentab_8_9 = (crc32_gentab_4_crc0_reg >>> (32'd1 % 32));
end
always @(*) begin
	/* crc32_gentab: %8*/
	/*   %10 = xor i32 %9, -306674912*/
		crc32_gentab_8_10 = (crc32_gentab_8_9 ^ -32'd306674912);
end
always @(*) begin
	/* crc32_gentab: %11*/
	/*   %12 = lshr i32 %crc.0, 1*/
		crc32_gentab_11_12 = (crc32_gentab_4_crc0_reg >>> (32'd1 % 32));
end
always @(*) begin
	/* crc32_gentab: %13*/
	/*   %crc.1 = phi i32 [ %10, %8 ], [ %12, %11 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__8_5) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_13_crc1 = crc32_gentab_8_10;
	end
	/* crc32_gentab: %13*/
	/*   %crc.1 = phi i32 [ %10, %8 ], [ %12, %11 ]*/
	else /* if (((cur_state == LEGUP_F_crc32_gentab_BB__11_6) & (memory_controller_waitrequest == 1'd0))) */ begin
		crc32_gentab_13_crc1 = crc32_gentab_11_12;
	end
end
always @(posedge clk) begin
	/* crc32_gentab: %13*/
	/*   %crc.1 = phi i32 [ %10, %8 ], [ %12, %11 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__8_5) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_13_crc1_reg <= crc32_gentab_13_crc1;
		if (start == 1'b0 && ^(crc32_gentab_13_crc1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_13_crc1_reg"); $finish; end
	end
	/* crc32_gentab: %13*/
	/*   %crc.1 = phi i32 [ %10, %8 ], [ %12, %11 ]*/
	if (((cur_state == LEGUP_F_crc32_gentab_BB__11_6) & (memory_controller_waitrequest == 1'd0))) begin
		crc32_gentab_13_crc1_reg <= crc32_gentab_13_crc1;
		if (start == 1'b0 && ^(crc32_gentab_13_crc1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_13_crc1_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_gentab: %14*/
	/*   %indvar.next = add i32 %indvar, 1*/
		crc32_gentab_14_indvarnext = (crc32_gentab_4_indvar_reg + 32'd1);
end
always @(*) begin
	/* crc32_gentab: %16*/
	/*   %17 = add nsw i32 %2, 1*/
		crc32_gentab_16_17 = (crc32_gentab_1_2_reg + 32'd1);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* crc32_gentab: %18*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__18_12)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* crc32_gentab: %15*/
	/*   store i32 %crc.0, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__15_9)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* crc32_gentab: %15*/
	/*   store i32 %crc.0, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__15_9)) begin
		memory_controller_address_a = crc32_gentab_1_scevgep_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* crc32_gentab: %15*/
	/*   store i32 %crc.0, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__15_9)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* crc32_gentab: %15*/
	/*   store i32 %crc.0, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__15_9)) begin
		memory_controller_in_a = crc32_gentab_4_crc0_reg;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* crc32_gentab: %15*/
	/*   store i32 %crc.0, i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_crc32_gentab_BB__15_9)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module platform_main_end
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_crc,
	arg_flag
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_platform_main_end_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
input [31:0] arg_crc;
input [31:0] arg_flag;
reg  cur_state;
reg  next_state;


/* Unsynthesizable Statements */
always @(posedge clk)
	if (!memory_controller_waitrequest) begin
	/* platform_main_end: %0*/
	/*   %1 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([15 x i8]* @.str4, i32 0, i32 0), i32 %crc) #3*/
	if ((cur_state == LEGUP_F_platform_main_end_BB__0_1)) begin
		$write("checksum = %d\n", arg_crc);
		// to fix quartus warning
		if (reset == 1'b0 && ^(arg_crc) === 1'bX) finish <= 0;
	end
end
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_platform_main_end_BB__0_1;
LEGUP_F_platform_main_end_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* platform_main_end: %0*/
	/*   ret i32 %crc*/
	if ((cur_state == LEGUP_F_platform_main_end_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* platform_main_end: %0*/
	/*   ret i32 %crc*/
	if ((cur_state == LEGUP_F_platform_main_end_BB__0_1)) begin
		return_val <= arg_crc;
		if (start == 1'b0 && ^(arg_crc) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module crc32_byte
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_b
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_2 = 3'd2;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_3 = 3'd3;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_4 = 3'd4;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_5 = 3'd5;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_6 = 3'd6;
parameter [2:0] LEGUP_F_crc32_byte_BB__0_7 = 3'd7;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [7:0] arg_b;
reg [2:0] cur_state;
reg [2:0] next_state;
reg [31:0] crc32_byte_0_1;
reg [31:0] crc32_byte_0_2;
reg [31:0] crc32_byte_0_2_reg;
reg [31:0] crc32_byte_0_3;
reg [31:0] crc32_byte_0_3_reg;
reg [31:0] crc32_byte_0_masked;
reg [31:0] crc32_byte_0_4;
reg [31:0] crc32_byte_0_4_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_byte_0_5;
reg [31:0] crc32_byte_0_6;
reg [31:0] crc32_byte_0_7;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_crc32_byte_BB__0_1;
LEGUP_F_crc32_byte_BB__0_1:
		next_state = LEGUP_F_crc32_byte_BB__0_2;
LEGUP_F_crc32_byte_BB__0_2:
		next_state = LEGUP_F_crc32_byte_BB__0_3;
LEGUP_F_crc32_byte_BB__0_3:
		next_state = LEGUP_F_crc32_byte_BB__0_4;
LEGUP_F_crc32_byte_BB__0_4:
		next_state = LEGUP_F_crc32_byte_BB__0_5;
LEGUP_F_crc32_byte_BB__0_5:
		next_state = LEGUP_F_crc32_byte_BB__0_6;
LEGUP_F_crc32_byte_BB__0_6:
		next_state = LEGUP_F_crc32_byte_BB__0_7;
LEGUP_F_crc32_byte_BB__0_7:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %1 = load i32* @crc32_context, align 4*/
		crc32_byte_0_1 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %2 = lshr i32 %1, 8*/
		crc32_byte_0_2 = (crc32_byte_0_1 >>> (32'd8 % 32));
end
always @(posedge clk) begin
	/* crc32_byte: %0*/
	/*   %2 = lshr i32 %1, 8*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_3)) begin
		crc32_byte_0_2_reg <= crc32_byte_0_2;
		if (start == 1'b0 && ^(crc32_byte_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_0_2_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %3 = zext i8 %b to i32*/
		crc32_byte_0_3 = arg_b;
end
always @(posedge clk) begin
	/* crc32_byte: %0*/
	/*   %3 = zext i8 %b to i32*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_1)) begin
		crc32_byte_0_3_reg <= crc32_byte_0_3;
		if (start == 1'b0 && ^(crc32_byte_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_0_3_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %.masked = and i32 %1, 255*/
		crc32_byte_0_masked = (crc32_byte_0_1 & 32'd255);
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %4 = xor i32 %.masked, %3*/
		crc32_byte_0_4 = (crc32_byte_0_masked ^ crc32_byte_0_3_reg);
end
always @(posedge clk) begin
	/* crc32_byte: %0*/
	/*   %4 = xor i32 %.masked, %3*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_3)) begin
		crc32_byte_0_4_reg <= crc32_byte_0_4;
		if (start == 1'b0 && ^(crc32_byte_0_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_0_4_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %5 = getelementptr inbounds [256 x i32]* @crc32_tab, i32 0, i32 %4*/
		crc32_byte_0_5 = (`TAG_g_crc32_tab_a + (4 * crc32_byte_0_4_reg));
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %6 = load i32* %5, align 4*/
		crc32_byte_0_6 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* crc32_byte: %0*/
	/*   %7 = xor i32 %2, %6*/
		crc32_byte_0_7 = (crc32_byte_0_2_reg ^ crc32_byte_0_6);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* crc32_byte: %0*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_7)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   %1 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* crc32_byte: %0*/
	/*   %6 = load i32* %5, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_4)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* crc32_byte: %0*/
	/*   store i32 %7, i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_6)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   %1 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_1)) begin
		memory_controller_address_a = `TAG_g_crc32_context_a;
	end
	/* crc32_byte: %0*/
	/*   %6 = load i32* %5, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_4)) begin
		memory_controller_address_a = crc32_byte_0_5;
	end
	/* crc32_byte: %0*/
	/*   store i32 %7, i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_6)) begin
		memory_controller_address_a = `TAG_g_crc32_context_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   %1 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   %6 = load i32* %5, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_4)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   store i32 %7, i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_6)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   store i32 %7, i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_6)) begin
		memory_controller_in_a = crc32_byte_0_7;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* crc32_byte: %0*/
	/*   %1 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
	/* crc32_byte: %0*/
	/*   %6 = load i32* %5, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_4)) begin
		memory_controller_size_a = 2'd2;
	end
	/* crc32_byte: %0*/
	/*   store i32 %7, i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_crc32_byte_BB__0_6)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module func_4
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_p_5,
	arg_p_6,
	arg_p_7,
	arg_p_8
);

parameter [1:0] LEGUP_0 = 2'd0;
parameter [1:0] LEGUP_F_func_4_BB__0_1 = 2'd1;
parameter [1:0] LEGUP_F_func_4_BB__0_2 = 2'd2;
parameter [1:0] LEGUP_F_func_4_BB__0_3 = 2'd3;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [31:0] arg_p_5;
input [31:0] arg_p_6;
input [15:0] arg_p_7;
input [31:0] arg_p_8;
reg [1:0] cur_state;
reg [1:0] next_state;
reg [31:0] func_4_0_1;
reg [7:0] func_4_0_2;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_func_4_BB__0_1;
LEGUP_F_func_4_BB__0_1:
		next_state = LEGUP_F_func_4_BB__0_2;
LEGUP_F_func_4_BB__0_2:
		next_state = LEGUP_F_func_4_BB__0_3;
LEGUP_F_func_4_BB__0_3:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* func_4: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
		func_4_0_1 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* func_4: %0*/
	/*   %2 = trunc i32 %1 to i8*/
		func_4_0_2 = func_4_0_1[7:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* func_4: %0*/
	/*   ret i8 %2*/
	if ((cur_state == LEGUP_F_func_4_BB__0_3)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* func_4: %0*/
	/*   store volatile i32 -1, i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* func_4: %0*/
	/*   store volatile i32 -1, i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_address_a = `TAG_g_g_74_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_4: %0*/
	/*   store volatile i32 -1, i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* func_4: %0*/
	/*   store volatile i32 -1, i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_in_a = -32'd1;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* func_4: %0*/
	/*   store volatile i32 -1, i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* func_4: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* func_4: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_address_b = `TAG_g_g_70_a;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* func_4: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* func_4: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_4_BB__0_1)) begin
		memory_controller_size_b = 2'd2;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* func_4: %0*/
	/*   ret i8 %2*/
	if ((cur_state == LEGUP_F_func_4_BB__0_3)) begin
		return_val <= func_4_0_2;
		if (start == 1'b0 && ^(func_4_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module func_10
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_p_11,
	arg_p_12,
	arg_p_13,
	arg_p_14,
	arg_p_15
);

parameter [1:0] LEGUP_0 = 2'd0;
parameter [1:0] LEGUP_F_func_10_BB__0_1 = 2'd1;
parameter [1:0] LEGUP_F_func_10_BB__0_2 = 2'd2;
parameter [1:0] LEGUP_F_func_10_BB__0_3 = 2'd3;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_p_11;
input [15:0] arg_p_12;
input [7:0] arg_p_13;
input [31:0] arg_p_14;
input [31:0] arg_p_15;
reg [1:0] cur_state;
reg [1:0] next_state;
reg [31:0] func_10_0_1;
reg [15:0] func_10_0_2;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_func_10_BB__0_1;
LEGUP_F_func_10_BB__0_1:
		next_state = LEGUP_F_func_10_BB__0_2;
LEGUP_F_func_10_BB__0_2:
		next_state = LEGUP_F_func_10_BB__0_3;
LEGUP_F_func_10_BB__0_3:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* func_10: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
		func_10_0_1 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* func_10: %0*/
	/*   %2 = trunc i32 %1 to i16*/
		func_10_0_2 = func_10_0_1[15:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* func_10: %0*/
	/*   ret i16 %2*/
	if ((cur_state == LEGUP_F_func_10_BB__0_3)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* func_10: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_10_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* func_10: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_10_BB__0_1)) begin
		memory_controller_address_a = `TAG_g_g_70_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_10: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_10_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* func_10: %0*/
	/*   %1 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_10_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* func_10: %0*/
	/*   ret i16 %2*/
	if ((cur_state == LEGUP_F_func_10_BB__0_3)) begin
		return_val <= func_10_0_2;
		if (start == 1'b0 && ^(func_10_0_2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_unary_minus_func_int16_t_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_unary_minus_func_int16_t_s_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_si;
reg  cur_state;
reg  next_state;
reg [15:0] safe_unary_minus_func_int16_t_s_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_unary_minus_func_int16_t_s_BB__0_1;
LEGUP_F_safe_unary_minus_func_int16_t_s_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_unary_minus_func_int16_t_s: %0*/
	/*   %1 = sub i16 0, %si*/
		safe_unary_minus_func_int16_t_s_0_1 = (16'd0 - arg_si);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_unary_minus_func_int16_t_s: %0*/
	/*   ret i16 %1*/
	if ((cur_state == LEGUP_F_safe_unary_minus_func_int16_t_s_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_unary_minus_func_int16_t_s: %0*/
	/*   ret i16 %1*/
	if ((cur_state == LEGUP_F_safe_unary_minus_func_int16_t_s_BB__0_1)) begin
		return_val <= safe_unary_minus_func_int16_t_s_0_1;
		if (start == 1'b0 && ^(safe_unary_minus_func_int16_t_s_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_lshift_func_uint16_t_u_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_left,
	arg_right
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__2_2 = 3'd2;
parameter [2:0] LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__4_3 = 3'd3;
parameter [2:0] LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4 = 3'd4;
parameter [2:0] LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__10_5 = 3'd5;
parameter [2:0] LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__13_6 = 3'd6;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_left;
input [31:0] arg_right;
reg [2:0] cur_state;
reg [2:0] next_state;
reg  safe_lshift_func_uint16_t_u_s_0_1;
reg  safe_lshift_func_uint16_t_u_s_2_3;
reg [31:0] safe_lshift_func_uint16_t_u_s_4_5;
reg [31:0] safe_lshift_func_uint16_t_u_s_4_6;
reg  safe_lshift_func_uint16_t_u_s_4_7;
reg [31:0] safe_lshift_func_uint16_t_u_s_8_9;
reg [31:0] safe_lshift_func_uint16_t_u_s_10_11;
reg [31:0] safe_lshift_func_uint16_t_u_s_10_12;
reg [31:0] safe_lshift_func_uint16_t_u_s_13_14;
reg [31:0] safe_lshift_func_uint16_t_u_s_13_14_reg;
reg [15:0] safe_lshift_func_uint16_t_u_s_13_15;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__0_1;
LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__0_1:
	if ((safe_lshift_func_uint16_t_u_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4;
	else if ((safe_lshift_func_uint16_t_u_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__2_2;
LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__10_5:
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__13_6;
LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__13_6:
		next_state = LEGUP_0;
LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__2_2:
	if ((safe_lshift_func_uint16_t_u_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4;
	else if ((safe_lshift_func_uint16_t_u_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__4_3;
LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__4_3:
	if ((safe_lshift_func_uint16_t_u_s_4_7 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4;
	else if ((safe_lshift_func_uint16_t_u_s_4_7 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__10_5;
LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4:
		next_state = LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__13_6;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %0*/
	/*   %1 = icmp slt i32 %right, 0*/
		safe_lshift_func_uint16_t_u_s_0_1 = ($signed(arg_right) < $signed(32'd0));
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %2*/
	/*   %3 = icmp sgt i32 %right, 31*/
		safe_lshift_func_uint16_t_u_s_2_3 = ($signed(arg_right) > $signed(32'd31));
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %4*/
	/*   %5 = zext i16 %left to i32*/
		safe_lshift_func_uint16_t_u_s_4_5 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %4*/
	/*   %6 = lshr i32 65535, %right*/
		safe_lshift_func_uint16_t_u_s_4_6 = (32'd65535 >>> (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %4*/
	/*   %7 = icmp sgt i32 %5, %6*/
		safe_lshift_func_uint16_t_u_s_4_7 = ($signed(safe_lshift_func_uint16_t_u_s_4_5) > $signed(safe_lshift_func_uint16_t_u_s_4_6));
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %8*/
	/*   %9 = zext i16 %left to i32*/
		safe_lshift_func_uint16_t_u_s_8_9 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %10*/
	/*   %11 = zext i16 %left to i32*/
		safe_lshift_func_uint16_t_u_s_10_11 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %10*/
	/*   %12 = shl i32 %11, %right*/
		safe_lshift_func_uint16_t_u_s_10_12 = (safe_lshift_func_uint16_t_u_s_10_11 <<< (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint16_t_u_s_13_14 = safe_lshift_func_uint16_t_u_s_8_9;
	end
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	else /* if (((cur_state == LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__10_5) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_lshift_func_uint16_t_u_s_13_14 = safe_lshift_func_uint16_t_u_s_10_12;
	end
end
always @(posedge clk) begin
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint16_t_u_s_13_14_reg <= safe_lshift_func_uint16_t_u_s_13_14;
		if (start == 1'b0 && ^(safe_lshift_func_uint16_t_u_s_13_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_13_14_reg"); $finish; end
	end
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__10_5) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint16_t_u_s_13_14_reg <= safe_lshift_func_uint16_t_u_s_13_14;
		if (start == 1'b0 && ^(safe_lshift_func_uint16_t_u_s_13_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_13_14_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   %15 = trunc i32 %14 to i16*/
		safe_lshift_func_uint16_t_u_s_13_15 = safe_lshift_func_uint16_t_u_s_13_14_reg[15:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   ret i16 %15*/
	if ((cur_state == LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__13_6)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_lshift_func_uint16_t_u_s: %13*/
	/*   ret i16 %15*/
	if ((cur_state == LEGUP_F_safe_lshift_func_uint16_t_u_s_BB__13_6)) begin
		return_val <= safe_lshift_func_uint16_t_u_s_13_15;
		if (start == 1'b0 && ^(safe_lshift_func_uint16_t_u_s_13_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_add_func_int8_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_add_func_int8_t_s_s_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_si1;
input [7:0] arg_si2;
reg  cur_state;
reg  next_state;
reg [7:0] safe_add_func_int8_t_s_s_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_add_func_int8_t_s_s_BB__0_1;
LEGUP_F_safe_add_func_int8_t_s_s_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_add_func_int8_t_s_s: %0*/
	/*   %1 = add i8 %si1, %si2*/
		safe_add_func_int8_t_s_s_0_1 = (arg_si1 + arg_si2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_add_func_int8_t_s_s: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_add_func_int8_t_s_s_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_add_func_int8_t_s_s: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_add_func_int8_t_s_s_BB__0_1)) begin
		return_val <= safe_add_func_int8_t_s_s_0_1;
		if (start == 1'b0 && ^(safe_add_func_int8_t_s_s_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_mul_func_int8_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter [1:0] LEGUP_0 = 2'd0;
parameter [1:0] LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_1 = 2'd1;
parameter [1:0] LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_2 = 2'd2;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_si1;
input [7:0] arg_si2;
reg [1:0] cur_state;
reg [1:0] next_state;
reg [7:0] safe_mul_func_int8_t_s_s_0_1;
reg  lpm_mult_safe_mul_func_int8_t_s_s_0_1_en;
reg [7:0] safe_mul_func_int8_t_s_s_0_1_stage0_reg;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_1;
LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_1:
		next_state = LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_2;
LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_2:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	safe_mul_func_int8_t_s_s_0_1 = safe_mul_func_int8_t_s_s_0_1_stage0_reg;
end
always @(*) begin
	lpm_mult_safe_mul_func_int8_t_s_s_0_1_en = (memory_controller_waitrequest == 1'd0);
end
always @(posedge clk) begin
	/* safe_mul_func_int8_t_s_s: %0*/
	/*   %1 = mul i8 %si1, %si2*/
	if ((lpm_mult_safe_mul_func_int8_t_s_s_0_1_en == 1'd1)) begin
		safe_mul_func_int8_t_s_s_0_1_stage0_reg <= (arg_si1 * arg_si2);
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_mul_func_int8_t_s_s: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_2)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_mul_func_int8_t_s_s: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_mul_func_int8_t_s_s_BB__0_2)) begin
		return_val <= safe_mul_func_int8_t_s_s_0_1;
		if (start == 1'b0 && ^(safe_mul_func_int8_t_s_s_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_mod_func_uint8_t_u_u
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_ui1,
	arg_ui2
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__2_2 = 4'd2;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_3 = 4'd3;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_4 = 4'd4;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_5 = 4'd5;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_6 = 4'd6;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_7 = 4'd7;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_8 = 4'd8;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_9 = 4'd9;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_10 = 4'd10;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_11 = 4'd11;
parameter [3:0] LEGUP_F_safe_mod_func_uint8_t_u_u_BB__5_12 = 4'd12;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_ui1;
input [7:0] arg_ui2;
reg [3:0] cur_state;
reg [3:0] next_state;
reg  safe_mod_func_uint8_t_u_u_0_1;
reg [7:0] safe_mod_func_uint8_t_u_u_3_4;
reg [7:0] safe_mod_func_uint8_t_u_u_5_in;
reg [7:0] safe_mod_func_uint8_t_u_u_5_in_reg;
reg [7:0] safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0_op0;
reg [7:0] safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0_op1;
wire [7:0] lpm_divide_safe_mod_func_uint8_t_u_u_3_4_temp_out;
wire [7:0] safe_mod_func_uint8_t_u_u_3_4_unused;
reg  lpm_divide_safe_mod_func_uint8_t_u_u_3_4_en;
reg [7:0] lpm_divide_safe_mod_func_uint8_t_u_u_3_4_out;
reg [7:0] safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0;

/*   %4 = urem i8 %ui1, %ui2*/
lpm_divide lpm_divide_safe_mod_func_uint8_t_u_u_3_4 (
	.quotient (safe_mod_func_uint8_t_u_u_3_4_unused),
	.remain (lpm_divide_safe_mod_func_uint8_t_u_u_3_4_temp_out),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_safe_mod_func_uint8_t_u_u_3_4_en),
	.numer (safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0_op0),
	.denom (safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0_op1)
);

defparam
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4.lpm_pipeline = 8,
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4.lpm_widthn = 8,
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4.lpm_widthd = 8,
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4.lpm_drepresentation = "UNSIGNED",
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4.lpm_nrepresentation = "UNSIGNED",
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__0_1;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__0_1:
	if ((safe_mod_func_uint8_t_u_u_0_1 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__2_2;
	else if ((safe_mod_func_uint8_t_u_u_0_1 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_3;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__2_2:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__5_12;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_10:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_11;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_11:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__5_12;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_3:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_4;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_4:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_5;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_5:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_6;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_6:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_7;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_7:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_8;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_8:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_9;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_9:
		next_state = LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_10;
LEGUP_F_safe_mod_func_uint8_t_u_u_BB__5_12:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_mod_func_uint8_t_u_u: %0*/
	/*   %1 = icmp eq i8 %ui2, 0*/
		safe_mod_func_uint8_t_u_u_0_1 = (arg_ui2 == 8'd0);
end
always @(*) begin
	safe_mod_func_uint8_t_u_u_3_4 = safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0;
end
always @(*) begin
	/* safe_mod_func_uint8_t_u_u: %5*/
	/*   %.in = phi i8 [ %ui1, %2 ], [ %4, %3 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_uint8_t_u_u_BB__2_2) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_uint8_t_u_u_5_in = arg_ui1;
	end
	/* safe_mod_func_uint8_t_u_u: %5*/
	/*   %.in = phi i8 [ %ui1, %2 ], [ %4, %3 ]*/
	else /* if (((cur_state == LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_11) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_mod_func_uint8_t_u_u_5_in = safe_mod_func_uint8_t_u_u_3_4;
	end
end
always @(posedge clk) begin
	/* safe_mod_func_uint8_t_u_u: %5*/
	/*   %.in = phi i8 [ %ui1, %2 ], [ %4, %3 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_uint8_t_u_u_BB__2_2) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_uint8_t_u_u_5_in_reg <= safe_mod_func_uint8_t_u_u_5_in;
		if (start == 1'b0 && ^(safe_mod_func_uint8_t_u_u_5_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_5_in_reg"); $finish; end
	end
	/* safe_mod_func_uint8_t_u_u: %5*/
	/*   %.in = phi i8 [ %ui1, %2 ], [ %4, %3 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_uint8_t_u_u_BB__3_11) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_uint8_t_u_u_5_in_reg <= safe_mod_func_uint8_t_u_u_5_in;
		if (start == 1'b0 && ^(safe_mod_func_uint8_t_u_u_5_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_5_in_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_mod_func_uint8_t_u_u: %3*/
	/*   %4 = urem i8 %ui1, %ui2*/
		safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0_op0 = arg_ui1;
end
always @(*) begin
	/* safe_mod_func_uint8_t_u_u: %3*/
	/*   %4 = urem i8 %ui1, %ui2*/
		safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0_op1 = arg_ui2;
end
always @(*) begin
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_safe_mod_func_uint8_t_u_u_3_4_out = lpm_divide_safe_mod_func_uint8_t_u_u_3_4_temp_out;
end
always @(*) begin
	safe_mod_func_uint8_t_u_u_unsigned_modulus_8_0 = lpm_divide_safe_mod_func_uint8_t_u_u_3_4_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_mod_func_uint8_t_u_u: %5*/
	/*   ret i8 %.in*/
	if ((cur_state == LEGUP_F_safe_mod_func_uint8_t_u_u_BB__5_12)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_mod_func_uint8_t_u_u: %5*/
	/*   ret i8 %.in*/
	if ((cur_state == LEGUP_F_safe_mod_func_uint8_t_u_u_BB__5_12)) begin
		return_val <= safe_mod_func_uint8_t_u_u_5_in_reg;
		if (start == 1'b0 && ^(safe_mod_func_uint8_t_u_u_5_in_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_add_func_uint8_t_u_u
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_ui1,
	arg_ui2
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_add_func_uint8_t_u_u_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_ui1;
input [7:0] arg_ui2;
reg  cur_state;
reg  next_state;
reg [7:0] safe_add_func_uint8_t_u_u_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_add_func_uint8_t_u_u_BB__0_1;
LEGUP_F_safe_add_func_uint8_t_u_u_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_add_func_uint8_t_u_u: %0*/
	/*   %1 = add i8 %ui1, %ui2*/
		safe_add_func_uint8_t_u_u_0_1 = (arg_ui1 + arg_ui2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_add_func_uint8_t_u_u: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_add_func_uint8_t_u_u_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_add_func_uint8_t_u_u: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_add_func_uint8_t_u_u_BB__0_1)) begin
		return_val <= safe_add_func_uint8_t_u_u_0_1;
		if (start == 1'b0 && ^(safe_add_func_uint8_t_u_u_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_lshift_func_uint8_t_u_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_left,
	arg_right
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__2_2 = 3'd2;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__4_3 = 3'd3;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4 = 3'd4;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__10_5 = 3'd5;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__13_6 = 3'd6;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_left;
input [31:0] arg_right;
reg [2:0] cur_state;
reg [2:0] next_state;
reg  safe_lshift_func_uint8_t_u_s_0_1;
reg  safe_lshift_func_uint8_t_u_s_2_3;
reg [31:0] safe_lshift_func_uint8_t_u_s_4_5;
reg [31:0] safe_lshift_func_uint8_t_u_s_4_6;
reg  safe_lshift_func_uint8_t_u_s_4_7;
reg [31:0] safe_lshift_func_uint8_t_u_s_8_9;
reg [31:0] safe_lshift_func_uint8_t_u_s_10_11;
reg [31:0] safe_lshift_func_uint8_t_u_s_10_12;
reg [31:0] safe_lshift_func_uint8_t_u_s_13_14;
reg [31:0] safe_lshift_func_uint8_t_u_s_13_14_reg;
reg [7:0] safe_lshift_func_uint8_t_u_s_13_15;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__0_1;
LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__0_1:
	if ((safe_lshift_func_uint8_t_u_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4;
	else if ((safe_lshift_func_uint8_t_u_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__2_2;
LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__10_5:
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__13_6;
LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__13_6:
		next_state = LEGUP_0;
LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__2_2:
	if ((safe_lshift_func_uint8_t_u_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4;
	else if ((safe_lshift_func_uint8_t_u_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__4_3;
LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__4_3:
	if ((safe_lshift_func_uint8_t_u_s_4_7 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4;
	else if ((safe_lshift_func_uint8_t_u_s_4_7 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__10_5;
LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4:
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__13_6;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %0*/
	/*   %1 = icmp slt i32 %right, 0*/
		safe_lshift_func_uint8_t_u_s_0_1 = ($signed(arg_right) < $signed(32'd0));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %2*/
	/*   %3 = icmp sgt i32 %right, 31*/
		safe_lshift_func_uint8_t_u_s_2_3 = ($signed(arg_right) > $signed(32'd31));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %4*/
	/*   %5 = zext i8 %left to i32*/
		safe_lshift_func_uint8_t_u_s_4_5 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %4*/
	/*   %6 = lshr i32 255, %right*/
		safe_lshift_func_uint8_t_u_s_4_6 = (32'd255 >>> (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %4*/
	/*   %7 = icmp sgt i32 %5, %6*/
		safe_lshift_func_uint8_t_u_s_4_7 = ($signed(safe_lshift_func_uint8_t_u_s_4_5) > $signed(safe_lshift_func_uint8_t_u_s_4_6));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %8*/
	/*   %9 = zext i8 %left to i32*/
		safe_lshift_func_uint8_t_u_s_8_9 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %10*/
	/*   %11 = zext i8 %left to i32*/
		safe_lshift_func_uint8_t_u_s_10_11 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %10*/
	/*   %12 = shl i32 %11, %right*/
		safe_lshift_func_uint8_t_u_s_10_12 = (safe_lshift_func_uint8_t_u_s_10_11 <<< (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint8_t_u_s_13_14 = safe_lshift_func_uint8_t_u_s_8_9;
	end
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	else /* if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__10_5) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_lshift_func_uint8_t_u_s_13_14 = safe_lshift_func_uint8_t_u_s_10_12;
	end
end
always @(posedge clk) begin
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint8_t_u_s_13_14_reg <= safe_lshift_func_uint8_t_u_s_13_14;
		if (start == 1'b0 && ^(safe_lshift_func_uint8_t_u_s_13_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_13_14_reg"); $finish; end
	end
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__10_5) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint8_t_u_s_13_14_reg <= safe_lshift_func_uint8_t_u_s_13_14;
		if (start == 1'b0 && ^(safe_lshift_func_uint8_t_u_s_13_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_13_14_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   %15 = trunc i32 %14 to i8*/
		safe_lshift_func_uint8_t_u_s_13_15 = safe_lshift_func_uint8_t_u_s_13_14_reg[7:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   ret i8 %15*/
	if ((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__13_6)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_lshift_func_uint8_t_u_s: %13*/
	/*   ret i8 %15*/
	if ((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_s_BB__13_6)) begin
		return_val <= safe_lshift_func_uint8_t_u_s_13_15;
		if (start == 1'b0 && ^(safe_lshift_func_uint8_t_u_s_13_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_rshift_func_uint8_t_u_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_left,
	arg_right
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__2_2 = 3'd2;
parameter [2:0] LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__4_3 = 3'd3;
parameter [2:0] LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__6_4 = 3'd4;
parameter [2:0] LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__9_5 = 3'd5;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_left;
input [31:0] arg_right;
reg [2:0] cur_state;
reg [2:0] next_state;
reg  safe_rshift_func_uint8_t_u_s_0_1;
reg  safe_rshift_func_uint8_t_u_s_2_3;
reg [31:0] safe_rshift_func_uint8_t_u_s_4_5;
reg [31:0] safe_rshift_func_uint8_t_u_s_6_7;
reg [31:0] safe_rshift_func_uint8_t_u_s_6_8;
reg [31:0] safe_rshift_func_uint8_t_u_s_9_10;
reg [31:0] safe_rshift_func_uint8_t_u_s_9_10_reg;
reg [7:0] safe_rshift_func_uint8_t_u_s_9_11;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__0_1;
LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__0_1:
	if ((safe_rshift_func_uint8_t_u_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__4_3;
	else if ((safe_rshift_func_uint8_t_u_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__2_2;
LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__2_2:
	if ((safe_rshift_func_uint8_t_u_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__4_3;
	else if ((safe_rshift_func_uint8_t_u_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__6_4;
LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__4_3:
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__9_5;
LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__6_4:
		next_state = LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__9_5;
LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__9_5:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %0*/
	/*   %1 = icmp slt i32 %right, 0*/
		safe_rshift_func_uint8_t_u_s_0_1 = ($signed(arg_right) < $signed(32'd0));
end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %2*/
	/*   %3 = icmp sgt i32 %right, 31*/
		safe_rshift_func_uint8_t_u_s_2_3 = ($signed(arg_right) > $signed(32'd31));
end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %4*/
	/*   %5 = zext i8 %left to i32*/
		safe_rshift_func_uint8_t_u_s_4_5 = arg_left;
end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %6*/
	/*   %7 = zext i8 %left to i32*/
		safe_rshift_func_uint8_t_u_s_6_7 = arg_left;
end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %6*/
	/*   %8 = lshr i32 %7, %right*/
		safe_rshift_func_uint8_t_u_s_6_8 = (safe_rshift_func_uint8_t_u_s_6_7 >>> (arg_right % 32));
end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   %10 = phi i32 [ %5, %4 ], [ %8, %6 ]*/
	if (((cur_state == LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__4_3) & (memory_controller_waitrequest == 1'd0))) begin
		safe_rshift_func_uint8_t_u_s_9_10 = safe_rshift_func_uint8_t_u_s_4_5;
	end
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   %10 = phi i32 [ %5, %4 ], [ %8, %6 ]*/
	else /* if (((cur_state == LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_rshift_func_uint8_t_u_s_9_10 = safe_rshift_func_uint8_t_u_s_6_8;
	end
end
always @(posedge clk) begin
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   %10 = phi i32 [ %5, %4 ], [ %8, %6 ]*/
	if (((cur_state == LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__4_3) & (memory_controller_waitrequest == 1'd0))) begin
		safe_rshift_func_uint8_t_u_s_9_10_reg <= safe_rshift_func_uint8_t_u_s_9_10;
		if (start == 1'b0 && ^(safe_rshift_func_uint8_t_u_s_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_9_10_reg"); $finish; end
	end
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   %10 = phi i32 [ %5, %4 ], [ %8, %6 ]*/
	if (((cur_state == LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_rshift_func_uint8_t_u_s_9_10_reg <= safe_rshift_func_uint8_t_u_s_9_10;
		if (start == 1'b0 && ^(safe_rshift_func_uint8_t_u_s_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_9_10_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   %11 = trunc i32 %10 to i8*/
		safe_rshift_func_uint8_t_u_s_9_11 = safe_rshift_func_uint8_t_u_s_9_10_reg[7:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   ret i8 %11*/
	if ((cur_state == LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__9_5)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_rshift_func_uint8_t_u_s: %9*/
	/*   ret i8 %11*/
	if ((cur_state == LEGUP_F_safe_rshift_func_uint8_t_u_s_BB__9_5)) begin
		return_val <= safe_rshift_func_uint8_t_u_s_9_11;
		if (start == 1'b0 && ^(safe_rshift_func_uint8_t_u_s_9_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_mod_func_int8_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__0_1 = 6'd1;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__2_2 = 6'd2;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__4_3 = 6'd3;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__6_4 = 6'd4;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_5 = 6'd5;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_6 = 6'd6;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_7 = 6'd7;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_8 = 6'd8;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_9 = 6'd9;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_10 = 6'd10;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_11 = 6'd11;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_12 = 6'd12;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_13 = 6'd13;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_14 = 6'd14;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_15 = 6'd15;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_16 = 6'd16;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_17 = 6'd17;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_18 = 6'd18;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_19 = 6'd19;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_20 = 6'd20;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_21 = 6'd21;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_22 = 6'd22;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_23 = 6'd23;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_24 = 6'd24;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_25 = 6'd25;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_26 = 6'd26;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_27 = 6'd27;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_28 = 6'd28;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_29 = 6'd29;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_30 = 6'd30;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_31 = 6'd31;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_32 = 6'd32;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_33 = 6'd33;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_34 = 6'd34;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_35 = 6'd35;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_36 = 6'd36;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_37 = 6'd37;
parameter [5:0] LEGUP_F_safe_mod_func_int8_t_s_s_BB__12_38 = 6'd38;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_si1;
input [7:0] arg_si2;
reg [5:0] cur_state;
reg [5:0] next_state;
reg  safe_mod_func_int8_t_s_s_0_1;
reg  safe_mod_func_int8_t_s_s_2_3;
reg  safe_mod_func_int8_t_s_s_4_5;
reg [31:0] safe_mod_func_int8_t_s_s_6_7;
reg [31:0] safe_mod_func_int8_t_s_s_8_9;
reg [31:0] safe_mod_func_int8_t_s_s_8_10;
reg [31:0] safe_mod_func_int8_t_s_s_8_11;
reg [31:0] safe_mod_func_int8_t_s_s_12_13;
reg [31:0] safe_mod_func_int8_t_s_s_12_13_reg;
reg [7:0] safe_mod_func_int8_t_s_s_12_14;
reg [31:0] safe_mod_func_int8_t_s_s_signed_modulus_32_0_op0;
reg [31:0] safe_mod_func_int8_t_s_s_signed_modulus_32_0_op1;
wire [31:0] lpm_divide_safe_mod_func_int8_t_s_s_8_11_temp_out;
wire [31:0] safe_mod_func_int8_t_s_s_8_11_unused;
reg  lpm_divide_safe_mod_func_int8_t_s_s_8_11_en;
reg [31:0] lpm_divide_safe_mod_func_int8_t_s_s_8_11_out;
reg [31:0] safe_mod_func_int8_t_s_s_signed_modulus_32_0;

/*   %11 = srem i32 %9, %10*/
lpm_divide lpm_divide_safe_mod_func_int8_t_s_s_8_11 (
	.quotient (safe_mod_func_int8_t_s_s_8_11_unused),
	.remain (lpm_divide_safe_mod_func_int8_t_s_s_8_11_temp_out),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_safe_mod_func_int8_t_s_s_8_11_en),
	.numer (safe_mod_func_int8_t_s_s_signed_modulus_32_0_op0),
	.denom (safe_mod_func_int8_t_s_s_signed_modulus_32_0_op1)
);

defparam
	lpm_divide_safe_mod_func_int8_t_s_s_8_11.lpm_pipeline = 32,
	lpm_divide_safe_mod_func_int8_t_s_s_8_11.lpm_widthn = 32,
	lpm_divide_safe_mod_func_int8_t_s_s_8_11.lpm_widthd = 32,
	lpm_divide_safe_mod_func_int8_t_s_s_8_11.lpm_drepresentation = "SIGNED",
	lpm_divide_safe_mod_func_int8_t_s_s_8_11.lpm_nrepresentation = "SIGNED",
	lpm_divide_safe_mod_func_int8_t_s_s_8_11.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__0_1;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__0_1:
	if ((safe_mod_func_int8_t_s_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__6_4;
	else if ((safe_mod_func_int8_t_s_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__2_2;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__12_38:
		next_state = LEGUP_0;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__2_2:
	if ((safe_mod_func_int8_t_s_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__4_3;
	else if ((safe_mod_func_int8_t_s_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_5;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__4_3:
	if ((safe_mod_func_int8_t_s_s_4_5 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__6_4;
	else if ((safe_mod_func_int8_t_s_s_4_5 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_5;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__6_4:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__12_38;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_10:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_11;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_11:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_12;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_12:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_13;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_13:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_14;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_14:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_15;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_15:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_16;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_16:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_17;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_17:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_18;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_18:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_19;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_19:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_20;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_20:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_21;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_21:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_22;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_22:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_23;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_23:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_24;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_24:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_25;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_25:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_26;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_26:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_27;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_27:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_28;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_28:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_29;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_29:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_30;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_30:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_31;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_31:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_32;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_32:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_33;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_33:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_34;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_34:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_35;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_35:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_36;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_36:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_37;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_37:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__12_38;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_5:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_6;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_6:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_7;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_7:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_8;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_8:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_9;
LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_9:
		next_state = LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %0*/
	/*   %1 = icmp eq i8 %si2, 0*/
		safe_mod_func_int8_t_s_s_0_1 = (arg_si2 == 8'd0);
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %2*/
	/*   %3 = icmp eq i8 %si1, -128*/
		safe_mod_func_int8_t_s_s_2_3 = (arg_si1 == -8'd128);
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %4*/
	/*   %5 = icmp eq i8 %si2, -1*/
		safe_mod_func_int8_t_s_s_4_5 = (arg_si2 == -8'd1);
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %6*/
	/*   %7 = sext i8 %si1 to i32*/
		safe_mod_func_int8_t_s_s_6_7 = $signed(arg_si1);
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %8*/
	/*   %9 = sext i8 %si1 to i32*/
		safe_mod_func_int8_t_s_s_8_9 = $signed(arg_si1);
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %8*/
	/*   %10 = sext i8 %si2 to i32*/
		safe_mod_func_int8_t_s_s_8_10 = $signed(arg_si2);
end
always @(*) begin
	safe_mod_func_int8_t_s_s_8_11 = safe_mod_func_int8_t_s_s_signed_modulus_32_0;
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_int8_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_int8_t_s_s_12_13 = safe_mod_func_int8_t_s_s_6_7;
	end
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	else /* if (((cur_state == LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_37) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_mod_func_int8_t_s_s_12_13 = safe_mod_func_int8_t_s_s_8_11;
	end
end
always @(posedge clk) begin
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_int8_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_int8_t_s_s_12_13_reg <= safe_mod_func_int8_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_mod_func_int8_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_12_13_reg"); $finish; end
	end
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_int8_t_s_s_BB__8_37) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_int8_t_s_s_12_13_reg <= safe_mod_func_int8_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_mod_func_int8_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_12_13_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   %14 = trunc i32 %13 to i8*/
		safe_mod_func_int8_t_s_s_12_14 = safe_mod_func_int8_t_s_s_12_13_reg[7:0];
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %8*/
	/*   %11 = srem i32 %9, %10*/
		safe_mod_func_int8_t_s_s_signed_modulus_32_0_op0 = safe_mod_func_int8_t_s_s_8_9;
end
always @(*) begin
	/* safe_mod_func_int8_t_s_s: %8*/
	/*   %11 = srem i32 %9, %10*/
		safe_mod_func_int8_t_s_s_signed_modulus_32_0_op1 = safe_mod_func_int8_t_s_s_8_10;
end
always @(*) begin
	lpm_divide_safe_mod_func_int8_t_s_s_8_11_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_safe_mod_func_int8_t_s_s_8_11_out = lpm_divide_safe_mod_func_int8_t_s_s_8_11_temp_out;
end
always @(*) begin
	safe_mod_func_int8_t_s_s_signed_modulus_32_0 = lpm_divide_safe_mod_func_int8_t_s_s_8_11_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   ret i8 %14*/
	if ((cur_state == LEGUP_F_safe_mod_func_int8_t_s_s_BB__12_38)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_mod_func_int8_t_s_s: %12*/
	/*   ret i8 %14*/
	if ((cur_state == LEGUP_F_safe_mod_func_int8_t_s_s_BB__12_38)) begin
		return_val <= safe_mod_func_int8_t_s_s_12_14;
		if (start == 1'b0 && ^(safe_mod_func_int8_t_s_s_12_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_lshift_func_uint8_t_u_u
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_left,
	arg_right
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__2_2 = 3'd2;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__6_3 = 3'd3;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__8_4 = 3'd4;
parameter [2:0] LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__11_5 = 3'd5;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_left;
input [31:0] arg_right;
reg [2:0] cur_state;
reg [2:0] next_state;
reg  safe_lshift_func_uint8_t_u_u_0_1;
reg [31:0] safe_lshift_func_uint8_t_u_u_2_3;
reg [31:0] safe_lshift_func_uint8_t_u_u_2_4;
reg  safe_lshift_func_uint8_t_u_u_2_5;
reg [31:0] safe_lshift_func_uint8_t_u_u_6_7;
reg [31:0] safe_lshift_func_uint8_t_u_u_8_9;
reg [31:0] safe_lshift_func_uint8_t_u_u_8_10;
reg [31:0] safe_lshift_func_uint8_t_u_u_11_12;
reg [31:0] safe_lshift_func_uint8_t_u_u_11_12_reg;
reg [7:0] safe_lshift_func_uint8_t_u_u_11_13;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__0_1;
LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__0_1:
	if ((safe_lshift_func_uint8_t_u_u_0_1 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__6_3;
	else if ((safe_lshift_func_uint8_t_u_u_0_1 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__2_2;
LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__11_5:
		next_state = LEGUP_0;
LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__2_2:
	if ((safe_lshift_func_uint8_t_u_u_2_5 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__6_3;
	else if ((safe_lshift_func_uint8_t_u_u_2_5 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__8_4;
LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__6_3:
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__11_5;
LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__8_4:
		next_state = LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__11_5;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %0*/
	/*   %1 = icmp ugt i32 %right, 31*/
		safe_lshift_func_uint8_t_u_u_0_1 = (arg_right > 32'd31);
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %2*/
	/*   %3 = zext i8 %left to i32*/
		safe_lshift_func_uint8_t_u_u_2_3 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %2*/
	/*   %4 = lshr i32 255, %right*/
		safe_lshift_func_uint8_t_u_u_2_4 = (32'd255 >>> (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %2*/
	/*   %5 = icmp sgt i32 %3, %4*/
		safe_lshift_func_uint8_t_u_u_2_5 = ($signed(safe_lshift_func_uint8_t_u_u_2_3) > $signed(safe_lshift_func_uint8_t_u_u_2_4));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %6*/
	/*   %7 = zext i8 %left to i32*/
		safe_lshift_func_uint8_t_u_u_6_7 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %8*/
	/*   %9 = zext i8 %left to i32*/
		safe_lshift_func_uint8_t_u_u_8_9 = arg_left;
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %8*/
	/*   %10 = shl i32 %9, %right*/
		safe_lshift_func_uint8_t_u_u_8_10 = (safe_lshift_func_uint8_t_u_u_8_9 <<< (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   %12 = phi i32 [ %7, %6 ], [ %10, %8 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__6_3) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint8_t_u_u_11_12 = safe_lshift_func_uint8_t_u_u_6_7;
	end
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   %12 = phi i32 [ %7, %6 ], [ %10, %8 ]*/
	else /* if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__8_4) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_lshift_func_uint8_t_u_u_11_12 = safe_lshift_func_uint8_t_u_u_8_10;
	end
end
always @(posedge clk) begin
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   %12 = phi i32 [ %7, %6 ], [ %10, %8 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__6_3) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint8_t_u_u_11_12_reg <= safe_lshift_func_uint8_t_u_u_11_12;
		if (start == 1'b0 && ^(safe_lshift_func_uint8_t_u_u_11_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_11_12_reg"); $finish; end
	end
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   %12 = phi i32 [ %7, %6 ], [ %10, %8 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_uint8_t_u_u_11_12_reg <= safe_lshift_func_uint8_t_u_u_11_12;
		if (start == 1'b0 && ^(safe_lshift_func_uint8_t_u_u_11_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_11_12_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   %13 = trunc i32 %12 to i8*/
		safe_lshift_func_uint8_t_u_u_11_13 = safe_lshift_func_uint8_t_u_u_11_12_reg[7:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   ret i8 %13*/
	if ((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__11_5)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_lshift_func_uint8_t_u_u: %11*/
	/*   ret i8 %13*/
	if ((cur_state == LEGUP_F_safe_lshift_func_uint8_t_u_u_BB__11_5)) begin
		return_val <= safe_lshift_func_uint8_t_u_u_11_13;
		if (start == 1'b0 && ^(safe_lshift_func_uint8_t_u_u_11_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_div_func_int32_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__0_1 = 6'd1;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__2_2 = 6'd2;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__4_3 = 6'd3;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__6_4 = 6'd4;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_5 = 6'd5;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_6 = 6'd6;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_7 = 6'd7;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_8 = 6'd8;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_9 = 6'd9;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_10 = 6'd10;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_11 = 6'd11;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_12 = 6'd12;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_13 = 6'd13;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_14 = 6'd14;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_15 = 6'd15;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_16 = 6'd16;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_17 = 6'd17;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_18 = 6'd18;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_19 = 6'd19;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_20 = 6'd20;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_21 = 6'd21;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_22 = 6'd22;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_23 = 6'd23;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_24 = 6'd24;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_25 = 6'd25;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_26 = 6'd26;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_27 = 6'd27;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_28 = 6'd28;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_29 = 6'd29;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_30 = 6'd30;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_31 = 6'd31;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_32 = 6'd32;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_33 = 6'd33;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_34 = 6'd34;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_35 = 6'd35;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_36 = 6'd36;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__7_37 = 6'd37;
parameter [5:0] LEGUP_F_safe_div_func_int32_t_s_s_BB__9_38 = 6'd38;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
input [31:0] arg_si1;
input [31:0] arg_si2;
reg [5:0] cur_state;
reg [5:0] next_state;
reg  safe_div_func_int32_t_s_s_0_1;
reg  safe_div_func_int32_t_s_s_2_3;
reg  safe_div_func_int32_t_s_s_4_5;
reg [31:0] safe_div_func_int32_t_s_s_7_8;
reg [31:0] safe_div_func_int32_t_s_s_9_10;
reg [31:0] safe_div_func_int32_t_s_s_9_10_reg;
reg [31:0] safe_div_func_int32_t_s_s_signed_divide_32_0_op0;
reg [31:0] safe_div_func_int32_t_s_s_signed_divide_32_0_op1;
wire [31:0] lpm_divide_safe_div_func_int32_t_s_s_7_8_temp_out;
wire [31:0] safe_div_func_int32_t_s_s_7_8_unused;
reg  lpm_divide_safe_div_func_int32_t_s_s_7_8_en;
reg [31:0] lpm_divide_safe_div_func_int32_t_s_s_7_8_out;
reg [31:0] safe_div_func_int32_t_s_s_signed_divide_32_0;

/*   %8 = sdiv i32 %si1, %si2*/
lpm_divide lpm_divide_safe_div_func_int32_t_s_s_7_8 (
	.quotient (lpm_divide_safe_div_func_int32_t_s_s_7_8_temp_out),
	.remain (safe_div_func_int32_t_s_s_7_8_unused),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_safe_div_func_int32_t_s_s_7_8_en),
	.numer (safe_div_func_int32_t_s_s_signed_divide_32_0_op0),
	.denom (safe_div_func_int32_t_s_s_signed_divide_32_0_op1)
);

defparam
	lpm_divide_safe_div_func_int32_t_s_s_7_8.lpm_pipeline = 32,
	lpm_divide_safe_div_func_int32_t_s_s_7_8.lpm_widthn = 32,
	lpm_divide_safe_div_func_int32_t_s_s_7_8.lpm_widthd = 32,
	lpm_divide_safe_div_func_int32_t_s_s_7_8.lpm_drepresentation = "SIGNED",
	lpm_divide_safe_div_func_int32_t_s_s_7_8.lpm_nrepresentation = "SIGNED",
	lpm_divide_safe_div_func_int32_t_s_s_7_8.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__0_1;
LEGUP_F_safe_div_func_int32_t_s_s_BB__0_1:
	if ((safe_div_func_int32_t_s_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__6_4;
	else if ((safe_div_func_int32_t_s_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__2_2;
LEGUP_F_safe_div_func_int32_t_s_s_BB__2_2:
	if ((safe_div_func_int32_t_s_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__4_3;
	else if ((safe_div_func_int32_t_s_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_5;
LEGUP_F_safe_div_func_int32_t_s_s_BB__4_3:
	if ((safe_div_func_int32_t_s_s_4_5 == 1'd1))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__6_4;
	else if ((safe_div_func_int32_t_s_s_4_5 == 1'd0))
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_5;
LEGUP_F_safe_div_func_int32_t_s_s_BB__6_4:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__9_38;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_10:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_11;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_11:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_12;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_12:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_13;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_13:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_14;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_14:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_15;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_15:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_16;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_16:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_17;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_17:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_18;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_18:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_19;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_19:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_20;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_20:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_21;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_21:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_22;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_22:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_23;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_23:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_24;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_24:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_25;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_25:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_26;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_26:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_27;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_27:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_28;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_28:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_29;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_29:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_30;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_30:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_31;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_31:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_32;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_32:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_33;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_33:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_34;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_34:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_35;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_35:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_36;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_36:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_37;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_37:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__9_38;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_5:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_6;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_6:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_7;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_7:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_8;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_8:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_9;
LEGUP_F_safe_div_func_int32_t_s_s_BB__7_9:
		next_state = LEGUP_F_safe_div_func_int32_t_s_s_BB__7_10;
LEGUP_F_safe_div_func_int32_t_s_s_BB__9_38:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_div_func_int32_t_s_s: %0*/
	/*   %1 = icmp eq i32 %si2, 0*/
		safe_div_func_int32_t_s_s_0_1 = (arg_si2 == 32'd0);
end
always @(*) begin
	/* safe_div_func_int32_t_s_s: %2*/
	/*   %3 = icmp eq i32 %si1, -2147483648*/
		safe_div_func_int32_t_s_s_2_3 = (arg_si1 == -32'd2147483648);
end
always @(*) begin
	/* safe_div_func_int32_t_s_s: %4*/
	/*   %5 = icmp eq i32 %si2, -1*/
		safe_div_func_int32_t_s_s_4_5 = (arg_si2 == -32'd1);
end
always @(*) begin
	safe_div_func_int32_t_s_s_7_8 = safe_div_func_int32_t_s_s_signed_divide_32_0;
end
always @(*) begin
	/* safe_div_func_int32_t_s_s: %9*/
	/*   %10 = phi i32 [ %si1, %6 ], [ %8, %7 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_int32_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_int32_t_s_s_9_10 = arg_si1;
	end
	/* safe_div_func_int32_t_s_s: %9*/
	/*   %10 = phi i32 [ %si1, %6 ], [ %8, %7 ]*/
	else /* if (((cur_state == LEGUP_F_safe_div_func_int32_t_s_s_BB__7_37) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_div_func_int32_t_s_s_9_10 = safe_div_func_int32_t_s_s_7_8;
	end
end
always @(posedge clk) begin
	/* safe_div_func_int32_t_s_s: %9*/
	/*   %10 = phi i32 [ %si1, %6 ], [ %8, %7 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_int32_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_int32_t_s_s_9_10_reg <= safe_div_func_int32_t_s_s_9_10;
		if (start == 1'b0 && ^(safe_div_func_int32_t_s_s_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_9_10_reg"); $finish; end
	end
	/* safe_div_func_int32_t_s_s: %9*/
	/*   %10 = phi i32 [ %si1, %6 ], [ %8, %7 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_int32_t_s_s_BB__7_37) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_int32_t_s_s_9_10_reg <= safe_div_func_int32_t_s_s_9_10;
		if (start == 1'b0 && ^(safe_div_func_int32_t_s_s_9_10) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_9_10_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_div_func_int32_t_s_s: %7*/
	/*   %8 = sdiv i32 %si1, %si2*/
		safe_div_func_int32_t_s_s_signed_divide_32_0_op0 = arg_si1;
end
always @(*) begin
	/* safe_div_func_int32_t_s_s: %7*/
	/*   %8 = sdiv i32 %si1, %si2*/
		safe_div_func_int32_t_s_s_signed_divide_32_0_op1 = arg_si2;
end
always @(*) begin
	lpm_divide_safe_div_func_int32_t_s_s_7_8_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_safe_div_func_int32_t_s_s_7_8_out = lpm_divide_safe_div_func_int32_t_s_s_7_8_temp_out;
end
always @(*) begin
	safe_div_func_int32_t_s_s_signed_divide_32_0 = lpm_divide_safe_div_func_int32_t_s_s_7_8_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_div_func_int32_t_s_s: %9*/
	/*   ret i32 %10*/
	if ((cur_state == LEGUP_F_safe_div_func_int32_t_s_s_BB__9_38)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_div_func_int32_t_s_s: %9*/
	/*   ret i32 %10*/
	if ((cur_state == LEGUP_F_safe_div_func_int32_t_s_s_BB__9_38)) begin
		return_val <= safe_div_func_int32_t_s_s_9_10_reg;
		if (start == 1'b0 && ^(safe_div_func_int32_t_s_s_9_10_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_add_func_int16_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_add_func_int16_t_s_s_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_si1;
input [15:0] arg_si2;
reg  cur_state;
reg  next_state;
reg [15:0] safe_add_func_int16_t_s_s_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_add_func_int16_t_s_s_BB__0_1;
LEGUP_F_safe_add_func_int16_t_s_s_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_add_func_int16_t_s_s: %0*/
	/*   %1 = add i16 %si1, %si2*/
		safe_add_func_int16_t_s_s_0_1 = (arg_si1 + arg_si2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_add_func_int16_t_s_s: %0*/
	/*   ret i16 %1*/
	if ((cur_state == LEGUP_F_safe_add_func_int16_t_s_s_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_add_func_int16_t_s_s: %0*/
	/*   ret i16 %1*/
	if ((cur_state == LEGUP_F_safe_add_func_int16_t_s_s_BB__0_1)) begin
		return_val <= safe_add_func_int16_t_s_s_0_1;
		if (start == 1'b0 && ^(safe_add_func_int16_t_s_s_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_sub_func_int32_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_safe_sub_func_int32_t_s_s_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_safe_sub_func_int32_t_s_s_BB__9_2 = 3'd2;
parameter [2:0] LEGUP_F_safe_sub_func_int32_t_s_s_BB__10_3 = 3'd3;
parameter [2:0] LEGUP_F_safe_sub_func_int32_t_s_s_BB__12_4 = 3'd4;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
input [31:0] arg_si1;
input [31:0] arg_si2;
reg [2:0] cur_state;
reg [2:0] next_state;
reg [31:0] safe_sub_func_int32_t_s_s_0_1;
reg [31:0] safe_sub_func_int32_t_s_s_0_2;
reg [31:0] safe_sub_func_int32_t_s_s_0_3;
reg [31:0] safe_sub_func_int32_t_s_s_0_4;
reg [31:0] safe_sub_func_int32_t_s_s_0_5;
reg [31:0] safe_sub_func_int32_t_s_s_0_6;
reg [31:0] safe_sub_func_int32_t_s_s_0_7;
reg  safe_sub_func_int32_t_s_s_0_8;
reg [31:0] safe_sub_func_int32_t_s_s_10_11;
reg [31:0] safe_sub_func_int32_t_s_s_12_13;
reg [31:0] safe_sub_func_int32_t_s_s_12_13_reg;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_sub_func_int32_t_s_s_BB__0_1;
LEGUP_F_safe_sub_func_int32_t_s_s_BB__0_1:
	if ((safe_sub_func_int32_t_s_s_0_8 == 1'd1))
		next_state = LEGUP_F_safe_sub_func_int32_t_s_s_BB__9_2;
	else if ((safe_sub_func_int32_t_s_s_0_8 == 1'd0))
		next_state = LEGUP_F_safe_sub_func_int32_t_s_s_BB__10_3;
LEGUP_F_safe_sub_func_int32_t_s_s_BB__10_3:
		next_state = LEGUP_F_safe_sub_func_int32_t_s_s_BB__12_4;
LEGUP_F_safe_sub_func_int32_t_s_s_BB__12_4:
		next_state = LEGUP_0;
LEGUP_F_safe_sub_func_int32_t_s_s_BB__9_2:
		next_state = LEGUP_F_safe_sub_func_int32_t_s_s_BB__12_4;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %1 = xor i32 %si1, %si2*/
		safe_sub_func_int32_t_s_s_0_1 = (arg_si1 ^ arg_si2);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %2 = xor i32 %si1, %si2*/
		safe_sub_func_int32_t_s_s_0_2 = (arg_si1 ^ arg_si2);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %3 = and i32 %2, -2147483648*/
		safe_sub_func_int32_t_s_s_0_3 = (safe_sub_func_int32_t_s_s_0_2 & -32'd2147483648);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %4 = xor i32 %3, %si1*/
		safe_sub_func_int32_t_s_s_0_4 = (safe_sub_func_int32_t_s_s_0_3 ^ arg_si1);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %5 = sub nsw i32 %4, %si2*/
		safe_sub_func_int32_t_s_s_0_5 = (safe_sub_func_int32_t_s_s_0_4 - arg_si2);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %6 = xor i32 %5, %si2*/
		safe_sub_func_int32_t_s_s_0_6 = (safe_sub_func_int32_t_s_s_0_5 ^ arg_si2);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %7 = and i32 %1, %6*/
		safe_sub_func_int32_t_s_s_0_7 = (safe_sub_func_int32_t_s_s_0_1 & safe_sub_func_int32_t_s_s_0_6);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %0*/
	/*   %8 = icmp slt i32 %7, 0*/
		safe_sub_func_int32_t_s_s_0_8 = ($signed(safe_sub_func_int32_t_s_s_0_7) < $signed(32'd0));
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %10*/
	/*   %11 = sub nsw i32 %si1, %si2*/
		safe_sub_func_int32_t_s_s_10_11 = (arg_si1 - arg_si2);
end
always @(*) begin
	/* safe_sub_func_int32_t_s_s: %12*/
	/*   %13 = phi i32 [ %si1, %9 ], [ %11, %10 ]*/
	if (((cur_state == LEGUP_F_safe_sub_func_int32_t_s_s_BB__9_2) & (memory_controller_waitrequest == 1'd0))) begin
		safe_sub_func_int32_t_s_s_12_13 = arg_si1;
	end
	/* safe_sub_func_int32_t_s_s: %12*/
	/*   %13 = phi i32 [ %si1, %9 ], [ %11, %10 ]*/
	else /* if (((cur_state == LEGUP_F_safe_sub_func_int32_t_s_s_BB__10_3) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_sub_func_int32_t_s_s_12_13 = safe_sub_func_int32_t_s_s_10_11;
	end
end
always @(posedge clk) begin
	/* safe_sub_func_int32_t_s_s: %12*/
	/*   %13 = phi i32 [ %si1, %9 ], [ %11, %10 ]*/
	if (((cur_state == LEGUP_F_safe_sub_func_int32_t_s_s_BB__9_2) & (memory_controller_waitrequest == 1'd0))) begin
		safe_sub_func_int32_t_s_s_12_13_reg <= safe_sub_func_int32_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_sub_func_int32_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_12_13_reg"); $finish; end
	end
	/* safe_sub_func_int32_t_s_s: %12*/
	/*   %13 = phi i32 [ %si1, %9 ], [ %11, %10 ]*/
	if (((cur_state == LEGUP_F_safe_sub_func_int32_t_s_s_BB__10_3) & (memory_controller_waitrequest == 1'd0))) begin
		safe_sub_func_int32_t_s_s_12_13_reg <= safe_sub_func_int32_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_sub_func_int32_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_12_13_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_sub_func_int32_t_s_s: %12*/
	/*   ret i32 %13*/
	if ((cur_state == LEGUP_F_safe_sub_func_int32_t_s_s_BB__12_4)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_sub_func_int32_t_s_s: %12*/
	/*   ret i32 %13*/
	if ((cur_state == LEGUP_F_safe_sub_func_int32_t_s_s_BB__12_4)) begin
		return_val <= safe_sub_func_int32_t_s_s_12_13_reg;
		if (start == 1'b0 && ^(safe_sub_func_int32_t_s_s_12_13_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_sub_func_uint8_t_u_u
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_ui1,
	arg_ui2
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_sub_func_uint8_t_u_u_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_ui1;
input [7:0] arg_ui2;
reg  cur_state;
reg  next_state;
reg [7:0] safe_sub_func_uint8_t_u_u_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_sub_func_uint8_t_u_u_BB__0_1;
LEGUP_F_safe_sub_func_uint8_t_u_u_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_sub_func_uint8_t_u_u: %0*/
	/*   %1 = sub i8 %ui1, %ui2*/
		safe_sub_func_uint8_t_u_u_0_1 = (arg_ui1 - arg_ui2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_sub_func_uint8_t_u_u: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_sub_func_uint8_t_u_u_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_sub_func_uint8_t_u_u: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_sub_func_uint8_t_u_u_BB__0_1)) begin
		return_val <= safe_sub_func_uint8_t_u_u_0_1;
		if (start == 1'b0 && ^(safe_sub_func_uint8_t_u_u_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_lshift_func_int16_t_s_u
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_left,
	arg_right
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_safe_lshift_func_int16_t_s_u_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_safe_lshift_func_int16_t_s_u_BB__2_2 = 3'd2;
parameter [2:0] LEGUP_F_safe_lshift_func_int16_t_s_u_BB__4_3 = 3'd3;
parameter [2:0] LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4 = 3'd4;
parameter [2:0] LEGUP_F_safe_lshift_func_int16_t_s_u_BB__10_5 = 3'd5;
parameter [2:0] LEGUP_F_safe_lshift_func_int16_t_s_u_BB__13_6 = 3'd6;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_left;
input [31:0] arg_right;
reg [2:0] cur_state;
reg [2:0] next_state;
reg  safe_lshift_func_int16_t_s_u_0_1;
reg  safe_lshift_func_int16_t_s_u_2_3;
reg [31:0] safe_lshift_func_int16_t_s_u_4_5;
reg [31:0] safe_lshift_func_int16_t_s_u_4_6;
reg  safe_lshift_func_int16_t_s_u_4_7;
reg [31:0] safe_lshift_func_int16_t_s_u_8_9;
reg [31:0] safe_lshift_func_int16_t_s_u_10_11;
reg [31:0] safe_lshift_func_int16_t_s_u_10_12;
reg [31:0] safe_lshift_func_int16_t_s_u_13_14;
reg [31:0] safe_lshift_func_int16_t_s_u_13_14_reg;
reg [15:0] safe_lshift_func_int16_t_s_u_13_15;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__0_1;
LEGUP_F_safe_lshift_func_int16_t_s_u_BB__0_1:
	if ((safe_lshift_func_int16_t_s_u_0_1 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4;
	else if ((safe_lshift_func_int16_t_s_u_0_1 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__2_2;
LEGUP_F_safe_lshift_func_int16_t_s_u_BB__10_5:
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__13_6;
LEGUP_F_safe_lshift_func_int16_t_s_u_BB__13_6:
		next_state = LEGUP_0;
LEGUP_F_safe_lshift_func_int16_t_s_u_BB__2_2:
	if ((safe_lshift_func_int16_t_s_u_2_3 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4;
	else if ((safe_lshift_func_int16_t_s_u_2_3 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__4_3;
LEGUP_F_safe_lshift_func_int16_t_s_u_BB__4_3:
	if ((safe_lshift_func_int16_t_s_u_4_7 == 1'd1))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4;
	else if ((safe_lshift_func_int16_t_s_u_4_7 == 1'd0))
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__10_5;
LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4:
		next_state = LEGUP_F_safe_lshift_func_int16_t_s_u_BB__13_6;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %0*/
	/*   %1 = icmp slt i16 %left, 0*/
		safe_lshift_func_int16_t_s_u_0_1 = ($signed(arg_left) < $signed(16'd0));
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %2*/
	/*   %3 = icmp ugt i32 %right, 31*/
		safe_lshift_func_int16_t_s_u_2_3 = (arg_right > 32'd31);
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %4*/
	/*   %5 = sext i16 %left to i32*/
		safe_lshift_func_int16_t_s_u_4_5 = $signed(arg_left);
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %4*/
	/*   %6 = lshr i32 32767, %right*/
		safe_lshift_func_int16_t_s_u_4_6 = (32'd32767 >>> (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %4*/
	/*   %7 = icmp sgt i32 %5, %6*/
		safe_lshift_func_int16_t_s_u_4_7 = ($signed(safe_lshift_func_int16_t_s_u_4_5) > $signed(safe_lshift_func_int16_t_s_u_4_6));
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %8*/
	/*   %9 = sext i16 %left to i32*/
		safe_lshift_func_int16_t_s_u_8_9 = $signed(arg_left);
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %10*/
	/*   %11 = sext i16 %left to i32*/
		safe_lshift_func_int16_t_s_u_10_11 = $signed(arg_left);
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %10*/
	/*   %12 = shl i32 %11, %right*/
		safe_lshift_func_int16_t_s_u_10_12 = (safe_lshift_func_int16_t_s_u_10_11 <<< (arg_right % 32));
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_int16_t_s_u_13_14 = safe_lshift_func_int16_t_s_u_8_9;
	end
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	else /* if (((cur_state == LEGUP_F_safe_lshift_func_int16_t_s_u_BB__10_5) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_lshift_func_int16_t_s_u_13_14 = safe_lshift_func_int16_t_s_u_10_12;
	end
end
always @(posedge clk) begin
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_int16_t_s_u_BB__8_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_int16_t_s_u_13_14_reg <= safe_lshift_func_int16_t_s_u_13_14;
		if (start == 1'b0 && ^(safe_lshift_func_int16_t_s_u_13_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_13_14_reg"); $finish; end
	end
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   %14 = phi i32 [ %9, %8 ], [ %12, %10 ]*/
	if (((cur_state == LEGUP_F_safe_lshift_func_int16_t_s_u_BB__10_5) & (memory_controller_waitrequest == 1'd0))) begin
		safe_lshift_func_int16_t_s_u_13_14_reg <= safe_lshift_func_int16_t_s_u_13_14;
		if (start == 1'b0 && ^(safe_lshift_func_int16_t_s_u_13_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_13_14_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   %15 = trunc i32 %14 to i16*/
		safe_lshift_func_int16_t_s_u_13_15 = safe_lshift_func_int16_t_s_u_13_14_reg[15:0];
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   ret i16 %15*/
	if ((cur_state == LEGUP_F_safe_lshift_func_int16_t_s_u_BB__13_6)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_lshift_func_int16_t_s_u: %13*/
	/*   ret i16 %15*/
	if ((cur_state == LEGUP_F_safe_lshift_func_int16_t_s_u_BB__13_6)) begin
		return_val <= safe_lshift_func_int16_t_s_u_13_15;
		if (start == 1'b0 && ^(safe_lshift_func_int16_t_s_u_13_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_mod_func_int16_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__0_1 = 6'd1;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__2_2 = 6'd2;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__4_3 = 6'd3;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__6_4 = 6'd4;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_5 = 6'd5;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_6 = 6'd6;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_7 = 6'd7;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_8 = 6'd8;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_9 = 6'd9;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_10 = 6'd10;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_11 = 6'd11;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_12 = 6'd12;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_13 = 6'd13;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_14 = 6'd14;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_15 = 6'd15;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_16 = 6'd16;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_17 = 6'd17;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_18 = 6'd18;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_19 = 6'd19;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_20 = 6'd20;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_21 = 6'd21;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_22 = 6'd22;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_23 = 6'd23;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_24 = 6'd24;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_25 = 6'd25;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_26 = 6'd26;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_27 = 6'd27;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_28 = 6'd28;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_29 = 6'd29;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_30 = 6'd30;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_31 = 6'd31;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_32 = 6'd32;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_33 = 6'd33;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_34 = 6'd34;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_35 = 6'd35;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_36 = 6'd36;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_37 = 6'd37;
parameter [5:0] LEGUP_F_safe_mod_func_int16_t_s_s_BB__12_38 = 6'd38;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_si1;
input [15:0] arg_si2;
reg [5:0] cur_state;
reg [5:0] next_state;
reg  safe_mod_func_int16_t_s_s_0_1;
reg  safe_mod_func_int16_t_s_s_2_3;
reg  safe_mod_func_int16_t_s_s_4_5;
reg [31:0] safe_mod_func_int16_t_s_s_6_7;
reg [31:0] safe_mod_func_int16_t_s_s_8_9;
reg [31:0] safe_mod_func_int16_t_s_s_8_10;
reg [31:0] safe_mod_func_int16_t_s_s_8_11;
reg [31:0] safe_mod_func_int16_t_s_s_12_13;
reg [31:0] safe_mod_func_int16_t_s_s_12_13_reg;
reg [15:0] safe_mod_func_int16_t_s_s_12_14;
reg [31:0] safe_mod_func_int16_t_s_s_signed_modulus_32_0_op0;
reg [31:0] safe_mod_func_int16_t_s_s_signed_modulus_32_0_op1;
wire [31:0] lpm_divide_safe_mod_func_int16_t_s_s_8_11_temp_out;
wire [31:0] safe_mod_func_int16_t_s_s_8_11_unused;
reg  lpm_divide_safe_mod_func_int16_t_s_s_8_11_en;
reg [31:0] lpm_divide_safe_mod_func_int16_t_s_s_8_11_out;
reg [31:0] safe_mod_func_int16_t_s_s_signed_modulus_32_0;

/*   %11 = srem i32 %9, %10*/
lpm_divide lpm_divide_safe_mod_func_int16_t_s_s_8_11 (
	.quotient (safe_mod_func_int16_t_s_s_8_11_unused),
	.remain (lpm_divide_safe_mod_func_int16_t_s_s_8_11_temp_out),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_safe_mod_func_int16_t_s_s_8_11_en),
	.numer (safe_mod_func_int16_t_s_s_signed_modulus_32_0_op0),
	.denom (safe_mod_func_int16_t_s_s_signed_modulus_32_0_op1)
);

defparam
	lpm_divide_safe_mod_func_int16_t_s_s_8_11.lpm_pipeline = 32,
	lpm_divide_safe_mod_func_int16_t_s_s_8_11.lpm_widthn = 32,
	lpm_divide_safe_mod_func_int16_t_s_s_8_11.lpm_widthd = 32,
	lpm_divide_safe_mod_func_int16_t_s_s_8_11.lpm_drepresentation = "SIGNED",
	lpm_divide_safe_mod_func_int16_t_s_s_8_11.lpm_nrepresentation = "SIGNED",
	lpm_divide_safe_mod_func_int16_t_s_s_8_11.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__0_1;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__0_1:
	if ((safe_mod_func_int16_t_s_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__6_4;
	else if ((safe_mod_func_int16_t_s_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__2_2;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__12_38:
		next_state = LEGUP_0;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__2_2:
	if ((safe_mod_func_int16_t_s_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__4_3;
	else if ((safe_mod_func_int16_t_s_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_5;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__4_3:
	if ((safe_mod_func_int16_t_s_s_4_5 == 1'd1))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__6_4;
	else if ((safe_mod_func_int16_t_s_s_4_5 == 1'd0))
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_5;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__6_4:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__12_38;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_10:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_11;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_11:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_12;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_12:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_13;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_13:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_14;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_14:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_15;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_15:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_16;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_16:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_17;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_17:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_18;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_18:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_19;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_19:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_20;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_20:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_21;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_21:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_22;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_22:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_23;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_23:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_24;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_24:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_25;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_25:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_26;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_26:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_27;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_27:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_28;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_28:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_29;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_29:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_30;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_30:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_31;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_31:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_32;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_32:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_33;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_33:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_34;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_34:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_35;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_35:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_36;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_36:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_37;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_37:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__12_38;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_5:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_6;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_6:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_7;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_7:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_8;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_8:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_9;
LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_9:
		next_state = LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %0*/
	/*   %1 = icmp eq i16 %si2, 0*/
		safe_mod_func_int16_t_s_s_0_1 = (arg_si2 == 16'd0);
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %2*/
	/*   %3 = icmp eq i16 %si1, -32768*/
		safe_mod_func_int16_t_s_s_2_3 = (arg_si1 == -16'd32768);
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %4*/
	/*   %5 = icmp eq i16 %si2, -1*/
		safe_mod_func_int16_t_s_s_4_5 = (arg_si2 == -16'd1);
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %6*/
	/*   %7 = sext i16 %si1 to i32*/
		safe_mod_func_int16_t_s_s_6_7 = $signed(arg_si1);
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %8*/
	/*   %9 = sext i16 %si1 to i32*/
		safe_mod_func_int16_t_s_s_8_9 = $signed(arg_si1);
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %8*/
	/*   %10 = sext i16 %si2 to i32*/
		safe_mod_func_int16_t_s_s_8_10 = $signed(arg_si2);
end
always @(*) begin
	safe_mod_func_int16_t_s_s_8_11 = safe_mod_func_int16_t_s_s_signed_modulus_32_0;
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_int16_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_int16_t_s_s_12_13 = safe_mod_func_int16_t_s_s_6_7;
	end
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	else /* if (((cur_state == LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_37) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_mod_func_int16_t_s_s_12_13 = safe_mod_func_int16_t_s_s_8_11;
	end
end
always @(posedge clk) begin
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_int16_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_int16_t_s_s_12_13_reg <= safe_mod_func_int16_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_mod_func_int16_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_12_13_reg"); $finish; end
	end
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_mod_func_int16_t_s_s_BB__8_37) & (memory_controller_waitrequest == 1'd0))) begin
		safe_mod_func_int16_t_s_s_12_13_reg <= safe_mod_func_int16_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_mod_func_int16_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_12_13_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   %14 = trunc i32 %13 to i16*/
		safe_mod_func_int16_t_s_s_12_14 = safe_mod_func_int16_t_s_s_12_13_reg[15:0];
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %8*/
	/*   %11 = srem i32 %9, %10*/
		safe_mod_func_int16_t_s_s_signed_modulus_32_0_op0 = safe_mod_func_int16_t_s_s_8_9;
end
always @(*) begin
	/* safe_mod_func_int16_t_s_s: %8*/
	/*   %11 = srem i32 %9, %10*/
		safe_mod_func_int16_t_s_s_signed_modulus_32_0_op1 = safe_mod_func_int16_t_s_s_8_10;
end
always @(*) begin
	lpm_divide_safe_mod_func_int16_t_s_s_8_11_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_safe_mod_func_int16_t_s_s_8_11_out = lpm_divide_safe_mod_func_int16_t_s_s_8_11_temp_out;
end
always @(*) begin
	safe_mod_func_int16_t_s_s_signed_modulus_32_0 = lpm_divide_safe_mod_func_int16_t_s_s_8_11_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   ret i16 %14*/
	if ((cur_state == LEGUP_F_safe_mod_func_int16_t_s_s_BB__12_38)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_mod_func_int16_t_s_s: %12*/
	/*   ret i16 %14*/
	if ((cur_state == LEGUP_F_safe_mod_func_int16_t_s_s_BB__12_38)) begin
		return_val <= safe_mod_func_int16_t_s_s_12_14;
		if (start == 1'b0 && ^(safe_mod_func_int16_t_s_s_12_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_div_func_int8_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__0_1 = 6'd1;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__2_2 = 6'd2;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__4_3 = 6'd3;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__6_4 = 6'd4;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_5 = 6'd5;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_6 = 6'd6;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_7 = 6'd7;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_8 = 6'd8;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_9 = 6'd9;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_10 = 6'd10;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_11 = 6'd11;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_12 = 6'd12;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_13 = 6'd13;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_14 = 6'd14;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_15 = 6'd15;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_16 = 6'd16;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_17 = 6'd17;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_18 = 6'd18;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_19 = 6'd19;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_20 = 6'd20;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_21 = 6'd21;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_22 = 6'd22;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_23 = 6'd23;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_24 = 6'd24;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_25 = 6'd25;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_26 = 6'd26;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_27 = 6'd27;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_28 = 6'd28;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_29 = 6'd29;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_30 = 6'd30;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_31 = 6'd31;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_32 = 6'd32;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_33 = 6'd33;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_34 = 6'd34;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_35 = 6'd35;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_36 = 6'd36;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__8_37 = 6'd37;
parameter [5:0] LEGUP_F_safe_div_func_int8_t_s_s_BB__12_38 = 6'd38;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_si1;
input [7:0] arg_si2;
reg [5:0] cur_state;
reg [5:0] next_state;
reg  safe_div_func_int8_t_s_s_0_1;
reg  safe_div_func_int8_t_s_s_2_3;
reg  safe_div_func_int8_t_s_s_4_5;
reg [31:0] safe_div_func_int8_t_s_s_6_7;
reg [31:0] safe_div_func_int8_t_s_s_8_9;
reg [31:0] safe_div_func_int8_t_s_s_8_10;
reg [31:0] safe_div_func_int8_t_s_s_8_11;
reg [31:0] safe_div_func_int8_t_s_s_12_13;
reg [31:0] safe_div_func_int8_t_s_s_12_13_reg;
reg [7:0] safe_div_func_int8_t_s_s_12_14;
reg [31:0] safe_div_func_int8_t_s_s_signed_divide_32_0_op0;
reg [31:0] safe_div_func_int8_t_s_s_signed_divide_32_0_op1;
wire [31:0] lpm_divide_safe_div_func_int8_t_s_s_8_11_temp_out;
wire [31:0] safe_div_func_int8_t_s_s_8_11_unused;
reg  lpm_divide_safe_div_func_int8_t_s_s_8_11_en;
reg [31:0] lpm_divide_safe_div_func_int8_t_s_s_8_11_out;
reg [31:0] safe_div_func_int8_t_s_s_signed_divide_32_0;

/*   %11 = sdiv i32 %9, %10*/
lpm_divide lpm_divide_safe_div_func_int8_t_s_s_8_11 (
	.quotient (lpm_divide_safe_div_func_int8_t_s_s_8_11_temp_out),
	.remain (safe_div_func_int8_t_s_s_8_11_unused),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_safe_div_func_int8_t_s_s_8_11_en),
	.numer (safe_div_func_int8_t_s_s_signed_divide_32_0_op0),
	.denom (safe_div_func_int8_t_s_s_signed_divide_32_0_op1)
);

defparam
	lpm_divide_safe_div_func_int8_t_s_s_8_11.lpm_pipeline = 32,
	lpm_divide_safe_div_func_int8_t_s_s_8_11.lpm_widthn = 32,
	lpm_divide_safe_div_func_int8_t_s_s_8_11.lpm_widthd = 32,
	lpm_divide_safe_div_func_int8_t_s_s_8_11.lpm_drepresentation = "SIGNED",
	lpm_divide_safe_div_func_int8_t_s_s_8_11.lpm_nrepresentation = "SIGNED",
	lpm_divide_safe_div_func_int8_t_s_s_8_11.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__0_1;
LEGUP_F_safe_div_func_int8_t_s_s_BB__0_1:
	if ((safe_div_func_int8_t_s_s_0_1 == 1'd1))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__6_4;
	else if ((safe_div_func_int8_t_s_s_0_1 == 1'd0))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__2_2;
LEGUP_F_safe_div_func_int8_t_s_s_BB__12_38:
		next_state = LEGUP_0;
LEGUP_F_safe_div_func_int8_t_s_s_BB__2_2:
	if ((safe_div_func_int8_t_s_s_2_3 == 1'd1))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__4_3;
	else if ((safe_div_func_int8_t_s_s_2_3 == 1'd0))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_5;
LEGUP_F_safe_div_func_int8_t_s_s_BB__4_3:
	if ((safe_div_func_int8_t_s_s_4_5 == 1'd1))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__6_4;
	else if ((safe_div_func_int8_t_s_s_4_5 == 1'd0))
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_5;
LEGUP_F_safe_div_func_int8_t_s_s_BB__6_4:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__12_38;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_10:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_11;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_11:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_12;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_12:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_13;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_13:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_14;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_14:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_15;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_15:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_16;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_16:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_17;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_17:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_18;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_18:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_19;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_19:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_20;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_20:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_21;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_21:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_22;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_22:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_23;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_23:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_24;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_24:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_25;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_25:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_26;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_26:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_27;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_27:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_28;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_28:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_29;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_29:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_30;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_30:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_31;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_31:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_32;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_32:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_33;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_33:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_34;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_34:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_35;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_35:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_36;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_36:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_37;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_37:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__12_38;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_5:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_6;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_6:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_7;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_7:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_8;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_8:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_9;
LEGUP_F_safe_div_func_int8_t_s_s_BB__8_9:
		next_state = LEGUP_F_safe_div_func_int8_t_s_s_BB__8_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %0*/
	/*   %1 = icmp eq i8 %si2, 0*/
		safe_div_func_int8_t_s_s_0_1 = (arg_si2 == 8'd0);
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %2*/
	/*   %3 = icmp eq i8 %si1, -128*/
		safe_div_func_int8_t_s_s_2_3 = (arg_si1 == -8'd128);
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %4*/
	/*   %5 = icmp eq i8 %si2, -1*/
		safe_div_func_int8_t_s_s_4_5 = (arg_si2 == -8'd1);
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %6*/
	/*   %7 = sext i8 %si1 to i32*/
		safe_div_func_int8_t_s_s_6_7 = $signed(arg_si1);
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %8*/
	/*   %9 = sext i8 %si1 to i32*/
		safe_div_func_int8_t_s_s_8_9 = $signed(arg_si1);
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %8*/
	/*   %10 = sext i8 %si2 to i32*/
		safe_div_func_int8_t_s_s_8_10 = $signed(arg_si2);
end
always @(*) begin
	safe_div_func_int8_t_s_s_8_11 = safe_div_func_int8_t_s_s_signed_divide_32_0;
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_int8_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_int8_t_s_s_12_13 = safe_div_func_int8_t_s_s_6_7;
	end
	/* safe_div_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	else /* if (((cur_state == LEGUP_F_safe_div_func_int8_t_s_s_BB__8_37) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_div_func_int8_t_s_s_12_13 = safe_div_func_int8_t_s_s_8_11;
	end
end
always @(posedge clk) begin
	/* safe_div_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_int8_t_s_s_BB__6_4) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_int8_t_s_s_12_13_reg <= safe_div_func_int8_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_div_func_int8_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_12_13_reg"); $finish; end
	end
	/* safe_div_func_int8_t_s_s: %12*/
	/*   %13 = phi i32 [ %7, %6 ], [ %11, %8 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_int8_t_s_s_BB__8_37) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_int8_t_s_s_12_13_reg <= safe_div_func_int8_t_s_s_12_13;
		if (start == 1'b0 && ^(safe_div_func_int8_t_s_s_12_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_12_13_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %12*/
	/*   %14 = trunc i32 %13 to i8*/
		safe_div_func_int8_t_s_s_12_14 = safe_div_func_int8_t_s_s_12_13_reg[7:0];
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %8*/
	/*   %11 = sdiv i32 %9, %10*/
		safe_div_func_int8_t_s_s_signed_divide_32_0_op0 = safe_div_func_int8_t_s_s_8_9;
end
always @(*) begin
	/* safe_div_func_int8_t_s_s: %8*/
	/*   %11 = sdiv i32 %9, %10*/
		safe_div_func_int8_t_s_s_signed_divide_32_0_op1 = safe_div_func_int8_t_s_s_8_10;
end
always @(*) begin
	lpm_divide_safe_div_func_int8_t_s_s_8_11_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_safe_div_func_int8_t_s_s_8_11_out = lpm_divide_safe_div_func_int8_t_s_s_8_11_temp_out;
end
always @(*) begin
	safe_div_func_int8_t_s_s_signed_divide_32_0 = lpm_divide_safe_div_func_int8_t_s_s_8_11_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_div_func_int8_t_s_s: %12*/
	/*   ret i8 %14*/
	if ((cur_state == LEGUP_F_safe_div_func_int8_t_s_s_BB__12_38)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_div_func_int8_t_s_s: %12*/
	/*   ret i8 %14*/
	if ((cur_state == LEGUP_F_safe_div_func_int8_t_s_s_BB__12_38)) begin
		return_val <= safe_div_func_int8_t_s_s_12_14;
		if (start == 1'b0 && ^(safe_div_func_int8_t_s_s_12_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_sub_func_int16_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_sub_func_int16_t_s_s_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_si1;
input [15:0] arg_si2;
reg  cur_state;
reg  next_state;
reg [15:0] safe_sub_func_int16_t_s_s_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_sub_func_int16_t_s_s_BB__0_1;
LEGUP_F_safe_sub_func_int16_t_s_s_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_sub_func_int16_t_s_s: %0*/
	/*   %1 = sub i16 %si1, %si2*/
		safe_sub_func_int16_t_s_s_0_1 = (arg_si1 - arg_si2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_sub_func_int16_t_s_s: %0*/
	/*   ret i16 %1*/
	if ((cur_state == LEGUP_F_safe_sub_func_int16_t_s_s_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_sub_func_int16_t_s_s: %0*/
	/*   ret i16 %1*/
	if ((cur_state == LEGUP_F_safe_sub_func_int16_t_s_s_BB__0_1)) begin
		return_val <= safe_sub_func_int16_t_s_s_0_1;
		if (start == 1'b0 && ^(safe_sub_func_int16_t_s_s_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_sub_func_int8_t_s_s
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_si1,
	arg_si2
);

parameter  LEGUP_0 = 1'd0;
parameter  LEGUP_F_safe_sub_func_int8_t_s_s_BB__0_1 = 1'd1;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
input [7:0] arg_si1;
input [7:0] arg_si2;
reg  cur_state;
reg  next_state;
reg [7:0] safe_sub_func_int8_t_s_s_0_1;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_sub_func_int8_t_s_s_BB__0_1;
LEGUP_F_safe_sub_func_int8_t_s_s_BB__0_1:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_sub_func_int8_t_s_s: %0*/
	/*   %1 = sub i8 %si1, %si2*/
		safe_sub_func_int8_t_s_s_0_1 = (arg_si1 - arg_si2);
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_sub_func_int8_t_s_s: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_sub_func_int8_t_s_s_BB__0_1)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_sub_func_int8_t_s_s: %0*/
	/*   ret i8 %1*/
	if ((cur_state == LEGUP_F_safe_sub_func_int8_t_s_s_BB__0_1)) begin
		return_val <= safe_sub_func_int8_t_s_s_0_1;
		if (start == 1'b0 && ^(safe_sub_func_int8_t_s_s_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module safe_div_func_uint16_t_u_u
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_ui1,
	arg_ui2
);

parameter [4:0] LEGUP_0 = 5'd0;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__0_1 = 5'd1;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__2_2 = 5'd2;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_3 = 5'd3;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_4 = 5'd4;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_5 = 5'd5;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_6 = 5'd6;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_7 = 5'd7;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_8 = 5'd8;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_9 = 5'd9;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_10 = 5'd10;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_11 = 5'd11;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_12 = 5'd12;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_13 = 5'd13;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_14 = 5'd14;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_15 = 5'd15;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_16 = 5'd16;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_17 = 5'd17;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_18 = 5'd18;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_19 = 5'd19;
parameter [4:0] LEGUP_F_safe_div_func_uint16_t_u_u_BB__4_20 = 5'd20;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_ui1;
input [15:0] arg_ui2;
reg [4:0] cur_state;
reg [4:0] next_state;
reg  safe_div_func_uint16_t_u_u_0_1;
reg [15:0] safe_div_func_uint16_t_u_u_3_div;
reg [15:0] safe_div_func_uint16_t_u_u_4_in;
reg [15:0] safe_div_func_uint16_t_u_u_4_in_reg;
reg [15:0] safe_div_func_uint16_t_u_u_unsigned_divide_16_0_op0;
reg [15:0] safe_div_func_uint16_t_u_u_unsigned_divide_16_0_op1;
wire [15:0] lpm_divide_safe_div_func_uint16_t_u_u_3_div_temp_out;
wire [15:0] safe_div_func_uint16_t_u_u_3_div_unused;
reg  lpm_divide_safe_div_func_uint16_t_u_u_3_div_en;
reg [15:0] lpm_divide_safe_div_func_uint16_t_u_u_3_div_out;
reg [15:0] safe_div_func_uint16_t_u_u_unsigned_divide_16_0;

/*   %div = udiv i16 %ui1, %ui2*/
lpm_divide lpm_divide_safe_div_func_uint16_t_u_u_3_div (
	.quotient (lpm_divide_safe_div_func_uint16_t_u_u_3_div_temp_out),
	.remain (safe_div_func_uint16_t_u_u_3_div_unused),
	.clock (clk),
	.aclr (1'd0),
	.clken (lpm_divide_safe_div_func_uint16_t_u_u_3_div_en),
	.numer (safe_div_func_uint16_t_u_u_unsigned_divide_16_0_op0),
	.denom (safe_div_func_uint16_t_u_u_unsigned_divide_16_0_op1)
);

defparam
	lpm_divide_safe_div_func_uint16_t_u_u_3_div.lpm_pipeline = 16,
	lpm_divide_safe_div_func_uint16_t_u_u_3_div.lpm_widthn = 16,
	lpm_divide_safe_div_func_uint16_t_u_u_3_div.lpm_widthd = 16,
	lpm_divide_safe_div_func_uint16_t_u_u_3_div.lpm_drepresentation = "UNSIGNED",
	lpm_divide_safe_div_func_uint16_t_u_u_3_div.lpm_nrepresentation = "UNSIGNED",
	lpm_divide_safe_div_func_uint16_t_u_u_3_div.lpm_hint = "LPM_REMAINDERPOSITIVE=FALSE";


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__0_1;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__0_1:
	if ((safe_div_func_uint16_t_u_u_0_1 == 1'd1))
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__2_2;
	else if ((safe_div_func_uint16_t_u_u_0_1 == 1'd0))
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_3;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__2_2:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__4_20;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_10:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_11;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_11:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_12;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_12:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_13;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_13:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_14;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_14:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_15;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_15:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_16;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_16:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_17;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_17:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_18;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_18:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_19;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_19:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__4_20;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_3:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_4;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_4:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_5;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_5:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_6;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_6:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_7;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_7:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_8;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_8:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_9;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_9:
		next_state = LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_10;
LEGUP_F_safe_div_func_uint16_t_u_u_BB__4_20:
		next_state = LEGUP_0;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* safe_div_func_uint16_t_u_u: %0*/
	/*   %1 = icmp eq i16 %ui2, 0*/
		safe_div_func_uint16_t_u_u_0_1 = (arg_ui2 == 16'd0);
end
always @(*) begin
	safe_div_func_uint16_t_u_u_3_div = safe_div_func_uint16_t_u_u_unsigned_divide_16_0;
end
always @(*) begin
	/* safe_div_func_uint16_t_u_u: %4*/
	/*   %.in = phi i16 [ %ui1, %2 ], [ %div, %3 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_uint16_t_u_u_BB__2_2) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_uint16_t_u_u_4_in = arg_ui1;
	end
	/* safe_div_func_uint16_t_u_u: %4*/
	/*   %.in = phi i16 [ %ui1, %2 ], [ %div, %3 ]*/
	else /* if (((cur_state == LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_19) & (memory_controller_waitrequest == 1'd0))) */ begin
		safe_div_func_uint16_t_u_u_4_in = safe_div_func_uint16_t_u_u_3_div;
	end
end
always @(posedge clk) begin
	/* safe_div_func_uint16_t_u_u: %4*/
	/*   %.in = phi i16 [ %ui1, %2 ], [ %div, %3 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_uint16_t_u_u_BB__2_2) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_uint16_t_u_u_4_in_reg <= safe_div_func_uint16_t_u_u_4_in;
		if (start == 1'b0 && ^(safe_div_func_uint16_t_u_u_4_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_4_in_reg"); $finish; end
	end
	/* safe_div_func_uint16_t_u_u: %4*/
	/*   %.in = phi i16 [ %ui1, %2 ], [ %div, %3 ]*/
	if (((cur_state == LEGUP_F_safe_div_func_uint16_t_u_u_BB__3_19) & (memory_controller_waitrequest == 1'd0))) begin
		safe_div_func_uint16_t_u_u_4_in_reg <= safe_div_func_uint16_t_u_u_4_in;
		if (start == 1'b0 && ^(safe_div_func_uint16_t_u_u_4_in) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_4_in_reg"); $finish; end
	end
end
always @(*) begin
	/* safe_div_func_uint16_t_u_u: %3*/
	/*   %div = udiv i16 %ui1, %ui2*/
		safe_div_func_uint16_t_u_u_unsigned_divide_16_0_op0 = arg_ui1;
end
always @(*) begin
	/* safe_div_func_uint16_t_u_u: %3*/
	/*   %div = udiv i16 %ui1, %ui2*/
		safe_div_func_uint16_t_u_u_unsigned_divide_16_0_op1 = arg_ui2;
end
always @(*) begin
	lpm_divide_safe_div_func_uint16_t_u_u_3_div_en = (memory_controller_waitrequest == 1'd0);
end
always @(*) begin
	lpm_divide_safe_div_func_uint16_t_u_u_3_div_out = lpm_divide_safe_div_func_uint16_t_u_u_3_div_temp_out;
end
always @(*) begin
	safe_div_func_uint16_t_u_u_unsigned_divide_16_0 = lpm_divide_safe_div_func_uint16_t_u_u_3_div_out;
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* safe_div_func_uint16_t_u_u: %4*/
	/*   ret i16 %.in*/
	if ((cur_state == LEGUP_F_safe_div_func_uint16_t_u_u_BB__4_20)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* safe_div_func_uint16_t_u_u: %4*/
	/*   ret i16 %.in*/
	if ((cur_state == LEGUP_F_safe_div_func_uint16_t_u_u_BB__4_20)) begin
		return_val <= safe_div_func_uint16_t_u_u_4_in_reg;
		if (start == 1'b0 && ^(safe_div_func_uint16_t_u_u_4_in_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module legup_memcpy_2
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_d,
	arg_s,
	arg_n
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__0_2 = 4'd2;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__0_3 = 4'd3;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__5_4 = 4'd4;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__5_5 = 4'd5;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__5_6 = 4'd6;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__5_7 = 4'd7;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__9_8 = 4'd8;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__9_9 = 4'd9;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__9_10 = 4'd10;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__9_11 = 4'd11;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__9_12 = 4'd12;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__9_13 = 4'd13;
parameter [3:0] LEGUP_F_legup_memcpy_2_BB__15_14 = 4'd14;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_d;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_s;
input [31:0] arg_n;
reg [3:0] cur_state;
reg [3:0] next_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_0_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_0_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_0_3_reg;
reg [31:0] legup_memcpy_2_0_4;
reg [31:0] legup_memcpy_2_0_4_reg;
reg [31:0] legup_memcpy_2_5_6;
reg [31:0] legup_memcpy_2_5_7;
reg  legup_memcpy_2_5_8;
reg  legup_memcpy_2_5_8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_9_10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_9_11;
reg [15:0] legup_memcpy_2_9_12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_9_13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_9_13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_9_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_9_14_reg;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_legup_memcpy_2_BB__0_1;
LEGUP_F_legup_memcpy_2_BB__0_1:
		next_state = LEGUP_F_legup_memcpy_2_BB__0_2;
LEGUP_F_legup_memcpy_2_BB__0_2:
		next_state = LEGUP_F_legup_memcpy_2_BB__0_3;
LEGUP_F_legup_memcpy_2_BB__0_3:
		next_state = LEGUP_F_legup_memcpy_2_BB__5_4;
LEGUP_F_legup_memcpy_2_BB__15_14:
		next_state = LEGUP_0;
LEGUP_F_legup_memcpy_2_BB__5_4:
		next_state = LEGUP_F_legup_memcpy_2_BB__5_5;
LEGUP_F_legup_memcpy_2_BB__5_5:
		next_state = LEGUP_F_legup_memcpy_2_BB__5_6;
LEGUP_F_legup_memcpy_2_BB__5_6:
		next_state = LEGUP_F_legup_memcpy_2_BB__5_7;
LEGUP_F_legup_memcpy_2_BB__5_7:
	if ((legup_memcpy_2_5_8_reg == 1'd1))
		next_state = LEGUP_F_legup_memcpy_2_BB__15_14;
	else if ((legup_memcpy_2_5_8_reg == 1'd0))
		next_state = LEGUP_F_legup_memcpy_2_BB__9_8;
LEGUP_F_legup_memcpy_2_BB__9_10:
		next_state = LEGUP_F_legup_memcpy_2_BB__9_11;
LEGUP_F_legup_memcpy_2_BB__9_11:
		next_state = LEGUP_F_legup_memcpy_2_BB__9_12;
LEGUP_F_legup_memcpy_2_BB__9_12:
		next_state = LEGUP_F_legup_memcpy_2_BB__9_13;
LEGUP_F_legup_memcpy_2_BB__9_13:
		next_state = LEGUP_F_legup_memcpy_2_BB__5_4;
LEGUP_F_legup_memcpy_2_BB__9_8:
		next_state = LEGUP_F_legup_memcpy_2_BB__9_9;
LEGUP_F_legup_memcpy_2_BB__9_9:
		next_state = LEGUP_F_legup_memcpy_2_BB__9_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* legup_memcpy_2: %0*/
	/*   %2 = bitcast i8* %d to i16**/
		legup_memcpy_2_0_2 = arg_d;
end
always @(*) begin
	/* legup_memcpy_2: %0*/
	/*   %3 = bitcast i8* %s to i16**/
		legup_memcpy_2_0_3 = arg_s;
end
always @(posedge clk) begin
	/* legup_memcpy_2: %0*/
	/*   %3 = bitcast i8* %s to i16**/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		legup_memcpy_2_0_3_reg <= legup_memcpy_2_0_3;
		if (start == 1'b0 && ^(legup_memcpy_2_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_0_3_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_2: %0*/
	/*   %4 = lshr i32 %n, 1*/
		legup_memcpy_2_0_4 = (arg_n >>> (32'd1 % 32));
end
always @(posedge clk) begin
	/* legup_memcpy_2: %0*/
	/*   %4 = lshr i32 %n, 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		legup_memcpy_2_0_4_reg <= legup_memcpy_2_0_4;
		if (start == 1'b0 && ^(legup_memcpy_2_0_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_0_4_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_2: %5*/
	/*   %6 = load i32* %1, align 4*/
		legup_memcpy_2_5_6 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* legup_memcpy_2: %5*/
	/*   %7 = add i32 %6, -1*/
		legup_memcpy_2_5_7 = (legup_memcpy_2_5_6 + -32'd1);
end
always @(*) begin
	/* legup_memcpy_2: %5*/
	/*   %8 = icmp eq i32 %6, 0*/
		legup_memcpy_2_5_8 = (legup_memcpy_2_5_6 == 32'd0);
end
always @(posedge clk) begin
	/* legup_memcpy_2: %5*/
	/*   %8 = icmp eq i32 %6, 0*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_6)) begin
		legup_memcpy_2_5_8_reg <= legup_memcpy_2_5_8;
		if (start == 1'b0 && ^(legup_memcpy_2_5_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_5_8_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_2: %9*/
	/*   %10 = load i16** %st, align 4*/
		legup_memcpy_2_9_10 = memory_controller_out_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(*) begin
	/* legup_memcpy_2: %9*/
	/*   %11 = getelementptr inbounds i16* %10, i32 1*/
		legup_memcpy_2_9_11 = (legup_memcpy_2_9_10 + (2 * 32'd1));
end
always @(*) begin
	/* legup_memcpy_2: %9*/
	/*   %12 = load i16* %10, align 2*/
		legup_memcpy_2_9_12 = memory_controller_out_b[15:0];
end
always @(*) begin
	/* legup_memcpy_2: %9*/
	/*   %13 = load i16** %dt, align 4*/
		legup_memcpy_2_9_13 = memory_controller_out_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(posedge clk) begin
	/* legup_memcpy_2: %9*/
	/*   %13 = load i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		legup_memcpy_2_9_13_reg <= legup_memcpy_2_9_13;
		if (start == 1'b0 && ^(legup_memcpy_2_9_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_9_13_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_2: %9*/
	/*   %14 = getelementptr inbounds i16* %13, i32 1*/
		legup_memcpy_2_9_14 = (legup_memcpy_2_9_13 + (2 * 32'd1));
end
always @(posedge clk) begin
	/* legup_memcpy_2: %9*/
	/*   %14 = getelementptr inbounds i16* %13, i32 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		legup_memcpy_2_9_14_reg <= legup_memcpy_2_9_14;
		if (start == 1'b0 && ^(legup_memcpy_2_9_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_9_14_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* legup_memcpy_2: %15*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__15_14)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_4)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_6)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   %10 = load i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %11, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16 %12, i16* %13, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_12)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_address_a = `TAG_legup_memcpy_2_0_1_a;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_address_a = `TAG_legup_memcpy_2_0_1_a;
	end
	/* legup_memcpy_2: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_4)) begin
		memory_controller_address_a = `TAG_legup_memcpy_2_0_1_a;
	end
	/* legup_memcpy_2: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_6)) begin
		memory_controller_address_a = `TAG_legup_memcpy_2_0_1_a;
	end
	/* legup_memcpy_2: %9*/
	/*   %10 = load i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_address_a = `TAG_legup_memcpy_2_0_st_a;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %11, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_address_a = `TAG_legup_memcpy_2_0_st_a;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16 %12, i16* %13, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_12)) begin
		memory_controller_address_a = legup_memcpy_2_9_13_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_4)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_2: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_6)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   %10 = load i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %11, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16 %12, i16* %13, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_12)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_in_a = arg_n;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_in_a = legup_memcpy_2_0_4_reg;
	end
	/* legup_memcpy_2: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_6)) begin
		memory_controller_in_a = legup_memcpy_2_5_7;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %11, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_in_a = legup_memcpy_2_9_11;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16 %12, i16* %13, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_12)) begin
		memory_controller_in_a = legup_memcpy_2_9_12;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_2: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_2: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_4)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_2: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__5_6)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_2: %9*/
	/*   %10 = load i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %11, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16 %12, i16* %13, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_12)) begin
		memory_controller_size_a = 2'd1;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %2, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %3, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   %13 = load i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   %12 = load i16* %10, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %14, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_11)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %2, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_address_b = `TAG_legup_memcpy_2_0_dt_a;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %3, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_address_b = `TAG_legup_memcpy_2_0_st_a;
	end
	/* legup_memcpy_2: %9*/
	/*   %13 = load i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_address_b = `TAG_legup_memcpy_2_0_dt_a;
	end
	/* legup_memcpy_2: %9*/
	/*   %12 = load i16* %10, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_address_b = legup_memcpy_2_9_10;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %14, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_11)) begin
		memory_controller_address_b = `TAG_legup_memcpy_2_0_dt_a;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %2, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %3, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   %13 = load i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_2: %9*/
	/*   %12 = load i16* %10, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %14, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_11)) begin
		memory_controller_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %2, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_in_b = legup_memcpy_2_0_2;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %3, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_in_b = legup_memcpy_2_0_3_reg;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %14, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_11)) begin
		memory_controller_in_b = legup_memcpy_2_9_14_reg;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %2, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_1)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_2: %0*/
	/*   store i16* %3, i16** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__0_2)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_2: %9*/
	/*   %13 = load i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_8)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_2: %9*/
	/*   %12 = load i16* %10, align 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_10)) begin
		memory_controller_size_b = 2'd1;
	end
	/* legup_memcpy_2: %9*/
	/*   store i16* %14, i16** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_2_BB__9_11)) begin
		memory_controller_size_b = 2'd2;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module legup_memcpy_4
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_d,
	arg_s,
	arg_n
);

parameter [3:0] LEGUP_0 = 4'd0;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__0_1 = 4'd1;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__0_2 = 4'd2;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__0_3 = 4'd3;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__5_4 = 4'd4;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__5_5 = 4'd5;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__5_6 = 4'd6;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__5_7 = 4'd7;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__9_8 = 4'd8;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__9_9 = 4'd9;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__9_10 = 4'd10;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__9_11 = 4'd11;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__9_12 = 4'd12;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__9_13 = 4'd13;
parameter [3:0] LEGUP_F_legup_memcpy_4_BB__15_14 = 4'd14;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_d;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_s;
input [31:0] arg_n;
reg [3:0] cur_state;
reg [3:0] next_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_0_2;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_0_3;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_0_3_reg;
reg [31:0] legup_memcpy_4_0_4;
reg [31:0] legup_memcpy_4_0_4_reg;
reg [31:0] legup_memcpy_4_5_6;
reg [31:0] legup_memcpy_4_5_7;
reg  legup_memcpy_4_5_8;
reg  legup_memcpy_4_5_8_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_9_10;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_9_11;
reg [31:0] legup_memcpy_4_9_12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_9_13;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_9_13_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_9_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_9_14_reg;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_legup_memcpy_4_BB__0_1;
LEGUP_F_legup_memcpy_4_BB__0_1:
		next_state = LEGUP_F_legup_memcpy_4_BB__0_2;
LEGUP_F_legup_memcpy_4_BB__0_2:
		next_state = LEGUP_F_legup_memcpy_4_BB__0_3;
LEGUP_F_legup_memcpy_4_BB__0_3:
		next_state = LEGUP_F_legup_memcpy_4_BB__5_4;
LEGUP_F_legup_memcpy_4_BB__15_14:
		next_state = LEGUP_0;
LEGUP_F_legup_memcpy_4_BB__5_4:
		next_state = LEGUP_F_legup_memcpy_4_BB__5_5;
LEGUP_F_legup_memcpy_4_BB__5_5:
		next_state = LEGUP_F_legup_memcpy_4_BB__5_6;
LEGUP_F_legup_memcpy_4_BB__5_6:
		next_state = LEGUP_F_legup_memcpy_4_BB__5_7;
LEGUP_F_legup_memcpy_4_BB__5_7:
	if ((legup_memcpy_4_5_8_reg == 1'd1))
		next_state = LEGUP_F_legup_memcpy_4_BB__15_14;
	else if ((legup_memcpy_4_5_8_reg == 1'd0))
		next_state = LEGUP_F_legup_memcpy_4_BB__9_8;
LEGUP_F_legup_memcpy_4_BB__9_10:
		next_state = LEGUP_F_legup_memcpy_4_BB__9_11;
LEGUP_F_legup_memcpy_4_BB__9_11:
		next_state = LEGUP_F_legup_memcpy_4_BB__9_12;
LEGUP_F_legup_memcpy_4_BB__9_12:
		next_state = LEGUP_F_legup_memcpy_4_BB__9_13;
LEGUP_F_legup_memcpy_4_BB__9_13:
		next_state = LEGUP_F_legup_memcpy_4_BB__5_4;
LEGUP_F_legup_memcpy_4_BB__9_8:
		next_state = LEGUP_F_legup_memcpy_4_BB__9_9;
LEGUP_F_legup_memcpy_4_BB__9_9:
		next_state = LEGUP_F_legup_memcpy_4_BB__9_10;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* legup_memcpy_4: %0*/
	/*   %2 = bitcast i8* %d to i32**/
		legup_memcpy_4_0_2 = arg_d;
end
always @(*) begin
	/* legup_memcpy_4: %0*/
	/*   %3 = bitcast i8* %s to i32**/
		legup_memcpy_4_0_3 = arg_s;
end
always @(posedge clk) begin
	/* legup_memcpy_4: %0*/
	/*   %3 = bitcast i8* %s to i32**/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		legup_memcpy_4_0_3_reg <= legup_memcpy_4_0_3;
		if (start == 1'b0 && ^(legup_memcpy_4_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_0_3_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_4: %0*/
	/*   %4 = lshr i32 %n, 2*/
		legup_memcpy_4_0_4 = (arg_n >>> (32'd2 % 32));
end
always @(posedge clk) begin
	/* legup_memcpy_4: %0*/
	/*   %4 = lshr i32 %n, 2*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		legup_memcpy_4_0_4_reg <= legup_memcpy_4_0_4;
		if (start == 1'b0 && ^(legup_memcpy_4_0_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_0_4_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_4: %5*/
	/*   %6 = load i32* %1, align 4*/
		legup_memcpy_4_5_6 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* legup_memcpy_4: %5*/
	/*   %7 = add i32 %6, -1*/
		legup_memcpy_4_5_7 = (legup_memcpy_4_5_6 + -32'd1);
end
always @(*) begin
	/* legup_memcpy_4: %5*/
	/*   %8 = icmp eq i32 %6, 0*/
		legup_memcpy_4_5_8 = (legup_memcpy_4_5_6 == 32'd0);
end
always @(posedge clk) begin
	/* legup_memcpy_4: %5*/
	/*   %8 = icmp eq i32 %6, 0*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_6)) begin
		legup_memcpy_4_5_8_reg <= legup_memcpy_4_5_8;
		if (start == 1'b0 && ^(legup_memcpy_4_5_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_5_8_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_4: %9*/
	/*   %10 = load i32** %st, align 4*/
		legup_memcpy_4_9_10 = memory_controller_out_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(*) begin
	/* legup_memcpy_4: %9*/
	/*   %11 = getelementptr inbounds i32* %10, i32 1*/
		legup_memcpy_4_9_11 = (legup_memcpy_4_9_10 + (4 * 32'd1));
end
always @(*) begin
	/* legup_memcpy_4: %9*/
	/*   %12 = load i32* %10, align 4*/
		legup_memcpy_4_9_12 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* legup_memcpy_4: %9*/
	/*   %13 = load i32** %dt, align 4*/
		legup_memcpy_4_9_13 = memory_controller_out_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0];
end
always @(posedge clk) begin
	/* legup_memcpy_4: %9*/
	/*   %13 = load i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		legup_memcpy_4_9_13_reg <= legup_memcpy_4_9_13;
		if (start == 1'b0 && ^(legup_memcpy_4_9_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_9_13_reg"); $finish; end
	end
end
always @(*) begin
	/* legup_memcpy_4: %9*/
	/*   %14 = getelementptr inbounds i32* %13, i32 1*/
		legup_memcpy_4_9_14 = (legup_memcpy_4_9_13 + (4 * 32'd1));
end
always @(posedge clk) begin
	/* legup_memcpy_4: %9*/
	/*   %14 = getelementptr inbounds i32* %13, i32 1*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		legup_memcpy_4_9_14_reg <= legup_memcpy_4_9_14;
		if (start == 1'b0 && ^(legup_memcpy_4_9_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_9_14_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* legup_memcpy_4: %15*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__15_14)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_a = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_4)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_6)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   %10 = load i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %11, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32 %12, i32* %13, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_12)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_a = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_address_a = `TAG_legup_memcpy_4_0_1_a;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_address_a = `TAG_legup_memcpy_4_0_1_a;
	end
	/* legup_memcpy_4: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_4)) begin
		memory_controller_address_a = `TAG_legup_memcpy_4_0_1_a;
	end
	/* legup_memcpy_4: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_6)) begin
		memory_controller_address_a = `TAG_legup_memcpy_4_0_1_a;
	end
	/* legup_memcpy_4: %9*/
	/*   %10 = load i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_address_a = `TAG_legup_memcpy_4_0_st_a;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %11, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_address_a = `TAG_legup_memcpy_4_0_st_a;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32 %12, i32* %13, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_12)) begin
		memory_controller_address_a = legup_memcpy_4_9_13_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_4)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_4: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_6)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   %10 = load i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %11, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32 %12, i32* %13, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_12)) begin
		memory_controller_write_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_a = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_in_a = arg_n;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_in_a = legup_memcpy_4_0_4_reg;
	end
	/* legup_memcpy_4: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_6)) begin
		memory_controller_in_a = legup_memcpy_4_5_7;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %11, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_in_a = legup_memcpy_4_9_11;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32 %12, i32* %13, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_12)) begin
		memory_controller_in_a = legup_memcpy_4_9_12;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_a = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %n, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32 %4, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_4: %5*/
	/*   %6 = load i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_4)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_4: %5*/
	/*   store i32 %7, i32* %1, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__5_6)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_4: %9*/
	/*   %10 = load i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %11, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_size_a = 2'd2;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32 %12, i32* %13, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_12)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_enable_b = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %2, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %3, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   %13 = load i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   %12 = load i32* %10, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %14, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_11)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_address_b = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %2, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_address_b = `TAG_legup_memcpy_4_0_dt_a;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %3, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_address_b = `TAG_legup_memcpy_4_0_st_a;
	end
	/* legup_memcpy_4: %9*/
	/*   %13 = load i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_address_b = `TAG_legup_memcpy_4_0_dt_a;
	end
	/* legup_memcpy_4: %9*/
	/*   %12 = load i32* %10, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_address_b = legup_memcpy_4_9_10;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %14, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_11)) begin
		memory_controller_address_b = `TAG_legup_memcpy_4_0_dt_a;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %2, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %3, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_write_enable_b = 1'd1;
	end
	/* legup_memcpy_4: %9*/
	/*   %13 = load i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_4: %9*/
	/*   %12 = load i32* %10, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %14, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_11)) begin
		memory_controller_write_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_in_b = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %2, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_in_b = legup_memcpy_4_0_2;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %3, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_in_b = legup_memcpy_4_0_3_reg;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %14, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_11)) begin
		memory_controller_in_b = legup_memcpy_4_9_14_reg;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_0)) begin
		memory_controller_size_b = 1'd0;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %2, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_1)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_4: %0*/
	/*   store i32* %3, i32** %st, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__0_2)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_4: %9*/
	/*   %13 = load i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_8)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_4: %9*/
	/*   %12 = load i32* %10, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_10)) begin
		memory_controller_size_b = 2'd2;
	end
	/* legup_memcpy_4: %9*/
	/*   store i32* %14, i32** %dt, align 4*/
	if ((cur_state == LEGUP_F_legup_memcpy_4_BB__9_11)) begin
		memory_controller_size_b = 2'd2;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module crc32_8bytes
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_val
);

parameter [4:0] LEGUP_0 = 5'd0;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_1 = 5'd1;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_3 = 5'd3;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_5 = 5'd5;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_7 = 5'd7;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_9 = 5'd9;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_11 = 5'd11;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_13 = 5'd13;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_15 = 5'd15;
parameter [4:0] LEGUP_F_crc32_8bytes_BB__0_17 = 5'd17;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [4:0] LEGUP_function_call_2 = 5'd2;
parameter [4:0] LEGUP_function_call_4 = 5'd4;
parameter [4:0] LEGUP_function_call_6 = 5'd6;
parameter [4:0] LEGUP_function_call_8 = 5'd8;
parameter [4:0] LEGUP_function_call_10 = 5'd10;
parameter [4:0] LEGUP_function_call_12 = 5'd12;
parameter [4:0] LEGUP_function_call_14 = 5'd14;
parameter [4:0] LEGUP_function_call_16 = 5'd16;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [63:0] arg_val;
reg [4:0] cur_state;
reg [4:0] next_state;
reg [7:0] crc32_8bytes_0_1;
reg [63:0] crc32_8bytes_0_2;
reg [7:0] crc32_8bytes_0_3;
reg [7:0] crc32_8bytes_0_3_reg;
reg [63:0] crc32_8bytes_0_4;
reg [7:0] crc32_8bytes_0_5;
reg [7:0] crc32_8bytes_0_5_reg;
reg [63:0] crc32_8bytes_0_6;
reg [7:0] crc32_8bytes_0_7;
reg [7:0] crc32_8bytes_0_7_reg;
reg [63:0] crc32_8bytes_0_8;
reg [7:0] crc32_8bytes_0_9;
reg [7:0] crc32_8bytes_0_9_reg;
reg [63:0] crc32_8bytes_0_10;
reg [7:0] crc32_8bytes_0_11;
reg [7:0] crc32_8bytes_0_11_reg;
reg [63:0] crc32_8bytes_0_12;
reg [7:0] crc32_8bytes_0_13;
reg [7:0] crc32_8bytes_0_13_reg;
reg [63:0] crc32_8bytes_0_14;
reg [7:0] crc32_8bytes_0_15;
reg [7:0] crc32_8bytes_0_15_reg;
reg  crc32_byte_start;
reg [7:0] crc32_byte_arg_b;
wire  crc32_byte_memory_controller_enable_a;
wire  crc32_byte_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_byte_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] crc32_byte_memory_controller_in_a;
wire [1:0] crc32_byte_memory_controller_size_a;
wire  crc32_byte_memory_controller_enable_b;
wire  crc32_byte_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_byte_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] crc32_byte_memory_controller_in_b;
wire [1:0] crc32_byte_memory_controller_size_b;
reg  crc32_byte_finish_final;
reg  crc32_byte_finish_reg;
wire  crc32_byte_finish;


crc32_byte crc32_byte (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (crc32_byte_memory_controller_enable_a),
	.memory_controller_address_a (crc32_byte_memory_controller_address_a),
	.memory_controller_write_enable_a (crc32_byte_memory_controller_write_enable_a),
	.memory_controller_in_a (crc32_byte_memory_controller_in_a),
	.memory_controller_size_a (crc32_byte_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (crc32_byte_memory_controller_enable_b),
	.memory_controller_address_b (crc32_byte_memory_controller_address_b),
	.memory_controller_write_enable_b (crc32_byte_memory_controller_write_enable_b),
	.memory_controller_in_b (crc32_byte_memory_controller_in_b),
	.memory_controller_size_b (crc32_byte_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (crc32_byte_start),
	.finish (crc32_byte_finish),
	.arg_b (crc32_byte_arg_b)
);

defparam
	crc32_byte.tag_offset = tag_offset;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_1;
LEGUP_F_crc32_8bytes_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_crc32_8bytes_BB__0_11:
		next_state = LEGUP_function_call_12;
LEGUP_F_crc32_8bytes_BB__0_13:
		next_state = LEGUP_function_call_14;
LEGUP_F_crc32_8bytes_BB__0_15:
		next_state = LEGUP_function_call_16;
LEGUP_F_crc32_8bytes_BB__0_17:
		next_state = LEGUP_0;
LEGUP_F_crc32_8bytes_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_crc32_8bytes_BB__0_5:
		next_state = LEGUP_function_call_6;
LEGUP_F_crc32_8bytes_BB__0_7:
		next_state = LEGUP_function_call_8;
LEGUP_F_crc32_8bytes_BB__0_9:
		next_state = LEGUP_function_call_10;
LEGUP_function_call_10:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_11;
LEGUP_function_call_12:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_13;
LEGUP_function_call_14:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_15;
LEGUP_function_call_16:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_17;
LEGUP_function_call_2:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_3;
LEGUP_function_call_4:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_5;
LEGUP_function_call_6:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_7;
LEGUP_function_call_8:
	if ((crc32_byte_finish_final == 1'd1))
		next_state = LEGUP_F_crc32_8bytes_BB__0_9;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %1 = trunc i64 %val to i8*/
		crc32_8bytes_0_1 = arg_val[7:0];
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %2 = lshr i64 %val, 8*/
		crc32_8bytes_0_2 = (arg_val >>> (64'd8 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %3 = trunc i64 %2 to i8*/
		crc32_8bytes_0_3 = crc32_8bytes_0_2[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %3 = trunc i64 %2 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_3_reg <= crc32_8bytes_0_3;
		if (start == 1'b0 && ^(crc32_8bytes_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_3_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %4 = lshr i64 %val, 16*/
		crc32_8bytes_0_4 = (arg_val >>> (64'd16 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %5 = trunc i64 %4 to i8*/
		crc32_8bytes_0_5 = crc32_8bytes_0_4[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %5 = trunc i64 %4 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_5_reg <= crc32_8bytes_0_5;
		if (start == 1'b0 && ^(crc32_8bytes_0_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_5_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %6 = lshr i64 %val, 24*/
		crc32_8bytes_0_6 = (arg_val >>> (64'd24 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %7 = trunc i64 %6 to i8*/
		crc32_8bytes_0_7 = crc32_8bytes_0_6[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %7 = trunc i64 %6 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_7_reg <= crc32_8bytes_0_7;
		if (start == 1'b0 && ^(crc32_8bytes_0_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_7_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %8 = lshr i64 %val, 32*/
		crc32_8bytes_0_8 = (arg_val >>> (64'd32 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %9 = trunc i64 %8 to i8*/
		crc32_8bytes_0_9 = crc32_8bytes_0_8[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %9 = trunc i64 %8 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_9_reg <= crc32_8bytes_0_9;
		if (start == 1'b0 && ^(crc32_8bytes_0_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_9_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %10 = lshr i64 %val, 40*/
		crc32_8bytes_0_10 = (arg_val >>> (64'd40 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %11 = trunc i64 %10 to i8*/
		crc32_8bytes_0_11 = crc32_8bytes_0_10[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %11 = trunc i64 %10 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_11_reg <= crc32_8bytes_0_11;
		if (start == 1'b0 && ^(crc32_8bytes_0_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_11_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %12 = lshr i64 %val, 48*/
		crc32_8bytes_0_12 = (arg_val >>> (64'd48 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %13 = trunc i64 %12 to i8*/
		crc32_8bytes_0_13 = crc32_8bytes_0_12[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %13 = trunc i64 %12 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_13_reg <= crc32_8bytes_0_13;
		if (start == 1'b0 && ^(crc32_8bytes_0_13) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_13_reg"); $finish; end
	end
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %14 = lshr i64 %val, 56*/
		crc32_8bytes_0_14 = (arg_val >>> (64'd56 % 64'd64));
end
always @(*) begin
	/* crc32_8bytes: %0*/
	/*   %15 = trunc i64 %14 to i8*/
		crc32_8bytes_0_15 = crc32_8bytes_0_14[7:0];
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   %15 = trunc i64 %14 to i8*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_8bytes_0_15_reg <= crc32_8bytes_0_15;
		if (start == 1'b0 && ^(crc32_8bytes_0_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_0_15_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_3)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_5)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_7)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_8)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_9)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_11)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_12)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_13)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_14)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_15)) begin
		crc32_byte_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		crc32_byte_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_1)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_1;
		if (start == 1'b0 && ^(crc32_8bytes_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_3)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_3_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_3_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_5)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_5_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_5_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_7)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_7_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_7_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_9)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_9_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_9_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_11)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_11_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_11_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_13)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_13_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_13_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_15)) begin
		crc32_byte_arg_b <= crc32_8bytes_0_15_reg;
		if (start == 1'b0 && ^(crc32_8bytes_0_15_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_arg_b"); $finish; end
	end
end
always @(*) begin
	crc32_byte_finish_final = crc32_byte_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_1))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_3))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_5))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_7))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_9))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_11))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_13))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_crc32_8bytes_BB__0_15))) begin
		crc32_byte_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
	if (crc32_byte_finish) begin
		crc32_byte_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_byte_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* crc32_8bytes: %0*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_crc32_8bytes_BB__0_17)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_a = crc32_byte_memory_controller_enable_a;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_a = crc32_byte_memory_controller_write_enable_a;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_a;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_a[1:0] = crc32_byte_memory_controller_size_a;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_b = crc32_byte_memory_controller_enable_b;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_byte_memory_controller_address_b;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_b = crc32_byte_memory_controller_write_enable_b;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_byte_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %1) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %3) #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %7) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %9) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %11) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %13) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
	/* crc32_8bytes: %0*/
	/*   call void @crc32_byte(i8 zeroext %15) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_b[1:0] = crc32_byte_memory_controller_size_b;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module func_16
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_p_17,
	arg_p_18,
	arg_p_19,
	arg_p_20
);

parameter [6:0] LEGUP_0 = 7'd0;
parameter [6:0] LEGUP_F_func_16_BB__0_1 = 7'd1;
parameter [6:0] LEGUP_F_func_16_BB__0_3 = 7'd3;
parameter [6:0] LEGUP_F_func_16_BB__2_4 = 7'd4;
parameter [6:0] LEGUP_F_func_16_BB__4_5 = 7'd5;
parameter [6:0] LEGUP_F_func_16_BB__4_6 = 7'd6;
parameter [6:0] LEGUP_F_func_16_BB__4_7 = 7'd7;
parameter [6:0] LEGUP_F_func_16_BB__4_9 = 7'd9;
parameter [6:0] LEGUP_F_func_16_BB__4_11 = 7'd11;
parameter [6:0] LEGUP_F_func_16_BB__4_13 = 7'd13;
parameter [6:0] LEGUP_F_func_16_BB__4_14 = 7'd14;
parameter [6:0] LEGUP_F_func_16_BB__4_15 = 7'd15;
parameter [6:0] LEGUP_F_func_16_BB__4_17 = 7'd17;
parameter [6:0] LEGUP_F_func_16_BB__4_18 = 7'd18;
parameter [6:0] LEGUP_F_func_16_BB__4_19 = 7'd19;
parameter [6:0] LEGUP_F_func_16_BB__4_21 = 7'd21;
parameter [6:0] LEGUP_F_func_16_BB__4_23 = 7'd23;
parameter [6:0] LEGUP_F_func_16_BB__4_25 = 7'd25;
parameter [6:0] LEGUP_F_func_16_BB__4_26 = 7'd26;
parameter [6:0] LEGUP_F_func_16_BB__4_27 = 7'd27;
parameter [6:0] LEGUP_F_func_16_BB__4_29 = 7'd29;
parameter [6:0] LEGUP_F_func_16_BB__23_30 = 7'd30;
parameter [6:0] LEGUP_F_func_16_BB__24_31 = 7'd31;
parameter [6:0] LEGUP_F_func_16_BB__26_32 = 7'd32;
parameter [6:0] LEGUP_F_func_16_BB__26_33 = 7'd33;
parameter [6:0] LEGUP_F_func_16_BB__26_34 = 7'd34;
parameter [6:0] LEGUP_F_func_16_BB__29_35 = 7'd35;
parameter [6:0] LEGUP_F_func_16_BB__30_36 = 7'd36;
parameter [6:0] LEGUP_F_func_16_BB__30_37 = 7'd37;
parameter [6:0] LEGUP_F_func_16_BB__30_38 = 7'd38;
parameter [6:0] LEGUP_F_func_16_BB__33_39 = 7'd39;
parameter [6:0] LEGUP_F_func_16_BB__34_40 = 7'd40;
parameter [6:0] LEGUP_F_func_16_BB__36_41 = 7'd41;
parameter [6:0] LEGUP_F_func_16_BB__36_43 = 7'd43;
parameter [6:0] LEGUP_F_func_16_BB__41_44 = 7'd44;
parameter [6:0] LEGUP_F_func_16_BB__42_45 = 7'd45;
parameter [6:0] LEGUP_F_func_16_BB__43_46 = 7'd46;
parameter [6:0] LEGUP_F_func_16_BB__44_47 = 7'd47;
parameter [6:0] LEGUP_F_func_16_BB__45_48 = 7'd48;
parameter [6:0] LEGUP_F_func_16_BB__45_49 = 7'd49;
parameter [6:0] LEGUP_F_func_16_BB__45_50 = 7'd50;
parameter [6:0] LEGUP_F_func_16_BB__50_51 = 7'd51;
parameter [6:0] LEGUP_F_func_16_BB__50_52 = 7'd52;
parameter [6:0] LEGUP_F_func_16_BB__50_53 = 7'd53;
parameter [6:0] LEGUP_F_func_16_BB__50_55 = 7'd55;
parameter [6:0] LEGUP_F_func_16_BB__63_56 = 7'd56;
parameter [6:0] LEGUP_F_func_16_BB__63_57 = 7'd57;
parameter [6:0] LEGUP_F_func_16_BB__63_58 = 7'd58;
parameter [6:0] LEGUP_F_func_16_BB__63_60 = 7'd60;
parameter [6:0] LEGUP_F_func_16_BB__63_61 = 7'd61;
parameter [6:0] LEGUP_F_func_16_BB__63_62 = 7'd62;
parameter [6:0] LEGUP_F_func_16_BB__63_64 = 7'd64;
parameter [6:0] LEGUP_F_func_16_BB__73_65 = 7'd65;
parameter [6:0] LEGUP_F_func_16_BB__74_66 = 7'd66;
parameter [6:0] LEGUP_F_func_16_BB__74_67 = 7'd67;
parameter [6:0] LEGUP_F_func_16_BB__74_68 = 7'd68;
parameter [6:0] LEGUP_F_func_16_BB__74_70 = 7'd70;
parameter [6:0] LEGUP_F_func_16_BB__74_71 = 7'd71;
parameter [6:0] LEGUP_F_func_16_BB__74_72 = 7'd72;
parameter [6:0] LEGUP_F_func_16_BB__74_74 = 7'd74;
parameter [6:0] LEGUP_F_func_16_BB__74_75 = 7'd75;
parameter [6:0] LEGUP_F_func_16_BB__74_76 = 7'd76;
parameter [6:0] LEGUP_F_func_16_BB__74_78 = 7'd78;
parameter [6:0] LEGUP_F_func_16_BB__74_79 = 7'd79;
parameter [6:0] LEGUP_F_func_16_BB__74_80 = 7'd80;
parameter [6:0] LEGUP_F_func_16_BB__98_81 = 7'd81;
parameter [6:0] LEGUP_F_func_16_BB__98_82 = 7'd82;
parameter [6:0] LEGUP_F_func_16_BB__98_83 = 7'd83;
parameter [6:0] LEGUP_F_func_16_BB__101_84 = 7'd84;
parameter [6:0] LEGUP_F_func_16_BB__101_86 = 7'd86;
parameter [6:0] LEGUP_F_func_16_BB__107_87 = 7'd87;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [6:0] LEGUP_function_call_2 = 7'd2;
parameter [6:0] LEGUP_function_call_8 = 7'd8;
parameter [6:0] LEGUP_function_call_10 = 7'd10;
parameter [6:0] LEGUP_function_call_12 = 7'd12;
parameter [6:0] LEGUP_function_call_16 = 7'd16;
parameter [6:0] LEGUP_function_call_20 = 7'd20;
parameter [6:0] LEGUP_function_call_22 = 7'd22;
parameter [6:0] LEGUP_function_call_24 = 7'd24;
parameter [6:0] LEGUP_function_call_28 = 7'd28;
parameter [6:0] LEGUP_function_call_42 = 7'd42;
parameter [6:0] LEGUP_function_call_54 = 7'd54;
parameter [6:0] LEGUP_function_call_59 = 7'd59;
parameter [6:0] LEGUP_function_call_63 = 7'd63;
parameter [6:0] LEGUP_function_call_69 = 7'd69;
parameter [6:0] LEGUP_function_call_73 = 7'd73;
parameter [6:0] LEGUP_function_call_77 = 7'd77;
parameter [6:0] LEGUP_function_call_85 = 7'd85;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [15:0] return_val;
input [15:0] arg_p_17;
input [31:0] arg_p_18;
input [31:0] arg_p_19;
input [31:0] arg_p_20;
reg [6:0] cur_state;
reg [6:0] next_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_0_1;
reg [31:0] func_16_2_l_510;
reg [31:0] func_16_2_l_510_reg;
reg [31:0] func_16_2_02;
reg [31:0] func_16_2_02_reg;
reg [31:0] func_16_2_01;
reg [31:0] func_16_2_01_reg;
reg  func_16_2_3;
reg [7:0] func_16_4_5;
reg [7:0] func_16_4_5_reg;
reg [7:0] func_16_4_6;
reg [7:0] func_16_4_6_reg;
reg [15:0] func_16_4_7;
reg [7:0] func_16_4_11;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_4_12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_4_12_reg;
reg [31:0] func_16_4_13;
reg [7:0] func_16_4_14;
reg [7:0] func_16_4_15;
reg [7:0] func_16_4_15_reg;
reg [7:0] func_16_4_16;
reg [31:0] func_16_4_17;
reg [7:0] func_16_4_18;
reg [7:0] func_16_4_18_reg;
reg [7:0] func_16_4_21;
reg  func_16_24_25;
reg [7:0] func_16_26_27;
reg  func_16_26_28;
reg [7:0] func_16_30_31;
reg  func_16_30_32;
reg  func_16_34_35;
reg  func_16_34_35_reg;
reg [31:0] func_16_36_37;
reg [31:0] func_16_36_38;
reg [31:0] func_16_36_38_reg;
reg [31:0] func_16_36_39;
reg [31:0] func_16_36_39_reg;
reg [31:0] func_16_36_40;
reg [31:0] func_16_36_40_reg;
reg [31:0] func_16_36_sext;
reg [31:0] func_16_36_phitmp;
reg [31:0] func_16_42_021;
reg [31:0] func_16_42_021_reg;
reg [7:0] func_16_45_46;
reg [7:0] func_16_45_46_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_45_47;
reg [31:0] func_16_45_48;
reg [31:0] func_16_45_48_reg;
reg  func_16_45_49;
reg [31:0] func_16_50_51;
reg [31:0] func_16_50_51_reg;
reg [7:0] func_16_50_52;
reg [31:0] func_16_50_53;
reg [31:0] func_16_50_54;
reg  func_16_50_55;
reg [31:0] func_16_50_56;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_50_57;
reg [31:0] func_16_50_58;
reg [31:0] func_16_50_59;
reg [15:0] func_16_50_60;
reg [15:0] func_16_50_61;
reg [15:0] func_16_50_61_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_63_64;
reg [31:0] func_16_63_65;
reg  func_16_63_66;
reg [7:0] func_16_63_67;
reg [7:0] func_16_63_68;
reg [7:0] func_16_63_68_reg;
reg [7:0] func_16_63_69;
reg  func_16_63_70;
reg [15:0] func_16_63_71;
reg [7:0] func_16_74_75;
reg [31:0] func_16_74_76;
reg  func_16_74_77;
reg [7:0] func_16_74_78;
reg [7:0] func_16_74_79;
reg [7:0] func_16_74_79_reg;
reg [31:0] func_16_74_80;
reg [31:0] func_16_74_80_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_74_81;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_74_81_reg;
reg [31:0] func_16_74_82;
reg  func_16_74_83;
reg [31:0] func_16_74_84;
reg  func_16_74_85;
reg [15:0] func_16_74_86;
reg [15:0] func_16_74_87;
reg [15:0] func_16_74_87_reg;
reg [15:0] func_16_74_88;
reg [15:0] func_16_74_88_reg;
reg [7:0] func_16_74_89;
reg [31:0] func_16_74_90;
reg [15:0] func_16_74_91;
reg [15:0] func_16_74_91_reg;
reg [31:0] func_16_74_92;
reg [7:0] func_16_74_lobit;
reg [31:0] func_16_74_93;
reg [31:0] func_16_74_not;
reg [31:0] func_16_74_not_reg;
reg [7:0] func_16_74_94;
reg [31:0] func_16_74_95;
reg [31:0] func_16_74_96;
reg  func_16_74_97;
reg [31:0] func_16_98_99;
reg  func_16_98_100;
reg  func_16_101_102;
reg  func_16_101_102_reg;
reg [7:0] func_16_101_103;
reg [7:0] func_16_101_104;
reg [7:0] func_16_101_104_reg;
reg [15:0] func_16_101_105;
reg [15:0] func_16_101_106;
reg [15:0] func_16_107_0;
reg [15:0] func_16_107_0_reg;
reg  legup_memcpy_4_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_arg_d;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_arg_s;
reg [31:0] legup_memcpy_4_arg_n;
wire  legup_memcpy_4_memory_controller_enable_a;
wire  legup_memcpy_4_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memcpy_4_memory_controller_in_a;
wire [1:0] legup_memcpy_4_memory_controller_size_a;
wire  legup_memcpy_4_memory_controller_enable_b;
wire  legup_memcpy_4_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_4_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memcpy_4_memory_controller_in_b;
wire [1:0] legup_memcpy_4_memory_controller_size_b;
reg  legup_memcpy_4_finish_final;
reg  legup_memcpy_4_finish_reg;
wire  legup_memcpy_4_finish;
reg  safe_add_func_int16_t_s_s_start;
reg [15:0] safe_add_func_int16_t_s_s_arg_si1;
reg [15:0] safe_add_func_int16_t_s_s_arg_si2;
wire  safe_add_func_int16_t_s_s_memory_controller_enable_a;
wire  safe_add_func_int16_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_add_func_int16_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_add_func_int16_t_s_s_memory_controller_in_a;
wire [1:0] safe_add_func_int16_t_s_s_memory_controller_size_a;
wire  safe_add_func_int16_t_s_s_memory_controller_enable_b;
wire  safe_add_func_int16_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_add_func_int16_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_add_func_int16_t_s_s_memory_controller_in_b;
wire [1:0] safe_add_func_int16_t_s_s_memory_controller_size_b;
reg  safe_add_func_int16_t_s_s_finish_final;
reg  safe_add_func_int16_t_s_s_finish_reg;
wire  safe_add_func_int16_t_s_s_finish;
wire [15:0] safe_add_func_int16_t_s_s_return_val;
reg  safe_div_func_int32_t_s_s_start;
reg [31:0] safe_div_func_int32_t_s_s_arg_si1;
reg [31:0] safe_div_func_int32_t_s_s_arg_si2;
wire  safe_div_func_int32_t_s_s_memory_controller_enable_a;
wire  safe_div_func_int32_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_div_func_int32_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_div_func_int32_t_s_s_memory_controller_in_a;
wire [1:0] safe_div_func_int32_t_s_s_memory_controller_size_a;
wire  safe_div_func_int32_t_s_s_memory_controller_enable_b;
wire  safe_div_func_int32_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_div_func_int32_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_div_func_int32_t_s_s_memory_controller_in_b;
wire [1:0] safe_div_func_int32_t_s_s_memory_controller_size_b;
reg  safe_div_func_int32_t_s_s_finish_final;
reg  safe_div_func_int32_t_s_s_finish_reg;
wire  safe_div_func_int32_t_s_s_finish;
wire [31:0] safe_div_func_int32_t_s_s_return_val;
reg  safe_lshift_func_uint8_t_u_u_start;
reg [7:0] safe_lshift_func_uint8_t_u_u_arg_left;
reg [31:0] safe_lshift_func_uint8_t_u_u_arg_right;
wire  safe_lshift_func_uint8_t_u_u_memory_controller_enable_a;
wire  safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_uint8_t_u_u_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_uint8_t_u_u_memory_controller_in_a;
wire [1:0] safe_lshift_func_uint8_t_u_u_memory_controller_size_a;
wire  safe_lshift_func_uint8_t_u_u_memory_controller_enable_b;
wire  safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_uint8_t_u_u_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_uint8_t_u_u_memory_controller_in_b;
wire [1:0] safe_lshift_func_uint8_t_u_u_memory_controller_size_b;
reg  safe_lshift_func_uint8_t_u_u_finish_final;
reg  safe_lshift_func_uint8_t_u_u_finish_reg;
wire  safe_lshift_func_uint8_t_u_u_finish;
wire [7:0] safe_lshift_func_uint8_t_u_u_return_val;
reg  safe_mod_func_int8_t_s_s_start;
reg [7:0] safe_mod_func_int8_t_s_s_arg_si1;
reg [7:0] safe_mod_func_int8_t_s_s_arg_si2;
wire  safe_mod_func_int8_t_s_s_memory_controller_enable_a;
wire  safe_mod_func_int8_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mod_func_int8_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mod_func_int8_t_s_s_memory_controller_in_a;
wire [1:0] safe_mod_func_int8_t_s_s_memory_controller_size_a;
wire  safe_mod_func_int8_t_s_s_memory_controller_enable_b;
wire  safe_mod_func_int8_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mod_func_int8_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mod_func_int8_t_s_s_memory_controller_in_b;
wire [1:0] safe_mod_func_int8_t_s_s_memory_controller_size_b;
reg  safe_mod_func_int8_t_s_s_finish_final;
reg  safe_mod_func_int8_t_s_s_finish_reg;
wire  safe_mod_func_int8_t_s_s_finish;
wire [7:0] safe_mod_func_int8_t_s_s_return_val;
reg [7:0] safe_mod_func_int8_t_s_s_return_val_reg;
reg  safe_rshift_func_uint8_t_u_s_start;
reg [7:0] safe_rshift_func_uint8_t_u_s_arg_left;
reg [31:0] safe_rshift_func_uint8_t_u_s_arg_right;
wire  safe_rshift_func_uint8_t_u_s_memory_controller_enable_a;
wire  safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_rshift_func_uint8_t_u_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_rshift_func_uint8_t_u_s_memory_controller_in_a;
wire [1:0] safe_rshift_func_uint8_t_u_s_memory_controller_size_a;
wire  safe_rshift_func_uint8_t_u_s_memory_controller_enable_b;
wire  safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_rshift_func_uint8_t_u_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_rshift_func_uint8_t_u_s_memory_controller_in_b;
wire [1:0] safe_rshift_func_uint8_t_u_s_memory_controller_size_b;
reg  safe_rshift_func_uint8_t_u_s_finish_final;
reg  safe_rshift_func_uint8_t_u_s_finish_reg;
wire  safe_rshift_func_uint8_t_u_s_finish;
wire [7:0] safe_rshift_func_uint8_t_u_s_return_val;
reg [7:0] safe_rshift_func_uint8_t_u_s_return_val_reg;
reg  safe_lshift_func_uint8_t_u_s_start;
reg [7:0] safe_lshift_func_uint8_t_u_s_arg_left;
reg [31:0] safe_lshift_func_uint8_t_u_s_arg_right;
wire  safe_lshift_func_uint8_t_u_s_memory_controller_enable_a;
wire  safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_uint8_t_u_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_uint8_t_u_s_memory_controller_in_a;
wire [1:0] safe_lshift_func_uint8_t_u_s_memory_controller_size_a;
wire  safe_lshift_func_uint8_t_u_s_memory_controller_enable_b;
wire  safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_uint8_t_u_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_uint8_t_u_s_memory_controller_in_b;
wire [1:0] safe_lshift_func_uint8_t_u_s_memory_controller_size_b;
reg  safe_lshift_func_uint8_t_u_s_finish_final;
reg  safe_lshift_func_uint8_t_u_s_finish_reg;
wire  safe_lshift_func_uint8_t_u_s_finish;
wire [7:0] safe_lshift_func_uint8_t_u_s_return_val;
reg  safe_add_func_uint8_t_u_u_start;
reg [7:0] safe_add_func_uint8_t_u_u_arg_ui1;
reg [7:0] safe_add_func_uint8_t_u_u_arg_ui2;
wire  safe_add_func_uint8_t_u_u_memory_controller_enable_a;
wire  safe_add_func_uint8_t_u_u_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_add_func_uint8_t_u_u_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_add_func_uint8_t_u_u_memory_controller_in_a;
wire [1:0] safe_add_func_uint8_t_u_u_memory_controller_size_a;
wire  safe_add_func_uint8_t_u_u_memory_controller_enable_b;
wire  safe_add_func_uint8_t_u_u_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_add_func_uint8_t_u_u_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_add_func_uint8_t_u_u_memory_controller_in_b;
wire [1:0] safe_add_func_uint8_t_u_u_memory_controller_size_b;
reg  safe_add_func_uint8_t_u_u_finish_final;
reg  safe_add_func_uint8_t_u_u_finish_reg;
wire  safe_add_func_uint8_t_u_u_finish;
wire [7:0] safe_add_func_uint8_t_u_u_return_val;
reg  safe_mod_func_uint8_t_u_u_start;
reg [7:0] safe_mod_func_uint8_t_u_u_arg_ui1;
reg [7:0] safe_mod_func_uint8_t_u_u_arg_ui2;
wire  safe_mod_func_uint8_t_u_u_memory_controller_enable_a;
wire  safe_mod_func_uint8_t_u_u_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mod_func_uint8_t_u_u_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mod_func_uint8_t_u_u_memory_controller_in_a;
wire [1:0] safe_mod_func_uint8_t_u_u_memory_controller_size_a;
wire  safe_mod_func_uint8_t_u_u_memory_controller_enable_b;
wire  safe_mod_func_uint8_t_u_u_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mod_func_uint8_t_u_u_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mod_func_uint8_t_u_u_memory_controller_in_b;
wire [1:0] safe_mod_func_uint8_t_u_u_memory_controller_size_b;
reg  safe_mod_func_uint8_t_u_u_finish_final;
reg  safe_mod_func_uint8_t_u_u_finish_reg;
wire  safe_mod_func_uint8_t_u_u_finish;
wire [7:0] safe_mod_func_uint8_t_u_u_return_val;
reg  safe_sub_func_int32_t_s_s_start;
reg [31:0] safe_sub_func_int32_t_s_s_arg_si1;
reg [31:0] safe_sub_func_int32_t_s_s_arg_si2;
wire  safe_sub_func_int32_t_s_s_memory_controller_enable_a;
wire  safe_sub_func_int32_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_int32_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_int32_t_s_s_memory_controller_in_a;
wire [1:0] safe_sub_func_int32_t_s_s_memory_controller_size_a;
wire  safe_sub_func_int32_t_s_s_memory_controller_enable_b;
wire  safe_sub_func_int32_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_int32_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_int32_t_s_s_memory_controller_in_b;
wire [1:0] safe_sub_func_int32_t_s_s_memory_controller_size_b;
reg  safe_sub_func_int32_t_s_s_finish_final;
reg  safe_sub_func_int32_t_s_s_finish_reg;
wire  safe_sub_func_int32_t_s_s_finish;
wire [31:0] safe_sub_func_int32_t_s_s_return_val;
reg [31:0] safe_sub_func_int32_t_s_s_return_val_reg;
reg  safe_div_func_uint16_t_u_u_start;
reg [15:0] safe_div_func_uint16_t_u_u_arg_ui1;
reg [15:0] safe_div_func_uint16_t_u_u_arg_ui2;
wire  safe_div_func_uint16_t_u_u_memory_controller_enable_a;
wire  safe_div_func_uint16_t_u_u_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_div_func_uint16_t_u_u_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_div_func_uint16_t_u_u_memory_controller_in_a;
wire [1:0] safe_div_func_uint16_t_u_u_memory_controller_size_a;
wire  safe_div_func_uint16_t_u_u_memory_controller_enable_b;
wire  safe_div_func_uint16_t_u_u_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_div_func_uint16_t_u_u_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_div_func_uint16_t_u_u_memory_controller_in_b;
wire [1:0] safe_div_func_uint16_t_u_u_memory_controller_size_b;
reg  safe_div_func_uint16_t_u_u_finish_final;
reg  safe_div_func_uint16_t_u_u_finish_reg;
wire  safe_div_func_uint16_t_u_u_finish;
wire [15:0] safe_div_func_uint16_t_u_u_return_val;
reg  safe_sub_func_int8_t_s_s_start;
reg [7:0] safe_sub_func_int8_t_s_s_arg_si1;
reg [7:0] safe_sub_func_int8_t_s_s_arg_si2;
wire  safe_sub_func_int8_t_s_s_memory_controller_enable_a;
wire  safe_sub_func_int8_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_int8_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_int8_t_s_s_memory_controller_in_a;
wire [1:0] safe_sub_func_int8_t_s_s_memory_controller_size_a;
wire  safe_sub_func_int8_t_s_s_memory_controller_enable_b;
wire  safe_sub_func_int8_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_int8_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_int8_t_s_s_memory_controller_in_b;
wire [1:0] safe_sub_func_int8_t_s_s_memory_controller_size_b;
reg  safe_sub_func_int8_t_s_s_finish_final;
reg  safe_sub_func_int8_t_s_s_finish_reg;
wire  safe_sub_func_int8_t_s_s_finish;
wire [7:0] safe_sub_func_int8_t_s_s_return_val;
reg [7:0] safe_sub_func_int8_t_s_s_return_val_reg;
reg  safe_sub_func_int16_t_s_s_start;
reg [15:0] safe_sub_func_int16_t_s_s_arg_si1;
reg [15:0] safe_sub_func_int16_t_s_s_arg_si2;
wire  safe_sub_func_int16_t_s_s_memory_controller_enable_a;
wire  safe_sub_func_int16_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_int16_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_int16_t_s_s_memory_controller_in_a;
wire [1:0] safe_sub_func_int16_t_s_s_memory_controller_size_a;
wire  safe_sub_func_int16_t_s_s_memory_controller_enable_b;
wire  safe_sub_func_int16_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_int16_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_int16_t_s_s_memory_controller_in_b;
wire [1:0] safe_sub_func_int16_t_s_s_memory_controller_size_b;
reg  safe_sub_func_int16_t_s_s_finish_final;
reg  safe_sub_func_int16_t_s_s_finish_reg;
wire  safe_sub_func_int16_t_s_s_finish;
wire [15:0] safe_sub_func_int16_t_s_s_return_val;
reg  safe_div_func_int8_t_s_s_start;
reg [7:0] safe_div_func_int8_t_s_s_arg_si1;
reg [7:0] safe_div_func_int8_t_s_s_arg_si2;
wire  safe_div_func_int8_t_s_s_memory_controller_enable_a;
wire  safe_div_func_int8_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_div_func_int8_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_div_func_int8_t_s_s_memory_controller_in_a;
wire [1:0] safe_div_func_int8_t_s_s_memory_controller_size_a;
wire  safe_div_func_int8_t_s_s_memory_controller_enable_b;
wire  safe_div_func_int8_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_div_func_int8_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_div_func_int8_t_s_s_memory_controller_in_b;
wire [1:0] safe_div_func_int8_t_s_s_memory_controller_size_b;
reg  safe_div_func_int8_t_s_s_finish_final;
reg  safe_div_func_int8_t_s_s_finish_reg;
wire  safe_div_func_int8_t_s_s_finish;
wire [7:0] safe_div_func_int8_t_s_s_return_val;
reg [7:0] safe_div_func_int8_t_s_s_return_val_reg;
reg  safe_mod_func_int16_t_s_s_start;
reg [15:0] safe_mod_func_int16_t_s_s_arg_si1;
reg [15:0] safe_mod_func_int16_t_s_s_arg_si2;
wire  safe_mod_func_int16_t_s_s_memory_controller_enable_a;
wire  safe_mod_func_int16_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mod_func_int16_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mod_func_int16_t_s_s_memory_controller_in_a;
wire [1:0] safe_mod_func_int16_t_s_s_memory_controller_size_a;
wire  safe_mod_func_int16_t_s_s_memory_controller_enable_b;
wire  safe_mod_func_int16_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mod_func_int16_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mod_func_int16_t_s_s_memory_controller_in_b;
wire [1:0] safe_mod_func_int16_t_s_s_memory_controller_size_b;
reg  safe_mod_func_int16_t_s_s_finish_final;
reg  safe_mod_func_int16_t_s_s_finish_reg;
wire  safe_mod_func_int16_t_s_s_finish;
wire [15:0] safe_mod_func_int16_t_s_s_return_val;
reg [15:0] safe_mod_func_int16_t_s_s_return_val_reg;
reg  safe_lshift_func_int16_t_s_u_start;
reg [15:0] safe_lshift_func_int16_t_s_u_arg_left;
reg [31:0] safe_lshift_func_int16_t_s_u_arg_right;
wire  safe_lshift_func_int16_t_s_u_memory_controller_enable_a;
wire  safe_lshift_func_int16_t_s_u_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_int16_t_s_u_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_int16_t_s_u_memory_controller_in_a;
wire [1:0] safe_lshift_func_int16_t_s_u_memory_controller_size_a;
wire  safe_lshift_func_int16_t_s_u_memory_controller_enable_b;
wire  safe_lshift_func_int16_t_s_u_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_int16_t_s_u_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_int16_t_s_u_memory_controller_in_b;
wire [1:0] safe_lshift_func_int16_t_s_u_memory_controller_size_b;
reg  safe_lshift_func_int16_t_s_u_finish_final;
reg  safe_lshift_func_int16_t_s_u_finish_reg;
wire  safe_lshift_func_int16_t_s_u_finish;
wire [15:0] safe_lshift_func_int16_t_s_u_return_val;
reg [15:0] safe_lshift_func_int16_t_s_u_return_val_reg;
reg  safe_sub_func_uint8_t_u_u_start;
reg [7:0] safe_sub_func_uint8_t_u_u_arg_ui1;
reg [7:0] safe_sub_func_uint8_t_u_u_arg_ui2;
wire  safe_sub_func_uint8_t_u_u_memory_controller_enable_a;
wire  safe_sub_func_uint8_t_u_u_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_uint8_t_u_u_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_uint8_t_u_u_memory_controller_in_a;
wire [1:0] safe_sub_func_uint8_t_u_u_memory_controller_size_a;
wire  safe_sub_func_uint8_t_u_u_memory_controller_enable_b;
wire  safe_sub_func_uint8_t_u_u_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_sub_func_uint8_t_u_u_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_sub_func_uint8_t_u_u_memory_controller_in_b;
wire [1:0] safe_sub_func_uint8_t_u_u_memory_controller_size_b;
reg  safe_sub_func_uint8_t_u_u_finish_final;
reg  safe_sub_func_uint8_t_u_u_finish_reg;
wire  safe_sub_func_uint8_t_u_u_finish;
wire [7:0] safe_sub_func_uint8_t_u_u_return_val;
reg [7:0] safe_sub_func_uint8_t_u_u_return_val_reg;


legup_memcpy_4 legup_memcpy_4 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (legup_memcpy_4_memory_controller_enable_a),
	.memory_controller_address_a (legup_memcpy_4_memory_controller_address_a),
	.memory_controller_write_enable_a (legup_memcpy_4_memory_controller_write_enable_a),
	.memory_controller_in_a (legup_memcpy_4_memory_controller_in_a),
	.memory_controller_size_a (legup_memcpy_4_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (legup_memcpy_4_memory_controller_enable_b),
	.memory_controller_address_b (legup_memcpy_4_memory_controller_address_b),
	.memory_controller_write_enable_b (legup_memcpy_4_memory_controller_write_enable_b),
	.memory_controller_in_b (legup_memcpy_4_memory_controller_in_b),
	.memory_controller_size_b (legup_memcpy_4_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (legup_memcpy_4_start),
	.finish (legup_memcpy_4_finish),
	.arg_d (legup_memcpy_4_arg_d),
	.arg_s (legup_memcpy_4_arg_s),
	.arg_n (legup_memcpy_4_arg_n)
);

defparam
	legup_memcpy_4.tag_offset = tag_offset;


safe_add_func_int16_t_s_s safe_add_func_int16_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_add_func_int16_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_add_func_int16_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_add_func_int16_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_add_func_int16_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_add_func_int16_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_add_func_int16_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_add_func_int16_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_add_func_int16_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_add_func_int16_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_add_func_int16_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_add_func_int16_t_s_s_start),
	.finish (safe_add_func_int16_t_s_s_finish),
	.return_val (safe_add_func_int16_t_s_s_return_val),
	.arg_si1 (safe_add_func_int16_t_s_s_arg_si1),
	.arg_si2 (safe_add_func_int16_t_s_s_arg_si2)
);

defparam
	safe_add_func_int16_t_s_s.tag_offset = tag_offset;


safe_div_func_int32_t_s_s safe_div_func_int32_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_div_func_int32_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_div_func_int32_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_div_func_int32_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_div_func_int32_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_div_func_int32_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_div_func_int32_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_div_func_int32_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_div_func_int32_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_div_func_int32_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_div_func_int32_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_div_func_int32_t_s_s_start),
	.finish (safe_div_func_int32_t_s_s_finish),
	.return_val (safe_div_func_int32_t_s_s_return_val),
	.arg_si1 (safe_div_func_int32_t_s_s_arg_si1),
	.arg_si2 (safe_div_func_int32_t_s_s_arg_si2)
);

defparam
	safe_div_func_int32_t_s_s.tag_offset = tag_offset;


safe_lshift_func_uint8_t_u_u safe_lshift_func_uint8_t_u_u (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_lshift_func_uint8_t_u_u_memory_controller_enable_a),
	.memory_controller_address_a (safe_lshift_func_uint8_t_u_u_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_lshift_func_uint8_t_u_u_memory_controller_in_a),
	.memory_controller_size_a (safe_lshift_func_uint8_t_u_u_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_lshift_func_uint8_t_u_u_memory_controller_enable_b),
	.memory_controller_address_b (safe_lshift_func_uint8_t_u_u_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_lshift_func_uint8_t_u_u_memory_controller_in_b),
	.memory_controller_size_b (safe_lshift_func_uint8_t_u_u_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_lshift_func_uint8_t_u_u_start),
	.finish (safe_lshift_func_uint8_t_u_u_finish),
	.return_val (safe_lshift_func_uint8_t_u_u_return_val),
	.arg_left (safe_lshift_func_uint8_t_u_u_arg_left),
	.arg_right (safe_lshift_func_uint8_t_u_u_arg_right)
);

defparam
	safe_lshift_func_uint8_t_u_u.tag_offset = tag_offset;


safe_mod_func_int8_t_s_s safe_mod_func_int8_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_mod_func_int8_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_mod_func_int8_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_mod_func_int8_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_mod_func_int8_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_mod_func_int8_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_mod_func_int8_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_mod_func_int8_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_mod_func_int8_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_mod_func_int8_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_mod_func_int8_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_mod_func_int8_t_s_s_start),
	.finish (safe_mod_func_int8_t_s_s_finish),
	.return_val (safe_mod_func_int8_t_s_s_return_val),
	.arg_si1 (safe_mod_func_int8_t_s_s_arg_si1),
	.arg_si2 (safe_mod_func_int8_t_s_s_arg_si2)
);

defparam
	safe_mod_func_int8_t_s_s.tag_offset = tag_offset;


safe_rshift_func_uint8_t_u_s safe_rshift_func_uint8_t_u_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_rshift_func_uint8_t_u_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_rshift_func_uint8_t_u_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_rshift_func_uint8_t_u_s_memory_controller_in_a),
	.memory_controller_size_a (safe_rshift_func_uint8_t_u_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_rshift_func_uint8_t_u_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_rshift_func_uint8_t_u_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_rshift_func_uint8_t_u_s_memory_controller_in_b),
	.memory_controller_size_b (safe_rshift_func_uint8_t_u_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_rshift_func_uint8_t_u_s_start),
	.finish (safe_rshift_func_uint8_t_u_s_finish),
	.return_val (safe_rshift_func_uint8_t_u_s_return_val),
	.arg_left (safe_rshift_func_uint8_t_u_s_arg_left),
	.arg_right (safe_rshift_func_uint8_t_u_s_arg_right)
);

defparam
	safe_rshift_func_uint8_t_u_s.tag_offset = tag_offset;


safe_lshift_func_uint8_t_u_s safe_lshift_func_uint8_t_u_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_lshift_func_uint8_t_u_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_lshift_func_uint8_t_u_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_lshift_func_uint8_t_u_s_memory_controller_in_a),
	.memory_controller_size_a (safe_lshift_func_uint8_t_u_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_lshift_func_uint8_t_u_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_lshift_func_uint8_t_u_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_lshift_func_uint8_t_u_s_memory_controller_in_b),
	.memory_controller_size_b (safe_lshift_func_uint8_t_u_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_lshift_func_uint8_t_u_s_start),
	.finish (safe_lshift_func_uint8_t_u_s_finish),
	.return_val (safe_lshift_func_uint8_t_u_s_return_val),
	.arg_left (safe_lshift_func_uint8_t_u_s_arg_left),
	.arg_right (safe_lshift_func_uint8_t_u_s_arg_right)
);

defparam
	safe_lshift_func_uint8_t_u_s.tag_offset = tag_offset;


safe_add_func_uint8_t_u_u safe_add_func_uint8_t_u_u (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_add_func_uint8_t_u_u_memory_controller_enable_a),
	.memory_controller_address_a (safe_add_func_uint8_t_u_u_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_add_func_uint8_t_u_u_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_add_func_uint8_t_u_u_memory_controller_in_a),
	.memory_controller_size_a (safe_add_func_uint8_t_u_u_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_add_func_uint8_t_u_u_memory_controller_enable_b),
	.memory_controller_address_b (safe_add_func_uint8_t_u_u_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_add_func_uint8_t_u_u_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_add_func_uint8_t_u_u_memory_controller_in_b),
	.memory_controller_size_b (safe_add_func_uint8_t_u_u_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_add_func_uint8_t_u_u_start),
	.finish (safe_add_func_uint8_t_u_u_finish),
	.return_val (safe_add_func_uint8_t_u_u_return_val),
	.arg_ui1 (safe_add_func_uint8_t_u_u_arg_ui1),
	.arg_ui2 (safe_add_func_uint8_t_u_u_arg_ui2)
);

defparam
	safe_add_func_uint8_t_u_u.tag_offset = tag_offset;


safe_mod_func_uint8_t_u_u safe_mod_func_uint8_t_u_u (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_mod_func_uint8_t_u_u_memory_controller_enable_a),
	.memory_controller_address_a (safe_mod_func_uint8_t_u_u_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_mod_func_uint8_t_u_u_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_mod_func_uint8_t_u_u_memory_controller_in_a),
	.memory_controller_size_a (safe_mod_func_uint8_t_u_u_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_mod_func_uint8_t_u_u_memory_controller_enable_b),
	.memory_controller_address_b (safe_mod_func_uint8_t_u_u_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_mod_func_uint8_t_u_u_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_mod_func_uint8_t_u_u_memory_controller_in_b),
	.memory_controller_size_b (safe_mod_func_uint8_t_u_u_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_mod_func_uint8_t_u_u_start),
	.finish (safe_mod_func_uint8_t_u_u_finish),
	.return_val (safe_mod_func_uint8_t_u_u_return_val),
	.arg_ui1 (safe_mod_func_uint8_t_u_u_arg_ui1),
	.arg_ui2 (safe_mod_func_uint8_t_u_u_arg_ui2)
);

defparam
	safe_mod_func_uint8_t_u_u.tag_offset = tag_offset;


safe_sub_func_int32_t_s_s safe_sub_func_int32_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_sub_func_int32_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_sub_func_int32_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_sub_func_int32_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_sub_func_int32_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_sub_func_int32_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_sub_func_int32_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_sub_func_int32_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_sub_func_int32_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_sub_func_int32_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_sub_func_int32_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_sub_func_int32_t_s_s_start),
	.finish (safe_sub_func_int32_t_s_s_finish),
	.return_val (safe_sub_func_int32_t_s_s_return_val),
	.arg_si1 (safe_sub_func_int32_t_s_s_arg_si1),
	.arg_si2 (safe_sub_func_int32_t_s_s_arg_si2)
);

defparam
	safe_sub_func_int32_t_s_s.tag_offset = tag_offset;


safe_div_func_uint16_t_u_u safe_div_func_uint16_t_u_u (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_div_func_uint16_t_u_u_memory_controller_enable_a),
	.memory_controller_address_a (safe_div_func_uint16_t_u_u_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_div_func_uint16_t_u_u_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_div_func_uint16_t_u_u_memory_controller_in_a),
	.memory_controller_size_a (safe_div_func_uint16_t_u_u_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_div_func_uint16_t_u_u_memory_controller_enable_b),
	.memory_controller_address_b (safe_div_func_uint16_t_u_u_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_div_func_uint16_t_u_u_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_div_func_uint16_t_u_u_memory_controller_in_b),
	.memory_controller_size_b (safe_div_func_uint16_t_u_u_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_div_func_uint16_t_u_u_start),
	.finish (safe_div_func_uint16_t_u_u_finish),
	.return_val (safe_div_func_uint16_t_u_u_return_val),
	.arg_ui1 (safe_div_func_uint16_t_u_u_arg_ui1),
	.arg_ui2 (safe_div_func_uint16_t_u_u_arg_ui2)
);

defparam
	safe_div_func_uint16_t_u_u.tag_offset = tag_offset;


safe_sub_func_int8_t_s_s safe_sub_func_int8_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_sub_func_int8_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_sub_func_int8_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_sub_func_int8_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_sub_func_int8_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_sub_func_int8_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_sub_func_int8_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_sub_func_int8_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_sub_func_int8_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_sub_func_int8_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_sub_func_int8_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_sub_func_int8_t_s_s_start),
	.finish (safe_sub_func_int8_t_s_s_finish),
	.return_val (safe_sub_func_int8_t_s_s_return_val),
	.arg_si1 (safe_sub_func_int8_t_s_s_arg_si1),
	.arg_si2 (safe_sub_func_int8_t_s_s_arg_si2)
);

defparam
	safe_sub_func_int8_t_s_s.tag_offset = tag_offset;


safe_sub_func_int16_t_s_s safe_sub_func_int16_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_sub_func_int16_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_sub_func_int16_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_sub_func_int16_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_sub_func_int16_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_sub_func_int16_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_sub_func_int16_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_sub_func_int16_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_sub_func_int16_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_sub_func_int16_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_sub_func_int16_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_sub_func_int16_t_s_s_start),
	.finish (safe_sub_func_int16_t_s_s_finish),
	.return_val (safe_sub_func_int16_t_s_s_return_val),
	.arg_si1 (safe_sub_func_int16_t_s_s_arg_si1),
	.arg_si2 (safe_sub_func_int16_t_s_s_arg_si2)
);

defparam
	safe_sub_func_int16_t_s_s.tag_offset = tag_offset;


safe_div_func_int8_t_s_s safe_div_func_int8_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_div_func_int8_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_div_func_int8_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_div_func_int8_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_div_func_int8_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_div_func_int8_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_div_func_int8_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_div_func_int8_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_div_func_int8_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_div_func_int8_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_div_func_int8_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_div_func_int8_t_s_s_start),
	.finish (safe_div_func_int8_t_s_s_finish),
	.return_val (safe_div_func_int8_t_s_s_return_val),
	.arg_si1 (safe_div_func_int8_t_s_s_arg_si1),
	.arg_si2 (safe_div_func_int8_t_s_s_arg_si2)
);

defparam
	safe_div_func_int8_t_s_s.tag_offset = tag_offset;


safe_mod_func_int16_t_s_s safe_mod_func_int16_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_mod_func_int16_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_mod_func_int16_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_mod_func_int16_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_mod_func_int16_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_mod_func_int16_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_mod_func_int16_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_mod_func_int16_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_mod_func_int16_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_mod_func_int16_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_mod_func_int16_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_mod_func_int16_t_s_s_start),
	.finish (safe_mod_func_int16_t_s_s_finish),
	.return_val (safe_mod_func_int16_t_s_s_return_val),
	.arg_si1 (safe_mod_func_int16_t_s_s_arg_si1),
	.arg_si2 (safe_mod_func_int16_t_s_s_arg_si2)
);

defparam
	safe_mod_func_int16_t_s_s.tag_offset = tag_offset;


safe_lshift_func_int16_t_s_u safe_lshift_func_int16_t_s_u (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_lshift_func_int16_t_s_u_memory_controller_enable_a),
	.memory_controller_address_a (safe_lshift_func_int16_t_s_u_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_lshift_func_int16_t_s_u_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_lshift_func_int16_t_s_u_memory_controller_in_a),
	.memory_controller_size_a (safe_lshift_func_int16_t_s_u_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_lshift_func_int16_t_s_u_memory_controller_enable_b),
	.memory_controller_address_b (safe_lshift_func_int16_t_s_u_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_lshift_func_int16_t_s_u_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_lshift_func_int16_t_s_u_memory_controller_in_b),
	.memory_controller_size_b (safe_lshift_func_int16_t_s_u_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_lshift_func_int16_t_s_u_start),
	.finish (safe_lshift_func_int16_t_s_u_finish),
	.return_val (safe_lshift_func_int16_t_s_u_return_val),
	.arg_left (safe_lshift_func_int16_t_s_u_arg_left),
	.arg_right (safe_lshift_func_int16_t_s_u_arg_right)
);

defparam
	safe_lshift_func_int16_t_s_u.tag_offset = tag_offset;


safe_sub_func_uint8_t_u_u safe_sub_func_uint8_t_u_u (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_sub_func_uint8_t_u_u_memory_controller_enable_a),
	.memory_controller_address_a (safe_sub_func_uint8_t_u_u_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_sub_func_uint8_t_u_u_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_sub_func_uint8_t_u_u_memory_controller_in_a),
	.memory_controller_size_a (safe_sub_func_uint8_t_u_u_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_sub_func_uint8_t_u_u_memory_controller_enable_b),
	.memory_controller_address_b (safe_sub_func_uint8_t_u_u_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_sub_func_uint8_t_u_u_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_sub_func_uint8_t_u_u_memory_controller_in_b),
	.memory_controller_size_b (safe_sub_func_uint8_t_u_u_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_sub_func_uint8_t_u_u_start),
	.finish (safe_sub_func_uint8_t_u_u_finish),
	.return_val (safe_sub_func_uint8_t_u_u_return_val),
	.arg_ui1 (safe_sub_func_uint8_t_u_u_arg_ui1),
	.arg_ui2 (safe_sub_func_uint8_t_u_u_arg_ui2)
);

defparam
	safe_sub_func_uint8_t_u_u.tag_offset = tag_offset;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_func_16_BB__0_1;
LEGUP_F_func_16_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_func_16_BB__0_3:
		next_state = LEGUP_F_func_16_BB__2_4;
LEGUP_F_func_16_BB__101_84:
		next_state = LEGUP_function_call_85;
LEGUP_F_func_16_BB__101_86:
		next_state = LEGUP_F_func_16_BB__107_87;
LEGUP_F_func_16_BB__107_87:
		next_state = LEGUP_0;
LEGUP_F_func_16_BB__23_30:
		next_state = LEGUP_F_func_16_BB__24_31;
LEGUP_F_func_16_BB__24_31:
	if ((func_16_24_25 == 1'd1))
		next_state = LEGUP_F_func_16_BB__30_36;
	else if ((func_16_24_25 == 1'd0))
		next_state = LEGUP_F_func_16_BB__26_32;
LEGUP_F_func_16_BB__26_32:
		next_state = LEGUP_F_func_16_BB__26_33;
LEGUP_F_func_16_BB__26_33:
		next_state = LEGUP_F_func_16_BB__26_34;
LEGUP_F_func_16_BB__26_34:
	if ((func_16_26_28 == 1'd1))
		next_state = LEGUP_F_func_16_BB__30_36;
	else if ((func_16_26_28 == 1'd0))
		next_state = LEGUP_F_func_16_BB__29_35;
LEGUP_F_func_16_BB__29_35:
		next_state = LEGUP_F_func_16_BB__30_36;
LEGUP_F_func_16_BB__2_4:
	if ((func_16_2_3 == 1'd1))
		next_state = LEGUP_F_func_16_BB__41_44;
	else if ((func_16_2_3 == 1'd0))
		next_state = LEGUP_F_func_16_BB__4_5;
LEGUP_F_func_16_BB__30_36:
		next_state = LEGUP_F_func_16_BB__30_37;
LEGUP_F_func_16_BB__30_37:
		next_state = LEGUP_F_func_16_BB__30_38;
LEGUP_F_func_16_BB__30_38:
	if ((func_16_30_32 == 1'd1))
		next_state = LEGUP_F_func_16_BB__33_39;
	else if ((func_16_30_32 == 1'd0))
		next_state = LEGUP_F_func_16_BB__34_40;
LEGUP_F_func_16_BB__33_39:
		next_state = LEGUP_F_func_16_BB__34_40;
LEGUP_F_func_16_BB__34_40:
		next_state = LEGUP_F_func_16_BB__36_41;
LEGUP_F_func_16_BB__36_41:
		next_state = LEGUP_function_call_42;
LEGUP_F_func_16_BB__36_43:
		next_state = LEGUP_F_func_16_BB__2_4;
LEGUP_F_func_16_BB__41_44:
		next_state = LEGUP_F_func_16_BB__42_45;
LEGUP_F_func_16_BB__42_45:
	if ((1'd0 == 1'd1))
		next_state = LEGUP_F_func_16_BB__43_46;
	else if ((1'd0 == 1'd0))
		next_state = LEGUP_F_func_16_BB__45_48;
LEGUP_F_func_16_BB__43_46:
		next_state = LEGUP_F_func_16_BB__107_87;
LEGUP_F_func_16_BB__44_47:
		next_state = LEGUP_F_func_16_BB__42_45;
LEGUP_F_func_16_BB__45_48:
		next_state = LEGUP_F_func_16_BB__45_49;
LEGUP_F_func_16_BB__45_49:
		next_state = LEGUP_F_func_16_BB__45_50;
LEGUP_F_func_16_BB__45_50:
	if ((func_16_45_49 == 1'd1))
		next_state = LEGUP_F_func_16_BB__50_51;
	else if ((func_16_45_49 == 1'd0))
		next_state = LEGUP_F_func_16_BB__63_56;
LEGUP_F_func_16_BB__4_11:
		next_state = LEGUP_function_call_12;
LEGUP_F_func_16_BB__4_13:
		next_state = LEGUP_F_func_16_BB__4_14;
LEGUP_F_func_16_BB__4_14:
		next_state = LEGUP_F_func_16_BB__4_15;
LEGUP_F_func_16_BB__4_15:
		next_state = LEGUP_function_call_16;
LEGUP_F_func_16_BB__4_17:
		next_state = LEGUP_F_func_16_BB__4_18;
LEGUP_F_func_16_BB__4_18:
		next_state = LEGUP_F_func_16_BB__4_19;
LEGUP_F_func_16_BB__4_19:
		next_state = LEGUP_function_call_20;
LEGUP_F_func_16_BB__4_21:
		next_state = LEGUP_function_call_22;
LEGUP_F_func_16_BB__4_23:
		next_state = LEGUP_function_call_24;
LEGUP_F_func_16_BB__4_25:
		next_state = LEGUP_F_func_16_BB__4_26;
LEGUP_F_func_16_BB__4_26:
		next_state = LEGUP_F_func_16_BB__4_27;
LEGUP_F_func_16_BB__4_27:
		next_state = LEGUP_function_call_28;
LEGUP_F_func_16_BB__4_29:
	if ((1'd0 == 1'd1))
		next_state = LEGUP_F_func_16_BB__23_30;
	else if ((1'd0 == 1'd0))
		next_state = LEGUP_F_func_16_BB__24_31;
LEGUP_F_func_16_BB__4_5:
		next_state = LEGUP_F_func_16_BB__4_6;
LEGUP_F_func_16_BB__4_6:
		next_state = LEGUP_F_func_16_BB__4_7;
LEGUP_F_func_16_BB__4_7:
		next_state = LEGUP_function_call_8;
LEGUP_F_func_16_BB__4_9:
		next_state = LEGUP_function_call_10;
LEGUP_F_func_16_BB__50_51:
		next_state = LEGUP_F_func_16_BB__50_52;
LEGUP_F_func_16_BB__50_52:
		next_state = LEGUP_F_func_16_BB__50_53;
LEGUP_F_func_16_BB__50_53:
		next_state = LEGUP_function_call_54;
LEGUP_F_func_16_BB__50_55:
		next_state = LEGUP_F_func_16_BB__63_56;
LEGUP_F_func_16_BB__63_56:
		next_state = LEGUP_F_func_16_BB__63_57;
LEGUP_F_func_16_BB__63_57:
		next_state = LEGUP_F_func_16_BB__63_58;
LEGUP_F_func_16_BB__63_58:
		next_state = LEGUP_function_call_59;
LEGUP_F_func_16_BB__63_60:
		next_state = LEGUP_F_func_16_BB__63_61;
LEGUP_F_func_16_BB__63_61:
		next_state = LEGUP_F_func_16_BB__63_62;
LEGUP_F_func_16_BB__63_62:
		next_state = LEGUP_function_call_63;
LEGUP_F_func_16_BB__63_64:
	if ((1'd1 == 1'd1))
		next_state = LEGUP_F_func_16_BB__73_65;
	else if ((1'd1 == 1'd0))
		next_state = LEGUP_F_func_16_BB__74_66;
LEGUP_F_func_16_BB__73_65:
		next_state = LEGUP_F_func_16_BB__74_66;
LEGUP_F_func_16_BB__74_66:
		next_state = LEGUP_F_func_16_BB__74_67;
LEGUP_F_func_16_BB__74_67:
		next_state = LEGUP_F_func_16_BB__74_68;
LEGUP_F_func_16_BB__74_68:
		next_state = LEGUP_function_call_69;
LEGUP_F_func_16_BB__74_70:
		next_state = LEGUP_F_func_16_BB__74_71;
LEGUP_F_func_16_BB__74_71:
		next_state = LEGUP_F_func_16_BB__74_72;
LEGUP_F_func_16_BB__74_72:
		next_state = LEGUP_function_call_73;
LEGUP_F_func_16_BB__74_74:
		next_state = LEGUP_F_func_16_BB__74_75;
LEGUP_F_func_16_BB__74_75:
		next_state = LEGUP_F_func_16_BB__74_76;
LEGUP_F_func_16_BB__74_76:
		next_state = LEGUP_function_call_77;
LEGUP_F_func_16_BB__74_78:
		next_state = LEGUP_F_func_16_BB__74_79;
LEGUP_F_func_16_BB__74_79:
		next_state = LEGUP_F_func_16_BB__74_80;
LEGUP_F_func_16_BB__74_80:
	if ((func_16_74_97 == 1'd1))
		next_state = LEGUP_F_func_16_BB__98_81;
	else if ((func_16_74_97 == 1'd0))
		next_state = LEGUP_F_func_16_BB__101_84;
LEGUP_F_func_16_BB__98_81:
		next_state = LEGUP_F_func_16_BB__98_82;
LEGUP_F_func_16_BB__98_82:
		next_state = LEGUP_F_func_16_BB__98_83;
LEGUP_F_func_16_BB__98_83:
		next_state = LEGUP_F_func_16_BB__101_84;
LEGUP_function_call_10:
	if ((safe_div_func_int32_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_11;
LEGUP_function_call_12:
	if ((safe_lshift_func_uint8_t_u_u_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_13;
LEGUP_function_call_16:
	if ((safe_mod_func_int8_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_17;
LEGUP_function_call_2:
	if ((legup_memcpy_4_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__0_3;
LEGUP_function_call_20:
	if ((safe_rshift_func_uint8_t_u_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_21;
LEGUP_function_call_22:
	if ((safe_lshift_func_uint8_t_u_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_23;
LEGUP_function_call_24:
	if ((safe_add_func_uint8_t_u_u_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_25;
LEGUP_function_call_28:
	if ((safe_mod_func_uint8_t_u_u_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_29;
LEGUP_function_call_42:
	if ((safe_sub_func_int32_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__36_43;
LEGUP_function_call_54:
	if ((safe_div_func_uint16_t_u_u_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__50_55;
LEGUP_function_call_59:
	if ((safe_sub_func_int8_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__63_60;
LEGUP_function_call_63:
	if ((safe_sub_func_int16_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__63_64;
LEGUP_function_call_69:
	if ((safe_div_func_int8_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__74_70;
LEGUP_function_call_73:
	if ((safe_mod_func_int16_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__74_74;
LEGUP_function_call_77:
	if ((safe_lshift_func_int16_t_s_u_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__74_78;
LEGUP_function_call_8:
	if ((safe_add_func_int16_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__4_9;
LEGUP_function_call_85:
	if ((safe_sub_func_uint8_t_u_u_finish_final == 1'd1))
		next_state = LEGUP_F_func_16_BB__101_86;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* func_16: %0*/
	/*   %1 = bitcast [10 x i32]* %l_50 to i8**/
if (reset) begin func_16_0_1 = 0; end
		func_16_0_1 = `TAG_func_16_0_l_50_a;
end
always @(*) begin
	/* func_16: %2*/
	/*   %l_51.0 = phi i32 [ 2107626899, %0 ], [ %39, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_l_510 = 32'd2107626899;
	end
	/* func_16: %2*/
	/*   %l_51.0 = phi i32 [ 2107626899, %0 ], [ %39, %36 ]*/
	else /* if (((cur_state == LEGUP_F_func_16_BB__36_43) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_16_2_l_510 = func_16_36_39_reg;
	end
end
always @(posedge clk) begin
	/* func_16: %2*/
	/*   %l_51.0 = phi i32 [ 2107626899, %0 ], [ %39, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_l_510_reg <= func_16_2_l_510;
		if (start == 1'b0 && ^(func_16_2_l_510) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_2_l_510_reg"); $finish; end
	end
	/* func_16: %2*/
	/*   %l_51.0 = phi i32 [ 2107626899, %0 ], [ %39, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__36_43) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_l_510_reg <= func_16_2_l_510;
		if (start == 1'b0 && ^(func_16_2_l_510) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_2_l_510_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %2*/
	/*   %.02 = phi i32 [ %p_19, %0 ], [ %38, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_02 = arg_p_19;
	end
	/* func_16: %2*/
	/*   %.02 = phi i32 [ %p_19, %0 ], [ %38, %36 ]*/
	else /* if (((cur_state == LEGUP_F_func_16_BB__36_43) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_16_2_02 = func_16_36_38_reg;
	end
end
always @(posedge clk) begin
	/* func_16: %2*/
	/*   %.02 = phi i32 [ %p_19, %0 ], [ %38, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_02_reg <= func_16_2_02;
		if (start == 1'b0 && ^(func_16_2_02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_2_02_reg"); $finish; end
	end
	/* func_16: %2*/
	/*   %.02 = phi i32 [ %p_19, %0 ], [ %38, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__36_43) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_02_reg <= func_16_2_02;
		if (start == 1'b0 && ^(func_16_2_02) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_2_02_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %2*/
	/*   %.01 = phi i32 [ 12, %0 ], [ %phitmp, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_01 = 32'd12;
	end
	/* func_16: %2*/
	/*   %.01 = phi i32 [ 12, %0 ], [ %phitmp, %36 ]*/
	else /* if (((cur_state == LEGUP_F_func_16_BB__36_43) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_16_2_01 = func_16_36_phitmp;
	end
end
always @(posedge clk) begin
	/* func_16: %2*/
	/*   %.01 = phi i32 [ 12, %0 ], [ %phitmp, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__0_3) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_01_reg <= func_16_2_01;
		if (start == 1'b0 && ^(func_16_2_01) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_2_01_reg"); $finish; end
	end
	/* func_16: %2*/
	/*   %.01 = phi i32 [ 12, %0 ], [ %phitmp, %36 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__36_43) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_2_01_reg <= func_16_2_01;
		if (start == 1'b0 && ^(func_16_2_01) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_2_01_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %2*/
	/*   %3 = icmp eq i32 %.01, -21*/
		func_16_2_3 = (func_16_2_01_reg == -32'd21);
end
always @(*) begin
	/* func_16: %4*/
	/*   %5 = load i8* @g_2, align 1*/
		func_16_4_5 = memory_controller_out_a[7:0];
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %5 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_7)) begin
		func_16_4_5_reg <= func_16_4_5;
		if (start == 1'b0 && ^(func_16_4_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_4_5_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %4*/
	/*   %6 = trunc i32 %p_20 to i8*/
		func_16_4_6 = arg_p_20[7:0];
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %6 = trunc i32 %p_20 to i8*/
	if ((cur_state == LEGUP_F_func_16_BB__4_5)) begin
		func_16_4_6_reg <= func_16_4_6;
		if (start == 1'b0 && ^(func_16_4_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_4_6_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %4*/
	/*   %7 = sext i8 %5 to i16*/
		func_16_4_7 = $signed(func_16_4_5);
end
always @(*) begin
	/* func_16: %4*/
	/*   %11 = load i8* @g_2, align 1*/
		func_16_4_11 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %4*/
	/*   %12 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 7*/
if (reset) begin func_16_4_12 = 0; end
		func_16_4_12 = (`TAG_func_16_0_l_50_a + (4 * 32'd7));
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %12 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 7*/
	if ((cur_state == LEGUP_F_func_16_BB__4_5)) begin
		func_16_4_12_reg <= func_16_4_12;
		if (start == 1'b0 && ^(func_16_4_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_4_12_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %4*/
	/*   %13 = load i32* %12, align 4*/
		func_16_4_13 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* func_16: %4*/
	/*   %14 = trunc i32 %13 to i8*/
		func_16_4_14 = func_16_4_13[7:0];
end
always @(*) begin
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
		func_16_4_15 = safe_mod_func_int8_t_s_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		func_16_4_15_reg <= func_16_4_15;
		if (start == 1'b0 && ^(func_16_4_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_4_15_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %4*/
	/*   %16 = load i8* @g_2, align 1*/
		func_16_4_16 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %4*/
	/*   %17 = sext i8 %16 to i32*/
		func_16_4_17 = $signed(func_16_4_16);
end
always @(*) begin
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
		func_16_4_18 = safe_rshift_func_uint8_t_u_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		func_16_4_18_reg <= func_16_4_18;
		if (start == 1'b0 && ^(func_16_4_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_4_18_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %4*/
	/*   %21 = load i8* @g_2, align 1*/
		func_16_4_21 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %24*/
	/*   %25 = icmp slt i8 %5, 0*/
		func_16_24_25 = ($signed(func_16_4_5_reg) < $signed(8'd0));
end
always @(*) begin
	/* func_16: %26*/
	/*   %27 = load i8* @g_2, align 1*/
		func_16_26_27 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %26*/
	/*   %28 = icmp eq i8 %27, 0*/
		func_16_26_28 = (func_16_26_27 == 8'd0);
end
always @(*) begin
	/* func_16: %30*/
	/*   %31 = load i8* @g_2, align 1*/
		func_16_30_31 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %30*/
	/*   %32 = icmp eq i8 %31, 0*/
		func_16_30_32 = (func_16_30_31 == 8'd0);
end
always @(*) begin
	/* func_16: %34*/
	/*   %35 = icmp eq i32 %l_51.0, 1*/
		func_16_34_35 = (func_16_2_l_510_reg == 32'd1);
end
always @(posedge clk) begin
	/* func_16: %34*/
	/*   %35 = icmp eq i32 %l_51.0, 1*/
	if ((cur_state == LEGUP_F_func_16_BB__34_40)) begin
		func_16_34_35_reg <= func_16_34_35;
		if (start == 1'b0 && ^(func_16_34_35) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_34_35_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %36*/
	/*   %37 = zext i1 %35 to i32*/
		func_16_36_37 = func_16_34_35_reg;
end
always @(*) begin
	/* func_16: %36*/
	/*   %38 = xor i32 %37, 1*/
		func_16_36_38 = (func_16_36_37 ^ 32'd1);
end
always @(posedge clk) begin
	/* func_16: %36*/
	/*   %38 = xor i32 %37, 1*/
	if ((cur_state == LEGUP_F_func_16_BB__36_41)) begin
		func_16_36_38_reg <= func_16_36_38;
		if (start == 1'b0 && ^(func_16_36_38) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_36_38_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %36*/
	/*   %39 = zext i1 %35 to i32*/
		func_16_36_39 = func_16_34_35_reg;
end
always @(posedge clk) begin
	/* func_16: %36*/
	/*   %39 = zext i1 %35 to i32*/
	if ((cur_state == LEGUP_F_func_16_BB__36_41)) begin
		func_16_36_39_reg <= func_16_36_39;
		if (start == 1'b0 && ^(func_16_36_39) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_36_39_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
		func_16_36_40 = safe_sub_func_int32_t_s_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		func_16_36_40_reg <= func_16_36_40;
		if (start == 1'b0 && ^(func_16_36_40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_36_40_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %36*/
	/*   %sext = shl i32 %40, 16*/
		func_16_36_sext = (func_16_36_40_reg <<< (32'd16 % 32));
end
always @(*) begin
	/* func_16: %36*/
	/*   %phitmp = ashr exact i32 %sext, 16*/
		func_16_36_phitmp = ($signed(func_16_36_sext) >>> 32'd16);
end
always @(*) begin
	/* func_16: %42*/
	/*   %.021 = phi i32 [ undef, %44 ], [ %.02, %41 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__41_44) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_42_021 = func_16_2_02_reg;
	end
	/* func_16: %42*/
	/*   %.021 = phi i32 [ undef, %44 ], [ %.02, %41 ]*/
	else /* if (((cur_state == LEGUP_F_func_16_BB__44_47) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_16_42_021 = 0;
	end
end
always @(posedge clk) begin
	/* func_16: %42*/
	/*   %.021 = phi i32 [ undef, %44 ], [ %.02, %41 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__41_44) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_42_021_reg <= func_16_42_021;
		if (start == 1'b0 && ^(func_16_42_021) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_42_021_reg"); $finish; end
	end
	/* func_16: %42*/
	/*   %.021 = phi i32 [ undef, %44 ], [ %.02, %41 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__44_47) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_42_021_reg <= func_16_42_021;
		if (start == 1'b0 && ^(func_16_42_021) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_42_021_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %45*/
	/*   %46 = load i8* @g_2, align 1*/
		func_16_45_46 = memory_controller_out_a[7:0];
end
always @(posedge clk) begin
	/* func_16: %45*/
	/*   %46 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__45_50)) begin
		func_16_45_46_reg <= func_16_45_46;
		if (start == 1'b0 && ^(func_16_45_46) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_45_46_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %45*/
	/*   %47 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 6*/
if (reset) begin func_16_45_47 = 0; end
		func_16_45_47 = (`TAG_func_16_0_l_50_a + (4 * 32'd6));
end
always @(*) begin
	/* func_16: %45*/
	/*   %48 = load i32* %47, align 4*/
		func_16_45_48 = memory_controller_out_b[31:0];
end
always @(posedge clk) begin
	/* func_16: %45*/
	/*   %48 = load i32* %47, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__45_50)) begin
		func_16_45_48_reg <= func_16_45_48;
		if (start == 1'b0 && ^(func_16_45_48) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_45_48_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %45*/
	/*   %49 = icmp eq i8 %46, 0*/
		func_16_45_49 = (func_16_45_46 == 8'd0);
end
always @(*) begin
	/* func_16: %50*/
	/*   %51 = and i32 %.021, 33328*/
		func_16_50_51 = (func_16_42_021_reg & 32'd33328);
end
always @(posedge clk) begin
	/* func_16: %50*/
	/*   %51 = and i32 %.021, 33328*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		func_16_50_51_reg <= func_16_50_51;
		if (start == 1'b0 && ^(func_16_50_51) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_50_51_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %50*/
	/*   %52 = load i8* @g_2, align 1*/
		func_16_50_52 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %50*/
	/*   %53 = sext i8 %52 to i32*/
		func_16_50_53 = $signed(func_16_50_52);
end
always @(*) begin
	/* func_16: %50*/
	/*   %54 = or i32 %51, %53*/
		func_16_50_54 = (func_16_50_51_reg | func_16_50_53);
end
always @(*) begin
	/* func_16: %50*/
	/*   %55 = icmp ult i32 %54, -739161654*/
		func_16_50_55 = (func_16_50_54 < -32'd739161654);
end
always @(*) begin
	/* func_16: %50*/
	/*   %56 = zext i1 %55 to i32*/
		func_16_50_56 = func_16_50_55;
end
always @(*) begin
	/* func_16: %50*/
	/*   %57 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 6*/
if (reset) begin func_16_50_57 = 0; end
		func_16_50_57 = (`TAG_func_16_0_l_50_a + (4 * 32'd6));
end
always @(*) begin
	/* func_16: %50*/
	/*   %58 = load i32* %57, align 4*/
		func_16_50_58 = memory_controller_out_b[31:0];
end
always @(*) begin
	/* func_16: %50*/
	/*   %59 = xor i32 %56, %58*/
		func_16_50_59 = (func_16_50_56 ^ func_16_50_58);
end
always @(*) begin
	/* func_16: %50*/
	/*   %60 = trunc i32 %59 to i16*/
		func_16_50_60 = func_16_50_59[15:0];
end
always @(*) begin
	/* func_16: %50*/
	/*   %61 = trunc i32 %.021 to i16*/
		func_16_50_61 = func_16_42_021_reg[15:0];
end
always @(posedge clk) begin
	/* func_16: %50*/
	/*   %61 = trunc i32 %.021 to i16*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		func_16_50_61_reg <= func_16_50_61;
		if (start == 1'b0 && ^(func_16_50_61) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_50_61_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %63*/
	/*   %64 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 6*/
if (reset) begin func_16_63_64 = 0; end
		func_16_63_64 = (`TAG_func_16_0_l_50_a + (4 * 32'd6));
end
always @(*) begin
	/* func_16: %63*/
	/*   %65 = load i32* %64, align 4*/
		func_16_63_65 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* func_16: %63*/
	/*   %66 = icmp ugt i32 %65, 44437*/
		func_16_63_66 = (func_16_63_65 > 32'd44437);
end
always @(*) begin
	/* func_16: %63*/
	/*   %67 = zext i1 %66 to i8*/
		func_16_63_67 = func_16_63_66;
end
always @(*) begin
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
		func_16_63_68 = safe_sub_func_int8_t_s_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		func_16_63_68_reg <= func_16_63_68;
		if (start == 1'b0 && ^(func_16_63_68) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_63_68_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %63*/
	/*   %69 = load i8* @g_2, align 1*/
		func_16_63_69 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %63*/
	/*   %70 = icmp sle i8 %68, %69*/
		func_16_63_70 = ($signed(func_16_63_68_reg) <= $signed(func_16_63_69));
end
always @(*) begin
	/* func_16: %63*/
	/*   %71 = zext i1 %70 to i16*/
		func_16_63_71 = func_16_63_70;
end
always @(*) begin
	/* func_16: %74*/
	/*   %75 = load i8* @g_2, align 1*/
		func_16_74_75 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %74*/
	/*   %76 = sext i8 %75 to i32*/
		func_16_74_76 = $signed(func_16_74_75);
end
always @(*) begin
	/* func_16: %74*/
	/*   %77 = icmp sgt i32 %76, %p_20*/
		func_16_74_77 = ($signed(func_16_74_76) > $signed(arg_p_20));
end
always @(*) begin
	/* func_16: %74*/
	/*   %78 = zext i1 %77 to i8*/
		func_16_74_78 = func_16_74_77;
end
always @(*) begin
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
		func_16_74_79 = safe_div_func_int8_t_s_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		func_16_74_79_reg <= func_16_74_79;
		if (start == 1'b0 && ^(func_16_74_79) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_79_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %80 = sext i8 %79 to i32*/
		func_16_74_80 = $signed(func_16_74_79_reg);
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %80 = sext i8 %79 to i32*/
	if ((cur_state == LEGUP_F_func_16_BB__74_70)) begin
		func_16_74_80_reg <= func_16_74_80;
		if (start == 1'b0 && ^(func_16_74_80) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_80_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %81 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 6*/
if (reset) begin func_16_74_81 = 0; end
		func_16_74_81 = (`TAG_func_16_0_l_50_a + (4 * 32'd6));
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %81 = getelementptr inbounds [10 x i32]* %l_50, i32 0, i32 6*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		func_16_74_81_reg <= func_16_74_81;
		if (start == 1'b0 && ^(func_16_74_81) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_81_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %82 = load i32* %81, align 4*/
		func_16_74_82 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* func_16: %74*/
	/*   %83 = icmp uge i32 %80, %82*/
		func_16_74_83 = (func_16_74_80_reg >= func_16_74_82);
end
always @(*) begin
	/* func_16: %74*/
	/*   %84 = zext i1 %83 to i32*/
		func_16_74_84 = func_16_74_83;
end
always @(*) begin
	/* func_16: %74*/
	/*   %85 = icmp eq i32 %48, %84*/
		func_16_74_85 = (func_16_45_48_reg == func_16_74_84);
end
always @(*) begin
	/* func_16: %74*/
	/*   %86 = zext i1 %85 to i16*/
		func_16_74_86 = func_16_74_85;
end
always @(*) begin
	/* func_16: %74*/
	/*   %87 = trunc i32 %.021 to i16*/
		func_16_74_87 = func_16_42_021_reg[15:0];
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %87 = trunc i32 %.021 to i16*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		func_16_74_87_reg <= func_16_74_87;
		if (start == 1'b0 && ^(func_16_74_87) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_87_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
		func_16_74_88 = safe_mod_func_int16_t_s_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		func_16_74_88_reg <= func_16_74_88;
		if (start == 1'b0 && ^(func_16_74_88) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_88_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %89 = load i8* @g_2, align 1*/
		func_16_74_89 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_16: %74*/
	/*   %90 = sext i8 %89 to i32*/
		func_16_74_90 = $signed(func_16_74_89);
end
always @(*) begin
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
		func_16_74_91 = safe_lshift_func_int16_t_s_u_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		func_16_74_91_reg <= func_16_74_91;
		if (start == 1'b0 && ^(func_16_74_91) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_91_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %92 = sext i16 %91 to i32*/
		func_16_74_92 = $signed(func_16_74_91_reg);
end
always @(*) begin
	/* func_16: %74*/
	/*   %.lobit = lshr i8 %46, 7*/
		func_16_74_lobit = (func_16_45_46_reg >>> (8'd7 % 8'd8));
end
always @(*) begin
	/* func_16: %74*/
	/*   %93 = zext i8 %.lobit to i32*/
		func_16_74_93 = func_16_74_lobit;
end
always @(*) begin
	/* func_16: %74*/
	/*   %.not = xor i32 %93, 1*/
		func_16_74_not = (func_16_74_93 ^ 32'd1);
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %.not = xor i32 %93, 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		func_16_74_not_reg <= func_16_74_not;
		if (start == 1'b0 && ^(func_16_74_not) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_74_not_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %74*/
	/*   %94 = load i8* @g_2, align 1*/
		func_16_74_94 = memory_controller_out_b[7:0];
end
always @(*) begin
	/* func_16: %74*/
	/*   %95 = sext i8 %94 to i32*/
		func_16_74_95 = $signed(func_16_74_94);
end
always @(*) begin
	/* func_16: %74*/
	/*   %96 = or i32 %.not, %95*/
		func_16_74_96 = (func_16_74_not_reg | func_16_74_95);
end
always @(*) begin
	/* func_16: %74*/
	/*   %97 = icmp eq i32 %96, 0*/
		func_16_74_97 = (func_16_74_96 == 32'd0);
end
always @(*) begin
	/* func_16: %98*/
	/*   %99 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
		func_16_98_99 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* func_16: %98*/
	/*   %100 = icmp ne i32 %99, 0*/
		func_16_98_100 = (func_16_98_99 != 32'd0);
end
always @(*) begin
	/* func_16: %101*/
	/*   %102 = phi i1 [ true, %74 ], [ %100, %98 ]*/
	if ((((cur_state == LEGUP_F_func_16_BB__74_80) & (memory_controller_waitrequest == 1'd0)) & (func_16_74_97 == 1'd0))) begin
		func_16_101_102 = 1'd1;
	end
	/* func_16: %101*/
	/*   %102 = phi i1 [ true, %74 ], [ %100, %98 ]*/
	else /* if (((cur_state == LEGUP_F_func_16_BB__98_83) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_16_101_102 = func_16_98_100;
	end
end
always @(posedge clk) begin
	/* func_16: %101*/
	/*   %102 = phi i1 [ true, %74 ], [ %100, %98 ]*/
	if ((((cur_state == LEGUP_F_func_16_BB__74_80) & (memory_controller_waitrequest == 1'd0)) & (func_16_74_97 == 1'd0))) begin
		func_16_101_102_reg <= func_16_101_102;
		if (start == 1'b0 && ^(func_16_101_102) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_101_102_reg"); $finish; end
	end
	/* func_16: %101*/
	/*   %102 = phi i1 [ true, %74 ], [ %100, %98 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__98_83) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_101_102_reg <= func_16_101_102;
		if (start == 1'b0 && ^(func_16_101_102) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_101_102_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %101*/
	/*   %103 = zext i1 %102 to i8*/
		func_16_101_103 = func_16_101_102_reg;
end
always @(*) begin
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
		func_16_101_104 = safe_sub_func_uint8_t_u_u_return_val_reg;
end
always @(posedge clk) begin
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		func_16_101_104_reg <= func_16_101_104;
		if (start == 1'b0 && ^(func_16_101_104) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_101_104_reg"); $finish; end
	end
end
always @(*) begin
	/* func_16: %101*/
	/*   %105 = zext i8 %104 to i16*/
		func_16_101_105 = func_16_101_104_reg;
end
always @(*) begin
	/* func_16: %101*/
	/*   %106 = and i16 %105, 1*/
		func_16_101_106 = (func_16_101_105 & 16'd1);
end
always @(*) begin
	/* func_16: %107*/
	/*   %.0 = phi i16 [ 28421, %43 ], [ %106, %101 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__43_46) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_107_0 = 16'd28421;
	end
	/* func_16: %107*/
	/*   %.0 = phi i16 [ 28421, %43 ], [ %106, %101 ]*/
	else /* if (((cur_state == LEGUP_F_func_16_BB__101_86) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_16_107_0 = func_16_101_106;
	end
end
always @(posedge clk) begin
	/* func_16: %107*/
	/*   %.0 = phi i16 [ 28421, %43 ], [ %106, %101 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__43_46) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_107_0_reg <= func_16_107_0;
		if (start == 1'b0 && ^(func_16_107_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_107_0_reg"); $finish; end
	end
	/* func_16: %107*/
	/*   %.0 = phi i16 [ 28421, %43 ], [ %106, %101 ]*/
	if (((cur_state == LEGUP_F_func_16_BB__101_86) & (memory_controller_waitrequest == 1'd0))) begin
		func_16_107_0_reg <= func_16_107_0;
		if (start == 1'b0 && ^(func_16_107_0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_107_0_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_F_func_16_BB__0_1)) begin
		legup_memcpy_4_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_memcpy_4_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_F_func_16_BB__0_1)) begin
		legup_memcpy_4_arg_d <= func_16_0_1;
		if (start == 1'b0 && ^(func_16_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_arg_d"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_F_func_16_BB__0_1)) begin
		legup_memcpy_4_arg_s <= `TAG_g_func_16l_50_a;
		if (start == 1'b0 && ^(`TAG_g_func_16l_50_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_arg_s"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_F_func_16_BB__0_1)) begin
		legup_memcpy_4_arg_n <= 32'd40;
		if (start == 1'b0 && ^(32'd40) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_arg_n"); $finish; end
	end
end
always @(*) begin
	legup_memcpy_4_finish_final = legup_memcpy_4_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__0_1))) begin
		legup_memcpy_4_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_finish_reg"); $finish; end
	end
	if (legup_memcpy_4_finish) begin
		legup_memcpy_4_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_4_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_7)) begin
		safe_add_func_int16_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int16_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_8)) begin
		safe_add_func_int16_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int16_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_7)) begin
		safe_add_func_int16_t_s_s_arg_si1 <= func_16_4_7;
		if (start == 1'b0 && ^(func_16_4_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int16_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_7)) begin
		safe_add_func_int16_t_s_s_arg_si2 <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int16_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_add_func_int16_t_s_s_finish_final = safe_add_func_int16_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_7))) begin
		safe_add_func_int16_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int16_t_s_s_finish_reg"); $finish; end
	end
	if (safe_add_func_int16_t_s_s_finish) begin
		safe_add_func_int16_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int16_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_9)) begin
		safe_div_func_int32_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		safe_div_func_int32_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_9)) begin
		safe_div_func_int32_t_s_s_arg_si1 <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_9)) begin
		safe_div_func_int32_t_s_s_arg_si2 <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_div_func_int32_t_s_s_finish_final = safe_div_func_int32_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_9))) begin
		safe_div_func_int32_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_finish_reg"); $finish; end
	end
	if (safe_div_func_int32_t_s_s_finish) begin
		safe_div_func_int32_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int32_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_11)) begin
		safe_lshift_func_uint8_t_u_u_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_12)) begin
		safe_lshift_func_uint8_t_u_u_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_11)) begin
		safe_lshift_func_uint8_t_u_u_arg_left <= 8'd1;
		if (start == 1'b0 && ^(8'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_arg_left"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_11)) begin
		safe_lshift_func_uint8_t_u_u_arg_right <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_arg_right"); $finish; end
	end
end
always @(*) begin
	safe_lshift_func_uint8_t_u_u_finish_final = safe_lshift_func_uint8_t_u_u_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_11))) begin
		safe_lshift_func_uint8_t_u_u_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_finish_reg"); $finish; end
	end
	if (safe_lshift_func_uint8_t_u_u_finish) begin
		safe_lshift_func_uint8_t_u_u_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_u_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_15)) begin
		safe_mod_func_int8_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		safe_mod_func_int8_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_15)) begin
		safe_mod_func_int8_t_s_s_arg_si1 <= func_16_4_11;
		if (start == 1'b0 && ^(func_16_4_11) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_15)) begin
		safe_mod_func_int8_t_s_s_arg_si2 <= func_16_4_14;
		if (start == 1'b0 && ^(func_16_4_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_mod_func_int8_t_s_s_finish_final = safe_mod_func_int8_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_15))) begin
		safe_mod_func_int8_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_finish_reg"); $finish; end
	end
	if (safe_mod_func_int8_t_s_s_finish) begin
		safe_mod_func_int8_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_15))) begin
		safe_mod_func_int8_t_s_s_return_val_reg <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_return_val_reg"); $finish; end
	end
	if (safe_mod_func_int8_t_s_s_finish) begin
		safe_mod_func_int8_t_s_s_return_val_reg <= safe_mod_func_int8_t_s_s_return_val;
		if (start == 1'b0 && ^(safe_mod_func_int8_t_s_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int8_t_s_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_19)) begin
		safe_rshift_func_uint8_t_u_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_20)) begin
		safe_rshift_func_uint8_t_u_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_19)) begin
		safe_rshift_func_uint8_t_u_s_arg_left <= func_16_4_15_reg;
		if (start == 1'b0 && ^(func_16_4_15_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_arg_left"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_19)) begin
		safe_rshift_func_uint8_t_u_s_arg_right <= func_16_4_17;
		if (start == 1'b0 && ^(func_16_4_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_arg_right"); $finish; end
	end
end
always @(*) begin
	safe_rshift_func_uint8_t_u_s_finish_final = safe_rshift_func_uint8_t_u_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_19))) begin
		safe_rshift_func_uint8_t_u_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_finish_reg"); $finish; end
	end
	if (safe_rshift_func_uint8_t_u_s_finish) begin
		safe_rshift_func_uint8_t_u_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_19))) begin
		safe_rshift_func_uint8_t_u_s_return_val_reg <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_return_val_reg"); $finish; end
	end
	if (safe_rshift_func_uint8_t_u_s_finish) begin
		safe_rshift_func_uint8_t_u_s_return_val_reg <= safe_rshift_func_uint8_t_u_s_return_val;
		if (start == 1'b0 && ^(safe_rshift_func_uint8_t_u_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_rshift_func_uint8_t_u_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_21)) begin
		safe_lshift_func_uint8_t_u_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_22)) begin
		safe_lshift_func_uint8_t_u_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_21)) begin
		safe_lshift_func_uint8_t_u_s_arg_left <= func_16_4_18_reg;
		if (start == 1'b0 && ^(func_16_4_18_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_arg_left"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_21)) begin
		safe_lshift_func_uint8_t_u_s_arg_right <= 32'd2;
		if (start == 1'b0 && ^(32'd2) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_arg_right"); $finish; end
	end
end
always @(*) begin
	safe_lshift_func_uint8_t_u_s_finish_final = safe_lshift_func_uint8_t_u_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_21))) begin
		safe_lshift_func_uint8_t_u_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_finish_reg"); $finish; end
	end
	if (safe_lshift_func_uint8_t_u_s_finish) begin
		safe_lshift_func_uint8_t_u_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint8_t_u_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_23)) begin
		safe_add_func_uint8_t_u_u_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_uint8_t_u_u_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		safe_add_func_uint8_t_u_u_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_uint8_t_u_u_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_23)) begin
		safe_add_func_uint8_t_u_u_arg_ui1 <= func_16_4_6_reg;
		if (start == 1'b0 && ^(func_16_4_6_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_uint8_t_u_u_arg_ui1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_23)) begin
		safe_add_func_uint8_t_u_u_arg_ui2 <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_uint8_t_u_u_arg_ui2"); $finish; end
	end
end
always @(*) begin
	safe_add_func_uint8_t_u_u_finish_final = safe_add_func_uint8_t_u_u_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_23))) begin
		safe_add_func_uint8_t_u_u_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_uint8_t_u_u_finish_reg"); $finish; end
	end
	if (safe_add_func_uint8_t_u_u_finish) begin
		safe_add_func_uint8_t_u_u_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_uint8_t_u_u_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_27)) begin
		safe_mod_func_uint8_t_u_u_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		safe_mod_func_uint8_t_u_u_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_27)) begin
		safe_mod_func_uint8_t_u_u_arg_ui1 <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_arg_ui1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__4_27)) begin
		safe_mod_func_uint8_t_u_u_arg_ui2 <= func_16_4_21;
		if (start == 1'b0 && ^(func_16_4_21) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_arg_ui2"); $finish; end
	end
end
always @(*) begin
	safe_mod_func_uint8_t_u_u_finish_final = safe_mod_func_uint8_t_u_u_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__4_27))) begin
		safe_mod_func_uint8_t_u_u_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_finish_reg"); $finish; end
	end
	if (safe_mod_func_uint8_t_u_u_finish) begin
		safe_mod_func_uint8_t_u_u_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_uint8_t_u_u_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__36_41)) begin
		safe_sub_func_int32_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_42)) begin
		safe_sub_func_int32_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__36_41)) begin
		safe_sub_func_int32_t_s_s_arg_si1 <= func_16_2_01_reg;
		if (start == 1'b0 && ^(func_16_2_01_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__36_41)) begin
		safe_sub_func_int32_t_s_s_arg_si2 <= 32'd5;
		if (start == 1'b0 && ^(32'd5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_sub_func_int32_t_s_s_finish_final = safe_sub_func_int32_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__36_41))) begin
		safe_sub_func_int32_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_finish_reg"); $finish; end
	end
	if (safe_sub_func_int32_t_s_s_finish) begin
		safe_sub_func_int32_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__36_41))) begin
		safe_sub_func_int32_t_s_s_return_val_reg <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_return_val_reg"); $finish; end
	end
	if (safe_sub_func_int32_t_s_s_finish) begin
		safe_sub_func_int32_t_s_s_return_val_reg <= safe_sub_func_int32_t_s_s_return_val;
		if (start == 1'b0 && ^(safe_sub_func_int32_t_s_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int32_t_s_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__50_53)) begin
		safe_div_func_uint16_t_u_u_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_54)) begin
		safe_div_func_uint16_t_u_u_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__50_53)) begin
		safe_div_func_uint16_t_u_u_arg_ui1 <= func_16_50_60;
		if (start == 1'b0 && ^(func_16_50_60) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_arg_ui1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__50_53)) begin
		safe_div_func_uint16_t_u_u_arg_ui2 <= func_16_50_61_reg;
		if (start == 1'b0 && ^(func_16_50_61_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_arg_ui2"); $finish; end
	end
end
always @(*) begin
	safe_div_func_uint16_t_u_u_finish_final = safe_div_func_uint16_t_u_u_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__50_53))) begin
		safe_div_func_uint16_t_u_u_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_finish_reg"); $finish; end
	end
	if (safe_div_func_uint16_t_u_u_finish) begin
		safe_div_func_uint16_t_u_u_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_uint16_t_u_u_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__63_58)) begin
		safe_sub_func_int8_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_59)) begin
		safe_sub_func_int8_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__63_58)) begin
		safe_sub_func_int8_t_s_s_arg_si1 <= func_16_45_46_reg;
		if (start == 1'b0 && ^(func_16_45_46_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__63_58)) begin
		safe_sub_func_int8_t_s_s_arg_si2 <= func_16_63_67;
		if (start == 1'b0 && ^(func_16_63_67) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_sub_func_int8_t_s_s_finish_final = safe_sub_func_int8_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__63_58))) begin
		safe_sub_func_int8_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_finish_reg"); $finish; end
	end
	if (safe_sub_func_int8_t_s_s_finish) begin
		safe_sub_func_int8_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__63_58))) begin
		safe_sub_func_int8_t_s_s_return_val_reg <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_return_val_reg"); $finish; end
	end
	if (safe_sub_func_int8_t_s_s_finish) begin
		safe_sub_func_int8_t_s_s_return_val_reg <= safe_sub_func_int8_t_s_s_return_val;
		if (start == 1'b0 && ^(safe_sub_func_int8_t_s_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int8_t_s_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__63_62)) begin
		safe_sub_func_int16_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int16_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_63)) begin
		safe_sub_func_int16_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int16_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__63_62)) begin
		safe_sub_func_int16_t_s_s_arg_si1 <= func_16_63_71;
		if (start == 1'b0 && ^(func_16_63_71) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int16_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__63_62)) begin
		safe_sub_func_int16_t_s_s_arg_si2 <= -16'd24242;
		if (start == 1'b0 && ^(-16'd24242) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int16_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_sub_func_int16_t_s_s_finish_final = safe_sub_func_int16_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__63_62))) begin
		safe_sub_func_int16_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int16_t_s_s_finish_reg"); $finish; end
	end
	if (safe_sub_func_int16_t_s_s_finish) begin
		safe_sub_func_int16_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_int16_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_68)) begin
		safe_div_func_int8_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_69)) begin
		safe_div_func_int8_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_68)) begin
		safe_div_func_int8_t_s_s_arg_si1 <= func_16_74_78;
		if (start == 1'b0 && ^(func_16_74_78) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_68)) begin
		safe_div_func_int8_t_s_s_arg_si2 <= -8'd8;
		if (start == 1'b0 && ^(-8'd8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_div_func_int8_t_s_s_finish_final = safe_div_func_int8_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__74_68))) begin
		safe_div_func_int8_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_finish_reg"); $finish; end
	end
	if (safe_div_func_int8_t_s_s_finish) begin
		safe_div_func_int8_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__74_68))) begin
		safe_div_func_int8_t_s_s_return_val_reg <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_return_val_reg"); $finish; end
	end
	if (safe_div_func_int8_t_s_s_finish) begin
		safe_div_func_int8_t_s_s_return_val_reg <= safe_div_func_int8_t_s_s_return_val;
		if (start == 1'b0 && ^(safe_div_func_int8_t_s_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_div_func_int8_t_s_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_72)) begin
		safe_mod_func_int16_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_73)) begin
		safe_mod_func_int16_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_72)) begin
		safe_mod_func_int16_t_s_s_arg_si1 <= func_16_74_86;
		if (start == 1'b0 && ^(func_16_74_86) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_72)) begin
		safe_mod_func_int16_t_s_s_arg_si2 <= func_16_74_87_reg;
		if (start == 1'b0 && ^(func_16_74_87_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_mod_func_int16_t_s_s_finish_final = safe_mod_func_int16_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__74_72))) begin
		safe_mod_func_int16_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_finish_reg"); $finish; end
	end
	if (safe_mod_func_int16_t_s_s_finish) begin
		safe_mod_func_int16_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__74_72))) begin
		safe_mod_func_int16_t_s_s_return_val_reg <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_return_val_reg"); $finish; end
	end
	if (safe_mod_func_int16_t_s_s_finish) begin
		safe_mod_func_int16_t_s_s_return_val_reg <= safe_mod_func_int16_t_s_s_return_val;
		if (start == 1'b0 && ^(safe_mod_func_int16_t_s_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mod_func_int16_t_s_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_76)) begin
		safe_lshift_func_int16_t_s_u_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_77)) begin
		safe_lshift_func_int16_t_s_u_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_76)) begin
		safe_lshift_func_int16_t_s_u_arg_left <= func_16_74_88_reg;
		if (start == 1'b0 && ^(func_16_74_88_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_arg_left"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__74_76)) begin
		safe_lshift_func_int16_t_s_u_arg_right <= func_16_74_90;
		if (start == 1'b0 && ^(func_16_74_90) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_arg_right"); $finish; end
	end
end
always @(*) begin
	safe_lshift_func_int16_t_s_u_finish_final = safe_lshift_func_int16_t_s_u_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__74_76))) begin
		safe_lshift_func_int16_t_s_u_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_finish_reg"); $finish; end
	end
	if (safe_lshift_func_int16_t_s_u_finish) begin
		safe_lshift_func_int16_t_s_u_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__74_76))) begin
		safe_lshift_func_int16_t_s_u_return_val_reg <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_return_val_reg"); $finish; end
	end
	if (safe_lshift_func_int16_t_s_u_finish) begin
		safe_lshift_func_int16_t_s_u_return_val_reg <= safe_lshift_func_int16_t_s_u_return_val;
		if (start == 1'b0 && ^(safe_lshift_func_int16_t_s_u_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_int16_t_s_u_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__101_84)) begin
		safe_sub_func_uint8_t_u_u_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_85)) begin
		safe_sub_func_uint8_t_u_u_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__101_84)) begin
		safe_sub_func_uint8_t_u_u_arg_ui1 <= func_16_101_103;
		if (start == 1'b0 && ^(func_16_101_103) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_arg_ui1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_F_func_16_BB__101_84)) begin
		safe_sub_func_uint8_t_u_u_arg_ui2 <= -8'd5;
		if (start == 1'b0 && ^(-8'd5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_arg_ui2"); $finish; end
	end
end
always @(*) begin
	safe_sub_func_uint8_t_u_u_finish_final = safe_sub_func_uint8_t_u_u_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__101_84))) begin
		safe_sub_func_uint8_t_u_u_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_finish_reg"); $finish; end
	end
	if (safe_sub_func_uint8_t_u_u_finish) begin
		safe_sub_func_uint8_t_u_u_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_16_BB__101_84))) begin
		safe_sub_func_uint8_t_u_u_return_val_reg <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_return_val_reg"); $finish; end
	end
	if (safe_sub_func_uint8_t_u_u_finish) begin
		safe_sub_func_uint8_t_u_u_return_val_reg <= safe_sub_func_uint8_t_u_u_return_val;
		if (start == 1'b0 && ^(safe_sub_func_uint8_t_u_u_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_sub_func_uint8_t_u_u_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* func_16: %107*/
	/*   ret i16 %.0*/
	if ((cur_state == LEGUP_F_func_16_BB__107_87)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = legup_memcpy_4_memory_controller_enable_a;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = legup_memcpy_4_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_a = safe_add_func_int16_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_a = safe_add_func_int16_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = safe_div_func_int32_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = safe_div_func_int32_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_a = safe_lshift_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_a = safe_lshift_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_a = safe_mod_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_a = safe_mod_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_a = safe_rshift_func_uint8_t_u_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_a = safe_rshift_func_uint8_t_u_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_enable_a = safe_lshift_func_uint8_t_u_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_enable_a = safe_lshift_func_uint8_t_u_s_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_a = safe_add_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_a = safe_add_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_a = safe_mod_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_a = safe_mod_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_enable_a = safe_sub_func_int32_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_enable_a = safe_sub_func_int32_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_enable_a = safe_div_func_uint16_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_enable_a = safe_div_func_uint16_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_enable_a = safe_sub_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_enable_a = safe_sub_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_enable_a = safe_sub_func_int16_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_enable_a = safe_sub_func_int16_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_enable_a = safe_div_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_enable_a = safe_div_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_enable_a = safe_mod_func_int16_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_enable_a = safe_mod_func_int16_t_s_s_memory_controller_enable_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_enable_a = safe_lshift_func_int16_t_s_u_memory_controller_enable_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_enable_a = safe_lshift_func_int16_t_s_u_memory_controller_enable_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_enable_a = safe_sub_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_enable_a = safe_sub_func_uint8_t_u_u_memory_controller_enable_a;
	end
	/* func_16: %4*/
	/*   %5 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_5)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %4*/
	/*   %11 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %4*/
	/*   %16 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_17)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %4*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_25)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %26*/
	/*   %27 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__26_32)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %30*/
	/*   %31 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__30_36)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %45*/
	/*   %46 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %50*/
	/*   %52 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %63*/
	/*   %65 = load i32* %64, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__63_56)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %63*/
	/*   %69 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__63_60)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %74*/
	/*   %75 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %74*/
	/*   %82 = load i32* %81, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_70)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %74*/
	/*   %89 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_74)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %74*/
	/*   store i32 %92, i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_16: %98*/
	/*   %99 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__98_81)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_4_memory_controller_address_a;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_4_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_address_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_address_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_address_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_address_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_address_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_address_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_address_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_address_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_address_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_address_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_address_a;
	end
	/* func_16: %4*/
	/*   %5 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_5)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %4*/
	/*   %11 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %4*/
	/*   %16 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_17)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %4*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_25)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %26*/
	/*   %27 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__26_32)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %30*/
	/*   %31 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__30_36)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %45*/
	/*   %46 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %50*/
	/*   %52 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %63*/
	/*   %65 = load i32* %64, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__63_56)) begin
		memory_controller_address_a = func_16_63_64;
	end
	/* func_16: %63*/
	/*   %69 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__63_60)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %74*/
	/*   %75 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %74*/
	/*   %82 = load i32* %81, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_70)) begin
		memory_controller_address_a = func_16_74_81_reg;
	end
	/* func_16: %74*/
	/*   %89 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_74)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_16: %74*/
	/*   store i32 %92, i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_address_a = `TAG_g_g_70_a;
	end
	/* func_16: %98*/
	/*   %99 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__98_81)) begin
		memory_controller_address_a = `TAG_g_g_70_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = legup_memcpy_4_memory_controller_write_enable_a;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = legup_memcpy_4_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_a = safe_add_func_int16_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_a = safe_add_func_int16_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = safe_div_func_int32_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = safe_div_func_int32_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_a = safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_a = safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_a = safe_mod_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_a = safe_mod_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_a = safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_a = safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_write_enable_a = safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_write_enable_a = safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_a = safe_add_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_a = safe_add_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_a = safe_mod_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_a = safe_mod_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_write_enable_a = safe_sub_func_int32_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_write_enable_a = safe_sub_func_int32_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_write_enable_a = safe_div_func_uint16_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_write_enable_a = safe_div_func_uint16_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_write_enable_a = safe_sub_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_write_enable_a = safe_sub_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_write_enable_a = safe_sub_func_int16_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_write_enable_a = safe_sub_func_int16_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_write_enable_a = safe_div_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_write_enable_a = safe_div_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_write_enable_a = safe_mod_func_int16_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_write_enable_a = safe_mod_func_int16_t_s_s_memory_controller_write_enable_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_write_enable_a = safe_lshift_func_int16_t_s_u_memory_controller_write_enable_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_write_enable_a = safe_lshift_func_int16_t_s_u_memory_controller_write_enable_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_write_enable_a = safe_sub_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_write_enable_a = safe_sub_func_uint8_t_u_u_memory_controller_write_enable_a;
	end
	/* func_16: %4*/
	/*   %5 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_5)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %4*/
	/*   %11 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %4*/
	/*   %16 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_17)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %4*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_25)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %26*/
	/*   %27 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__26_32)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %30*/
	/*   %31 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__30_36)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %45*/
	/*   %46 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %50*/
	/*   %52 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %63*/
	/*   %65 = load i32* %64, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__63_56)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %63*/
	/*   %69 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__63_60)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %74*/
	/*   %75 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %74*/
	/*   %82 = load i32* %81, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_70)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %74*/
	/*   %89 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_74)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_16: %74*/
	/*   store i32 %92, i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_write_enable_a = 1'd1;
	end
	/* func_16: %98*/
	/*   %99 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__98_81)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_4_memory_controller_in_a;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_4_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_in_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_in_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_in_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_in_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_in_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_in_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_in_a;
	end
	/* func_16: %74*/
	/*   store i32 %92, i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_in_a = func_16_74_92;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = legup_memcpy_4_memory_controller_size_a;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = legup_memcpy_4_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_a[1:0] = safe_add_func_int16_t_s_s_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_a[1:0] = safe_add_func_int16_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = safe_div_func_int32_t_s_s_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = safe_div_func_int32_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_a[1:0] = safe_mod_func_int8_t_s_s_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_a[1:0] = safe_mod_func_int8_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_a[1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_a[1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_a[1:0] = safe_add_func_uint8_t_u_u_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_a[1:0] = safe_add_func_uint8_t_u_u_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_a[1:0] = safe_mod_func_uint8_t_u_u_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_a[1:0] = safe_mod_func_uint8_t_u_u_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_size_a[1:0] = safe_sub_func_int32_t_s_s_memory_controller_size_a;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_size_a[1:0] = safe_sub_func_int32_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_size_a[1:0] = safe_div_func_uint16_t_u_u_memory_controller_size_a;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_size_a[1:0] = safe_div_func_uint16_t_u_u_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_size_a[1:0] = safe_sub_func_int8_t_s_s_memory_controller_size_a;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_size_a[1:0] = safe_sub_func_int8_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_size_a[1:0] = safe_sub_func_int16_t_s_s_memory_controller_size_a;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_size_a[1:0] = safe_sub_func_int16_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_size_a[1:0] = safe_div_func_int8_t_s_s_memory_controller_size_a;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_size_a[1:0] = safe_div_func_int8_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_size_a[1:0] = safe_mod_func_int16_t_s_s_memory_controller_size_a;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_size_a[1:0] = safe_mod_func_int16_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_int16_t_s_u_memory_controller_size_a;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_int16_t_s_u_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_size_a[1:0] = safe_sub_func_uint8_t_u_u_memory_controller_size_a;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_size_a[1:0] = safe_sub_func_uint8_t_u_u_memory_controller_size_a;
	end
	/* func_16: %4*/
	/*   %5 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_5)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %4*/
	/*   %11 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %4*/
	/*   %16 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_17)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %4*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__4_25)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %26*/
	/*   %27 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__26_32)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %30*/
	/*   %31 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__30_36)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %45*/
	/*   %46 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %50*/
	/*   %52 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %63*/
	/*   %65 = load i32* %64, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__63_56)) begin
		memory_controller_size_a = 2'd2;
	end
	/* func_16: %63*/
	/*   %69 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__63_60)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %74*/
	/*   %75 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_66)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %74*/
	/*   %82 = load i32* %81, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_70)) begin
		memory_controller_size_a = 2'd2;
	end
	/* func_16: %74*/
	/*   %89 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_74)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_16: %74*/
	/*   store i32 %92, i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_size_a = 2'd2;
	end
	/* func_16: %98*/
	/*   %99 = load i32* getelementptr inbounds ([2 x i32]* @g_70, i32 0, i32 0), align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__98_81)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = legup_memcpy_4_memory_controller_enable_b;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = legup_memcpy_4_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_b = safe_add_func_int16_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_enable_b = safe_add_func_int16_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = safe_div_func_int32_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = safe_div_func_int32_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_b = safe_lshift_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_enable_b = safe_lshift_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_b = safe_mod_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_b = safe_mod_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_b = safe_rshift_func_uint8_t_u_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_b = safe_rshift_func_uint8_t_u_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_enable_b = safe_lshift_func_uint8_t_u_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_enable_b = safe_lshift_func_uint8_t_u_s_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_b = safe_add_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_b = safe_add_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_b = safe_mod_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_b = safe_mod_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_enable_b = safe_sub_func_int32_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_enable_b = safe_sub_func_int32_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_enable_b = safe_div_func_uint16_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_enable_b = safe_div_func_uint16_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_enable_b = safe_sub_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_enable_b = safe_sub_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_enable_b = safe_sub_func_int16_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_enable_b = safe_sub_func_int16_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_enable_b = safe_div_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_enable_b = safe_div_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_enable_b = safe_mod_func_int16_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_enable_b = safe_mod_func_int16_t_s_s_memory_controller_enable_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_enable_b = safe_lshift_func_int16_t_s_u_memory_controller_enable_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_enable_b = safe_lshift_func_int16_t_s_u_memory_controller_enable_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_enable_b = safe_sub_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_enable_b = safe_sub_func_uint8_t_u_u_memory_controller_enable_b;
	end
	/* func_16: %4*/
	/*   %13 = load i32* %12, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* func_16: %45*/
	/*   %48 = load i32* %47, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* func_16: %50*/
	/*   %58 = load i32* %57, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* func_16: %74*/
	/*   %94 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_4_memory_controller_address_b;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_4_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_address_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_address_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_address_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_address_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_address_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_address_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_address_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_address_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_address_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_address_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_address_b;
	end
	/* func_16: %4*/
	/*   %13 = load i32* %12, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_address_b = func_16_4_12_reg;
	end
	/* func_16: %45*/
	/*   %48 = load i32* %47, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_address_b = func_16_45_47;
	end
	/* func_16: %50*/
	/*   %58 = load i32* %57, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_address_b = func_16_50_57;
	end
	/* func_16: %74*/
	/*   %94 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_address_b = `TAG_g_g_2_a;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = legup_memcpy_4_memory_controller_write_enable_b;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = legup_memcpy_4_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_b = safe_add_func_int16_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_write_enable_b = safe_add_func_int16_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = safe_div_func_int32_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = safe_div_func_int32_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_b = safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_write_enable_b = safe_lshift_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_b = safe_mod_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_b = safe_mod_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_b = safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_b = safe_rshift_func_uint8_t_u_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_write_enable_b = safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_write_enable_b = safe_lshift_func_uint8_t_u_s_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_b = safe_add_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_b = safe_add_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_b = safe_mod_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_b = safe_mod_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_write_enable_b = safe_sub_func_int32_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_write_enable_b = safe_sub_func_int32_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_write_enable_b = safe_div_func_uint16_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_write_enable_b = safe_div_func_uint16_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_write_enable_b = safe_sub_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_write_enable_b = safe_sub_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_write_enable_b = safe_sub_func_int16_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_write_enable_b = safe_sub_func_int16_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_write_enable_b = safe_div_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_write_enable_b = safe_div_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_write_enable_b = safe_mod_func_int16_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_write_enable_b = safe_mod_func_int16_t_s_s_memory_controller_write_enable_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_write_enable_b = safe_lshift_func_int16_t_s_u_memory_controller_write_enable_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_write_enable_b = safe_lshift_func_int16_t_s_u_memory_controller_write_enable_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_write_enable_b = safe_sub_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_write_enable_b = safe_sub_func_uint8_t_u_u_memory_controller_write_enable_b;
	end
	/* func_16: %4*/
	/*   %13 = load i32* %12, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* func_16: %45*/
	/*   %48 = load i32* %47, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* func_16: %50*/
	/*   %58 = load i32* %57, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* func_16: %74*/
	/*   %94 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_4_memory_controller_in_b;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_4_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int16_t_s_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int32_t_s_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_in_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int32_t_s_s_memory_controller_in_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_in_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_uint16_t_u_u_memory_controller_in_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_in_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_int16_t_s_s_memory_controller_in_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_div_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_in_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mod_func_int16_t_s_s_memory_controller_in_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_in_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_int16_t_s_u_memory_controller_in_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_in_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_sub_func_uint8_t_u_u_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = legup_memcpy_4_memory_controller_size_b;
	end
	/* func_16: %0*/
	/*   call void @legup_memcpy_4(i8* %1, i8* bitcast ([10 x i32]* @func_16.l_50 to i8*), i32 40)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = legup_memcpy_4_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_b[1:0] = safe_add_func_int16_t_s_s_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %8 = call signext i16 @safe_add_func_int16_t_s_s(i16 signext %7, i16 signext 0) #3*/
	if ((cur_state == LEGUP_function_call_8)) begin
		memory_controller_size_b[1:0] = safe_add_func_int16_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = safe_div_func_int32_t_s_s_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %9 = call i32 @safe_div_func_int32_t_s_s(i32 0, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = safe_div_func_int32_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %10 = call zeroext i8 @safe_lshift_func_uint8_t_u_u(i8 zeroext 1, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_12)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_uint8_t_u_u_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_b[1:0] = safe_mod_func_int8_t_s_s_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %15 = call signext i8 @safe_mod_func_int8_t_s_s(i8 signext %11, i8 signext %14) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_b[1:0] = safe_mod_func_int8_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_b[1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %18 = call zeroext i8 @safe_rshift_func_uint8_t_u_s(i8 zeroext %15, i32 %17) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_b[1:0] = safe_rshift_func_uint8_t_u_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %19 = call zeroext i8 @safe_lshift_func_uint8_t_u_s(i8 zeroext %18, i32 2) #3*/
	if ((cur_state == LEGUP_function_call_22)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_uint8_t_u_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_b[1:0] = safe_add_func_uint8_t_u_u_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %20 = call zeroext i8 @safe_add_func_uint8_t_u_u(i8 zeroext %6, i8 zeroext 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_b[1:0] = safe_add_func_uint8_t_u_u_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_b[1:0] = safe_mod_func_uint8_t_u_u_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %22 = call zeroext i8 @safe_mod_func_uint8_t_u_u(i8 zeroext 0, i8 zeroext %21) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_b[1:0] = safe_mod_func_uint8_t_u_u_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_size_b[1:0] = safe_sub_func_int32_t_s_s_memory_controller_size_b;
	end
	/* func_16: %36*/
	/*   %40 = call i32 @safe_sub_func_int32_t_s_s(i32 %.01, i32 5) #3*/
	if ((cur_state == LEGUP_function_call_42)) begin
		memory_controller_size_b[1:0] = safe_sub_func_int32_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_size_b[1:0] = safe_div_func_uint16_t_u_u_memory_controller_size_b;
	end
	/* func_16: %50*/
	/*   %62 = call zeroext i16 @safe_div_func_uint16_t_u_u(i16 zeroext %60, i16 zeroext %61) #3*/
	if ((cur_state == LEGUP_function_call_54)) begin
		memory_controller_size_b[1:0] = safe_div_func_uint16_t_u_u_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_size_b[1:0] = safe_sub_func_int8_t_s_s_memory_controller_size_b;
	end
	/* func_16: %63*/
	/*   %68 = call signext i8 @safe_sub_func_int8_t_s_s(i8 signext %46, i8 signext %67) #3*/
	if ((cur_state == LEGUP_function_call_59)) begin
		memory_controller_size_b[1:0] = safe_sub_func_int8_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_size_b[1:0] = safe_sub_func_int16_t_s_s_memory_controller_size_b;
	end
	/* func_16: %63*/
	/*   %72 = call signext i16 @safe_sub_func_int16_t_s_s(i16 signext %71, i16 signext -24242) #3*/
	if ((cur_state == LEGUP_function_call_63)) begin
		memory_controller_size_b[1:0] = safe_sub_func_int16_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_size_b[1:0] = safe_div_func_int8_t_s_s_memory_controller_size_b;
	end
	/* func_16: %74*/
	/*   %79 = call signext i8 @safe_div_func_int8_t_s_s(i8 signext %78, i8 signext -8) #3*/
	if ((cur_state == LEGUP_function_call_69)) begin
		memory_controller_size_b[1:0] = safe_div_func_int8_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_size_b[1:0] = safe_mod_func_int16_t_s_s_memory_controller_size_b;
	end
	/* func_16: %74*/
	/*   %88 = call signext i16 @safe_mod_func_int16_t_s_s(i16 signext %86, i16 signext %87) #3*/
	if ((cur_state == LEGUP_function_call_73)) begin
		memory_controller_size_b[1:0] = safe_mod_func_int16_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_int16_t_s_u_memory_controller_size_b;
	end
	/* func_16: %74*/
	/*   %91 = call signext i16 @safe_lshift_func_int16_t_s_u(i16 signext %88, i32 %90) #3*/
	if ((cur_state == LEGUP_function_call_77)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_int16_t_s_u_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_size_b[1:0] = safe_sub_func_uint8_t_u_u_memory_controller_size_b;
	end
	/* func_16: %101*/
	/*   %104 = call zeroext i8 @safe_sub_func_uint8_t_u_u(i8 zeroext %103, i8 zeroext -5) #3*/
	if ((cur_state == LEGUP_function_call_85)) begin
		memory_controller_size_b[1:0] = safe_sub_func_uint8_t_u_u_memory_controller_size_b;
	end
	/* func_16: %4*/
	/*   %13 = load i32* %12, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__4_13)) begin
		memory_controller_size_b = 2'd2;
	end
	/* func_16: %45*/
	/*   %48 = load i32* %47, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__45_48)) begin
		memory_controller_size_b = 2'd2;
	end
	/* func_16: %50*/
	/*   %58 = load i32* %57, align 4*/
	if ((cur_state == LEGUP_F_func_16_BB__50_51)) begin
		memory_controller_size_b = 2'd2;
	end
	/* func_16: %74*/
	/*   %94 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_16_BB__74_78)) begin
		memory_controller_size_b = 2'd0;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* func_16: %107*/
	/*   ret i16 %.0*/
	if ((cur_state == LEGUP_F_func_16_BB__107_87)) begin
		return_val <= func_16_107_0_reg;
		if (start == 1'b0 && ^(func_16_107_0_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module func_1
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val
);

parameter [5:0] LEGUP_0 = 6'd0;
parameter [5:0] LEGUP_F_func_1_BB__0_1 = 6'd1;
parameter [5:0] LEGUP_F_func_1_BB__0_3 = 6'd3;
parameter [5:0] LEGUP_F_func_1_BB__0_4 = 6'd4;
parameter [5:0] LEGUP_F_func_1_BB__0_5 = 6'd5;
parameter [5:0] LEGUP_F_func_1_BB__0_7 = 6'd7;
parameter [5:0] LEGUP_F_func_1_BB__0_8 = 6'd8;
parameter [5:0] LEGUP_F_func_1_BB__0_9 = 6'd9;
parameter [5:0] LEGUP_F_func_1_BB__0_11 = 6'd11;
parameter [5:0] LEGUP_F_func_1_BB__0_12 = 6'd12;
parameter [5:0] LEGUP_F_func_1_BB__0_13 = 6'd13;
parameter [5:0] LEGUP_F_func_1_BB__0_15 = 6'd15;
parameter [5:0] LEGUP_F_func_1_BB__0_16 = 6'd16;
parameter [5:0] LEGUP_F_func_1_BB__0_17 = 6'd17;
parameter [5:0] LEGUP_F_func_1_BB__17_18 = 6'd18;
parameter [5:0] LEGUP_F_func_1_BB__18_19 = 6'd19;
parameter [5:0] LEGUP_F_func_1_BB__18_21 = 6'd21;
parameter [5:0] LEGUP_F_func_1_BB__18_22 = 6'd22;
parameter [5:0] LEGUP_F_func_1_BB__18_23 = 6'd23;
parameter [5:0] LEGUP_F_func_1_BB__18_25 = 6'd25;
parameter [5:0] LEGUP_F_func_1_BB__18_26 = 6'd26;
parameter [5:0] LEGUP_F_func_1_BB__18_27 = 6'd27;
parameter [5:0] LEGUP_F_func_1_BB__18_29 = 6'd29;
parameter [5:0] LEGUP_F_func_1_BB__18_30 = 6'd30;
parameter [5:0] LEGUP_F_func_1_BB__18_31 = 6'd31;
parameter [5:0] LEGUP_F_func_1_BB__18_33 = 6'd33;
parameter [5:0] LEGUP_F_func_1_BB__18_34 = 6'd34;
parameter [5:0] LEGUP_F_func_1_BB__18_35 = 6'd35;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [5:0] LEGUP_function_call_2 = 6'd2;
parameter [5:0] LEGUP_function_call_6 = 6'd6;
parameter [5:0] LEGUP_function_call_10 = 6'd10;
parameter [5:0] LEGUP_function_call_14 = 6'd14;
parameter [5:0] LEGUP_function_call_20 = 6'd20;
parameter [5:0] LEGUP_function_call_24 = 6'd24;
parameter [5:0] LEGUP_function_call_28 = 6'd28;
parameter [5:0] LEGUP_function_call_32 = 6'd32;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [7:0] return_val;
reg [5:0] cur_state;
reg [5:0] next_state;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_0_1;
reg [7:0] func_1_0_2;
reg [31:0] func_1_0_3;
reg [31:0] func_1_0_3_reg;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_0_4;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_0_4_reg;
reg [15:0] func_1_0_5;
reg [31:0] func_1_0_6;
reg [31:0] func_1_0_6_reg;
reg [15:0] func_1_0_7;
reg [15:0] func_1_0_7_reg;
reg [7:0] func_1_0_8;
reg [7:0] func_1_0_9;
reg [7:0] func_1_0_9_reg;
reg [7:0] func_1_0_10;
reg  func_1_0_11;
reg [7:0] func_1_0_12;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_0_14;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_0_14_reg;
reg [15:0] func_1_0_15;
reg  func_1_0_16;
reg [15:0] func_1_18_19;
reg [15:0] func_1_18_19_reg;
reg [7:0] func_1_18_21;
reg [31:0] func_1_18_22;
reg [31:0] func_1_18_23;
reg [15:0] func_1_18_24;
reg [15:0] func_1_18_24_reg;
reg [7:0] func_1_18_25;
reg [15:0] func_1_18_26;
reg [31:0] func_1_18_27;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_18_28;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_18_28_reg;
reg [15:0] func_1_18_29;
reg [31:0] func_1_18_30;
reg [15:0] func_1_18_31;
reg [15:0] func_1_18_31_reg;
reg [7:0] func_1_18_32;
reg [31:0] func_1_18_33;
reg [31:0] func_1_18_35;
reg [7:0] func_1_18_36;
reg  legup_memcpy_2_start;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_arg_d;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_arg_s;
reg [31:0] legup_memcpy_2_arg_n;
wire  legup_memcpy_2_memory_controller_enable_a;
wire  legup_memcpy_2_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memcpy_2_memory_controller_in_a;
wire [1:0] legup_memcpy_2_memory_controller_size_a;
wire  legup_memcpy_2_memory_controller_enable_b;
wire  legup_memcpy_2_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] legup_memcpy_2_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] legup_memcpy_2_memory_controller_in_b;
wire [1:0] legup_memcpy_2_memory_controller_size_b;
reg  legup_memcpy_2_finish_final;
reg  legup_memcpy_2_finish_reg;
wire  legup_memcpy_2_finish;
reg  safe_unary_minus_func_int16_t_s_start;
reg [15:0] safe_unary_minus_func_int16_t_s_arg_si;
wire  safe_unary_minus_func_int16_t_s_memory_controller_enable_a;
wire  safe_unary_minus_func_int16_t_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_unary_minus_func_int16_t_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_unary_minus_func_int16_t_s_memory_controller_in_a;
wire [1:0] safe_unary_minus_func_int16_t_s_memory_controller_size_a;
wire  safe_unary_minus_func_int16_t_s_memory_controller_enable_b;
wire  safe_unary_minus_func_int16_t_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_unary_minus_func_int16_t_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_unary_minus_func_int16_t_s_memory_controller_in_b;
wire [1:0] safe_unary_minus_func_int16_t_s_memory_controller_size_b;
reg  safe_unary_minus_func_int16_t_s_finish_final;
reg  safe_unary_minus_func_int16_t_s_finish_reg;
wire  safe_unary_minus_func_int16_t_s_finish;
wire [15:0] safe_unary_minus_func_int16_t_s_return_val;
reg [15:0] safe_unary_minus_func_int16_t_s_return_val_reg;
reg  safe_mul_func_int8_t_s_s_start;
reg [7:0] safe_mul_func_int8_t_s_s_arg_si1;
reg [7:0] safe_mul_func_int8_t_s_s_arg_si2;
wire  safe_mul_func_int8_t_s_s_memory_controller_enable_a;
wire  safe_mul_func_int8_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mul_func_int8_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mul_func_int8_t_s_s_memory_controller_in_a;
wire [1:0] safe_mul_func_int8_t_s_s_memory_controller_size_a;
wire  safe_mul_func_int8_t_s_s_memory_controller_enable_b;
wire  safe_mul_func_int8_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_mul_func_int8_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_mul_func_int8_t_s_s_memory_controller_in_b;
wire [1:0] safe_mul_func_int8_t_s_s_memory_controller_size_b;
reg  safe_mul_func_int8_t_s_s_finish_final;
reg  safe_mul_func_int8_t_s_s_finish_reg;
wire  safe_mul_func_int8_t_s_s_finish;
wire [7:0] safe_mul_func_int8_t_s_s_return_val;
reg [7:0] safe_mul_func_int8_t_s_s_return_val_reg;
reg  safe_add_func_int8_t_s_s_start;
reg [7:0] safe_add_func_int8_t_s_s_arg_si1;
reg [7:0] safe_add_func_int8_t_s_s_arg_si2;
wire  safe_add_func_int8_t_s_s_memory_controller_enable_a;
wire  safe_add_func_int8_t_s_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_add_func_int8_t_s_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_add_func_int8_t_s_s_memory_controller_in_a;
wire [1:0] safe_add_func_int8_t_s_s_memory_controller_size_a;
wire  safe_add_func_int8_t_s_s_memory_controller_enable_b;
wire  safe_add_func_int8_t_s_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_add_func_int8_t_s_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_add_func_int8_t_s_s_memory_controller_in_b;
wire [1:0] safe_add_func_int8_t_s_s_memory_controller_size_b;
reg  safe_add_func_int8_t_s_s_finish_final;
reg  safe_add_func_int8_t_s_s_finish_reg;
wire  safe_add_func_int8_t_s_s_finish;
wire [7:0] safe_add_func_int8_t_s_s_return_val;
reg  safe_lshift_func_uint16_t_u_s_start;
reg [15:0] safe_lshift_func_uint16_t_u_s_arg_left;
reg [31:0] safe_lshift_func_uint16_t_u_s_arg_right;
wire  safe_lshift_func_uint16_t_u_s_memory_controller_enable_a;
wire  safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_uint16_t_u_s_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_uint16_t_u_s_memory_controller_in_a;
wire [1:0] safe_lshift_func_uint16_t_u_s_memory_controller_size_a;
wire  safe_lshift_func_uint16_t_u_s_memory_controller_enable_b;
wire  safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] safe_lshift_func_uint16_t_u_s_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] safe_lshift_func_uint16_t_u_s_memory_controller_in_b;
wire [1:0] safe_lshift_func_uint16_t_u_s_memory_controller_size_b;
reg  safe_lshift_func_uint16_t_u_s_finish_final;
reg  safe_lshift_func_uint16_t_u_s_finish_reg;
wire  safe_lshift_func_uint16_t_u_s_finish;
wire [15:0] safe_lshift_func_uint16_t_u_s_return_val;
reg  func_16_start;
reg [15:0] func_16_arg_p_17;
reg [31:0] func_16_arg_p_18;
reg [31:0] func_16_arg_p_19;
reg [31:0] func_16_arg_p_20;
wire  func_16_memory_controller_enable_a;
wire  func_16_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_16_memory_controller_in_a;
wire [1:0] func_16_memory_controller_size_a;
wire  func_16_memory_controller_enable_b;
wire  func_16_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_16_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_16_memory_controller_in_b;
wire [1:0] func_16_memory_controller_size_b;
reg  func_16_finish_final;
reg  func_16_finish_reg;
wire  func_16_finish;
wire [15:0] func_16_return_val;
reg [15:0] func_16_return_val_reg;
reg  func_10_start;
reg [15:0] func_10_arg_p_11;
reg [15:0] func_10_arg_p_12;
reg [7:0] func_10_arg_p_13;
reg [31:0] func_10_arg_p_14;
reg [31:0] func_10_arg_p_15;
wire  func_10_memory_controller_enable_a;
wire  func_10_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_10_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_10_memory_controller_in_a;
wire [1:0] func_10_memory_controller_size_a;
wire  func_10_memory_controller_enable_b;
wire  func_10_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_10_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_10_memory_controller_in_b;
wire [1:0] func_10_memory_controller_size_b;
reg  func_10_finish_final;
reg  func_10_finish_reg;
wire  func_10_finish;
wire [15:0] func_10_return_val;
reg [15:0] func_10_return_val_reg;
reg  func_4_start;
reg [31:0] func_4_arg_p_5;
reg [31:0] func_4_arg_p_6;
reg [15:0] func_4_arg_p_7;
reg [31:0] func_4_arg_p_8;
wire  func_4_memory_controller_enable_a;
wire  func_4_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_4_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_4_memory_controller_in_a;
wire [1:0] func_4_memory_controller_size_a;
wire  func_4_memory_controller_enable_b;
wire  func_4_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_4_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_4_memory_controller_in_b;
wire [1:0] func_4_memory_controller_size_b;
reg  func_4_finish_final;
reg  func_4_finish_reg;
wire  func_4_finish;
wire [7:0] func_4_return_val;


legup_memcpy_2 legup_memcpy_2 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (legup_memcpy_2_memory_controller_enable_a),
	.memory_controller_address_a (legup_memcpy_2_memory_controller_address_a),
	.memory_controller_write_enable_a (legup_memcpy_2_memory_controller_write_enable_a),
	.memory_controller_in_a (legup_memcpy_2_memory_controller_in_a),
	.memory_controller_size_a (legup_memcpy_2_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (legup_memcpy_2_memory_controller_enable_b),
	.memory_controller_address_b (legup_memcpy_2_memory_controller_address_b),
	.memory_controller_write_enable_b (legup_memcpy_2_memory_controller_write_enable_b),
	.memory_controller_in_b (legup_memcpy_2_memory_controller_in_b),
	.memory_controller_size_b (legup_memcpy_2_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (legup_memcpy_2_start),
	.finish (legup_memcpy_2_finish),
	.arg_d (legup_memcpy_2_arg_d),
	.arg_s (legup_memcpy_2_arg_s),
	.arg_n (legup_memcpy_2_arg_n)
);

defparam
	legup_memcpy_2.tag_offset = tag_offset;


safe_unary_minus_func_int16_t_s safe_unary_minus_func_int16_t_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_unary_minus_func_int16_t_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_unary_minus_func_int16_t_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_unary_minus_func_int16_t_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_unary_minus_func_int16_t_s_memory_controller_in_a),
	.memory_controller_size_a (safe_unary_minus_func_int16_t_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_unary_minus_func_int16_t_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_unary_minus_func_int16_t_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_unary_minus_func_int16_t_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_unary_minus_func_int16_t_s_memory_controller_in_b),
	.memory_controller_size_b (safe_unary_minus_func_int16_t_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_unary_minus_func_int16_t_s_start),
	.finish (safe_unary_minus_func_int16_t_s_finish),
	.return_val (safe_unary_minus_func_int16_t_s_return_val),
	.arg_si (safe_unary_minus_func_int16_t_s_arg_si)
);

defparam
	safe_unary_minus_func_int16_t_s.tag_offset = tag_offset;


safe_mul_func_int8_t_s_s safe_mul_func_int8_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_mul_func_int8_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_mul_func_int8_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_mul_func_int8_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_mul_func_int8_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_mul_func_int8_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_mul_func_int8_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_mul_func_int8_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_mul_func_int8_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_mul_func_int8_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_mul_func_int8_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_mul_func_int8_t_s_s_start),
	.finish (safe_mul_func_int8_t_s_s_finish),
	.return_val (safe_mul_func_int8_t_s_s_return_val),
	.arg_si1 (safe_mul_func_int8_t_s_s_arg_si1),
	.arg_si2 (safe_mul_func_int8_t_s_s_arg_si2)
);

defparam
	safe_mul_func_int8_t_s_s.tag_offset = tag_offset;


safe_add_func_int8_t_s_s safe_add_func_int8_t_s_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_add_func_int8_t_s_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_add_func_int8_t_s_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_add_func_int8_t_s_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_add_func_int8_t_s_s_memory_controller_in_a),
	.memory_controller_size_a (safe_add_func_int8_t_s_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_add_func_int8_t_s_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_add_func_int8_t_s_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_add_func_int8_t_s_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_add_func_int8_t_s_s_memory_controller_in_b),
	.memory_controller_size_b (safe_add_func_int8_t_s_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_add_func_int8_t_s_s_start),
	.finish (safe_add_func_int8_t_s_s_finish),
	.return_val (safe_add_func_int8_t_s_s_return_val),
	.arg_si1 (safe_add_func_int8_t_s_s_arg_si1),
	.arg_si2 (safe_add_func_int8_t_s_s_arg_si2)
);

defparam
	safe_add_func_int8_t_s_s.tag_offset = tag_offset;


safe_lshift_func_uint16_t_u_s safe_lshift_func_uint16_t_u_s (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (safe_lshift_func_uint16_t_u_s_memory_controller_enable_a),
	.memory_controller_address_a (safe_lshift_func_uint16_t_u_s_memory_controller_address_a),
	.memory_controller_write_enable_a (safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_a),
	.memory_controller_in_a (safe_lshift_func_uint16_t_u_s_memory_controller_in_a),
	.memory_controller_size_a (safe_lshift_func_uint16_t_u_s_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (safe_lshift_func_uint16_t_u_s_memory_controller_enable_b),
	.memory_controller_address_b (safe_lshift_func_uint16_t_u_s_memory_controller_address_b),
	.memory_controller_write_enable_b (safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_b),
	.memory_controller_in_b (safe_lshift_func_uint16_t_u_s_memory_controller_in_b),
	.memory_controller_size_b (safe_lshift_func_uint16_t_u_s_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (safe_lshift_func_uint16_t_u_s_start),
	.finish (safe_lshift_func_uint16_t_u_s_finish),
	.return_val (safe_lshift_func_uint16_t_u_s_return_val),
	.arg_left (safe_lshift_func_uint16_t_u_s_arg_left),
	.arg_right (safe_lshift_func_uint16_t_u_s_arg_right)
);

defparam
	safe_lshift_func_uint16_t_u_s.tag_offset = tag_offset;


func_16 func_16 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (func_16_memory_controller_enable_a),
	.memory_controller_address_a (func_16_memory_controller_address_a),
	.memory_controller_write_enable_a (func_16_memory_controller_write_enable_a),
	.memory_controller_in_a (func_16_memory_controller_in_a),
	.memory_controller_size_a (func_16_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (func_16_memory_controller_enable_b),
	.memory_controller_address_b (func_16_memory_controller_address_b),
	.memory_controller_write_enable_b (func_16_memory_controller_write_enable_b),
	.memory_controller_in_b (func_16_memory_controller_in_b),
	.memory_controller_size_b (func_16_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (func_16_start),
	.finish (func_16_finish),
	.return_val (func_16_return_val),
	.arg_p_17 (func_16_arg_p_17),
	.arg_p_18 (func_16_arg_p_18),
	.arg_p_19 (func_16_arg_p_19),
	.arg_p_20 (func_16_arg_p_20)
);

defparam
	func_16.tag_offset = tag_offset;


func_10 func_10 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (func_10_memory_controller_enable_a),
	.memory_controller_address_a (func_10_memory_controller_address_a),
	.memory_controller_write_enable_a (func_10_memory_controller_write_enable_a),
	.memory_controller_in_a (func_10_memory_controller_in_a),
	.memory_controller_size_a (func_10_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (func_10_memory_controller_enable_b),
	.memory_controller_address_b (func_10_memory_controller_address_b),
	.memory_controller_write_enable_b (func_10_memory_controller_write_enable_b),
	.memory_controller_in_b (func_10_memory_controller_in_b),
	.memory_controller_size_b (func_10_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (func_10_start),
	.finish (func_10_finish),
	.return_val (func_10_return_val),
	.arg_p_11 (func_10_arg_p_11),
	.arg_p_12 (func_10_arg_p_12),
	.arg_p_13 (func_10_arg_p_13),
	.arg_p_14 (func_10_arg_p_14),
	.arg_p_15 (func_10_arg_p_15)
);

defparam
	func_10.tag_offset = tag_offset;


func_4 func_4 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (func_4_memory_controller_enable_a),
	.memory_controller_address_a (func_4_memory_controller_address_a),
	.memory_controller_write_enable_a (func_4_memory_controller_write_enable_a),
	.memory_controller_in_a (func_4_memory_controller_in_a),
	.memory_controller_size_a (func_4_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (func_4_memory_controller_enable_b),
	.memory_controller_address_b (func_4_memory_controller_address_b),
	.memory_controller_write_enable_b (func_4_memory_controller_write_enable_b),
	.memory_controller_in_b (func_4_memory_controller_in_b),
	.memory_controller_size_b (func_4_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (func_4_start),
	.finish (func_4_finish),
	.return_val (func_4_return_val),
	.arg_p_5 (func_4_arg_p_5),
	.arg_p_6 (func_4_arg_p_6),
	.arg_p_7 (func_4_arg_p_7),
	.arg_p_8 (func_4_arg_p_8)
);

defparam
	func_4.tag_offset = tag_offset;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_func_1_BB__0_1;
LEGUP_F_func_1_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_func_1_BB__0_11:
		next_state = LEGUP_F_func_1_BB__0_12;
LEGUP_F_func_1_BB__0_12:
		next_state = LEGUP_F_func_1_BB__0_13;
LEGUP_F_func_1_BB__0_13:
		next_state = LEGUP_function_call_14;
LEGUP_F_func_1_BB__0_15:
		next_state = LEGUP_F_func_1_BB__0_16;
LEGUP_F_func_1_BB__0_16:
		next_state = LEGUP_F_func_1_BB__0_17;
LEGUP_F_func_1_BB__0_17:
	if ((func_1_0_16 == 1'd1))
		next_state = LEGUP_F_func_1_BB__18_19;
	else if ((func_1_0_16 == 1'd0))
		next_state = LEGUP_F_func_1_BB__17_18;
LEGUP_F_func_1_BB__0_3:
		next_state = LEGUP_F_func_1_BB__0_4;
LEGUP_F_func_1_BB__0_4:
		next_state = LEGUP_F_func_1_BB__0_5;
LEGUP_F_func_1_BB__0_5:
		next_state = LEGUP_function_call_6;
LEGUP_F_func_1_BB__0_7:
		next_state = LEGUP_F_func_1_BB__0_8;
LEGUP_F_func_1_BB__0_8:
		next_state = LEGUP_F_func_1_BB__0_9;
LEGUP_F_func_1_BB__0_9:
		next_state = LEGUP_function_call_10;
LEGUP_F_func_1_BB__17_18:
		next_state = LEGUP_F_func_1_BB__18_19;
LEGUP_F_func_1_BB__18_19:
		next_state = LEGUP_function_call_20;
LEGUP_F_func_1_BB__18_21:
		next_state = LEGUP_F_func_1_BB__18_22;
LEGUP_F_func_1_BB__18_22:
		next_state = LEGUP_F_func_1_BB__18_23;
LEGUP_F_func_1_BB__18_23:
		next_state = LEGUP_function_call_24;
LEGUP_F_func_1_BB__18_25:
		next_state = LEGUP_F_func_1_BB__18_26;
LEGUP_F_func_1_BB__18_26:
		next_state = LEGUP_F_func_1_BB__18_27;
LEGUP_F_func_1_BB__18_27:
		next_state = LEGUP_function_call_28;
LEGUP_F_func_1_BB__18_29:
		next_state = LEGUP_F_func_1_BB__18_30;
LEGUP_F_func_1_BB__18_30:
		next_state = LEGUP_F_func_1_BB__18_31;
LEGUP_F_func_1_BB__18_31:
		next_state = LEGUP_function_call_32;
LEGUP_F_func_1_BB__18_33:
		next_state = LEGUP_F_func_1_BB__18_34;
LEGUP_F_func_1_BB__18_34:
		next_state = LEGUP_F_func_1_BB__18_35;
LEGUP_F_func_1_BB__18_35:
		next_state = LEGUP_0;
LEGUP_function_call_10:
	if ((safe_mul_func_int8_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__0_11;
LEGUP_function_call_14:
	if ((safe_add_func_int8_t_s_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__0_15;
LEGUP_function_call_2:
	if ((legup_memcpy_2_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__0_3;
LEGUP_function_call_20:
	if ((safe_lshift_func_uint16_t_u_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__18_21;
LEGUP_function_call_24:
	if ((func_16_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__18_25;
LEGUP_function_call_28:
	if ((func_10_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__18_29;
LEGUP_function_call_32:
	if ((func_4_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__18_33;
LEGUP_function_call_6:
	if ((safe_unary_minus_func_int16_t_s_finish_final == 1'd1))
		next_state = LEGUP_F_func_1_BB__0_7;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* func_1: %0*/
	/*   %1 = bitcast [9 x i16]* %l_9 to i8**/
if (reset) begin func_1_0_1 = 0; end
		func_1_0_1 = `TAG_func_1_0_l_9_a;
end
always @(*) begin
	/* func_1: %0*/
	/*   %2 = load i8* @g_2, align 1*/
		func_1_0_2 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_1: %0*/
	/*   %3 = sext i8 %2 to i32*/
		func_1_0_3 = $signed(func_1_0_2);
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %3 = sext i8 %2 to i32*/
	if ((cur_state == LEGUP_F_func_1_BB__0_5)) begin
		func_1_0_3_reg <= func_1_0_3;
		if (start == 1'b0 && ^(func_1_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_0_3_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %0*/
	/*   %4 = getelementptr inbounds [9 x i16]* %l_9, i32 0, i32 4*/
if (reset) begin func_1_0_4 = 0; end
		func_1_0_4 = (`TAG_func_1_0_l_9_a + (2 * 32'd4));
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %4 = getelementptr inbounds [9 x i16]* %l_9, i32 0, i32 4*/
	if ((cur_state == LEGUP_F_func_1_BB__0_1)) begin
		func_1_0_4_reg <= func_1_0_4;
		if (start == 1'b0 && ^(func_1_0_4) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_0_4_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %0*/
	/*   %5 = load i16* %4, align 2*/
		func_1_0_5 = memory_controller_out_b[15:0];
end
always @(*) begin
	/* func_1: %0*/
	/*   %6 = sext i16 %5 to i32*/
		func_1_0_6 = $signed(func_1_0_5);
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %6 = sext i16 %5 to i32*/
	if ((cur_state == LEGUP_F_func_1_BB__0_5)) begin
		func_1_0_6_reg <= func_1_0_6;
		if (start == 1'b0 && ^(func_1_0_6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_0_6_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
		func_1_0_7 = safe_unary_minus_func_int16_t_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		func_1_0_7_reg <= func_1_0_7;
		if (start == 1'b0 && ^(func_1_0_7) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_0_7_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %0*/
	/*   %8 = load i8* @g_2, align 1*/
		func_1_0_8 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
		func_1_0_9 = safe_mul_func_int8_t_s_s_return_val_reg;
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		func_1_0_9_reg <= func_1_0_9;
		if (start == 1'b0 && ^(func_1_0_9) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_0_9_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %0*/
	/*   %10 = load i8* @g_2, align 1*/
		func_1_0_10 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_1: %0*/
	/*   %11 = icmp sgt i8 %9, %10*/
		func_1_0_11 = ($signed(func_1_0_9_reg) > $signed(func_1_0_10));
end
always @(*) begin
	/* func_1: %0*/
	/*   %12 = zext i1 %11 to i8*/
		func_1_0_12 = func_1_0_11;
end
always @(*) begin
	/* func_1: %0*/
	/*   %14 = getelementptr inbounds [9 x i16]* %l_9, i32 0, i32 0*/
if (reset) begin func_1_0_14 = 0; end
		func_1_0_14 = `TAG_func_1_0_l_9_a;
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %14 = getelementptr inbounds [9 x i16]* %l_9, i32 0, i32 0*/
	if ((cur_state == LEGUP_F_func_1_BB__0_1)) begin
		func_1_0_14_reg <= func_1_0_14;
		if (start == 1'b0 && ^(func_1_0_14) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_0_14_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %0*/
	/*   %15 = load i16* %14, align 2*/
		func_1_0_15 = memory_controller_out_a[15:0];
end
always @(*) begin
	/* func_1: %0*/
	/*   %16 = icmp eq i16 %15, 0*/
		func_1_0_16 = (func_1_0_15 == 16'd0);
end
always @(*) begin
	/* func_1: %18*/
	/*   %19 = phi i16 [ 0, %0 ], [ 1, %17 ]*/
	if ((((cur_state == LEGUP_F_func_1_BB__0_17) & (memory_controller_waitrequest == 1'd0)) & (func_1_0_16 == 1'd1))) begin
		func_1_18_19 = 16'd0;
	end
	/* func_1: %18*/
	/*   %19 = phi i16 [ 0, %0 ], [ 1, %17 ]*/
	else /* if (((cur_state == LEGUP_F_func_1_BB__17_18) & (memory_controller_waitrequest == 1'd0))) */ begin
		func_1_18_19 = 16'd1;
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %19 = phi i16 [ 0, %0 ], [ 1, %17 ]*/
	if ((((cur_state == LEGUP_F_func_1_BB__0_17) & (memory_controller_waitrequest == 1'd0)) & (func_1_0_16 == 1'd1))) begin
		func_1_18_19_reg <= func_1_18_19;
		if (start == 1'b0 && ^(func_1_18_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_18_19_reg"); $finish; end
	end
	/* func_1: %18*/
	/*   %19 = phi i16 [ 0, %0 ], [ 1, %17 ]*/
	if (((cur_state == LEGUP_F_func_1_BB__17_18) & (memory_controller_waitrequest == 1'd0))) begin
		func_1_18_19_reg <= func_1_18_19;
		if (start == 1'b0 && ^(func_1_18_19) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_18_19_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %18*/
	/*   %21 = load i8* @g_2, align 1*/
		func_1_18_21 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_1: %18*/
	/*   %22 = sext i8 %21 to i32*/
		func_1_18_22 = $signed(func_1_18_21);
end
always @(*) begin
	/* func_1: %18*/
	/*   %23 = sext i8 %21 to i32*/
		func_1_18_23 = $signed(func_1_18_21);
end
always @(*) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
		func_1_18_24 = func_16_return_val_reg;
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		func_1_18_24_reg <= func_1_18_24;
		if (start == 1'b0 && ^(func_1_18_24) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_18_24_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %18*/
	/*   %25 = load i8* @g_2, align 1*/
		func_1_18_25 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_1: %18*/
	/*   %26 = sext i8 %25 to i16*/
		func_1_18_26 = $signed(func_1_18_25);
end
always @(*) begin
	/* func_1: %18*/
	/*   %27 = sext i8 %25 to i32*/
		func_1_18_27 = $signed(func_1_18_25);
end
always @(*) begin
	/* func_1: %18*/
	/*   %28 = getelementptr inbounds [9 x i16]* %l_9, i32 0, i32 3*/
if (reset) begin func_1_18_28 = 0; end
		func_1_18_28 = (`TAG_func_1_0_l_9_a + (2 * 32'd3));
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %28 = getelementptr inbounds [9 x i16]* %l_9, i32 0, i32 3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_19)) begin
		func_1_18_28_reg <= func_1_18_28;
		if (start == 1'b0 && ^(func_1_18_28) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_18_28_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %18*/
	/*   %29 = load i16* %28, align 2*/
		func_1_18_29 = memory_controller_out_b[15:0];
end
always @(*) begin
	/* func_1: %18*/
	/*   %30 = sext i16 %29 to i32*/
		func_1_18_30 = $signed(func_1_18_29);
end
always @(*) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
		func_1_18_31 = func_10_return_val_reg;
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		func_1_18_31_reg <= func_1_18_31;
		if (start == 1'b0 && ^(func_1_18_31) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_18_31_reg"); $finish; end
	end
end
always @(*) begin
	/* func_1: %18*/
	/*   %32 = load i8* @g_2, align 1*/
		func_1_18_32 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* func_1: %18*/
	/*   %33 = sext i8 %32 to i32*/
		func_1_18_33 = $signed(func_1_18_32);
end
always @(*) begin
	/* func_1: %18*/
	/*   %35 = load volatile i32* @g_74, align 4*/
		func_1_18_35 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* func_1: %18*/
	/*   %36 = trunc i32 %35 to i8*/
		func_1_18_36 = func_1_18_35[7:0];
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_F_func_1_BB__0_1)) begin
		legup_memcpy_2_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		legup_memcpy_2_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_F_func_1_BB__0_1)) begin
		legup_memcpy_2_arg_d <= func_1_0_1;
		if (start == 1'b0 && ^(func_1_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_arg_d"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_F_func_1_BB__0_1)) begin
		legup_memcpy_2_arg_s <= `TAG_g_func_1l_9_a;
		if (start == 1'b0 && ^(`TAG_g_func_1l_9_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_arg_s"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_F_func_1_BB__0_1)) begin
		legup_memcpy_2_arg_n <= 32'd18;
		if (start == 1'b0 && ^(32'd18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_arg_n"); $finish; end
	end
end
always @(*) begin
	legup_memcpy_2_finish_final = legup_memcpy_2_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__0_1))) begin
		legup_memcpy_2_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_finish_reg"); $finish; end
	end
	if (legup_memcpy_2_finish) begin
		legup_memcpy_2_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to legup_memcpy_2_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_5)) begin
		safe_unary_minus_func_int16_t_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		safe_unary_minus_func_int16_t_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_5)) begin
		safe_unary_minus_func_int16_t_s_arg_si <= -16'd5;
		if (start == 1'b0 && ^(-16'd5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_arg_si"); $finish; end
	end
end
always @(*) begin
	safe_unary_minus_func_int16_t_s_finish_final = safe_unary_minus_func_int16_t_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__0_5))) begin
		safe_unary_minus_func_int16_t_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_finish_reg"); $finish; end
	end
	if (safe_unary_minus_func_int16_t_s_finish) begin
		safe_unary_minus_func_int16_t_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__0_5))) begin
		safe_unary_minus_func_int16_t_s_return_val_reg <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_return_val_reg"); $finish; end
	end
	if (safe_unary_minus_func_int16_t_s_finish) begin
		safe_unary_minus_func_int16_t_s_return_val_reg <= safe_unary_minus_func_int16_t_s_return_val;
		if (start == 1'b0 && ^(safe_unary_minus_func_int16_t_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_unary_minus_func_int16_t_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_9)) begin
		safe_mul_func_int8_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		safe_mul_func_int8_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_9)) begin
		safe_mul_func_int8_t_s_s_arg_si1 <= func_1_0_8;
		if (start == 1'b0 && ^(func_1_0_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_9)) begin
		safe_mul_func_int8_t_s_s_arg_si2 <= 8'd6;
		if (start == 1'b0 && ^(8'd6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_mul_func_int8_t_s_s_finish_final = safe_mul_func_int8_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__0_9))) begin
		safe_mul_func_int8_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_finish_reg"); $finish; end
	end
	if (safe_mul_func_int8_t_s_s_finish) begin
		safe_mul_func_int8_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__0_9))) begin
		safe_mul_func_int8_t_s_s_return_val_reg <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_return_val_reg"); $finish; end
	end
	if (safe_mul_func_int8_t_s_s_finish) begin
		safe_mul_func_int8_t_s_s_return_val_reg <= safe_mul_func_int8_t_s_s_return_val;
		if (start == 1'b0 && ^(safe_mul_func_int8_t_s_s_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_mul_func_int8_t_s_s_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_13)) begin
		safe_add_func_int8_t_s_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int8_t_s_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_14)) begin
		safe_add_func_int8_t_s_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int8_t_s_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_13)) begin
		safe_add_func_int8_t_s_s_arg_si1 <= func_1_0_12;
		if (start == 1'b0 && ^(func_1_0_12) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int8_t_s_s_arg_si1"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__0_13)) begin
		safe_add_func_int8_t_s_s_arg_si2 <= 8'd6;
		if (start == 1'b0 && ^(8'd6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int8_t_s_s_arg_si2"); $finish; end
	end
end
always @(*) begin
	safe_add_func_int8_t_s_s_finish_final = safe_add_func_int8_t_s_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__0_13))) begin
		safe_add_func_int8_t_s_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int8_t_s_s_finish_reg"); $finish; end
	end
	if (safe_add_func_int8_t_s_s_finish) begin
		safe_add_func_int8_t_s_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_add_func_int8_t_s_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_19)) begin
		safe_lshift_func_uint16_t_u_s_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_20)) begin
		safe_lshift_func_uint16_t_u_s_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_19)) begin
		safe_lshift_func_uint16_t_u_s_arg_left <= func_1_18_19_reg;
		if (start == 1'b0 && ^(func_1_18_19_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_arg_left"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_19)) begin
		safe_lshift_func_uint16_t_u_s_arg_right <= 32'd6;
		if (start == 1'b0 && ^(32'd6) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_arg_right"); $finish; end
	end
end
always @(*) begin
	safe_lshift_func_uint16_t_u_s_finish_final = safe_lshift_func_uint16_t_u_s_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__18_19))) begin
		safe_lshift_func_uint16_t_u_s_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_finish_reg"); $finish; end
	end
	if (safe_lshift_func_uint16_t_u_s_finish) begin
		safe_lshift_func_uint16_t_u_s_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to safe_lshift_func_uint16_t_u_s_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_23)) begin
		func_16_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		func_16_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_23)) begin
		func_16_arg_p_17 <= func_1_0_7_reg;
		if (start == 1'b0 && ^(func_1_0_7_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_arg_p_17"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_23)) begin
		func_16_arg_p_18 <= -32'd1;
		if (start == 1'b0 && ^(-32'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_arg_p_18"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_23)) begin
		func_16_arg_p_19 <= func_1_18_22;
		if (start == 1'b0 && ^(func_1_18_22) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_arg_p_19"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_23)) begin
		func_16_arg_p_20 <= func_1_18_23;
		if (start == 1'b0 && ^(func_1_18_23) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_arg_p_20"); $finish; end
	end
end
always @(*) begin
	func_16_finish_final = func_16_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__18_23))) begin
		func_16_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_finish_reg"); $finish; end
	end
	if (func_16_finish) begin
		func_16_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__18_23))) begin
		func_16_return_val_reg <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_return_val_reg"); $finish; end
	end
	if (func_16_finish) begin
		func_16_return_val_reg <= func_16_return_val;
		if (start == 1'b0 && ^(func_16_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_16_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_27)) begin
		func_10_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		func_10_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_27)) begin
		func_10_arg_p_11 <= func_1_18_24_reg;
		if (start == 1'b0 && ^(func_1_18_24_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_arg_p_11"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_27)) begin
		func_10_arg_p_12 <= func_1_18_26;
		if (start == 1'b0 && ^(func_1_18_26) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_arg_p_12"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_27)) begin
		func_10_arg_p_13 <= -8'd1;
		if (start == 1'b0 && ^(-8'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_arg_p_13"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_27)) begin
		func_10_arg_p_14 <= func_1_18_27;
		if (start == 1'b0 && ^(func_1_18_27) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_arg_p_14"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_27)) begin
		func_10_arg_p_15 <= func_1_18_30;
		if (start == 1'b0 && ^(func_1_18_30) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_arg_p_15"); $finish; end
	end
end
always @(*) begin
	func_10_finish_final = func_10_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__18_27))) begin
		func_10_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_finish_reg"); $finish; end
	end
	if (func_10_finish) begin
		func_10_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__18_27))) begin
		func_10_return_val_reg <= 16'd0;
		if (start == 1'b0 && ^(16'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_return_val_reg"); $finish; end
	end
	if (func_10_finish) begin
		func_10_return_val_reg <= func_10_return_val;
		if (start == 1'b0 && ^(func_10_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_10_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_31)) begin
		func_4_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_32)) begin
		func_4_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_31)) begin
		func_4_arg_p_5 <= func_1_0_3_reg;
		if (start == 1'b0 && ^(func_1_0_3_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_arg_p_5"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_31)) begin
		func_4_arg_p_6 <= func_1_0_6_reg;
		if (start == 1'b0 && ^(func_1_0_6_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_arg_p_6"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_31)) begin
		func_4_arg_p_7 <= func_1_18_31_reg;
		if (start == 1'b0 && ^(func_1_18_31_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_arg_p_7"); $finish; end
	end
end
always @(posedge clk) begin
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_F_func_1_BB__18_31)) begin
		func_4_arg_p_8 <= func_1_18_33;
		if (start == 1'b0 && ^(func_1_18_33) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_arg_p_8"); $finish; end
	end
end
always @(*) begin
	func_4_finish_final = func_4_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_func_1_BB__18_31))) begin
		func_4_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_finish_reg"); $finish; end
	end
	if (func_4_finish) begin
		func_4_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_4_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* func_1: %18*/
	/*   ret i8 %36*/
	if ((cur_state == LEGUP_F_func_1_BB__18_35)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = legup_memcpy_2_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = legup_memcpy_2_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_a = safe_unary_minus_func_int16_t_s_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_a = safe_unary_minus_func_int16_t_s_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = safe_mul_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = safe_mul_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_a = safe_add_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_a = safe_add_func_int8_t_s_s_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_a = safe_lshift_func_uint16_t_u_s_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_a = safe_lshift_func_uint16_t_u_s_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_a = func_16_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_a = func_16_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_a = func_10_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_a = func_10_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_enable_a = func_4_memory_controller_enable_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_enable_a = func_4_memory_controller_enable_a;
	end
	/* func_1: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %0*/
	/*   %8 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_7)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %0*/
	/*   %10 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_11)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %0*/
	/*   %15 = load i16* %14, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_15)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %18*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_21)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %18*/
	/*   %25 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %18*/
	/*   %32 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_29)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* func_1: %18*/
	/*   %35 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_1_BB__18_33)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_2_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_2_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_16_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_16_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_10_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_10_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_4_memory_controller_address_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_4_memory_controller_address_a;
	end
	/* func_1: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_1: %0*/
	/*   %8 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_7)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_1: %0*/
	/*   %10 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_11)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_1: %0*/
	/*   %15 = load i16* %14, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_15)) begin
		memory_controller_address_a = func_1_0_14_reg;
	end
	/* func_1: %18*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_21)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_1: %18*/
	/*   %25 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_1: %18*/
	/*   %32 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_29)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* func_1: %18*/
	/*   %35 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_1_BB__18_33)) begin
		memory_controller_address_a = `TAG_g_g_74_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = legup_memcpy_2_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = legup_memcpy_2_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_a = safe_unary_minus_func_int16_t_s_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_a = safe_unary_minus_func_int16_t_s_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = safe_mul_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = safe_mul_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_a = safe_add_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_a = safe_add_func_int8_t_s_s_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_a = safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_a = safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_a = func_16_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_a = func_16_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_a = func_10_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_a = func_10_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_write_enable_a = func_4_memory_controller_write_enable_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_write_enable_a = func_4_memory_controller_write_enable_a;
	end
	/* func_1: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %0*/
	/*   %8 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_7)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %0*/
	/*   %10 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_11)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %0*/
	/*   %15 = load i16* %14, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_15)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %18*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_21)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %18*/
	/*   %25 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %18*/
	/*   %32 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_29)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* func_1: %18*/
	/*   %35 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_1_BB__18_33)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_2_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_2_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_16_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_16_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_10_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_10_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_4_memory_controller_in_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_4_memory_controller_in_a;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = legup_memcpy_2_memory_controller_size_a;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = legup_memcpy_2_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_a[1:0] = safe_unary_minus_func_int16_t_s_memory_controller_size_a;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_a[1:0] = safe_unary_minus_func_int16_t_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = safe_mul_func_int8_t_s_s_memory_controller_size_a;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = safe_mul_func_int8_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_a[1:0] = safe_add_func_int8_t_s_s_memory_controller_size_a;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_a[1:0] = safe_add_func_int8_t_s_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_size_a;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_a[1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_a[1:0] = func_16_memory_controller_size_a;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_a[1:0] = func_16_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_a[1:0] = func_10_memory_controller_size_a;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_a[1:0] = func_10_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_size_a[1:0] = func_4_memory_controller_size_a;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_size_a[1:0] = func_4_memory_controller_size_a;
	end
	/* func_1: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_1: %0*/
	/*   %8 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_7)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_1: %0*/
	/*   %10 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__0_11)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_1: %0*/
	/*   %15 = load i16* %14, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_15)) begin
		memory_controller_size_a = 2'd1;
	end
	/* func_1: %18*/
	/*   %21 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_21)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_1: %18*/
	/*   %25 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_1: %18*/
	/*   %32 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_func_1_BB__18_29)) begin
		memory_controller_size_a = 2'd0;
	end
	/* func_1: %18*/
	/*   %35 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_func_1_BB__18_33)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = legup_memcpy_2_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = legup_memcpy_2_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_b = safe_unary_minus_func_int16_t_s_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_b = safe_unary_minus_func_int16_t_s_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = safe_mul_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = safe_mul_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_b = safe_add_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_enable_b = safe_add_func_int8_t_s_s_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_b = safe_lshift_func_uint16_t_u_s_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_enable_b = safe_lshift_func_uint16_t_u_s_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_b = func_16_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_b = func_16_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_b = func_10_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_b = func_10_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_enable_b = func_4_memory_controller_enable_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_enable_b = func_4_memory_controller_enable_b;
	end
	/* func_1: %0*/
	/*   %5 = load i16* %4, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_enable_b = 1'd1;
	end
	/* func_1: %18*/
	/*   %29 = load i16* %28, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_enable_b = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_2_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = legup_memcpy_2_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_16_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_16_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_10_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_10_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_4_memory_controller_address_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_4_memory_controller_address_b;
	end
	/* func_1: %0*/
	/*   %5 = load i16* %4, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_address_b = func_1_0_4_reg;
	end
	/* func_1: %18*/
	/*   %29 = load i16* %28, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_address_b = func_1_18_28_reg;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = legup_memcpy_2_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = legup_memcpy_2_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_b = safe_unary_minus_func_int16_t_s_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_b = safe_unary_minus_func_int16_t_s_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = safe_mul_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = safe_mul_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_b = safe_add_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_write_enable_b = safe_add_func_int8_t_s_s_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_b = safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_write_enable_b = safe_lshift_func_uint16_t_u_s_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_b = func_16_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_b = func_16_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_b = func_10_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_b = func_10_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_write_enable_b = func_4_memory_controller_write_enable_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_write_enable_b = func_4_memory_controller_write_enable_b;
	end
	/* func_1: %0*/
	/*   %5 = load i16* %4, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_write_enable_b = 1'd0;
	end
	/* func_1: %18*/
	/*   %29 = load i16* %28, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_write_enable_b = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_2_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = legup_memcpy_2_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_unary_minus_func_int16_t_s_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_mul_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_add_func_int8_t_s_s_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_16_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_16_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_10_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_10_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_4_memory_controller_in_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_4_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = legup_memcpy_2_memory_controller_size_b;
	end
	/* func_1: %0*/
	/*   call void @legup_memcpy_2(i8* %1, i8* bitcast ([9 x i16]* @func_1.l_9 to i8*), i32 18)*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = legup_memcpy_2_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_b[1:0] = safe_unary_minus_func_int16_t_s_memory_controller_size_b;
	end
	/* func_1: %0*/
	/*   %7 = call signext i16 @safe_unary_minus_func_int16_t_s(i16 signext -5) #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_b[1:0] = safe_unary_minus_func_int16_t_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = safe_mul_func_int8_t_s_s_memory_controller_size_b;
	end
	/* func_1: %0*/
	/*   %9 = call signext i8 @safe_mul_func_int8_t_s_s(i8 signext %8, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = safe_mul_func_int8_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_b[1:0] = safe_add_func_int8_t_s_s_memory_controller_size_b;
	end
	/* func_1: %0*/
	/*   %13 = call signext i8 @safe_add_func_int8_t_s_s(i8 signext %12, i8 signext 6) #3*/
	if ((cur_state == LEGUP_function_call_14)) begin
		memory_controller_size_b[1:0] = safe_add_func_int8_t_s_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_size_b;
	end
	/* func_1: %18*/
	/*   %20 = call zeroext i16 @safe_lshift_func_uint16_t_u_s(i16 zeroext %19, i32 6) #3*/
	if ((cur_state == LEGUP_function_call_20)) begin
		memory_controller_size_b[1:0] = safe_lshift_func_uint16_t_u_s_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_b[1:0] = func_16_memory_controller_size_b;
	end
	/* func_1: %18*/
	/*   %24 = call zeroext i16 @func_16(i16 signext %7, i32 -1, i32 %22, i32 %23) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_b[1:0] = func_16_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_b[1:0] = func_10_memory_controller_size_b;
	end
	/* func_1: %18*/
	/*   %31 = call signext i16 @func_10(i16 zeroext %24, i16 signext %26, i8 zeroext -1, i32 %27, i32 %30) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_b[1:0] = func_10_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_size_b[1:0] = func_4_memory_controller_size_b;
	end
	/* func_1: %18*/
	/*   %34 = call zeroext i8 @func_4(i32 %3, i32 %6, i16 signext %31, i32 %33) #3*/
	if ((cur_state == LEGUP_function_call_32)) begin
		memory_controller_size_b[1:0] = func_4_memory_controller_size_b;
	end
	/* func_1: %0*/
	/*   %5 = load i16* %4, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__0_3)) begin
		memory_controller_size_b = 2'd1;
	end
	/* func_1: %18*/
	/*   %29 = load i16* %28, align 2*/
	if ((cur_state == LEGUP_F_func_1_BB__18_25)) begin
		memory_controller_size_b = 2'd1;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 8'd0;
		if (start == 1'b0 && ^(8'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* func_1: %18*/
	/*   ret i8 %36*/
	if ((cur_state == LEGUP_F_func_1_BB__18_35)) begin
		return_val <= func_1_18_36;
		if (start == 1'b0 && ^(func_1_18_36) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
`timescale 1 ns / 1 ns
module transparent_crc
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	arg_val,
	arg_vname,
	arg_flag
);

parameter [2:0] LEGUP_0 = 3'd0;
parameter [2:0] LEGUP_F_transparent_crc_BB__0_1 = 3'd1;
parameter [2:0] LEGUP_F_transparent_crc_BB__0_3 = 3'd3;
parameter [2:0] LEGUP_F_transparent_crc_BB__2_4 = 3'd4;
parameter [2:0] LEGUP_F_transparent_crc_BB__2_5 = 3'd5;
parameter [2:0] LEGUP_F_transparent_crc_BB__2_6 = 3'd6;
parameter [2:0] LEGUP_F_transparent_crc_BB__6_7 = 3'd7;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [2:0] LEGUP_function_call_2 = 3'd2;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
input [63:0] arg_val;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_vname;
input [31:0] arg_flag;
reg [2:0] cur_state;
reg [2:0] next_state;
reg  transparent_crc_0_1;
reg  transparent_crc_0_1_reg;
reg [31:0] transparent_crc_2_3;
reg [31:0] transparent_crc_2_4;
reg  crc32_8bytes_start;
reg [63:0] crc32_8bytes_arg_val;
wire  crc32_8bytes_memory_controller_enable_a;
wire  crc32_8bytes_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_8bytes_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] crc32_8bytes_memory_controller_in_a;
wire [1:0] crc32_8bytes_memory_controller_size_a;
wire  crc32_8bytes_memory_controller_enable_b;
wire  crc32_8bytes_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_8bytes_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] crc32_8bytes_memory_controller_in_b;
wire [1:0] crc32_8bytes_memory_controller_size_b;
reg  crc32_8bytes_finish_final;
reg  crc32_8bytes_finish_reg;
wire  crc32_8bytes_finish;


crc32_8bytes crc32_8bytes (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (crc32_8bytes_memory_controller_enable_a),
	.memory_controller_address_a (crc32_8bytes_memory_controller_address_a),
	.memory_controller_write_enable_a (crc32_8bytes_memory_controller_write_enable_a),
	.memory_controller_in_a (crc32_8bytes_memory_controller_in_a),
	.memory_controller_size_a (crc32_8bytes_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (crc32_8bytes_memory_controller_enable_b),
	.memory_controller_address_b (crc32_8bytes_memory_controller_address_b),
	.memory_controller_write_enable_b (crc32_8bytes_memory_controller_write_enable_b),
	.memory_controller_in_b (crc32_8bytes_memory_controller_in_b),
	.memory_controller_size_b (crc32_8bytes_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (crc32_8bytes_start),
	.finish (crc32_8bytes_finish),
	.arg_val (crc32_8bytes_arg_val)
);

defparam
	crc32_8bytes.tag_offset = tag_offset;


/* Unsynthesizable Statements */
always @(posedge clk)
	if (!memory_controller_waitrequest) begin
	/* transparent_crc: %2*/
	/*   %5 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([36 x i8]* @.str5, i32 0, i32 0), i8* %vname, i32 %4) #4*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__2_6)) begin
		$write("...checksum after hashing %s : %lX\n", $signed(arg_vname), $signed(transparent_crc_2_4));
		// to fix quartus warning
		if (reset == 1'b0 && ^(arg_vname) === 1'bX) finish <= 0;
		if (reset == 1'b0 && ^(transparent_crc_2_4) === 1'bX) finish <= 0;
	end
end
always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_transparent_crc_BB__0_1;
LEGUP_F_transparent_crc_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_transparent_crc_BB__0_3:
	if ((transparent_crc_0_1_reg == 1'd1))
		next_state = LEGUP_F_transparent_crc_BB__6_7;
	else if ((transparent_crc_0_1_reg == 1'd0))
		next_state = LEGUP_F_transparent_crc_BB__2_4;
LEGUP_F_transparent_crc_BB__2_4:
		next_state = LEGUP_F_transparent_crc_BB__2_5;
LEGUP_F_transparent_crc_BB__2_5:
		next_state = LEGUP_F_transparent_crc_BB__2_6;
LEGUP_F_transparent_crc_BB__2_6:
		next_state = LEGUP_F_transparent_crc_BB__6_7;
LEGUP_F_transparent_crc_BB__6_7:
		next_state = LEGUP_0;
LEGUP_function_call_2:
	if ((crc32_8bytes_finish_final == 1'd1))
		next_state = LEGUP_F_transparent_crc_BB__0_3;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* transparent_crc: %0*/
	/*   %1 = icmp eq i32 %flag, 0*/
		transparent_crc_0_1 = (arg_flag == 32'd0);
end
always @(posedge clk) begin
	/* transparent_crc: %0*/
	/*   %1 = icmp eq i32 %flag, 0*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__0_1)) begin
		transparent_crc_0_1_reg <= transparent_crc_0_1;
		if (start == 1'b0 && ^(transparent_crc_0_1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_0_1_reg"); $finish; end
	end
end
always @(*) begin
	/* transparent_crc: %2*/
	/*   %3 = load i32* @crc32_context, align 4*/
		transparent_crc_2_3 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* transparent_crc: %2*/
	/*   %4 = xor i32 %3, -1*/
		transparent_crc_2_4 = (transparent_crc_2_3 ^ -32'd1);
end
always @(posedge clk) begin
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__0_1)) begin
		crc32_8bytes_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		crc32_8bytes_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__0_1)) begin
		crc32_8bytes_arg_val <= arg_val;
		if (start == 1'b0 && ^(arg_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_arg_val"); $finish; end
	end
end
always @(*) begin
	crc32_8bytes_finish_final = crc32_8bytes_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_transparent_crc_BB__0_1))) begin
		crc32_8bytes_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_finish_reg"); $finish; end
	end
	if (crc32_8bytes_finish) begin
		crc32_8bytes_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_8bytes_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* transparent_crc: %6*/
	/*   ret void*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__6_7)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = crc32_8bytes_memory_controller_enable_a;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = crc32_8bytes_memory_controller_enable_a;
	end
	/* transparent_crc: %2*/
	/*   %3 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__2_4)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_8bytes_memory_controller_address_a;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_8bytes_memory_controller_address_a;
	end
	/* transparent_crc: %2*/
	/*   %3 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__2_4)) begin
		memory_controller_address_a = `TAG_g_crc32_context_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = crc32_8bytes_memory_controller_write_enable_a;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = crc32_8bytes_memory_controller_write_enable_a;
	end
	/* transparent_crc: %2*/
	/*   %3 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__2_4)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_8bytes_memory_controller_in_a;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_8bytes_memory_controller_in_a;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = crc32_8bytes_memory_controller_size_a;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = crc32_8bytes_memory_controller_size_a;
	end
	/* transparent_crc: %2*/
	/*   %3 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_transparent_crc_BB__2_4)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = crc32_8bytes_memory_controller_enable_b;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = crc32_8bytes_memory_controller_enable_b;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_8bytes_memory_controller_address_b;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_8bytes_memory_controller_address_b;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = crc32_8bytes_memory_controller_write_enable_b;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = crc32_8bytes_memory_controller_write_enable_b;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_8bytes_memory_controller_in_b;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_8bytes_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = crc32_8bytes_memory_controller_size_b;
	end
	/* transparent_crc: %0*/
	/*   call void @crc32_8bytes(i64 %val) #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = crc32_8bytes_memory_controller_size_b;
	end
end

endmodule 
`timescale 1 ns / 1 ns
module main
(
	clk,
	clk2x,
	clk1x_follower,
	reset,
	start,
	finish,
	memory_controller_waitrequest,
	memory_controller_enable_a,
	memory_controller_address_a,
	memory_controller_write_enable_a,
	memory_controller_in_a,
	memory_controller_size_a,
	memory_controller_out_a,
	memory_controller_enable_b,
	memory_controller_address_b,
	memory_controller_write_enable_b,
	memory_controller_in_b,
	memory_controller_size_b,
	memory_controller_out_b,
	return_val,
	arg_argc,
	arg_argv
);

parameter [4:0] LEGUP_0 = 5'd0;
parameter [4:0] LEGUP_F_main_BB__0_1 = 5'd1;
parameter [4:0] LEGUP_F_main_BB__0_3 = 5'd3;
parameter [4:0] LEGUP_F_main_BB__0_5 = 5'd5;
parameter [4:0] LEGUP_F_main_BB__0_7 = 5'd7;
parameter [4:0] LEGUP_F_main_BB__0_8 = 5'd8;
parameter [4:0] LEGUP_F_main_BB__0_9 = 5'd9;
parameter [4:0] LEGUP_F_main_BB__0_11 = 5'd11;
parameter [4:0] LEGUP_F_main_BB__4_12 = 5'd12;
parameter [4:0] LEGUP_F_main_BB__6_13 = 5'd13;
parameter [4:0] LEGUP_F_main_BB__6_14 = 5'd14;
parameter [4:0] LEGUP_F_main_BB__6_15 = 5'd15;
parameter [4:0] LEGUP_F_main_BB__6_17 = 5'd17;
parameter [4:0] LEGUP_F_main_BB__9_18 = 5'd18;
parameter [4:0] LEGUP_F_main_BB__10_19 = 5'd19;
parameter [4:0] LEGUP_F_main_BB__11_20 = 5'd20;
parameter [4:0] LEGUP_F_main_BB__13_21 = 5'd21;
parameter [4:0] LEGUP_F_main_BB__13_22 = 5'd22;
parameter [4:0] LEGUP_F_main_BB__13_23 = 5'd23;
parameter [4:0] LEGUP_F_main_BB__13_25 = 5'd25;
parameter [4:0] LEGUP_F_main_BB__13_26 = 5'd26;
parameter [4:0] LEGUP_F_main_BB__13_27 = 5'd27;
parameter [4:0] LEGUP_F_main_BB__13_29 = 5'd29;
parameter [8:0] tag_offset = 9'd0;
parameter [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] tag_addr_offset = {tag_offset, 23'd0};
parameter [4:0] LEGUP_function_call_2 = 5'd2;
parameter [4:0] LEGUP_function_call_4 = 5'd4;
parameter [4:0] LEGUP_function_call_6 = 5'd6;
parameter [4:0] LEGUP_function_call_10 = 5'd10;
parameter [4:0] LEGUP_function_call_16 = 5'd16;
parameter [4:0] LEGUP_function_call_24 = 5'd24;
parameter [4:0] LEGUP_function_call_28 = 5'd28;

input  clk;
input  clk2x;
input  clk1x_follower;
input  reset;
input  start;
output reg  finish;
input  memory_controller_waitrequest;
output reg  memory_controller_enable_a;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_a;
output reg  memory_controller_write_enable_a;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_a;
output reg [1:0] memory_controller_size_a;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_a;
output reg  memory_controller_enable_b;
output reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] memory_controller_address_b;
output reg  memory_controller_write_enable_b;
output reg [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_in_b;
output reg [1:0] memory_controller_size_b;
input [`MEMORY_CONTROLLER_DATA_SIZE-1:0] memory_controller_out_b;
output reg [31:0] return_val;
input [31:0] arg_argc;
input [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] arg_argv;
reg [4:0] cur_state;
reg [4:0] next_state;
reg [7:0] main_0_2;
reg [63:0] main_0_3;
reg [31:0] main_4_5;
reg [31:0] main_4_5_reg;
reg  main_4_exitcond;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] main_6_scevgep;
reg [31:0] main_6_7;
reg [63:0] main_6_8;
reg [31:0] main_11_12;
reg [31:0] main_13_14;
reg [63:0] main_13_15;
reg [31:0] main_13_16;
reg [31:0] main_13_17;
reg [31:0] main_13_18;
reg [31:0] main_13_18_reg;
reg  platform_main_begin_start;
wire  platform_main_begin_memory_controller_enable_a;
wire  platform_main_begin_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] platform_main_begin_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] platform_main_begin_memory_controller_in_a;
wire [1:0] platform_main_begin_memory_controller_size_a;
wire  platform_main_begin_memory_controller_enable_b;
wire  platform_main_begin_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] platform_main_begin_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] platform_main_begin_memory_controller_in_b;
wire [1:0] platform_main_begin_memory_controller_size_b;
reg  platform_main_begin_finish_final;
reg  platform_main_begin_finish_reg;
wire  platform_main_begin_finish;
reg  crc32_gentab_start;
wire  crc32_gentab_memory_controller_enable_a;
wire  crc32_gentab_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_gentab_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] crc32_gentab_memory_controller_in_a;
wire [1:0] crc32_gentab_memory_controller_size_a;
wire  crc32_gentab_memory_controller_enable_b;
wire  crc32_gentab_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] crc32_gentab_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] crc32_gentab_memory_controller_in_b;
wire [1:0] crc32_gentab_memory_controller_size_b;
reg  crc32_gentab_finish_final;
reg  crc32_gentab_finish_reg;
wire  crc32_gentab_finish;
reg  func_1_start;
wire  func_1_memory_controller_enable_a;
wire  func_1_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_1_memory_controller_in_a;
wire [1:0] func_1_memory_controller_size_a;
wire  func_1_memory_controller_enable_b;
wire  func_1_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] func_1_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] func_1_memory_controller_in_b;
wire [1:0] func_1_memory_controller_size_b;
reg  func_1_finish_final;
reg  func_1_finish_reg;
wire  func_1_finish;
wire [7:0] func_1_return_val;
reg  transparent_crc_start;
reg [63:0] transparent_crc_arg_val;
reg [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] transparent_crc_arg_vname;
reg [31:0] transparent_crc_arg_flag;
wire  transparent_crc_memory_controller_enable_a;
wire  transparent_crc_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] transparent_crc_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] transparent_crc_memory_controller_in_a;
wire [1:0] transparent_crc_memory_controller_size_a;
wire  transparent_crc_memory_controller_enable_b;
wire  transparent_crc_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] transparent_crc_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] transparent_crc_memory_controller_in_b;
wire [1:0] transparent_crc_memory_controller_size_b;
reg  transparent_crc_finish_final;
reg  transparent_crc_finish_reg;
wire  transparent_crc_finish;
reg  platform_main_end_start;
reg [31:0] platform_main_end_arg_crc;
reg [31:0] platform_main_end_arg_flag;
wire  platform_main_end_memory_controller_enable_a;
wire  platform_main_end_memory_controller_write_enable_a;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] platform_main_end_memory_controller_address_a;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] platform_main_end_memory_controller_in_a;
wire [1:0] platform_main_end_memory_controller_size_a;
wire  platform_main_end_memory_controller_enable_b;
wire  platform_main_end_memory_controller_write_enable_b;
wire [`MEMORY_CONTROLLER_ADDR_SIZE-1:0] platform_main_end_memory_controller_address_b;
wire [`MEMORY_CONTROLLER_DATA_SIZE-1:0] platform_main_end_memory_controller_in_b;
wire [1:0] platform_main_end_memory_controller_size_b;
reg  platform_main_end_finish_final;
reg  platform_main_end_finish_reg;
wire  platform_main_end_finish;
wire [31:0] platform_main_end_return_val;
reg [31:0] platform_main_end_return_val_reg;


platform_main_begin platform_main_begin (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (platform_main_begin_memory_controller_enable_a),
	.memory_controller_address_a (platform_main_begin_memory_controller_address_a),
	.memory_controller_write_enable_a (platform_main_begin_memory_controller_write_enable_a),
	.memory_controller_in_a (platform_main_begin_memory_controller_in_a),
	.memory_controller_size_a (platform_main_begin_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (platform_main_begin_memory_controller_enable_b),
	.memory_controller_address_b (platform_main_begin_memory_controller_address_b),
	.memory_controller_write_enable_b (platform_main_begin_memory_controller_write_enable_b),
	.memory_controller_in_b (platform_main_begin_memory_controller_in_b),
	.memory_controller_size_b (platform_main_begin_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (platform_main_begin_start),
	.finish (platform_main_begin_finish)
);

defparam
	platform_main_begin.tag_offset = tag_offset;


crc32_gentab crc32_gentab (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (crc32_gentab_memory_controller_enable_a),
	.memory_controller_address_a (crc32_gentab_memory_controller_address_a),
	.memory_controller_write_enable_a (crc32_gentab_memory_controller_write_enable_a),
	.memory_controller_in_a (crc32_gentab_memory_controller_in_a),
	.memory_controller_size_a (crc32_gentab_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (crc32_gentab_memory_controller_enable_b),
	.memory_controller_address_b (crc32_gentab_memory_controller_address_b),
	.memory_controller_write_enable_b (crc32_gentab_memory_controller_write_enable_b),
	.memory_controller_in_b (crc32_gentab_memory_controller_in_b),
	.memory_controller_size_b (crc32_gentab_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (crc32_gentab_start),
	.finish (crc32_gentab_finish)
);

defparam
	crc32_gentab.tag_offset = tag_offset;


func_1 func_1 (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (func_1_memory_controller_enable_a),
	.memory_controller_address_a (func_1_memory_controller_address_a),
	.memory_controller_write_enable_a (func_1_memory_controller_write_enable_a),
	.memory_controller_in_a (func_1_memory_controller_in_a),
	.memory_controller_size_a (func_1_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (func_1_memory_controller_enable_b),
	.memory_controller_address_b (func_1_memory_controller_address_b),
	.memory_controller_write_enable_b (func_1_memory_controller_write_enable_b),
	.memory_controller_in_b (func_1_memory_controller_in_b),
	.memory_controller_size_b (func_1_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (func_1_start),
	.finish (func_1_finish),
	.return_val (func_1_return_val)
);

defparam
	func_1.tag_offset = tag_offset;


transparent_crc transparent_crc (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (transparent_crc_memory_controller_enable_a),
	.memory_controller_address_a (transparent_crc_memory_controller_address_a),
	.memory_controller_write_enable_a (transparent_crc_memory_controller_write_enable_a),
	.memory_controller_in_a (transparent_crc_memory_controller_in_a),
	.memory_controller_size_a (transparent_crc_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (transparent_crc_memory_controller_enable_b),
	.memory_controller_address_b (transparent_crc_memory_controller_address_b),
	.memory_controller_write_enable_b (transparent_crc_memory_controller_write_enable_b),
	.memory_controller_in_b (transparent_crc_memory_controller_in_b),
	.memory_controller_size_b (transparent_crc_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (transparent_crc_start),
	.finish (transparent_crc_finish),
	.arg_val (transparent_crc_arg_val),
	.arg_vname (transparent_crc_arg_vname),
	.arg_flag (transparent_crc_arg_flag)
);

defparam
	transparent_crc.tag_offset = tag_offset;


platform_main_end platform_main_end (
	.memory_controller_waitrequest (memory_controller_waitrequest),
	.memory_controller_enable_a (platform_main_end_memory_controller_enable_a),
	.memory_controller_address_a (platform_main_end_memory_controller_address_a),
	.memory_controller_write_enable_a (platform_main_end_memory_controller_write_enable_a),
	.memory_controller_in_a (platform_main_end_memory_controller_in_a),
	.memory_controller_size_a (platform_main_end_memory_controller_size_a),
	.memory_controller_out_a (memory_controller_out_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.memory_controller_enable_b (platform_main_end_memory_controller_enable_b),
	.memory_controller_address_b (platform_main_end_memory_controller_address_b),
	.memory_controller_write_enable_b (platform_main_end_memory_controller_write_enable_b),
	.memory_controller_in_b (platform_main_end_memory_controller_in_b),
	.memory_controller_size_b (platform_main_end_memory_controller_size_b),
	.memory_controller_out_b (memory_controller_out_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0]),
	.clk (clk),
	.clk2x (clk2x),
	.clk1x_follower (clk1x_follower),
	.reset (reset),
	.start (platform_main_end_start),
	.finish (platform_main_end_finish),
	.return_val (platform_main_end_return_val),
	.arg_crc (platform_main_end_arg_crc),
	.arg_flag (platform_main_end_arg_flag)
);

defparam
	platform_main_end.tag_offset = tag_offset;


always @(posedge clk) begin
if (reset == 1'b1)
	cur_state <= LEGUP_0;
else if (memory_controller_waitrequest == 1'd1)
	cur_state <= cur_state;
else
	cur_state <= next_state;
end

always @(*)
begin
next_state = cur_state;
case(cur_state)  // synthesis parallel_case  
LEGUP_0:
	if ((start == 1'd1))
		next_state = LEGUP_F_main_BB__0_1;
LEGUP_F_main_BB__0_1:
		next_state = LEGUP_function_call_2;
LEGUP_F_main_BB__0_11:
		next_state = LEGUP_F_main_BB__4_12;
LEGUP_F_main_BB__0_3:
		next_state = LEGUP_function_call_4;
LEGUP_F_main_BB__0_5:
		next_state = LEGUP_function_call_6;
LEGUP_F_main_BB__0_7:
		next_state = LEGUP_F_main_BB__0_8;
LEGUP_F_main_BB__0_8:
		next_state = LEGUP_F_main_BB__0_9;
LEGUP_F_main_BB__0_9:
		next_state = LEGUP_function_call_10;
LEGUP_F_main_BB__10_19:
		next_state = LEGUP_F_main_BB__11_20;
LEGUP_F_main_BB__11_20:
		next_state = LEGUP_F_main_BB__4_12;
LEGUP_F_main_BB__13_21:
		next_state = LEGUP_F_main_BB__13_22;
LEGUP_F_main_BB__13_22:
		next_state = LEGUP_F_main_BB__13_23;
LEGUP_F_main_BB__13_23:
		next_state = LEGUP_function_call_24;
LEGUP_F_main_BB__13_25:
		next_state = LEGUP_F_main_BB__13_26;
LEGUP_F_main_BB__13_26:
		next_state = LEGUP_F_main_BB__13_27;
LEGUP_F_main_BB__13_27:
		next_state = LEGUP_function_call_28;
LEGUP_F_main_BB__13_29:
		next_state = LEGUP_0;
LEGUP_F_main_BB__4_12:
	if ((main_4_exitcond == 1'd1))
		next_state = LEGUP_F_main_BB__13_21;
	else if ((main_4_exitcond == 1'd0))
		next_state = LEGUP_F_main_BB__6_13;
LEGUP_F_main_BB__6_13:
		next_state = LEGUP_F_main_BB__6_14;
LEGUP_F_main_BB__6_14:
		next_state = LEGUP_F_main_BB__6_15;
LEGUP_F_main_BB__6_15:
		next_state = LEGUP_function_call_16;
LEGUP_F_main_BB__6_17:
	if ((1'd0 == 1'd1))
		next_state = LEGUP_F_main_BB__9_18;
	else if ((1'd0 == 1'd0))
		next_state = LEGUP_F_main_BB__10_19;
LEGUP_F_main_BB__9_18:
		next_state = LEGUP_F_main_BB__10_19;
LEGUP_function_call_10:
	if ((transparent_crc_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__0_11;
LEGUP_function_call_16:
	if ((transparent_crc_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__6_17;
LEGUP_function_call_2:
	if ((platform_main_begin_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__0_3;
LEGUP_function_call_24:
	if ((transparent_crc_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__13_25;
LEGUP_function_call_28:
	if ((platform_main_end_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__13_29;
LEGUP_function_call_4:
	if ((crc32_gentab_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__0_5;
LEGUP_function_call_6:
	if ((func_1_finish_final == 1'd1))
		next_state = LEGUP_F_main_BB__0_7;
default:
	next_state = cur_state;
endcase

end
always @(*) begin
	/* main: %0*/
	/*   %2 = load i8* @g_2, align 1*/
		main_0_2 = memory_controller_out_a[7:0];
end
always @(*) begin
	/* main: %0*/
	/*   %3 = sext i8 %2 to i64*/
		main_0_3 = $signed(main_0_2);
end
always @(*) begin
	/* main: %4*/
	/*   %5 = phi i32 [ 0, %0 ], [ %12, %11 ]*/
	if (((cur_state == LEGUP_F_main_BB__0_11) & (memory_controller_waitrequest == 1'd0))) begin
		main_4_5 = 32'd0;
	end
	/* main: %4*/
	/*   %5 = phi i32 [ 0, %0 ], [ %12, %11 ]*/
	else /* if (((cur_state == LEGUP_F_main_BB__11_20) & (memory_controller_waitrequest == 1'd0))) */ begin
		main_4_5 = main_11_12;
	end
end
always @(posedge clk) begin
	/* main: %4*/
	/*   %5 = phi i32 [ 0, %0 ], [ %12, %11 ]*/
	if (((cur_state == LEGUP_F_main_BB__0_11) & (memory_controller_waitrequest == 1'd0))) begin
		main_4_5_reg <= main_4_5;
		if (start == 1'b0 && ^(main_4_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_4_5_reg"); $finish; end
	end
	/* main: %4*/
	/*   %5 = phi i32 [ 0, %0 ], [ %12, %11 ]*/
	if (((cur_state == LEGUP_F_main_BB__11_20) & (memory_controller_waitrequest == 1'd0))) begin
		main_4_5_reg <= main_4_5;
		if (start == 1'b0 && ^(main_4_5) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_4_5_reg"); $finish; end
	end
end
always @(*) begin
	/* main: %4*/
	/*   %exitcond = icmp eq i32 %5, 2*/
		main_4_exitcond = (main_4_5_reg == 32'd2);
end
always @(*) begin
	/* main: %6*/
	/*   %scevgep = getelementptr [2 x i32]* @g_70, i32 0, i32 %5*/
		main_6_scevgep = (`TAG_g_g_70_a + (4 * main_4_5_reg));
end
always @(*) begin
	/* main: %6*/
	/*   %7 = load i32* %scevgep, align 4*/
		main_6_7 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* main: %6*/
	/*   %8 = zext i32 %7 to i64*/
		main_6_8 = main_6_7;
end
always @(*) begin
	/* main: %11*/
	/*   %12 = add nsw i32 %5, 1*/
		main_11_12 = (main_4_5_reg + 32'd1);
end
always @(*) begin
	/* main: %13*/
	/*   %14 = load volatile i32* @g_74, align 4*/
		main_13_14 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* main: %13*/
	/*   %15 = sext i32 %14 to i64*/
		main_13_15 = $signed(main_13_14);
end
always @(*) begin
	/* main: %13*/
	/*   %16 = load i32* @crc32_context, align 4*/
		main_13_16 = memory_controller_out_a[31:0];
end
always @(*) begin
	/* main: %13*/
	/*   %17 = xor i32 %16, -1*/
		main_13_17 = (main_13_16 ^ -32'd1);
end
always @(*) begin
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
		main_13_18 = platform_main_end_return_val_reg;
end
always @(posedge clk) begin
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		main_13_18_reg <= main_13_18;
		if (start == 1'b0 && ^(main_13_18) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to main_13_18_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_F_main_BB__0_1)) begin
		platform_main_begin_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_begin_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_2)) begin
		platform_main_begin_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_begin_start"); $finish; end
	end
end
always @(*) begin
	platform_main_begin_finish_final = platform_main_begin_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__0_1))) begin
		platform_main_begin_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_begin_finish_reg"); $finish; end
	end
	if (platform_main_begin_finish) begin
		platform_main_begin_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_begin_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_F_main_BB__0_3)) begin
		crc32_gentab_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		crc32_gentab_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_start"); $finish; end
	end
end
always @(*) begin
	crc32_gentab_finish_final = crc32_gentab_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__0_3))) begin
		crc32_gentab_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_finish_reg"); $finish; end
	end
	if (crc32_gentab_finish) begin
		crc32_gentab_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to crc32_gentab_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_F_main_BB__0_5)) begin
		func_1_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		func_1_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_start"); $finish; end
	end
end
always @(*) begin
	func_1_finish_final = func_1_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__0_5))) begin
		func_1_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_finish_reg"); $finish; end
	end
	if (func_1_finish) begin
		func_1_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to func_1_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__0_9)) begin
		transparent_crc_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		transparent_crc_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_start"); $finish; end
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__6_15)) begin
		transparent_crc_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		transparent_crc_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_start"); $finish; end
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_23)) begin
		transparent_crc_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		transparent_crc_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__0_9)) begin
		transparent_crc_arg_val <= main_0_3;
		if (start == 1'b0 && ^(main_0_3) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_val"); $finish; end
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__6_15)) begin
		transparent_crc_arg_val <= main_6_8;
		if (start == 1'b0 && ^(main_6_8) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_val"); $finish; end
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_23)) begin
		transparent_crc_arg_val <= main_13_15;
		if (start == 1'b0 && ^(main_13_15) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_val"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__0_9)) begin
		transparent_crc_arg_vname <= `TAG_g_str_a;
		if (start == 1'b0 && ^(`TAG_g_str_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_vname"); $finish; end
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__6_15)) begin
		transparent_crc_arg_vname <= `TAG_g_str1_a;
		if (start == 1'b0 && ^(`TAG_g_str1_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_vname"); $finish; end
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_23)) begin
		transparent_crc_arg_vname <= `TAG_g_str3_a;
		if (start == 1'b0 && ^(`TAG_g_str3_a) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_vname"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__0_9)) begin
		transparent_crc_arg_flag <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_flag"); $finish; end
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__6_15)) begin
		transparent_crc_arg_flag <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_flag"); $finish; end
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_23)) begin
		transparent_crc_arg_flag <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_arg_flag"); $finish; end
	end
end
always @(*) begin
	transparent_crc_finish_final = transparent_crc_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__0_9))) begin
		transparent_crc_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_finish_reg"); $finish; end
	end
	if (transparent_crc_finish) begin
		transparent_crc_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_main_BB__6_15))) begin
		transparent_crc_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_finish_reg"); $finish; end
	end
	if (transparent_crc_finish) begin
		transparent_crc_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_finish_reg"); $finish; end
	end
	if ((reset | (cur_state == LEGUP_F_main_BB__13_23))) begin
		transparent_crc_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_finish_reg"); $finish; end
	end
	if (transparent_crc_finish) begin
		transparent_crc_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to transparent_crc_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_27)) begin
		platform_main_end_start <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_start"); $finish; end
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		platform_main_end_start <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_start"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_27)) begin
		platform_main_end_arg_crc <= main_13_17;
		if (start == 1'b0 && ^(main_13_17) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_arg_crc"); $finish; end
	end
end
always @(posedge clk) begin
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_F_main_BB__13_27)) begin
		platform_main_end_arg_flag <= 32'd0;
		if (start == 1'b0 && ^(32'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_arg_flag"); $finish; end
	end
end
always @(*) begin
	platform_main_end_finish_final = platform_main_end_finish_reg;
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__13_27))) begin
		platform_main_end_finish_reg <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_finish_reg"); $finish; end
	end
	if (platform_main_end_finish) begin
		platform_main_end_finish_reg <= 1'd1;
		if (start == 1'b0 && ^(1'd1) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_finish_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((reset | (cur_state == LEGUP_F_main_BB__13_27))) begin
		platform_main_end_return_val_reg <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_return_val_reg"); $finish; end
	end
	if (platform_main_end_finish) begin
		platform_main_end_return_val_reg <= platform_main_end_return_val;
		if (start == 1'b0 && ^(platform_main_end_return_val) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to platform_main_end_return_val_reg"); $finish; end
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		finish <= 1'd0;
		if (start == 1'b0 && ^(1'd0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
	/* main: %13*/
	/*   ret i32 %18*/
	if ((cur_state == LEGUP_F_main_BB__13_29)) begin
		finish <= (memory_controller_waitrequest == 1'd0);
		if (start == 1'b0 && ^((memory_controller_waitrequest == 1'd0)) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to finish"); $finish; end
	end
end
always @(*) begin
	memory_controller_enable_a = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = platform_main_begin_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_a = platform_main_begin_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = crc32_gentab_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_a = crc32_gentab_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_a = func_1_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_a = func_1_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = transparent_crc_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_a = transparent_crc_memory_controller_enable_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_a = transparent_crc_memory_controller_enable_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_a = transparent_crc_memory_controller_enable_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_a = transparent_crc_memory_controller_enable_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_a = transparent_crc_memory_controller_enable_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_a = platform_main_end_memory_controller_enable_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_a = platform_main_end_memory_controller_enable_a;
	end
	/* main: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_main_BB__0_7)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %6*/
	/*   %7 = load i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_main_BB__6_13)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %13*/
	/*   %14 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_21)) begin
		memory_controller_enable_a = 1'd1;
	end
	/* main: %13*/
	/*   %16 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_25)) begin
		memory_controller_enable_a = 1'd1;
	end
end
always @(*) begin
	memory_controller_address_a = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_begin_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_begin_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_gentab_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_gentab_memory_controller_address_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_1_memory_controller_address_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_1_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_end_memory_controller_address_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_a[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_end_memory_controller_address_a;
	end
	/* main: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_main_BB__0_7)) begin
		memory_controller_address_a = `TAG_g_g_2_a;
	end
	/* main: %6*/
	/*   %7 = load i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_main_BB__6_13)) begin
		memory_controller_address_a = main_6_scevgep;
	end
	/* main: %13*/
	/*   %14 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_21)) begin
		memory_controller_address_a = `TAG_g_g_74_a;
	end
	/* main: %13*/
	/*   %16 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_25)) begin
		memory_controller_address_a = `TAG_g_crc32_context_a;
	end
end
always @(*) begin
	memory_controller_write_enable_a = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = platform_main_begin_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_a = platform_main_begin_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = crc32_gentab_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_a = crc32_gentab_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_a = func_1_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_a = func_1_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = transparent_crc_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_a = transparent_crc_memory_controller_write_enable_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_a = transparent_crc_memory_controller_write_enable_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_a = transparent_crc_memory_controller_write_enable_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_a = transparent_crc_memory_controller_write_enable_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_a = transparent_crc_memory_controller_write_enable_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_a = platform_main_end_memory_controller_write_enable_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_a = platform_main_end_memory_controller_write_enable_a;
	end
	/* main: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_main_BB__0_7)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %6*/
	/*   %7 = load i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_main_BB__6_13)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %13*/
	/*   %14 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_21)) begin
		memory_controller_write_enable_a = 1'd0;
	end
	/* main: %13*/
	/*   %16 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_25)) begin
		memory_controller_write_enable_a = 1'd0;
	end
end
always @(*) begin
	memory_controller_in_a = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_begin_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_begin_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_gentab_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_gentab_memory_controller_in_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_1_memory_controller_in_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_1_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_end_memory_controller_in_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_a[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_end_memory_controller_in_a;
	end
end
always @(*) begin
	memory_controller_size_a = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = platform_main_begin_memory_controller_size_a;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_a[1:0] = platform_main_begin_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = crc32_gentab_memory_controller_size_a;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_a[1:0] = crc32_gentab_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_a[1:0] = func_1_memory_controller_size_a;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_a[1:0] = func_1_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = transparent_crc_memory_controller_size_a;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_a[1:0] = transparent_crc_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_a[1:0] = transparent_crc_memory_controller_size_a;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_a[1:0] = transparent_crc_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_a[1:0] = transparent_crc_memory_controller_size_a;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_a[1:0] = transparent_crc_memory_controller_size_a;
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_a[1:0] = platform_main_end_memory_controller_size_a;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_a[1:0] = platform_main_end_memory_controller_size_a;
	end
	/* main: %0*/
	/*   %2 = load i8* @g_2, align 1*/
	if ((cur_state == LEGUP_F_main_BB__0_7)) begin
		memory_controller_size_a = 2'd0;
	end
	/* main: %6*/
	/*   %7 = load i32* %scevgep, align 4*/
	if ((cur_state == LEGUP_F_main_BB__6_13)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %13*/
	/*   %14 = load volatile i32* @g_74, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_21)) begin
		memory_controller_size_a = 2'd2;
	end
	/* main: %13*/
	/*   %16 = load i32* @crc32_context, align 4*/
	if ((cur_state == LEGUP_F_main_BB__13_25)) begin
		memory_controller_size_a = 2'd2;
	end
end
always @(*) begin
	memory_controller_enable_b = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = platform_main_begin_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_enable_b = platform_main_begin_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = crc32_gentab_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_enable_b = crc32_gentab_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_b = func_1_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_enable_b = func_1_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = transparent_crc_memory_controller_enable_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_enable_b = transparent_crc_memory_controller_enable_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_b = transparent_crc_memory_controller_enable_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_enable_b = transparent_crc_memory_controller_enable_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_b = transparent_crc_memory_controller_enable_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_enable_b = transparent_crc_memory_controller_enable_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_b = platform_main_end_memory_controller_enable_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_enable_b = platform_main_end_memory_controller_enable_b;
	end
end
always @(*) begin
	memory_controller_address_b = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_begin_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_begin_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_gentab_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = crc32_gentab_memory_controller_address_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_1_memory_controller_address_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = func_1_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = transparent_crc_memory_controller_address_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_end_memory_controller_address_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_address_b[`MEMORY_CONTROLLER_ADDR_SIZE-1:0] = platform_main_end_memory_controller_address_b;
	end
end
always @(*) begin
	memory_controller_write_enable_b = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = platform_main_begin_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_write_enable_b = platform_main_begin_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = crc32_gentab_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_write_enable_b = crc32_gentab_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_b = func_1_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_write_enable_b = func_1_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = transparent_crc_memory_controller_write_enable_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_write_enable_b = transparent_crc_memory_controller_write_enable_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_b = transparent_crc_memory_controller_write_enable_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_write_enable_b = transparent_crc_memory_controller_write_enable_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_b = transparent_crc_memory_controller_write_enable_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_write_enable_b = transparent_crc_memory_controller_write_enable_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_b = platform_main_end_memory_controller_write_enable_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_write_enable_b = platform_main_end_memory_controller_write_enable_b;
	end
end
always @(*) begin
	memory_controller_in_b = 1'd0;
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_begin_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_begin_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_gentab_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = crc32_gentab_memory_controller_in_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_1_memory_controller_in_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = func_1_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = transparent_crc_memory_controller_in_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_end_memory_controller_in_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_in_b[`MEMORY_CONTROLLER_DATA_SIZE-1:0] = platform_main_end_memory_controller_in_b;
	end
end
always @(*) begin
	memory_controller_size_b = 1'd0;
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = platform_main_begin_memory_controller_size_b;
	end
	/* main: %0*/
	/*   call void @platform_main_begin() #3*/
	if ((cur_state == LEGUP_function_call_2)) begin
		memory_controller_size_b[1:0] = platform_main_begin_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = crc32_gentab_memory_controller_size_b;
	end
	/* main: %0*/
	/*   call void @crc32_gentab() #3*/
	if ((cur_state == LEGUP_function_call_4)) begin
		memory_controller_size_b[1:0] = crc32_gentab_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_b[1:0] = func_1_memory_controller_size_b;
	end
	/* main: %0*/
	/*   %1 = call zeroext i8 @func_1() #3*/
	if ((cur_state == LEGUP_function_call_6)) begin
		memory_controller_size_b[1:0] = func_1_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = transparent_crc_memory_controller_size_b;
	end
	/* main: %0*/
	/*   call void @transparent_crc(i64 %3, i8* getelementptr inbounds ([4 x i8]* @.str, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_10)) begin
		memory_controller_size_b[1:0] = transparent_crc_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_b[1:0] = transparent_crc_memory_controller_size_b;
	end
	/* main: %6*/
	/*   call void @transparent_crc(i64 %8, i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_16)) begin
		memory_controller_size_b[1:0] = transparent_crc_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_b[1:0] = transparent_crc_memory_controller_size_b;
	end
	/* main: %13*/
	/*   call void @transparent_crc(i64 %15, i8* getelementptr inbounds ([5 x i8]* @.str3, i32 0, i32 0), i32 0) #3*/
	if ((cur_state == LEGUP_function_call_24)) begin
		memory_controller_size_b[1:0] = transparent_crc_memory_controller_size_b;
	end
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_b[1:0] = platform_main_end_memory_controller_size_b;
	end
	/* main: %13*/
	/*   %18 = call i32 @platform_main_end(i32 %17, i32 0) #3*/
	if ((cur_state == LEGUP_function_call_28)) begin
		memory_controller_size_b[1:0] = platform_main_end_memory_controller_size_b;
	end
end
always @(posedge clk) begin
	if ((cur_state == LEGUP_0)) begin
		return_val <= 0;
		if (start == 1'b0 && ^(0) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
	/* main: %13*/
	/*   ret i32 %18*/
	if ((cur_state == LEGUP_F_main_BB__13_29)) begin
		return_val <= main_13_18_reg;
		if (start == 1'b0 && ^(main_13_18_reg) === 1'bX) begin $display ("ERROR: Right hand side is 'X'. Assigned to return_val"); $finish; end
	end
end

endmodule 
module ram_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	wren_a,
	wren_b,
	data_a,
	data_b,
	byteena_a,
	byteena_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  width_be_a = 1'd0;
parameter  width_be_b = 1'd0;
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;
input  wren_a;
input  wren_b;
input [(width_a-1):0] data_a;
input [(width_b-1):0] data_b;
// byte enable is unsupported by inferred RAMs
input [width_be_a-1:0] byteena_a;
input [width_be_b-1:0] byteena_b;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin // Port A
if (wren_a)
begin
    ram[address_a] <= data_a;
    q_a_wire <= {width_a{1'bX}};
end
else
    q_a_wire <= ram[address_a];
end
always @ (posedge clk)
if (clken)
begin // Port b
if (wren_b)
begin
    ram[address_b] <= data_b;
    q_b_wire <= {width_b{1'bX}};
end
else
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
module rom_dual_port
(
	clk,
	clken,
	address_a,
	address_b,
	q_a,
	q_b
);

parameter  width_a = 1'd0;
parameter  width_b = 1'd0;
parameter  widthad_a = 1'd0;
parameter  widthad_b = 1'd0;
parameter  numwords_a = 1'd0;
parameter  numwords_b = 1'd0;
parameter  init_file = "UNUSED.mif";
parameter  latency = 1;

input  clk;
input  clken;
input [(widthad_a-1):0] address_a;
input [(widthad_b-1):0] address_b;
output wire [(width_a-1):0] q_a;
output wire [(width_b-1):0] q_b;
reg [(width_a-1):0] q_a_wire;
reg [(width_b-1):0] q_b_wire;

(* ramstyle = "no_rw_check", ram_init_file = init_file *) reg [width_a-1:0] ram[numwords_a-1:0];

/* synthesis translate_off */
integer i;
ALTERA_MF_MEMORY_INITIALIZATION mem ();
reg [8*256:1] ram_ver_file;
initial begin
	if (init_file == "UNUSED.mif")
    begin
		for (i = 0; i < numwords_a; i = i + 1)
			ram[i] = 0;
    end
	else
    begin
        // modelsim can't read .mif files directly. So use Altera function to
        // convert them to .ver files
        mem.convert_to_ver_file(init_file, width_a, ram_ver_file);
        $readmemh(ram_ver_file, ram);
    end
end
/* synthesis translate_on */

always @ (posedge clk)
if (clken)
begin
    q_a_wire <= ram[address_a];
    q_b_wire <= ram[address_b];
end



integer j;
reg [(width_a-1):0] q_a_reg[latency:1], q_b_reg[latency:1];

always @(*)
begin
   q_a_reg[1] <= q_a_wire;
   q_b_reg[1] <= q_b_wire;
end

always @(posedge clk)
if (clken)
begin
   for (j = 1; j < latency; j=j+1)
   begin
       q_a_reg[j+1] <= q_a_reg[j];
       q_b_reg[j+1] <= q_b_reg[j];
   end
end

assign q_a = (clken) ? q_a_reg[latency] : 0;
assign q_b = (clken) ? q_b_reg[latency] : 0;


endmodule
// Adding code from verilog file: ../../../../boards/Virtex6/ML605/top.v


module ML605 (
       USER_CLOCK,
	    KEY,
	    SW,	    
       LED,
       LEDG,
		UART_RXD,
		UART_TXD

	    );

   input USER_CLOCK;
   input [4:0] KEY;
   input [7:0] SW;
   output [7:0] LED;
   output [7:0] LEDG;
   wire CLOCK_50;

    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;
   
   reg [6:0]   hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;

   assign CLOCK_50 = USER_CLOCK;
   assign LED = 0;
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

   

endmodule

// Adding code from verilog file: ../../../../boards/StratixIV/DE4/top.v


module de4 ( 
    	     OSC_50_BANK2, 
             BUTTON, 
             LED, 
    	     SEG0_D, 
    	     SEG1_D 
	     ); 
   input OSC_50_BANK2; 
   input [1:0] BUTTON; 
   output [6:0] SEG0_D; 
   output [6:0] SEG1_D; 
   output [7:0] LED; 
   
   de2 de2_inst ( 
		  .CLOCK_50 (OSC_50_BANK2), 
		  .LEDG (LED), 
		  .KEY (BUTTON), 
		  .SW (), 
		  .HEX0 (SEG0_D), 
		  .HEX1 (SEG1_D), 
		  .HEX2 (), 
		  .HEX3 (), 
		  .HEX4 (), 
		  .HEX5 (), 
		  .HEX6 (), 
		  .HEX7 () 
		  ); 
   
endmodule
// Adding code from verilog file: ../../../../boards/CycloneII/DE2/top.v


module de2 (
	    CLOCK_50,
	    KEY,
	    SW,
	    HEX0,
	    HEX1,
	    HEX2,
	    HEX3,
	    HEX4,
	    HEX5,
	    HEX6,
	    HEX7,
	    LEDG,
		UART_RXD,
		UART_TXD

	    );

   input CLOCK_50;
   input [3:0] KEY;
   input [17:0] SW;
   output [6:0] HEX0, HEX1,  HEX2,  HEX3,  HEX4,  HEX5,  HEX6,  HEX7;
   reg [6:0] 	hex0, hex1, hex2, hex3, hex4, hex5, hex6, hex7;
   

   output [7:0] LEDG;
    input UART_RXD;
    output UART_TXD;    
	wire clk = CLOCK_50;
	wire go = ~KEY[1];



   wire 	reset = ~KEY[0];
   wire 	start;
   wire [31:0] 	return_val;
   reg  [31:0] 	return_val_reg;
   wire 	finish;
   wire [3:0]	state;

   hex_digits h7( .x(hex7), .hex_LEDs(HEX7));
   hex_digits h6( .x(hex6), .hex_LEDs(HEX6));
   hex_digits h5( .x(hex5), .hex_LEDs(HEX5));
   hex_digits h4( .x(hex4), .hex_LEDs(HEX4));
   hex_digits h3( .x(hex3), .hex_LEDs(HEX3));
   hex_digits h2( .x(hex2), .hex_LEDs(HEX2));
   hex_digits h1( .x(hex1), .hex_LEDs(HEX1));
   hex_digits h0( .x(hex0), .hex_LEDs(HEX0));
   
	always @ (*) begin
		hex7 <= return_val_reg[31:28];
		hex6 <= return_val_reg[27:24];
		hex5 <= return_val_reg[23:20];
		hex4 <= return_val_reg[19:16];
		hex3 <= return_val_reg[15:12];
		hex2 <= return_val_reg[11:8];
		hex1 <= return_val_reg[7:4];
		hex0 <= return_val_reg[3:0];
	end
assign UART_TXD = 1'b0;

    parameter s_WAIT = 3'b001, s_START = 3'b010, s_EXE = 3'b011,
                s_DONE = 3'b100;

    // state registers
    reg [3:0] y_Q, Y_D;

    assign LEDG[3:0] = y_Q;

    // next state
    always @(*)
    begin
        case (y_Q)
            s_WAIT: if (go) Y_D = s_START; else Y_D = y_Q;

            s_START: Y_D = s_EXE;

            s_EXE: if (!finish) Y_D = s_EXE; else Y_D = s_DONE;

            s_DONE: Y_D = s_DONE;

            default: Y_D = 3'bxxx;
        endcase
    end

    // current state
    always @(posedge clk)
    begin
        if (reset) // synchronous clear
            y_Q <= s_WAIT;
        else
            y_Q <= Y_D;
    end

    always @(posedge clk)
        if (y_Q == s_EXE && finish)
            return_val_reg <= return_val;
        else if (y_Q == s_DONE)
            return_val_reg <= return_val_reg;
        else
            return_val_reg <= 0;


    assign start = (y_Q == s_START);

   
   top top_inst (
      .clk (clk),
      .reset (reset),
      .finish (finish),
      .return_val (return_val),
        .start (start)

    );

endmodule

module circuit_start_control (
    go,
    control_key
);
    input control_key;
    output go;
    assign go = control_key;
endmodule
module hex_digits(x, hex_LEDs);
    input [3:0] x;
    output [6:0] hex_LEDs;
    
    assign hex_LEDs[0] = (~x[3] & ~x[2] & ~x[1] & x[0]) |
                            (~x[3] & x[2] & ~x[1] & ~x[0]) |
                            (x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & ~x[2] & x[1] & x[0]);
    assign hex_LEDs[1] = (~x[3] & x[2] & ~x[1] & x[0]) |
                            (x[3] & x[1] & x[0]) |
                            (x[3] & x[2] & ~x[0]) |
                            (x[2] & x[1] & ~x[0]);
    assign hex_LEDs[2] = (x[3] & x[2] & ~x[0]) |
                            (x[3] & x[2] & x[1]) |
                            (~x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[3] = (~x[3] & ~x[2] & ~x[1] & x[0]) | 
                            (~x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (x[2] & x[1] & x[0]) | 
                            (x[3] & ~x[2] & x[1] & ~x[0]);
    assign hex_LEDs[4] = (~x[3] & x[0]) |
                            (~x[3] & x[2] & ~x[1]) |
                            (~x[2] & ~x[1] & x[0]);
    assign hex_LEDs[5] = (~x[3] & ~x[2] & x[0]) | 
                            (~x[3] & ~x[2] & x[1]) | 
                            (~x[3] & x[1] & x[0]) | 
                            (x[3] & x[2] & ~x[1] & x[0]);
    assign hex_LEDs[6] = (~x[3] & ~x[2] & ~x[1]) | 
                            (x[3] & x[2] & ~x[1] & ~x[0]) | 
                            (~x[3] & x[2] & x[1] & x[0]);
    
endmodule
`timescale 1 ns / 1 ns
module main_tb
(
);

reg  clk;
reg  reset;
reg  start;
reg  waitrequest;
wire [31:0] return_val;
wire  finish;


top top_inst (
	.clk (clk),
	.reset (reset),
	.start (start),
	.waitrequest (waitrequest),
	.finish (finish),
	.return_val (return_val)
);




initial 
    clk = 0;
always @(clk)
    clk <= #10 ~clk;

initial begin
//$monitor("At t=%t clk=%b %b %b %b %d", $time, clk, reset, start, finish, return_val);
@(negedge clk);
reset <= 1;
@(negedge clk);
reset <= 0;
start <= 1;
@(negedge clk);
start <= 0;
end

always@(finish) begin
    if (finish == 1) begin
        $display("At t=%t clk=%b finish=%b return_val=%d", $time, clk, finish, return_val);
        $display("Cycles: %d", ($time-50)/20);
        $finish;
    end
end

initial begin
waitrequest <= 1;
@(negedge clk);
@(negedge clk);
waitrequest <= 0;
end


endmodule 
