
VibeCheck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d520  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001290  0801d7f0  0801d7f0  0001e7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ea80  0801ea80  0001fa80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ea88  0801ea88  0001fa88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801ea8c  0801ea8c  0001fa8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002fc  24000000  0801ea90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001cb48  240002fc  0801ed8c  000202fc  2**2
                  ALLOC
  8 ._user_heap_stack 00006404  2401ce44  0801ed8c  00020e44  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000202fc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003a74a  00000000  00000000  0002032a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00007483  00000000  00000000  0005aa74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002920  00000000  00000000  00061ef8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001fdd  00000000  00000000  00064818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e699  00000000  00000000  000667f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003c339  00000000  00000000  000a4e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001732a0  00000000  00000000  000e11c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00254467  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000c508  00000000  00000000  002544ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000000a6  00000000  00000000  002609b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000067  00000000  00000000  00260a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002fc 	.word	0x240002fc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801d7d8 	.word	0x0801d7d8

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000300 	.word	0x24000300
 800030c:	0801d7d8 	.word	0x0801d7d8

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a2 	b.w	8000ab4 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	460c      	mov	r4, r1
 8000800:	2b00      	cmp	r3, #0
 8000802:	d14e      	bne.n	80008a2 <__udivmoddi4+0xaa>
 8000804:	4694      	mov	ip, r2
 8000806:	458c      	cmp	ip, r1
 8000808:	4686      	mov	lr, r0
 800080a:	fab2 f282 	clz	r2, r2
 800080e:	d962      	bls.n	80008d6 <__udivmoddi4+0xde>
 8000810:	b14a      	cbz	r2, 8000826 <__udivmoddi4+0x2e>
 8000812:	f1c2 0320 	rsb	r3, r2, #32
 8000816:	4091      	lsls	r1, r2
 8000818:	fa20 f303 	lsr.w	r3, r0, r3
 800081c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000820:	4319      	orrs	r1, r3
 8000822:	fa00 fe02 	lsl.w	lr, r0, r2
 8000826:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800082a:	fa1f f68c 	uxth.w	r6, ip
 800082e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000832:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000836:	fb07 1114 	mls	r1, r7, r4, r1
 800083a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800083e:	fb04 f106 	mul.w	r1, r4, r6
 8000842:	4299      	cmp	r1, r3
 8000844:	d90a      	bls.n	800085c <__udivmoddi4+0x64>
 8000846:	eb1c 0303 	adds.w	r3, ip, r3
 800084a:	f104 30ff 	add.w	r0, r4, #4294967295
 800084e:	f080 8112 	bcs.w	8000a76 <__udivmoddi4+0x27e>
 8000852:	4299      	cmp	r1, r3
 8000854:	f240 810f 	bls.w	8000a76 <__udivmoddi4+0x27e>
 8000858:	3c02      	subs	r4, #2
 800085a:	4463      	add	r3, ip
 800085c:	1a59      	subs	r1, r3, r1
 800085e:	fa1f f38e 	uxth.w	r3, lr
 8000862:	fbb1 f0f7 	udiv	r0, r1, r7
 8000866:	fb07 1110 	mls	r1, r7, r0, r1
 800086a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800086e:	fb00 f606 	mul.w	r6, r0, r6
 8000872:	429e      	cmp	r6, r3
 8000874:	d90a      	bls.n	800088c <__udivmoddi4+0x94>
 8000876:	eb1c 0303 	adds.w	r3, ip, r3
 800087a:	f100 31ff 	add.w	r1, r0, #4294967295
 800087e:	f080 80fc 	bcs.w	8000a7a <__udivmoddi4+0x282>
 8000882:	429e      	cmp	r6, r3
 8000884:	f240 80f9 	bls.w	8000a7a <__udivmoddi4+0x282>
 8000888:	4463      	add	r3, ip
 800088a:	3802      	subs	r0, #2
 800088c:	1b9b      	subs	r3, r3, r6
 800088e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000892:	2100      	movs	r1, #0
 8000894:	b11d      	cbz	r5, 800089e <__udivmoddi4+0xa6>
 8000896:	40d3      	lsrs	r3, r2
 8000898:	2200      	movs	r2, #0
 800089a:	e9c5 3200 	strd	r3, r2, [r5]
 800089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d905      	bls.n	80008b2 <__udivmoddi4+0xba>
 80008a6:	b10d      	cbz	r5, 80008ac <__udivmoddi4+0xb4>
 80008a8:	e9c5 0100 	strd	r0, r1, [r5]
 80008ac:	2100      	movs	r1, #0
 80008ae:	4608      	mov	r0, r1
 80008b0:	e7f5      	b.n	800089e <__udivmoddi4+0xa6>
 80008b2:	fab3 f183 	clz	r1, r3
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d146      	bne.n	8000948 <__udivmoddi4+0x150>
 80008ba:	42a3      	cmp	r3, r4
 80008bc:	d302      	bcc.n	80008c4 <__udivmoddi4+0xcc>
 80008be:	4290      	cmp	r0, r2
 80008c0:	f0c0 80f0 	bcc.w	8000aa4 <__udivmoddi4+0x2ac>
 80008c4:	1a86      	subs	r6, r0, r2
 80008c6:	eb64 0303 	sbc.w	r3, r4, r3
 80008ca:	2001      	movs	r0, #1
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d0e6      	beq.n	800089e <__udivmoddi4+0xa6>
 80008d0:	e9c5 6300 	strd	r6, r3, [r5]
 80008d4:	e7e3      	b.n	800089e <__udivmoddi4+0xa6>
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	f040 8090 	bne.w	80009fc <__udivmoddi4+0x204>
 80008dc:	eba1 040c 	sub.w	r4, r1, ip
 80008e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e4:	fa1f f78c 	uxth.w	r7, ip
 80008e8:	2101      	movs	r1, #1
 80008ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008f2:	fb08 4416 	mls	r4, r8, r6, r4
 80008f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008fa:	fb07 f006 	mul.w	r0, r7, r6
 80008fe:	4298      	cmp	r0, r3
 8000900:	d908      	bls.n	8000914 <__udivmoddi4+0x11c>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 34ff 	add.w	r4, r6, #4294967295
 800090a:	d202      	bcs.n	8000912 <__udivmoddi4+0x11a>
 800090c:	4298      	cmp	r0, r3
 800090e:	f200 80cd 	bhi.w	8000aac <__udivmoddi4+0x2b4>
 8000912:	4626      	mov	r6, r4
 8000914:	1a1c      	subs	r4, r3, r0
 8000916:	fa1f f38e 	uxth.w	r3, lr
 800091a:	fbb4 f0f8 	udiv	r0, r4, r8
 800091e:	fb08 4410 	mls	r4, r8, r0, r4
 8000922:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000926:	fb00 f707 	mul.w	r7, r0, r7
 800092a:	429f      	cmp	r7, r3
 800092c:	d908      	bls.n	8000940 <__udivmoddi4+0x148>
 800092e:	eb1c 0303 	adds.w	r3, ip, r3
 8000932:	f100 34ff 	add.w	r4, r0, #4294967295
 8000936:	d202      	bcs.n	800093e <__udivmoddi4+0x146>
 8000938:	429f      	cmp	r7, r3
 800093a:	f200 80b0 	bhi.w	8000a9e <__udivmoddi4+0x2a6>
 800093e:	4620      	mov	r0, r4
 8000940:	1bdb      	subs	r3, r3, r7
 8000942:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000946:	e7a5      	b.n	8000894 <__udivmoddi4+0x9c>
 8000948:	f1c1 0620 	rsb	r6, r1, #32
 800094c:	408b      	lsls	r3, r1
 800094e:	fa22 f706 	lsr.w	r7, r2, r6
 8000952:	431f      	orrs	r7, r3
 8000954:	fa20 fc06 	lsr.w	ip, r0, r6
 8000958:	fa04 f301 	lsl.w	r3, r4, r1
 800095c:	ea43 030c 	orr.w	r3, r3, ip
 8000960:	40f4      	lsrs	r4, r6
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	0c38      	lsrs	r0, r7, #16
 8000968:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800096c:	fbb4 fef0 	udiv	lr, r4, r0
 8000970:	fa1f fc87 	uxth.w	ip, r7
 8000974:	fb00 441e 	mls	r4, r0, lr, r4
 8000978:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800097c:	fb0e f90c 	mul.w	r9, lr, ip
 8000980:	45a1      	cmp	r9, r4
 8000982:	fa02 f201 	lsl.w	r2, r2, r1
 8000986:	d90a      	bls.n	800099e <__udivmoddi4+0x1a6>
 8000988:	193c      	adds	r4, r7, r4
 800098a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800098e:	f080 8084 	bcs.w	8000a9a <__udivmoddi4+0x2a2>
 8000992:	45a1      	cmp	r9, r4
 8000994:	f240 8081 	bls.w	8000a9a <__udivmoddi4+0x2a2>
 8000998:	f1ae 0e02 	sub.w	lr, lr, #2
 800099c:	443c      	add	r4, r7
 800099e:	eba4 0409 	sub.w	r4, r4, r9
 80009a2:	fa1f f983 	uxth.w	r9, r3
 80009a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80009aa:	fb00 4413 	mls	r4, r0, r3, r4
 80009ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b6:	45a4      	cmp	ip, r4
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x1d2>
 80009ba:	193c      	adds	r4, r7, r4
 80009bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80009c0:	d267      	bcs.n	8000a92 <__udivmoddi4+0x29a>
 80009c2:	45a4      	cmp	ip, r4
 80009c4:	d965      	bls.n	8000a92 <__udivmoddi4+0x29a>
 80009c6:	3b02      	subs	r3, #2
 80009c8:	443c      	add	r4, r7
 80009ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ce:	fba0 9302 	umull	r9, r3, r0, r2
 80009d2:	eba4 040c 	sub.w	r4, r4, ip
 80009d6:	429c      	cmp	r4, r3
 80009d8:	46ce      	mov	lr, r9
 80009da:	469c      	mov	ip, r3
 80009dc:	d351      	bcc.n	8000a82 <__udivmoddi4+0x28a>
 80009de:	d04e      	beq.n	8000a7e <__udivmoddi4+0x286>
 80009e0:	b155      	cbz	r5, 80009f8 <__udivmoddi4+0x200>
 80009e2:	ebb8 030e 	subs.w	r3, r8, lr
 80009e6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ea:	fa04 f606 	lsl.w	r6, r4, r6
 80009ee:	40cb      	lsrs	r3, r1
 80009f0:	431e      	orrs	r6, r3
 80009f2:	40cc      	lsrs	r4, r1
 80009f4:	e9c5 6400 	strd	r6, r4, [r5]
 80009f8:	2100      	movs	r1, #0
 80009fa:	e750      	b.n	800089e <__udivmoddi4+0xa6>
 80009fc:	f1c2 0320 	rsb	r3, r2, #32
 8000a00:	fa20 f103 	lsr.w	r1, r0, r3
 8000a04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a08:	fa24 f303 	lsr.w	r3, r4, r3
 8000a0c:	4094      	lsls	r4, r2
 8000a0e:	430c      	orrs	r4, r1
 8000a10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a18:	fa1f f78c 	uxth.w	r7, ip
 8000a1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a20:	fb08 3110 	mls	r1, r8, r0, r3
 8000a24:	0c23      	lsrs	r3, r4, #16
 8000a26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a2a:	fb00 f107 	mul.w	r1, r0, r7
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d908      	bls.n	8000a44 <__udivmoddi4+0x24c>
 8000a32:	eb1c 0303 	adds.w	r3, ip, r3
 8000a36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a3a:	d22c      	bcs.n	8000a96 <__udivmoddi4+0x29e>
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	d92a      	bls.n	8000a96 <__udivmoddi4+0x29e>
 8000a40:	3802      	subs	r0, #2
 8000a42:	4463      	add	r3, ip
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb01 f307 	mul.w	r3, r1, r7
 8000a58:	42a3      	cmp	r3, r4
 8000a5a:	d908      	bls.n	8000a6e <__udivmoddi4+0x276>
 8000a5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a64:	d213      	bcs.n	8000a8e <__udivmoddi4+0x296>
 8000a66:	42a3      	cmp	r3, r4
 8000a68:	d911      	bls.n	8000a8e <__udivmoddi4+0x296>
 8000a6a:	3902      	subs	r1, #2
 8000a6c:	4464      	add	r4, ip
 8000a6e:	1ae4      	subs	r4, r4, r3
 8000a70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a74:	e739      	b.n	80008ea <__udivmoddi4+0xf2>
 8000a76:	4604      	mov	r4, r0
 8000a78:	e6f0      	b.n	800085c <__udivmoddi4+0x64>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e706      	b.n	800088c <__udivmoddi4+0x94>
 8000a7e:	45c8      	cmp	r8, r9
 8000a80:	d2ae      	bcs.n	80009e0 <__udivmoddi4+0x1e8>
 8000a82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a8a:	3801      	subs	r0, #1
 8000a8c:	e7a8      	b.n	80009e0 <__udivmoddi4+0x1e8>
 8000a8e:	4631      	mov	r1, r6
 8000a90:	e7ed      	b.n	8000a6e <__udivmoddi4+0x276>
 8000a92:	4603      	mov	r3, r0
 8000a94:	e799      	b.n	80009ca <__udivmoddi4+0x1d2>
 8000a96:	4630      	mov	r0, r6
 8000a98:	e7d4      	b.n	8000a44 <__udivmoddi4+0x24c>
 8000a9a:	46d6      	mov	lr, sl
 8000a9c:	e77f      	b.n	800099e <__udivmoddi4+0x1a6>
 8000a9e:	4463      	add	r3, ip
 8000aa0:	3802      	subs	r0, #2
 8000aa2:	e74d      	b.n	8000940 <__udivmoddi4+0x148>
 8000aa4:	4606      	mov	r6, r0
 8000aa6:	4623      	mov	r3, r4
 8000aa8:	4608      	mov	r0, r1
 8000aaa:	e70f      	b.n	80008cc <__udivmoddi4+0xd4>
 8000aac:	3e02      	subs	r6, #2
 8000aae:	4463      	add	r3, ip
 8000ab0:	e730      	b.n	8000914 <__udivmoddi4+0x11c>
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_idiv0>:
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <LSM6DS3_Init>:

void LSM6DS3_Init(LSM6DS3* sensor, LSM6DS3_Config* config, SPI_HandleTypeDef* spi,  /* set the configuration parameters that need to be set once */
		GPIO_TypeDef* cs_port, uint16_t cs_pin,
		GPIO_TypeDef* int1_port, uint16_t int1_pin,
		GPIO_TypeDef* int2_port, uint16_t int2_pin)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
 8000ac4:	603b      	str	r3, [r7, #0]
	sensor->config = config;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	68ba      	ldr	r2, [r7, #8]
 8000aca:	61da      	str	r2, [r3, #28]
	sensor->spi = spi;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
	sensor->cs_port = cs_port;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
	sensor->cs_pin = cs_pin;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8b3a      	ldrh	r2, [r7, #24]
 8000adc:	811a      	strh	r2, [r3, #8]
	sensor->int1_port = int1_port;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	69fa      	ldr	r2, [r7, #28]
 8000ae2:	60da      	str	r2, [r3, #12]
	sensor->int1_pin = int1_pin;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	8c3a      	ldrh	r2, [r7, #32]
 8000ae8:	821a      	strh	r2, [r3, #16]
	sensor->int2_port = int2_port;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000aee:	615a      	str	r2, [r3, #20]
	sensor->int2_pin = int2_pin;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000af4:	831a      	strh	r2, [r3, #24]

	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000af6:	8b3b      	ldrh	r3, [r7, #24]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	6838      	ldr	r0, [r7, #0]
 8000afe:	f00a ff43 	bl	800b988 <HAL_GPIO_WritePin>
}
 8000b02:	bf00      	nop
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop

08000b0c <LSM6DS3_TestCommunication>:


uint32_t LSM6DS3_TestCommunication(LSM6DS3* sensor)  /* check that the sensor is connected by querying its device ID */
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	uint8_t reg_data;
	HAL_StatusTypeDef status = LSM6DS3_ReadRegister(sensor, LSM6DS3_REG_WHO_AM_I, &reg_data);
 8000b14:	f107 030e 	add.w	r3, r7, #14
 8000b18:	461a      	mov	r2, r3
 8000b1a:	210f      	movs	r1, #15
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 fb25 	bl	800116c <LSM6DS3_ReadRegister>
 8000b22:	4603      	mov	r3, r0
 8000b24:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK && reg_data == LSM6DS3_DEVICE_ID)
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d104      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
 8000b2c:	7bbb      	ldrb	r3, [r7, #14]
 8000b2e:	2b6a      	cmp	r3, #106	@ 0x6a
 8000b30:	d101      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
		return 1;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e000      	b.n	8000b38 <LSM6DS3_TestCommunication+0x2c>
	return 0;
 8000b36:	2300      	movs	r3, #0
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <LSM6DS3_Configure>:

/* configure the sensor */
/* this should be called each time we change a sensor setting so the chip can be updated */
void LSM6DS3_Configure(LSM6DS3* sensor)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b086      	sub	sp, #24
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	LSM6DS3_StopAccel(sensor);  /* disable the sensor before messing with the parameters */
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f000 f9d7 	bl	8000efc <LSM6DS3_StopAccel>
	LSM6DS3_StopGyro(sensor);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 f9e2 	bl	8000f18 <LSM6DS3_StopGyro>

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_DRDY_PULSE_CFG_G, 0b10000000);  /* pulse the data ready pins instead of latching them */
 8000b54:	2280      	movs	r2, #128	@ 0x80
 8000b56:	210b      	movs	r1, #11
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f000 fb3b 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT1_CTRL, 0x01);  /* INT1 set when accel data ready (p. 59) */
 8000b5e:	2201      	movs	r2, #1
 8000b60:	210d      	movs	r1, #13
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 fb36 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT2_CTRL, 0x02);  /* INT2 set when gyro data ready (p. 60) */
 8000b68:	2202      	movs	r2, #2
 8000b6a:	210e      	movs	r1, #14
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 fb31 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL4_C, 0b00000100);  /* disable the I2C interface, also disables the gyro LPF1 (p. 64) */
 8000b72:	2204      	movs	r2, #4
 8000b74:	2113      	movs	r1, #19
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 fb2c 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL6_C, 0b00000000);  /* sets the user offset weights to 2^(-10) g/LSB and the gyro LPF bandwidth (p. 66) */
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2115      	movs	r1, #21
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 fb27 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL7_G, 0b00000000);  /* disables the gyro HPF (p. 67) */
 8000b86:	2200      	movs	r2, #0
 8000b88:	2116      	movs	r1, #22
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f000 fb22 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL8_XL, 0b00000000);  /* acceleration filters, configured to keep us on the LPF1 path (p. 67) */
 8000b90:	2200      	movs	r2, #0
 8000b92:	2117      	movs	r1, #23
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f000 fb1d 	bl	80011d4 <LSM6DS3_WriteRegister>

	float x, y, z;
	LSM6DS3_ReadAccel(sensor, &x, &y, &z);  /* just to make sure no status flags get stuck high, read out the data registers (this will reset the data status flags) */
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	f107 0210 	add.w	r2, r7, #16
 8000ba2:	f107 0114 	add.w	r1, r7, #20
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f000 f9c4 	bl	8000f34 <LSM6DS3_ReadAccel>
	LSM6DS3_ReadGyro(sensor, &x, &y, &z);
 8000bac:	f107 030c 	add.w	r3, r7, #12
 8000bb0:	f107 0210 	add.w	r2, r7, #16
 8000bb4:	f107 0114 	add.w	r1, r7, #20
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f000 fa49 	bl	8001050 <LSM6DS3_ReadGyro>
	sensor->accel_x = 0;  /* then reset the local data storage since the values read will likely be garbage */
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
	sensor->accel_y = 0;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f04f 0200 	mov.w	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	@ 0x24
	sensor->accel_z = 0;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	f04f 0200 	mov.w	r2, #0
 8000bd4:	629a      	str	r2, [r3, #40]	@ 0x28
	sensor->gyro_x = 0;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	62da      	str	r2, [r3, #44]	@ 0x2c
	sensor->gyro_y = 0;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	f04f 0200 	mov.w	r2, #0
 8000be4:	631a      	str	r2, [r3, #48]	@ 0x30
	sensor->gyro_z = 0;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	f04f 0200 	mov.w	r2, #0
 8000bec:	635a      	str	r2, [r3, #52]	@ 0x34

	LSM6DS3_WriteOffsets(sensor);
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f000 f804 	bl	8000bfc <LSM6DS3_WriteOffsets>
}
 8000bf4:	bf00      	nop
 8000bf6:	3718      	adds	r7, #24
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <LSM6DS3_WriteOffsets>:


void LSM6DS3_WriteOffsets(LSM6DS3* sensor)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	/* x, y, z are the DC offsets of the sensor in g */
	/* this function will write to the user offset registers of the accelerometer chip to correct the offset */
	/* we assume the weight of the user offsets is 2^(-10) g/LSB */

	int8_t x_b = (int8_t)(sensor->config->usr_offset_x / 0.0009765625f);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	69db      	ldr	r3, [r3, #28]
 8000c08:	ed93 7a00 	vldr	s14, [r3]
 8000c0c:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c10:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c18:	edc7 7a00 	vstr	s15, [r7]
 8000c1c:	783b      	ldrb	r3, [r7, #0]
 8000c1e:	73fb      	strb	r3, [r7, #15]
	int8_t y_b = (int8_t)(sensor->config->usr_offset_y / 0.0009765625f);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	69db      	ldr	r3, [r3, #28]
 8000c24:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c28:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c34:	edc7 7a00 	vstr	s15, [r7]
 8000c38:	783b      	ldrb	r3, [r7, #0]
 8000c3a:	73bb      	strb	r3, [r7, #14]
	int8_t z_b = (int8_t)(sensor->config->usr_offset_z / 0.0009765625f);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	69db      	ldr	r3, [r3, #28]
 8000c40:	ed93 7a02 	vldr	s14, [r3, #8]
 8000c44:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000c84 <LSM6DS3_WriteOffsets+0x88>
 8000c48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c50:	edc7 7a00 	vstr	s15, [r7]
 8000c54:	783b      	ldrb	r3, [r7, #0]
 8000c56:	737b      	strb	r3, [r7, #13]

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_X_OFS_USR, x_b);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	2173      	movs	r1, #115	@ 0x73
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f000 fab8 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Y_OFS_USR, y_b);
 8000c64:	7bbb      	ldrb	r3, [r7, #14]
 8000c66:	461a      	mov	r2, r3
 8000c68:	2174      	movs	r1, #116	@ 0x74
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f000 fab2 	bl	80011d4 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Z_OFS_USR, z_b);
 8000c70:	7b7b      	ldrb	r3, [r7, #13]
 8000c72:	461a      	mov	r2, r3
 8000c74:	2175      	movs	r1, #117	@ 0x75
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f000 faac 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000c7c:	bf00      	nop
 8000c7e:	3710      	adds	r7, #16
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	3a800000 	.word	0x3a800000

08000c88 <LSM6DS3_StartAccel>:


void LSM6DS3_StartAccel(LSM6DS3* sensor)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b084      	sub	sp, #16
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->accel_odr_hz)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	69db      	ldr	r3, [r3, #28]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000c9a:	4293      	cmp	r3, r2
 8000c9c:	d04d      	beq.n	8000d3a <LSM6DS3_StartAccel+0xb2>
 8000c9e:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000ca2:	4293      	cmp	r3, r2
 8000ca4:	d84c      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000ca6:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d042      	beq.n	8000d34 <LSM6DS3_StartAccel+0xac>
 8000cae:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000cb2:	4293      	cmp	r3, r2
 8000cb4:	d844      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cb6:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d037      	beq.n	8000d2e <LSM6DS3_StartAccel+0xa6>
 8000cbe:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d83c      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cc6:	f240 3241 	movw	r2, #833	@ 0x341
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d02c      	beq.n	8000d28 <LSM6DS3_StartAccel+0xa0>
 8000cce:	f240 3241 	movw	r2, #833	@ 0x341
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d834      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cd6:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000cda:	d022      	beq.n	8000d22 <LSM6DS3_StartAccel+0x9a>
 8000cdc:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000ce0:	d82e      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000ce2:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce4:	d01a      	beq.n	8000d1c <LSM6DS3_StartAccel+0x94>
 8000ce6:	2bd0      	cmp	r3, #208	@ 0xd0
 8000ce8:	d82a      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cea:	2b68      	cmp	r3, #104	@ 0x68
 8000cec:	d013      	beq.n	8000d16 <LSM6DS3_StartAccel+0x8e>
 8000cee:	2b68      	cmp	r3, #104	@ 0x68
 8000cf0:	d826      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cf2:	2b34      	cmp	r3, #52	@ 0x34
 8000cf4:	d00c      	beq.n	8000d10 <LSM6DS3_StartAccel+0x88>
 8000cf6:	2b34      	cmp	r3, #52	@ 0x34
 8000cf8:	d822      	bhi.n	8000d40 <LSM6DS3_StartAccel+0xb8>
 8000cfa:	2b0d      	cmp	r3, #13
 8000cfc:	d002      	beq.n	8000d04 <LSM6DS3_StartAccel+0x7c>
 8000cfe:	2b1a      	cmp	r3, #26
 8000d00:	d003      	beq.n	8000d0a <LSM6DS3_StartAccel+0x82>
 8000d02:	e01d      	b.n	8000d40 <LSM6DS3_StartAccel+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_ACCEL_ODR_13HZ;
 8000d04:	2310      	movs	r3, #16
 8000d06:	73fb      	strb	r3, [r7, #15]
		break;
 8000d08:	e01d      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 26:
		odr_data = LSM6DS3_ACCEL_ODR_26HZ;
 8000d0a:	2320      	movs	r3, #32
 8000d0c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d0e:	e01a      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 52:
		odr_data = LSM6DS3_ACCEL_ODR_52HZ;
 8000d10:	2330      	movs	r3, #48	@ 0x30
 8000d12:	73fb      	strb	r3, [r7, #15]
		break;
 8000d14:	e017      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 104:
		odr_data = LSM6DS3_ACCEL_ODR_104HZ;
 8000d16:	2340      	movs	r3, #64	@ 0x40
 8000d18:	73fb      	strb	r3, [r7, #15]
		break;
 8000d1a:	e014      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 208:
		odr_data = LSM6DS3_ACCEL_ODR_208HZ;
 8000d1c:	2350      	movs	r3, #80	@ 0x50
 8000d1e:	73fb      	strb	r3, [r7, #15]
		break;
 8000d20:	e011      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 416:
		odr_data = LSM6DS3_ACCEL_ODR_416HZ;
 8000d22:	2360      	movs	r3, #96	@ 0x60
 8000d24:	73fb      	strb	r3, [r7, #15]
		break;
 8000d26:	e00e      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 833:
		odr_data = LSM6DS3_ACCEL_ODR_833HZ;
 8000d28:	2370      	movs	r3, #112	@ 0x70
 8000d2a:	73fb      	strb	r3, [r7, #15]
		break;
 8000d2c:	e00b      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 1660:
		odr_data = LSM6DS3_ACCEL_ODR_1660HZ;
 8000d2e:	2380      	movs	r3, #128	@ 0x80
 8000d30:	73fb      	strb	r3, [r7, #15]
		break;
 8000d32:	e008      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 3330:
		odr_data = LSM6DS3_ACCEL_ODR_3330HZ;
 8000d34:	2390      	movs	r3, #144	@ 0x90
 8000d36:	73fb      	strb	r3, [r7, #15]
		break;
 8000d38:	e005      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	case 6660:
		odr_data = LSM6DS3_ACCEL_ODR_6660HZ;
 8000d3a:	23a0      	movs	r3, #160	@ 0xa0
 8000d3c:	73fb      	strb	r3, [r7, #15]
		break;
 8000d3e:	e002      	b.n	8000d46 <LSM6DS3_StartAccel+0xbe>
	default:
		odr_data = LSM6DS3_ACCEL_ODR_DISABLE;
 8000d40:	2300      	movs	r3, #0
 8000d42:	73fb      	strb	r3, [r7, #15]
		break;
 8000d44:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->g_range)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	691b      	ldr	r3, [r3, #16]
 8000d4c:	3b02      	subs	r3, #2
 8000d4e:	2b0e      	cmp	r3, #14
 8000d50:	d82c      	bhi.n	8000dac <LSM6DS3_StartAccel+0x124>
 8000d52:	a201      	add	r2, pc, #4	@ (adr r2, 8000d58 <LSM6DS3_StartAccel+0xd0>)
 8000d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d58:	08000d95 	.word	0x08000d95
 8000d5c:	08000dad 	.word	0x08000dad
 8000d60:	08000d9b 	.word	0x08000d9b
 8000d64:	08000dad 	.word	0x08000dad
 8000d68:	08000dad 	.word	0x08000dad
 8000d6c:	08000dad 	.word	0x08000dad
 8000d70:	08000da1 	.word	0x08000da1
 8000d74:	08000dad 	.word	0x08000dad
 8000d78:	08000dad 	.word	0x08000dad
 8000d7c:	08000dad 	.word	0x08000dad
 8000d80:	08000dad 	.word	0x08000dad
 8000d84:	08000dad 	.word	0x08000dad
 8000d88:	08000dad 	.word	0x08000dad
 8000d8c:	08000dad 	.word	0x08000dad
 8000d90:	08000da7 	.word	0x08000da7
	{
	case 2:
		range_data = LSM6DS3_G_RANGE_2;
 8000d94:	2300      	movs	r3, #0
 8000d96:	73bb      	strb	r3, [r7, #14]
		break;
 8000d98:	e00b      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 4:
		range_data = LSM6DS3_G_RANGE_4;
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	73bb      	strb	r3, [r7, #14]
		break;
 8000d9e:	e008      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 8:
		range_data = LSM6DS3_G_RANGE_8;
 8000da0:	230c      	movs	r3, #12
 8000da2:	73bb      	strb	r3, [r7, #14]
		break;
 8000da4:	e005      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	case 16:
		range_data = LSM6DS3_G_RANGE_16;
 8000da6:	2304      	movs	r3, #4
 8000da8:	73bb      	strb	r3, [r7, #14]
		break;
 8000daa:	e002      	b.n	8000db2 <LSM6DS3_StartAccel+0x12a>
	default:
		range_data = LSM6DS3_G_RANGE_2;
 8000dac:	2300      	movs	r3, #0
 8000dae:	73bb      	strb	r3, [r7, #14]
		break;
 8000db0:	bf00      	nop
	}

	/* this register also contains LPF1_BW_SEL, here we will set BW to ODR/2 */
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, (odr_data | range_data));
 8000db2:	7bfa      	ldrb	r2, [r7, #15]
 8000db4:	7bbb      	ldrb	r3, [r7, #14]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	461a      	mov	r2, r3
 8000dbc:	2110      	movs	r1, #16
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f000 fa08 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <LSM6DS3_StartGyro>:


void LSM6DS3_StartGyro(LSM6DS3* sensor)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->gyro_odr_hz)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	69db      	ldr	r3, [r3, #28]
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d04d      	beq.n	8000e7e <LSM6DS3_StartGyro+0xb2>
 8000de2:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d84c      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000dea:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d042      	beq.n	8000e78 <LSM6DS3_StartGyro+0xac>
 8000df2:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d844      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000dfa:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d037      	beq.n	8000e72 <LSM6DS3_StartGyro+0xa6>
 8000e02:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d83c      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e0a:	f240 3241 	movw	r2, #833	@ 0x341
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d02c      	beq.n	8000e6c <LSM6DS3_StartGyro+0xa0>
 8000e12:	f240 3241 	movw	r2, #833	@ 0x341
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d834      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e1a:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000e1e:	d022      	beq.n	8000e66 <LSM6DS3_StartGyro+0x9a>
 8000e20:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000e24:	d82e      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e26:	2bd0      	cmp	r3, #208	@ 0xd0
 8000e28:	d01a      	beq.n	8000e60 <LSM6DS3_StartGyro+0x94>
 8000e2a:	2bd0      	cmp	r3, #208	@ 0xd0
 8000e2c:	d82a      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e2e:	2b68      	cmp	r3, #104	@ 0x68
 8000e30:	d013      	beq.n	8000e5a <LSM6DS3_StartGyro+0x8e>
 8000e32:	2b68      	cmp	r3, #104	@ 0x68
 8000e34:	d826      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e36:	2b34      	cmp	r3, #52	@ 0x34
 8000e38:	d00c      	beq.n	8000e54 <LSM6DS3_StartGyro+0x88>
 8000e3a:	2b34      	cmp	r3, #52	@ 0x34
 8000e3c:	d822      	bhi.n	8000e84 <LSM6DS3_StartGyro+0xb8>
 8000e3e:	2b0d      	cmp	r3, #13
 8000e40:	d002      	beq.n	8000e48 <LSM6DS3_StartGyro+0x7c>
 8000e42:	2b1a      	cmp	r3, #26
 8000e44:	d003      	beq.n	8000e4e <LSM6DS3_StartGyro+0x82>
 8000e46:	e01d      	b.n	8000e84 <LSM6DS3_StartGyro+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_GYRO_ODR_13HZ;
 8000e48:	2310      	movs	r3, #16
 8000e4a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e4c:	e01d      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 26:
		odr_data = LSM6DS3_GYRO_ODR_26HZ;
 8000e4e:	2320      	movs	r3, #32
 8000e50:	73fb      	strb	r3, [r7, #15]
		break;
 8000e52:	e01a      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 52:
		odr_data = LSM6DS3_GYRO_ODR_52HZ;
 8000e54:	2330      	movs	r3, #48	@ 0x30
 8000e56:	73fb      	strb	r3, [r7, #15]
		break;
 8000e58:	e017      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 104:
		odr_data = LSM6DS3_GYRO_ODR_104HZ;
 8000e5a:	2340      	movs	r3, #64	@ 0x40
 8000e5c:	73fb      	strb	r3, [r7, #15]
		break;
 8000e5e:	e014      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 208:
		odr_data = LSM6DS3_GYRO_ODR_208HZ;
 8000e60:	2350      	movs	r3, #80	@ 0x50
 8000e62:	73fb      	strb	r3, [r7, #15]
		break;
 8000e64:	e011      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 416:
		odr_data = LSM6DS3_GYRO_ODR_416HZ;
 8000e66:	2360      	movs	r3, #96	@ 0x60
 8000e68:	73fb      	strb	r3, [r7, #15]
		break;
 8000e6a:	e00e      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 833:
		odr_data = LSM6DS3_GYRO_ODR_833HZ;
 8000e6c:	2370      	movs	r3, #112	@ 0x70
 8000e6e:	73fb      	strb	r3, [r7, #15]
		break;
 8000e70:	e00b      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 1660:
		odr_data = LSM6DS3_GYRO_ODR_1660HZ;
 8000e72:	2380      	movs	r3, #128	@ 0x80
 8000e74:	73fb      	strb	r3, [r7, #15]
		break;
 8000e76:	e008      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 3330:
		odr_data = LSM6DS3_GYRO_ODR_3330HZ;
 8000e78:	2390      	movs	r3, #144	@ 0x90
 8000e7a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e7c:	e005      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	case 6660:
		odr_data = LSM6DS3_GYRO_ODR_6660HZ;
 8000e7e:	23a0      	movs	r3, #160	@ 0xa0
 8000e80:	73fb      	strb	r3, [r7, #15]
		break;
 8000e82:	e002      	b.n	8000e8a <LSM6DS3_StartGyro+0xbe>
	default:
		odr_data = LSM6DS3_GYRO_ODR_DISABLE;
 8000e84:	2300      	movs	r3, #0
 8000e86:	73fb      	strb	r3, [r7, #15]
		break;
 8000e88:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->dps_range)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	699b      	ldr	r3, [r3, #24]
 8000e90:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e94:	d01f      	beq.n	8000ed6 <LSM6DS3_StartGyro+0x10a>
 8000e96:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e9a:	d81f      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000e9c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea0:	d016      	beq.n	8000ed0 <LSM6DS3_StartGyro+0x104>
 8000ea2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ea6:	d819      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000ea8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eac:	d00d      	beq.n	8000eca <LSM6DS3_StartGyro+0xfe>
 8000eae:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000eb2:	d813      	bhi.n	8000edc <LSM6DS3_StartGyro+0x110>
 8000eb4:	2b7d      	cmp	r3, #125	@ 0x7d
 8000eb6:	d002      	beq.n	8000ebe <LSM6DS3_StartGyro+0xf2>
 8000eb8:	2bf5      	cmp	r3, #245	@ 0xf5
 8000eba:	d003      	beq.n	8000ec4 <LSM6DS3_StartGyro+0xf8>
 8000ebc:	e00e      	b.n	8000edc <LSM6DS3_StartGyro+0x110>
	{
	case 125:
		range_data = LSM6DS3_DPS_RANGE_125;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	73bb      	strb	r3, [r7, #14]
		break;
 8000ec2:	e00e      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 245:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	73bb      	strb	r3, [r7, #14]
		break;
 8000ec8:	e00b      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 500:
		range_data = LSM6DS3_DPS_RANGE_500;
 8000eca:	2304      	movs	r3, #4
 8000ecc:	73bb      	strb	r3, [r7, #14]
		break;
 8000ece:	e008      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 1000:
		range_data = LSM6DS3_DPS_RANGE_1000;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	73bb      	strb	r3, [r7, #14]
		break;
 8000ed4:	e005      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	case 2000:
		range_data = LSM6DS3_DPS_RANGE_2000;
 8000ed6:	230c      	movs	r3, #12
 8000ed8:	73bb      	strb	r3, [r7, #14]
		break;
 8000eda:	e002      	b.n	8000ee2 <LSM6DS3_StartGyro+0x116>
	default:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000edc:	2300      	movs	r3, #0
 8000ede:	73bb      	strb	r3, [r7, #14]
		break;
 8000ee0:	bf00      	nop
	}

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, (odr_data | range_data));
 8000ee2:	7bfa      	ldrb	r2, [r7, #15]
 8000ee4:	7bbb      	ldrb	r3, [r7, #14]
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	2111      	movs	r1, #17
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f000 f970 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000ef4:	bf00      	nop
 8000ef6:	3710      	adds	r7, #16
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <LSM6DS3_StopAccel>:


void LSM6DS3_StopAccel(LSM6DS3* sensor)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, LSM6DS3_ACCEL_ODR_DISABLE);  /* power down accel. (p. 61) */
 8000f04:	2200      	movs	r2, #0
 8000f06:	2110      	movs	r1, #16
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f963 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000f0e:	bf00      	nop
 8000f10:	3708      	adds	r7, #8
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop

08000f18 <LSM6DS3_StopGyro>:


void LSM6DS3_StopGyro(LSM6DS3* sensor)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, LSM6DS3_GYRO_ODR_DISABLE);  /* power down gyro. (p. 62) */
 8000f20:	2200      	movs	r2, #0
 8000f22:	2111      	movs	r1, #17
 8000f24:	6878      	ldr	r0, [r7, #4]
 8000f26:	f000 f955 	bl	80011d4 <LSM6DS3_WriteRegister>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop

08000f34 <LSM6DS3_ReadAccel>:


void LSM6DS3_ReadAccel(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8000f34:	b590      	push	{r4, r7, lr}
 8000f36:	b08d      	sub	sp, #52	@ 0x34
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
 8000f40:	603b      	str	r3, [r7, #0]
	/* get the acceleration in g */

	/* read multiple bytes corresponding to the raw accelerometer data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_XL | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000f42:	4a41      	ldr	r2, [pc, #260]	@ (8001048 <LSM6DS3_ReadAccel+0x114>)
 8000f44:	f107 0318 	add.w	r3, r7, #24
 8000f48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f4c:	6018      	str	r0, [r3, #0]
 8000f4e:	3304      	adds	r3, #4
 8000f50:	8019      	strh	r1, [r3, #0]
 8000f52:	3302      	adds	r3, #2
 8000f54:	0c0a      	lsrs	r2, r1, #16
 8000f56:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681c      	ldr	r4, [r3, #0]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	8912      	ldrh	r2, [r2, #8]
 8000f66:	f107 0110 	add.w	r1, r7, #16
 8000f6a:	f107 0018 	add.w	r0, r7, #24
 8000f6e:	9201      	str	r2, [sp, #4]
 8000f70:	9300      	str	r3, [sp, #0]
 8000f72:	4623      	mov	r3, r4
 8000f74:	2207      	movs	r2, #7
 8000f76:	f000 f959 	bl	800122c <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8000f7a:	7c7b      	ldrb	r3, [r7, #17]
 8000f7c:	b21a      	sxth	r2, r3
 8000f7e:	7cbb      	ldrb	r3, [r7, #18]
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	4313      	orrs	r3, r2
 8000f86:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 8000f88:	7cfb      	ldrb	r3, [r7, #19]
 8000f8a:	b21a      	sxth	r2, r3
 8000f8c:	7d3b      	ldrb	r3, [r7, #20]
 8000f8e:	021b      	lsls	r3, r3, #8
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	4313      	orrs	r3, r2
 8000f94:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 8000f96:	7d7b      	ldrb	r3, [r7, #21]
 8000f98:	b21a      	sxth	r2, r3
 8000f9a:	7dbb      	ldrb	r3, [r7, #22]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b21b      	sxth	r3, r3
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->accel_x = sensor->config->g_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	69db      	ldr	r3, [r3, #28]
 8000fa8:	691b      	ldr	r3, [r3, #16]
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc2:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 8000fc6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	edc3 7a08 	vstr	s15, [r3, #32]
	sensor->accel_y = sensor->config->g_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	69db      	ldr	r3, [r3, #28]
 8000fd4:	691b      	ldr	r3, [r3, #16]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fee:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	sensor->accel_z = sensor->config->g_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	69db      	ldr	r3, [r3, #28]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	ee07 3a90 	vmov	s15, r3
 8001006:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800100a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800100e:	ee07 3a90 	vmov	s15, r3
 8001012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001016:	ee27 7a27 	vmul.f32	s14, s14, s15
 800101a:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800104c <LSM6DS3_ReadAccel+0x118>
 800101e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	*x = sensor->accel_x;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	6a1a      	ldr	r2, [r3, #32]
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	601a      	str	r2, [r3, #0]
	*y = sensor->accel_y;
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	601a      	str	r2, [r3, #0]
	*z = sensor->accel_z;
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	601a      	str	r2, [r3, #0]

}
 8001040:	bf00      	nop
 8001042:	372c      	adds	r7, #44	@ 0x2c
 8001044:	46bd      	mov	sp, r7
 8001046:	bd90      	pop	{r4, r7, pc}
 8001048:	0801d7f0 	.word	0x0801d7f0
 800104c:	47000000 	.word	0x47000000

08001050 <LSM6DS3_ReadGyro>:


void LSM6DS3_ReadGyro(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b08d      	sub	sp, #52	@ 0x34
 8001054:	af02      	add	r7, sp, #8
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	603b      	str	r3, [r7, #0]
	/* get the rotation rate in degrees per second */

	/* read multiple bytes corresponding to the raw gyroscope data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_G | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 800105e:	4a41      	ldr	r2, [pc, #260]	@ (8001164 <LSM6DS3_ReadGyro+0x114>)
 8001060:	f107 0318 	add.w	r3, r7, #24
 8001064:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001068:	6018      	str	r0, [r3, #0]
 800106a:	3304      	adds	r3, #4
 800106c:	8019      	strh	r1, [r3, #0]
 800106e:	3302      	adds	r3, #2
 8001070:	0c0a      	lsrs	r2, r1, #16
 8001072:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681c      	ldr	r4, [r3, #0]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	68fa      	ldr	r2, [r7, #12]
 8001080:	8912      	ldrh	r2, [r2, #8]
 8001082:	f107 0110 	add.w	r1, r7, #16
 8001086:	f107 0018 	add.w	r0, r7, #24
 800108a:	9201      	str	r2, [sp, #4]
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4623      	mov	r3, r4
 8001090:	2207      	movs	r2, #7
 8001092:	f000 f8cb 	bl	800122c <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8001096:	7c7b      	ldrb	r3, [r7, #17]
 8001098:	b21a      	sxth	r2, r3
 800109a:	7cbb      	ldrb	r3, [r7, #18]
 800109c:	021b      	lsls	r3, r3, #8
 800109e:	b21b      	sxth	r3, r3
 80010a0:	4313      	orrs	r3, r2
 80010a2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 80010a4:	7cfb      	ldrb	r3, [r7, #19]
 80010a6:	b21a      	sxth	r2, r3
 80010a8:	7d3b      	ldrb	r3, [r7, #20]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	4313      	orrs	r3, r2
 80010b0:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 80010b2:	7d7b      	ldrb	r3, [r7, #21]
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	7dbb      	ldrb	r3, [r7, #22]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4313      	orrs	r3, r2
 80010be:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->gyro_x = sensor->config->dps_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	69db      	ldr	r3, [r3, #28]
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	ee07 3a90 	vmov	s15, r3
 80010ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80010d2:	ee07 3a90 	vmov	s15, r3
 80010d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010de:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 80010e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	sensor->gyro_y = sensor->config->dps_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	699b      	ldr	r3, [r3, #24]
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fa:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800110a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 800110e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	sensor->gyro_z = sensor->config->dps_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	69db      	ldr	r3, [r3, #28]
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	ee07 3a90 	vmov	s15, r3
 8001122:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001126:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800112a:	ee07 3a90 	vmov	s15, r3
 800112e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001132:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001136:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8001168 <LSM6DS3_ReadGyro+0x118>
 800113a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	*x = sensor->gyro_x;
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	601a      	str	r2, [r3, #0]
	*y = sensor->gyro_y;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	601a      	str	r2, [r3, #0]
	*z = sensor->gyro_z;
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	601a      	str	r2, [r3, #0]
}
 800115c:	bf00      	nop
 800115e:	372c      	adds	r7, #44	@ 0x2c
 8001160:	46bd      	mov	sp, r7
 8001162:	bd90      	pop	{r4, r7, pc}
 8001164:	0801d7f8 	.word	0x0801d7f8
 8001168:	47000000 	.word	0x47000000

0800116c <LSM6DS3_ReadRegister>:



HAL_StatusTypeDef LSM6DS3_ReadRegister(LSM6DS3* sensor, uint8_t reg, uint8_t* data)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b088      	sub	sp, #32
 8001170:	af02      	add	r7, sp, #8
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	460b      	mov	r3, r1
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	72fb      	strb	r3, [r7, #11]
	uint8_t tx_buf[2] = {(reg | 0x80), 0x00};  // set the first bit to indicate a read communication
 800117a:	7afb      	ldrb	r3, [r7, #11]
 800117c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001180:	b2db      	uxtb	r3, r3
 8001182:	753b      	strb	r3, [r7, #20]
 8001184:	2300      	movs	r3, #0
 8001186:	757b      	strb	r3, [r7, #21]
	uint8_t rx_buf[2];

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	6858      	ldr	r0, [r3, #4]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	891b      	ldrh	r3, [r3, #8]
 8001190:	2200      	movs	r2, #0
 8001192:	4619      	mov	r1, r3
 8001194:	f00a fbf8 	bl	800b988 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, tx_buf, rx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f107 0210 	add.w	r2, r7, #16
 80011a0:	f107 0114 	add.w	r1, r7, #20
 80011a4:	2301      	movs	r3, #1
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2302      	movs	r3, #2
 80011aa:	f00f fe9b 	bl	8010ee4 <HAL_SPI_TransmitReceive>
 80011ae:	4603      	mov	r3, r0
 80011b0:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	6858      	ldr	r0, [r3, #4]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	891b      	ldrh	r3, [r3, #8]
 80011ba:	2201      	movs	r2, #1
 80011bc:	4619      	mov	r1, r3
 80011be:	f00a fbe3 	bl	800b988 <HAL_GPIO_WritePin>

	*data = rx_buf[1];
 80011c2:	7c7a      	ldrb	r2, [r7, #17]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	701a      	strb	r2, [r3, #0]

	return status;
 80011c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3718      	adds	r7, #24
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop

080011d4 <LSM6DS3_WriteRegister>:


HAL_StatusTypeDef LSM6DS3_WriteRegister(LSM6DS3* sensor, uint8_t reg, uint8_t data)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	460b      	mov	r3, r1
 80011de:	70fb      	strb	r3, [r7, #3]
 80011e0:	4613      	mov	r3, r2
 80011e2:	70bb      	strb	r3, [r7, #2]
	uint8_t tx_buf[2] = {reg, data};
 80011e4:	78fb      	ldrb	r3, [r7, #3]
 80011e6:	733b      	strb	r3, [r7, #12]
 80011e8:	78bb      	ldrb	r3, [r7, #2]
 80011ea:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6858      	ldr	r0, [r3, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	891b      	ldrh	r3, [r3, #8]
 80011f4:	2200      	movs	r2, #0
 80011f6:	4619      	mov	r1, r3
 80011f8:	f00a fbc6 	bl	800b988 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_Transmit(sensor->spi, tx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6818      	ldr	r0, [r3, #0]
 8001200:	f107 010c 	add.w	r1, r7, #12
 8001204:	2301      	movs	r3, #1
 8001206:	2202      	movs	r2, #2
 8001208:	f00f fc7e 	bl	8010b08 <HAL_SPI_Transmit>
 800120c:	4603      	mov	r3, r0
 800120e:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6858      	ldr	r0, [r3, #4]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	891b      	ldrh	r3, [r3, #8]
 8001218:	2201      	movs	r2, #1
 800121a:	4619      	mov	r1, r3
 800121c:	f00a fbb4 	bl	800b988 <HAL_GPIO_WritePin>

	return status;
 8001220:	7bfb      	ldrb	r3, [r7, #15]
}
 8001222:	4618      	mov	r0, r3
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop

0800122c <SPI_TxRx_Fast>:
/* this uses the SPI FIFO on the H7, so it only works for transactions 16 bytes or less */
/* (the FIFO size depends on the specific SPI channel too, so check the RM) */
/* On the H723, SPI1, 2, 3 have 16 byte FIFO and SPI4, 5, 6 have 8 bytes FIFO */
/* the peripheral is configured using Cube to have 8 bit data frames and 1 data frame FIFO threshold */
__attribute__((optimize("-Ofast"))) inline void SPI_TxRx_Fast(uint8_t* tx, uint8_t* rx, uint8_t len, SPI_TypeDef* spi, GPIO_TypeDef* cs_port, uint16_t cs_pin)
{
 800122c:	b470      	push	{r4, r5, r6}
 800122e:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 8001232:	4684      	mov	ip, r0
 8001234:	9c03      	ldr	r4, [sp, #12]
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 8001236:	042e      	lsls	r6, r5, #16


	/* If using both the HAL SPI functions and our own, we need the next 2 lines to put SPI in a known state */
	/* If only using our function, I think these could be omitted */
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 8001238:	4816      	ldr	r0, [pc, #88]	@ (8001294 <SPI_TxRx_Fast+0x68>)
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 800123a:	61a6      	str	r6, [r4, #24]
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 800123c:	685e      	ldr	r6, [r3, #4]
 800123e:	4030      	ands	r0, r6
 8001240:	6058      	str	r0, [r3, #4]
	spi->CFG2 &= ~SPI_CFG2_COMM;  /* this puts the SPI in full-duplex mode (for some reason the HAL takes it out of this mode sometimes, even when it is configured in Cube as full-duplex) */
 8001242:	68d8      	ldr	r0, [r3, #12]
 8001244:	f420 20c0 	bic.w	r0, r0, #393216	@ 0x60000
 8001248:	60d8      	str	r0, [r3, #12]


	spi->CR1 |= SPI_CR1_SPE;  /* enable SPI */
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	f040 0001 	orr.w	r0, r0, #1
 8001250:	6018      	str	r0, [r3, #0]
	spi->CR1 |= SPI_CR1_CSTART;  /* start transmission */
 8001252:	6818      	ldr	r0, [r3, #0]
 8001254:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 8001258:	6018      	str	r0, [r3, #0]

	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 800125a:	b1a2      	cbz	r2, 8001286 <SPI_TxRx_Fast+0x5a>
 800125c:	eb0c 0602 	add.w	r6, ip, r2
	{
		if(((spi->SR) & SPI_SR_TXP) == SPI_SR_TXP)  /* wait until TX FIFO has enough space for a data packet */
 8001260:	6958      	ldr	r0, [r3, #20]
 8001262:	0780      	lsls	r0, r0, #30
 8001264:	d5fc      	bpl.n	8001260 <SPI_TxRx_Fast+0x34>
		   *(__IO uint8_t*)&(spi->TXDR) = tx[i++];  /* put data in TXDR */
 8001266:	f81c 0b01 	ldrb.w	r0, [ip], #1
 800126a:	45b4      	cmp	ip, r6
 800126c:	f883 0020 	strb.w	r0, [r3, #32]
 8001270:	d1f6      	bne.n	8001260 <SPI_TxRx_Fast+0x34>
	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 8001272:	440a      	add	r2, r1

	/* FIXME: this can get stuck -- add a timeout or max iteration limit */

	for (uint8_t i = 0; i < len; )  /* read out everything from the RX buffer */
	{
		if(((spi->SR) & SPI_SR_RXP) == SPI_SR_RXP)  /* wait until RX FIFO contains a data packet */
 8001274:	6958      	ldr	r0, [r3, #20]
 8001276:	07c0      	lsls	r0, r0, #31
 8001278:	d5fc      	bpl.n	8001274 <SPI_TxRx_Fast+0x48>
			rx[i++] = *(__IO uint8_t*)&(spi->RXDR);  /* read the data from RXDR */
 800127a:	f893 0030 	ldrb.w	r0, [r3, #48]	@ 0x30
 800127e:	f801 0b01 	strb.w	r0, [r1], #1
 8001282:	4291      	cmp	r1, r2
 8001284:	d1f6      	bne.n	8001274 <SPI_TxRx_Fast+0x48>
	}

	spi->CR1 &= ~SPI_CR1_SPE;  /* disable SPI */
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	f022 0201 	bic.w	r2, r2, #1
 800128c:	601a      	str	r2, [r3, #0]
	cs_port->BSRR = cs_pin;  /* CS high */
 800128e:	61a5      	str	r5, [r4, #24]
}
 8001290:	bc70      	pop	{r4, r5, r6}
 8001292:	4770      	bx	lr
 8001294:	ffff0000 	.word	0xffff0000

08001298 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
	VibeCheckStrobe_PeriodElapsedUpdate(&vc.strobe);
 80012a0:	4803      	ldr	r0, [pc, #12]	@ (80012b0 <HAL_TIM_PeriodElapsedCallback+0x18>)
 80012a2:	f004 ff3a 	bl	800611a <VibeCheckStrobe_PeriodElapsedUpdate>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	24011de0 	.word	0x24011de0

080012b4 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMAHalfCpltCallback(&vc.wavegen);
 80012bc:	4803      	ldr	r0, [pc, #12]	@ (80012cc <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
 80012be:	f005 fd4d 	bl	8006d5c <VibeCheckWaveGen_DMAHalfCpltCallback>
}
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	24011e00 	.word	0x24011e00

080012d0 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b082      	sub	sp, #8
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMACpltCallback(&vc.wavegen);
 80012d8:	4803      	ldr	r0, [pc, #12]	@ (80012e8 <HAL_DAC_ConvCpltCallbackCh1+0x18>)
 80012da:	f005 fd5b 	bl	8006d94 <VibeCheckWaveGen_DMACpltCallback>
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	24011e00 	.word	0x24011e00

080012ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	4603      	mov	r3, r0
 80012f4:	80fb      	strh	r3, [r7, #6]
	VibeCheckSensor_EXTICallback(&vc.sensor, GPIO_Pin);
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4619      	mov	r1, r3
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <HAL_GPIO_EXTI_Callback+0x1c>)
 80012fc:	f003 fc40 	bl	8004b80 <VibeCheckSensor_EXTICallback>
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	240133cc 	.word	0x240133cc

0800130c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b086      	sub	sp, #24
 8001310:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001312:	f000 ff23 	bl	800215c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f006 f839 	bl	800738c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 f84d 	bl	80013b8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800131e:	f000 f8bb 	bl	8001498 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001322:	f000 fdbf 	bl	8001ea4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001326:	f000 fd8d 	bl	8001e44 <MX_DMA_Init>
  MX_DAC1_Init();
 800132a:	f000 f9cb 	bl	80016c4 <MX_DAC1_Init>
  MX_I2C2_Init();
 800132e:	f000 fa05 	bl	800173c <MX_I2C2_Init>
  MX_SPI2_Init();
 8001332:	f000 fa43 	bl	80017bc <MX_SPI2_Init>
  MX_SPI3_Init();
 8001336:	f000 fa97 	bl	8001868 <MX_SPI3_Init>
  MX_SPI4_Init();
 800133a:	f000 faeb 	bl	8001914 <MX_SPI4_Init>
  MX_TIM4_Init();
 800133e:	f000 fc6f 	bl	8001c20 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001342:	f000 fbdf 	bl	8001b04 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8001346:	f000 fd31 	bl	8001dac <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800134a:	f000 fb39 	bl	80019c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800134e:	f000 fb8b 	bl	8001a68 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001352:	f000 f8d1 	bl	80014f8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001356:	f000 f94b 	bl	80015f0 <MX_ADC2_Init>
  MX_UART7_Init();
 800135a:	f000 fcd9 	bl	8001d10 <MX_UART7_Init>
  MX_USB_DEVICE_Init();
 800135e:	f016 fddf 	bl	8017f20 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_Base_Start(&htim2);  /* start the timer for sensor data time stamps */
 8001362:	480b      	ldr	r0, [pc, #44]	@ (8001390 <main+0x84>)
 8001364:	f010 fa38 	bl	80117d8 <HAL_TIM_Base_Start>
  VibeCheck_Init(&vc, &htim3, &htim1, &hdac1, &htim4, &(TIM2->CNT), &hspi2, &hspi3, &hspi4);
 8001368:	4b0a      	ldr	r3, [pc, #40]	@ (8001394 <main+0x88>)
 800136a:	9304      	str	r3, [sp, #16]
 800136c:	4b0a      	ldr	r3, [pc, #40]	@ (8001398 <main+0x8c>)
 800136e:	9303      	str	r3, [sp, #12]
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <main+0x90>)
 8001372:	9302      	str	r3, [sp, #8]
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <main+0x94>)
 8001376:	9301      	str	r3, [sp, #4]
 8001378:	4b0a      	ldr	r3, [pc, #40]	@ (80013a4 <main+0x98>)
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	4b0a      	ldr	r3, [pc, #40]	@ (80013a8 <main+0x9c>)
 800137e:	4a0b      	ldr	r2, [pc, #44]	@ (80013ac <main+0xa0>)
 8001380:	490b      	ldr	r1, [pc, #44]	@ (80013b0 <main+0xa4>)
 8001382:	480c      	ldr	r0, [pc, #48]	@ (80013b4 <main+0xa8>)
 8001384:	f001 fe42 	bl	800300c <VibeCheck_Init>

  while (1)
  {

	  VibeCheck_Loop(&vc);
 8001388:	480a      	ldr	r0, [pc, #40]	@ (80013b4 <main+0xa8>)
 800138a:	f002 f815 	bl	80033b8 <VibeCheck_Loop>
 800138e:	e7fb      	b.n	8001388 <main+0x7c>
 8001390:	24000734 	.word	0x24000734
 8001394:	24000660 	.word	0x24000660
 8001398:	240005d8 	.word	0x240005d8
 800139c:	24000550 	.word	0x24000550
 80013a0:	40000024 	.word	0x40000024
 80013a4:	240007cc 	.word	0x240007cc
 80013a8:	240003f8 	.word	0x240003f8
 80013ac:	240006e8 	.word	0x240006e8
 80013b0:	24000780 	.word	0x24000780
 80013b4:	240009b8 	.word	0x240009b8

080013b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b09c      	sub	sp, #112	@ 0x70
 80013bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c2:	224c      	movs	r2, #76	@ 0x4c
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f018 fe6b 	bl	801a0a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013cc:	1d3b      	adds	r3, r7, #4
 80013ce:	2220      	movs	r2, #32
 80013d0:	2100      	movs	r1, #0
 80013d2:	4618      	mov	r0, r3
 80013d4:	f018 fe65 	bl	801a0a2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80013d8:	2002      	movs	r0, #2
 80013da:	f00b fedb 	bl	800d194 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80013de:	2300      	movs	r3, #0
 80013e0:	603b      	str	r3, [r7, #0]
 80013e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001494 <SystemClock_Config+0xdc>)
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	4a2b      	ldr	r2, [pc, #172]	@ (8001494 <SystemClock_Config+0xdc>)
 80013e8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80013ec:	6193      	str	r3, [r2, #24]
 80013ee:	4b29      	ldr	r3, [pc, #164]	@ (8001494 <SystemClock_Config+0xdc>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f6:	603b      	str	r3, [r7, #0]
 80013f8:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80013fa:	bf00      	nop
 80013fc:	4b25      	ldr	r3, [pc, #148]	@ (8001494 <SystemClock_Config+0xdc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001404:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001408:	d1f8      	bne.n	80013fc <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800140a:	2321      	movs	r3, #33	@ 0x21
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800140e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001412:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001414:	2301      	movs	r3, #1
 8001416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001418:	2302      	movs	r3, #2
 800141a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800141c:	2302      	movs	r3, #2
 800141e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8001420:	2302      	movs	r3, #2
 8001422:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001424:	2328      	movs	r3, #40	@ 0x28
 8001426:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001428:	2301      	movs	r3, #1
 800142a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800142c:	2302      	movs	r3, #2
 800142e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001430:	2302      	movs	r3, #2
 8001432:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001434:	230c      	movs	r3, #12
 8001436:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001438:	2300      	movs	r3, #0
 800143a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800143c:	2300      	movs	r3, #0
 800143e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	4618      	mov	r0, r3
 8001446:	f00b feef 	bl	800d228 <HAL_RCC_OscConfig>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001450:	f000 feb0 	bl	80021b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001454:	233f      	movs	r3, #63	@ 0x3f
 8001456:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001458:	2303      	movs	r3, #3
 800145a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800145c:	2300      	movs	r3, #0
 800145e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001460:	2308      	movs	r3, #8
 8001462:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001464:	2340      	movs	r3, #64	@ 0x40
 8001466:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001468:	2340      	movs	r3, #64	@ 0x40
 800146a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800146c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001470:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001472:	2340      	movs	r3, #64	@ 0x40
 8001474:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001476:	1d3b      	adds	r3, r7, #4
 8001478:	2103      	movs	r1, #3
 800147a:	4618      	mov	r0, r3
 800147c:	f00c faae 	bl	800d9dc <HAL_RCC_ClockConfig>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001486:	f000 fe95 	bl	80021b4 <Error_Handler>
  }
}
 800148a:	bf00      	nop
 800148c:	3770      	adds	r7, #112	@ 0x70
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	58024800 	.word	0x58024800

08001498 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b0ae      	sub	sp, #184	@ 0xb8
 800149c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149e:	463b      	mov	r3, r7
 80014a0:	22b8      	movs	r2, #184	@ 0xb8
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f018 fdfc 	bl	801a0a2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 80014b6:	2302      	movs	r3, #2
 80014b8:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 80014ba:	2310      	movs	r3, #16
 80014bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 80014be:	2302      	movs	r3, #2
 80014c0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80014c2:	2302      	movs	r3, #2
 80014c4:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 80014c6:	2302      	movs	r3, #2
 80014c8:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80014ca:	23c0      	movs	r3, #192	@ 0xc0
 80014cc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014dc:	463b      	mov	r3, r7
 80014de:	4618      	mov	r0, r3
 80014e0:	f00c fe08 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80014ea:	f000 fe63 	bl	80021b4 <Error_Handler>
  }
}
 80014ee:	bf00      	nop
 80014f0:	37b8      	adds	r7, #184	@ 0xb8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08c      	sub	sp, #48	@ 0x30
 80014fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800150a:	463b      	mov	r3, r7
 800150c:	2224      	movs	r2, #36	@ 0x24
 800150e:	2100      	movs	r1, #0
 8001510:	4618      	mov	r0, r3
 8001512:	f018 fdc6 	bl	801a0a2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001516:	4b32      	ldr	r3, [pc, #200]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001518:	4a32      	ldr	r2, [pc, #200]	@ (80015e4 <MX_ADC1_Init+0xec>)
 800151a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800151c:	4b30      	ldr	r3, [pc, #192]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800151e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001522:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001524:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800152a:	4b2d      	ldr	r3, [pc, #180]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800152c:	2200      	movs	r2, #0
 800152e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001530:	4b2b      	ldr	r3, [pc, #172]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001532:	2204      	movs	r2, #4
 8001534:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001536:	4b2a      	ldr	r3, [pc, #168]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001538:	2200      	movs	r2, #0
 800153a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800153c:	4b28      	ldr	r3, [pc, #160]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800153e:	2200      	movs	r2, #0
 8001540:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001542:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001544:	2201      	movs	r2, #1
 8001546:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001548:	4b25      	ldr	r3, [pc, #148]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001550:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001552:	2200      	movs	r2, #0
 8001554:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001556:	4b22      	ldr	r3, [pc, #136]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001558:	2200      	movs	r2, #0
 800155a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800155c:	4b20      	ldr	r3, [pc, #128]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800155e:	2200      	movs	r2, #0
 8001560:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001562:	4b1f      	ldr	r3, [pc, #124]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001564:	2200      	movs	r2, #0
 8001566:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001568:	4b1d      	ldr	r3, [pc, #116]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800156a:	2200      	movs	r2, #0
 800156c:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800156e:	4b1c      	ldr	r3, [pc, #112]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8001576:	4b1a      	ldr	r3, [pc, #104]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001578:	2201      	movs	r2, #1
 800157a:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800157c:	4818      	ldr	r0, [pc, #96]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 800157e:	f006 fa01 	bl	8007984 <HAL_ADC_Init>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001588:	f000 fe14 	bl	80021b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800158c:	2300      	movs	r3, #0
 800158e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001590:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001594:	4619      	mov	r1, r3
 8001596:	4812      	ldr	r0, [pc, #72]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 8001598:	f007 fa40 	bl	8008a1c <HAL_ADCEx_MultiModeConfigChannel>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80015a2:	f000 fe07 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80015a6:	4b10      	ldr	r3, [pc, #64]	@ (80015e8 <MX_ADC1_Init+0xf0>)
 80015a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015aa:	2306      	movs	r3, #6
 80015ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80015b2:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <MX_ADC1_Init+0xf4>)
 80015b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015b6:	2304      	movs	r3, #4
 80015b8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80015be:	2300      	movs	r3, #0
 80015c0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4805      	ldr	r0, [pc, #20]	@ (80015e0 <MX_ADC1_Init+0xe8>)
 80015ca:	f006 fbe3 	bl	8007d94 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80015d4:	f000 fdee 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015d8:	bf00      	nop
 80015da:	3730      	adds	r7, #48	@ 0x30
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	24000318 	.word	0x24000318
 80015e4:	40022000 	.word	0x40022000
 80015e8:	10c00010 	.word	0x10c00010
 80015ec:	47ff0000 	.word	0x47ff0000

080015f0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	@ 0x28
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	2224      	movs	r2, #36	@ 0x24
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f018 fd50 	bl	801a0a2 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001602:	4b2c      	ldr	r3, [pc, #176]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001604:	4a2c      	ldr	r2, [pc, #176]	@ (80016b8 <MX_ADC2_Init+0xc8>)
 8001606:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001608:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800160a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800160e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001610:	4b28      	ldr	r3, [pc, #160]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001616:	4b27      	ldr	r3, [pc, #156]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001618:	2200      	movs	r2, #0
 800161a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800161c:	4b25      	ldr	r3, [pc, #148]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800161e:	2204      	movs	r2, #4
 8001620:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001622:	4b24      	ldr	r3, [pc, #144]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001624:	2200      	movs	r2, #0
 8001626:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001628:	4b22      	ldr	r3, [pc, #136]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800162a:	2200      	movs	r2, #0
 800162c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001630:	2201      	movs	r2, #1
 8001632:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001634:	4b1f      	ldr	r3, [pc, #124]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800163c:	4b1d      	ldr	r3, [pc, #116]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800163e:	2200      	movs	r2, #0
 8001640:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001642:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001644:	2200      	movs	r2, #0
 8001646:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001648:	4b1a      	ldr	r3, [pc, #104]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800164a:	2200      	movs	r2, #0
 800164c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800164e:	4b19      	ldr	r3, [pc, #100]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001650:	2200      	movs	r2, #0
 8001652:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001656:	2200      	movs	r2, #0
 8001658:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 800165a:	4b16      	ldr	r3, [pc, #88]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800165c:	2200      	movs	r2, #0
 800165e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 8001664:	2201      	movs	r2, #1
 8001666:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001668:	4812      	ldr	r0, [pc, #72]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800166a:	f006 f98b 	bl	8007984 <HAL_ADC_Init>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d001      	beq.n	8001678 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001674:	f000 fd9e 	bl	80021b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001678:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <MX_ADC2_Init+0xcc>)
 800167a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800167c:	2306      	movs	r3, #6
 800167e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001684:	4b0e      	ldr	r3, [pc, #56]	@ (80016c0 <MX_ADC2_Init+0xd0>)
 8001686:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001688:	2304      	movs	r3, #4
 800168a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	4619      	mov	r1, r3
 800169a:	4806      	ldr	r0, [pc, #24]	@ (80016b4 <MX_ADC2_Init+0xc4>)
 800169c:	f006 fb7a 	bl	8007d94 <HAL_ADC_ConfigChannel>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80016a6:	f000 fd85 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	3728      	adds	r7, #40	@ 0x28
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	24000388 	.word	0x24000388
 80016b8:	40022100 	.word	0x40022100
 80016bc:	0c900008 	.word	0x0c900008
 80016c0:	47ff0000 	.word	0x47ff0000

080016c4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b08a      	sub	sp, #40	@ 0x28
 80016c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80016ca:	1d3b      	adds	r3, r7, #4
 80016cc:	2224      	movs	r2, #36	@ 0x24
 80016ce:	2100      	movs	r1, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f018 fce6 	bl	801a0a2 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80016d6:	4b17      	ldr	r3, [pc, #92]	@ (8001734 <MX_DAC1_Init+0x70>)
 80016d8:	4a17      	ldr	r2, [pc, #92]	@ (8001738 <MX_DAC1_Init+0x74>)
 80016da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80016dc:	4815      	ldr	r0, [pc, #84]	@ (8001734 <MX_DAC1_Init+0x70>)
 80016de:	f007 fc07 	bl	8008ef0 <HAL_DAC_Init>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80016e8:	f000 fd64 	bl	80021b4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80016ec:	2300      	movs	r3, #0
 80016ee:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 80016f0:	2306      	movs	r3, #6
 80016f2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80016f4:	2302      	movs	r3, #2
 80016f6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80016f8:	2301      	movs	r3, #1
 80016fa:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2200      	movs	r2, #0
 8001704:	4619      	mov	r1, r3
 8001706:	480b      	ldr	r0, [pc, #44]	@ (8001734 <MX_DAC1_Init+0x70>)
 8001708:	f007 fcde 	bl	80090c8 <HAL_DAC_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8001712:	f000 fd4f 	bl	80021b4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	2210      	movs	r2, #16
 800171a:	4619      	mov	r1, r3
 800171c:	4805      	ldr	r0, [pc, #20]	@ (8001734 <MX_DAC1_Init+0x70>)
 800171e:	f007 fcd3 	bl	80090c8 <HAL_DAC_ConfigChannel>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8001728:	f000 fd44 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	3728      	adds	r7, #40	@ 0x28
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	240003f8 	.word	0x240003f8
 8001738:	40007400 	.word	0x40007400

0800173c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001740:	4b1b      	ldr	r3, [pc, #108]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001742:	4a1c      	ldr	r2, [pc, #112]	@ (80017b4 <MX_I2C2_Init+0x78>)
 8001744:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001746:	4b1a      	ldr	r3, [pc, #104]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001748:	4a1b      	ldr	r2, [pc, #108]	@ (80017b8 <MX_I2C2_Init+0x7c>)
 800174a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800174c:	4b18      	ldr	r3, [pc, #96]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800174e:	2200      	movs	r2, #0
 8001750:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001752:	4b17      	ldr	r3, [pc, #92]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001754:	2201      	movs	r2, #1
 8001756:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800175e:	4b14      	ldr	r3, [pc, #80]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001764:	4b12      	ldr	r3, [pc, #72]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800176a:	4b11      	ldr	r3, [pc, #68]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800176c:	2200      	movs	r2, #0
 800176e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001770:	4b0f      	ldr	r3, [pc, #60]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001772:	2200      	movs	r2, #0
 8001774:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001776:	480e      	ldr	r0, [pc, #56]	@ (80017b0 <MX_I2C2_Init+0x74>)
 8001778:	f00a f93a 	bl	800b9f0 <HAL_I2C_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001782:	f000 fd17 	bl	80021b4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001786:	2100      	movs	r1, #0
 8001788:	4809      	ldr	r0, [pc, #36]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800178a:	f00a f9cd 	bl	800bb28 <HAL_I2CEx_ConfigAnalogFilter>
 800178e:	4603      	mov	r3, r0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001794:	f000 fd0e 	bl	80021b4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001798:	2100      	movs	r1, #0
 800179a:	4805      	ldr	r0, [pc, #20]	@ (80017b0 <MX_I2C2_Init+0x74>)
 800179c:	f00a fa0f 	bl	800bbbe <HAL_I2CEx_ConfigDigitalFilter>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d001      	beq.n	80017aa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80017a6:	f000 fd05 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	240004fc 	.word	0x240004fc
 80017b4:	40005800 	.word	0x40005800
 80017b8:	307075b1 	.word	0x307075b1

080017bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80017c0:	4b27      	ldr	r3, [pc, #156]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017c2:	4a28      	ldr	r2, [pc, #160]	@ (8001864 <MX_SPI2_Init+0xa8>)
 80017c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017c6:	4b26      	ldr	r3, [pc, #152]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017c8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80017cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80017ce:	4b24      	ldr	r3, [pc, #144]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017d4:	4b22      	ldr	r3, [pc, #136]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017d6:	2207      	movs	r2, #7
 80017d8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017da:	4b21      	ldr	r3, [pc, #132]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017e8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80017ec:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80017ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017f0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80017f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017fc:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <MX_SPI2_Init+0xa4>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001802:	4b17      	ldr	r3, [pc, #92]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001804:	2200      	movs	r2, #0
 8001806:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001808:	4b15      	ldr	r3, [pc, #84]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800180a:	2200      	movs	r2, #0
 800180c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800180e:	4b14      	ldr	r3, [pc, #80]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001810:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001814:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001816:	4b12      	ldr	r3, [pc, #72]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001818:	2200      	movs	r2, #0
 800181a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800181c:	4b10      	ldr	r3, [pc, #64]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800181e:	2200      	movs	r2, #0
 8001820:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001824:	2200      	movs	r2, #0
 8001826:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001828:	4b0d      	ldr	r3, [pc, #52]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800182a:	2200      	movs	r2, #0
 800182c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800182e:	4b0c      	ldr	r3, [pc, #48]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001830:	2200      	movs	r2, #0
 8001832:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001836:	2200      	movs	r2, #0
 8001838:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800183a:	4b09      	ldr	r3, [pc, #36]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800183c:	2200      	movs	r2, #0
 800183e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001842:	2200      	movs	r2, #0
 8001844:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001846:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <MX_SPI2_Init+0xa4>)
 8001848:	2200      	movs	r2, #0
 800184a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800184c:	4804      	ldr	r0, [pc, #16]	@ (8001860 <MX_SPI2_Init+0xa4>)
 800184e:	f00f f837 	bl	80108c0 <HAL_SPI_Init>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 8001858:	f000 fcac 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800185c:	bf00      	nop
 800185e:	bd80      	pop	{r7, pc}
 8001860:	24000550 	.word	0x24000550
 8001864:	40003800 	.word	0x40003800

08001868 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <MX_SPI3_Init+0xa4>)
 800186e:	4a28      	ldr	r2, [pc, #160]	@ (8001910 <MX_SPI3_Init+0xa8>)
 8001870:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001872:	4b26      	ldr	r3, [pc, #152]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001874:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001878:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800187a:	4b24      	ldr	r3, [pc, #144]	@ (800190c <MX_SPI3_Init+0xa4>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001882:	2207      	movs	r2, #7
 8001884:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001886:	4b21      	ldr	r3, [pc, #132]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001888:	2200      	movs	r2, #0
 800188a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800188c:	4b1f      	ldr	r3, [pc, #124]	@ (800190c <MX_SPI3_Init+0xa4>)
 800188e:	2200      	movs	r2, #0
 8001890:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001892:	4b1e      	ldr	r3, [pc, #120]	@ (800190c <MX_SPI3_Init+0xa4>)
 8001894:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001898:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800189a:	4b1c      	ldr	r3, [pc, #112]	@ (800190c <MX_SPI3_Init+0xa4>)
 800189c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80018a0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a2:	4b1a      	ldr	r3, [pc, #104]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a8:	4b18      	ldr	r3, [pc, #96]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ae:	4b17      	ldr	r3, [pc, #92]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80018b4:	4b15      	ldr	r3, [pc, #84]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018ba:	4b14      	ldr	r3, [pc, #80]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018bc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018c0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80018c2:	4b12      	ldr	r3, [pc, #72]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80018c8:	4b10      	ldr	r3, [pc, #64]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018ce:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80018d4:	4b0d      	ldr	r3, [pc, #52]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80018da:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018dc:	2200      	movs	r2, #0
 80018de:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_SPI3_Init+0xa4>)
 80018fa:	f00e ffe1 	bl	80108c0 <HAL_SPI_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8001904:	f000 fc56 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	240005d8 	.word	0x240005d8
 8001910:	40003c00 	.word	0x40003c00

08001914 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001918:	4b27      	ldr	r3, [pc, #156]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800191a:	4a28      	ldr	r2, [pc, #160]	@ (80019bc <MX_SPI4_Init+0xa8>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001920:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001924:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b24      	ldr	r3, [pc, #144]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800192e:	2207      	movs	r2, #7
 8001930:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001938:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800193e:	4b1e      	ldr	r3, [pc, #120]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001940:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001944:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001946:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001948:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800194c:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194e:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001950:	2200      	movs	r2, #0
 8001952:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001954:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001956:	2200      	movs	r2, #0
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800195a:	4b17      	ldr	r3, [pc, #92]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800195c:	2200      	movs	r2, #0
 800195e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001960:	4b15      	ldr	r3, [pc, #84]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001962:	2200      	movs	r2, #0
 8001964:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001966:	4b14      	ldr	r3, [pc, #80]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001968:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800196c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800196e:	4b12      	ldr	r3, [pc, #72]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001970:	2200      	movs	r2, #0
 8001972:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001974:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001976:	2200      	movs	r2, #0
 8001978:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800197c:	2200      	movs	r2, #0
 800197e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001980:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001982:	2200      	movs	r2, #0
 8001984:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001988:	2200      	movs	r2, #0
 800198a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800198c:	4b0a      	ldr	r3, [pc, #40]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800198e:	2200      	movs	r2, #0
 8001990:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 8001994:	2200      	movs	r2, #0
 8001996:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001998:	4b07      	ldr	r3, [pc, #28]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 800199a:	2200      	movs	r2, #0
 800199c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80019a4:	4804      	ldr	r0, [pc, #16]	@ (80019b8 <MX_SPI4_Init+0xa4>)
 80019a6:	f00e ff8b 	bl	80108c0 <HAL_SPI_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 80019b0:	f000 fc00 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80019b4:	bf00      	nop
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	24000660 	.word	0x24000660
 80019bc:	40013400 	.word	0x40013400

080019c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c6:	f107 0310 	add.w	r3, r7, #16
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019de:	4b20      	ldr	r3, [pc, #128]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019e0:	4a20      	ldr	r2, [pc, #128]	@ (8001a64 <MX_TIM1_Init+0xa4>)
 80019e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019fe:	4b18      	ldr	r3, [pc, #96]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a0a:	4815      	ldr	r0, [pc, #84]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a0c:	f00f fe8d 	bl	801172a <HAL_TIM_Base_Init>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001a16:	f000 fbcd 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a20:	f107 0310 	add.w	r3, r7, #16
 8001a24:	4619      	mov	r1, r3
 8001a26:	480e      	ldr	r0, [pc, #56]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a28:	f010 fe3e 	bl	80126a8 <HAL_TIM_ConfigClockSource>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001a32:	f000 fbbf 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a36:	2320      	movs	r3, #32
 8001a38:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a42:	1d3b      	adds	r3, r7, #4
 8001a44:	4619      	mov	r1, r3
 8001a46:	4806      	ldr	r0, [pc, #24]	@ (8001a60 <MX_TIM1_Init+0xa0>)
 8001a48:	f011 fc80 	bl	801334c <HAL_TIMEx_MasterConfigSynchronization>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001a52:	f000 fbaf 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a56:	bf00      	nop
 8001a58:	3720      	adds	r7, #32
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	240006e8 	.word	0x240006e8
 8001a64:	40010000 	.word	0x40010000

08001a68 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0310 	add.w	r3, r7, #16
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	1d3b      	adds	r3, r7, #4
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]
 8001a84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a86:	4b1e      	ldr	r3, [pc, #120]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a88:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a8c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a90:	22ef      	movs	r2, #239	@ 0xef
 8001a92:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a94:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a9a:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001aa0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aae:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001ab0:	f00f fe3b 	bl	801172a <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001aba:	f000 fb7b 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0310 	add.w	r3, r7, #16
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001acc:	f010 fdec 	bl	80126a8 <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001ad6:	f000 fb6d 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ada:	2320      	movs	r3, #32
 8001adc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	1d3b      	adds	r3, r7, #4
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM2_Init+0x98>)
 8001ae8:	f011 fc30 	bl	801334c <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001af2:	f000 fb5f 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3720      	adds	r7, #32
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	24000734 	.word	0x24000734

08001b04 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08e      	sub	sp, #56	@ 0x38
 8001b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b18:	f107 031c 	add.w	r3, r7, #28
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b24:	463b      	mov	r3, r7
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
 8001b30:	611a      	str	r2, [r3, #16]
 8001b32:	615a      	str	r2, [r3, #20]
 8001b34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b36:	4b38      	ldr	r3, [pc, #224]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b38:	4a38      	ldr	r2, [pc, #224]	@ (8001c1c <MX_TIM3_Init+0x118>)
 8001b3a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b3c:	4b36      	ldr	r3, [pc, #216]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b42:	4b35      	ldr	r3, [pc, #212]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b48:	4b33      	ldr	r3, [pc, #204]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b4a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b4e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b50:	4b31      	ldr	r3, [pc, #196]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b56:	4b30      	ldr	r3, [pc, #192]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b5c:	482e      	ldr	r0, [pc, #184]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b5e:	f00f fde4 	bl	801172a <HAL_TIM_Base_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b68:	f000 fb24 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b70:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b72:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b76:	4619      	mov	r1, r3
 8001b78:	4827      	ldr	r0, [pc, #156]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b7a:	f010 fd95 	bl	80126a8 <HAL_TIM_ConfigClockSource>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b84:	f000 fb16 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b88:	4823      	ldr	r0, [pc, #140]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001b8a:	f00f ff29 	bl	80119e0 <HAL_TIM_PWM_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b94:	f000 fb0e 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ba0:	f107 031c 	add.w	r3, r7, #28
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	481c      	ldr	r0, [pc, #112]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001ba8:	f011 fbd0 	bl	801334c <HAL_TIMEx_MasterConfigSynchronization>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001bb2:	f000 faff 	bl	80021b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb6:	2360      	movs	r3, #96	@ 0x60
 8001bb8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bc6:	463b      	mov	r3, r7
 8001bc8:	2200      	movs	r2, #0
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4812      	ldr	r0, [pc, #72]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001bce:	f010 fc57 	bl	8012480 <HAL_TIM_PWM_ConfigChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bd8:	f000 faec 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bdc:	463b      	mov	r3, r7
 8001bde:	2204      	movs	r2, #4
 8001be0:	4619      	mov	r1, r3
 8001be2:	480d      	ldr	r0, [pc, #52]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001be4:	f010 fc4c 	bl	8012480 <HAL_TIM_PWM_ConfigChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001bee:	f000 fae1 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001bf2:	463b      	mov	r3, r7
 8001bf4:	2208      	movs	r2, #8
 8001bf6:	4619      	mov	r1, r3
 8001bf8:	4807      	ldr	r0, [pc, #28]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001bfa:	f010 fc41 	bl	8012480 <HAL_TIM_PWM_ConfigChannel>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001c04:	f000 fad6 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c08:	4803      	ldr	r0, [pc, #12]	@ (8001c18 <MX_TIM3_Init+0x114>)
 8001c0a:	f000 fee3 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8001c0e:	bf00      	nop
 8001c10:	3738      	adds	r7, #56	@ 0x38
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	24000780 	.word	0x24000780
 8001c1c:	40000400 	.word	0x40000400

08001c20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08e      	sub	sp, #56	@ 0x38
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	605a      	str	r2, [r3, #4]
 8001c30:	609a      	str	r2, [r3, #8]
 8001c32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c40:	463b      	mov	r3, r7
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	605a      	str	r2, [r3, #4]
 8001c48:	609a      	str	r2, [r3, #8]
 8001c4a:	60da      	str	r2, [r3, #12]
 8001c4c:	611a      	str	r2, [r3, #16]
 8001c4e:	615a      	str	r2, [r3, #20]
 8001c50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c52:	4b2d      	ldr	r3, [pc, #180]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c54:	4a2d      	ldr	r2, [pc, #180]	@ (8001d0c <MX_TIM4_Init+0xec>)
 8001c56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c58:	4b2b      	ldr	r3, [pc, #172]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c64:	4b28      	ldr	r3, [pc, #160]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c6c:	4b26      	ldr	r3, [pc, #152]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c72:	4b25      	ldr	r3, [pc, #148]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c78:	4823      	ldr	r0, [pc, #140]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c7a:	f00f fd56 	bl	801172a <HAL_TIM_Base_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001c84:	f000 fa96 	bl	80021b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c92:	4619      	mov	r1, r3
 8001c94:	481c      	ldr	r0, [pc, #112]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001c96:	f010 fd07 	bl	80126a8 <HAL_TIM_ConfigClockSource>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001ca0:	f000 fa88 	bl	80021b4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001ca4:	4818      	ldr	r0, [pc, #96]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001ca6:	f00f fe9b 	bl	80119e0 <HAL_TIM_PWM_Init>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d001      	beq.n	8001cb4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001cb0:	f000 fa80 	bl	80021b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cbc:	f107 031c 	add.w	r3, r7, #28
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	4811      	ldr	r0, [pc, #68]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cc4:	f011 fb42 	bl	801334c <HAL_TIMEx_MasterConfigSynchronization>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001cce:	f000 fa71 	bl	80021b4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd2:	2360      	movs	r3, #96	@ 0x60
 8001cd4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ce2:	463b      	mov	r3, r7
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4807      	ldr	r0, [pc, #28]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cea:	f010 fbc9 	bl	8012480 <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001cf4:	f000 fa5e 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001cf8:	4803      	ldr	r0, [pc, #12]	@ (8001d08 <MX_TIM4_Init+0xe8>)
 8001cfa:	f000 fe6b 	bl	80029d4 <HAL_TIM_MspPostInit>

}
 8001cfe:	bf00      	nop
 8001d00:	3738      	adds	r7, #56	@ 0x38
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	240007cc 	.word	0x240007cc
 8001d0c:	40000800 	.word	0x40000800

08001d10 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001d14:	4b23      	ldr	r3, [pc, #140]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d16:	4a24      	ldr	r2, [pc, #144]	@ (8001da8 <MX_UART7_Init+0x98>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001d1a:	4b22      	ldr	r3, [pc, #136]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b20      	ldr	r3, [pc, #128]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b1b      	ldr	r3, [pc, #108]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001d3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d3c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001d40:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d42:	4b18      	ldr	r3, [pc, #96]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d48:	4b16      	ldr	r3, [pc, #88]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d4e:	4b15      	ldr	r3, [pc, #84]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d54:	4b13      	ldr	r3, [pc, #76]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001d5a:	4812      	ldr	r0, [pc, #72]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d5c:	f011 fbb0 	bl	80134c0 <HAL_UART_Init>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_UART7_Init+0x5a>
  {
    Error_Handler();
 8001d66:	f000 fa25 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	480d      	ldr	r0, [pc, #52]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d6e:	f012 fcbc 	bl	80146ea <HAL_UARTEx_SetTxFifoThreshold>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 8001d78:	f000 fa1c 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	4809      	ldr	r0, [pc, #36]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d80:	f012 fcf1 	bl	8014766 <HAL_UARTEx_SetRxFifoThreshold>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_UART7_Init+0x7e>
  {
    Error_Handler();
 8001d8a:	f000 fa13 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8001d8e:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_UART7_Init+0x94>)
 8001d90:	f012 fc72 	bl	8014678 <HAL_UARTEx_DisableFifoMode>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_UART7_Init+0x8e>
  {
    Error_Handler();
 8001d9a:	f000 fa0b 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	24000890 	.word	0x24000890
 8001da8:	40007800 	.word	0x40007800

08001dac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001db0:	4b22      	ldr	r3, [pc, #136]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001db2:	4a23      	ldr	r2, [pc, #140]	@ (8001e40 <MX_USART1_UART_Init+0x94>)
 8001db4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001db6:	4b21      	ldr	r3, [pc, #132]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001db8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001dbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b1f      	ldr	r3, [pc, #124]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001dca:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd6:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ddc:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001de2:	4b16      	ldr	r3, [pc, #88]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001de8:	4b14      	ldr	r3, [pc, #80]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dee:	4b13      	ldr	r3, [pc, #76]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001df4:	4811      	ldr	r0, [pc, #68]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001df6:	f011 fb63 	bl	80134c0 <HAL_UART_Init>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001e00:	f000 f9d8 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e04:	2100      	movs	r1, #0
 8001e06:	480d      	ldr	r0, [pc, #52]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e08:	f012 fc6f 	bl	80146ea <HAL_UARTEx_SetTxFifoThreshold>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001e12:	f000 f9cf 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e16:	2100      	movs	r1, #0
 8001e18:	4808      	ldr	r0, [pc, #32]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e1a:	f012 fca4 	bl	8014766 <HAL_UARTEx_SetRxFifoThreshold>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001e24:	f000 f9c6 	bl	80021b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001e28:	4804      	ldr	r0, [pc, #16]	@ (8001e3c <MX_USART1_UART_Init+0x90>)
 8001e2a:	f012 fc25 	bl	8014678 <HAL_UARTEx_DisableFifoMode>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001e34:	f000 f9be 	bl	80021b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e38:	bf00      	nop
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	24000924 	.word	0x24000924
 8001e40:	40011000 	.word	0x40011000

08001e44 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e4c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e50:	4a13      	ldr	r2, [pc, #76]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001e5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <MX_DMA_Init+0x5c>)
 8001e5c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	607b      	str	r3, [r7, #4]
 8001e66:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 1);
 8001e68:	2201      	movs	r2, #1
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	200b      	movs	r0, #11
 8001e6e:	f006 ff92 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001e72:	200b      	movs	r0, #11
 8001e74:	f006 ffa9 	bl	8008dca <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 1);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	200c      	movs	r0, #12
 8001e7e:	f006 ff8a 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e82:	200c      	movs	r0, #12
 8001e84:	f006 ffa1 	bl	8008dca <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 1, 1);
 8001e88:	2201      	movs	r2, #1
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	200d      	movs	r0, #13
 8001e8e:	f006 ff82 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001e92:	200d      	movs	r0, #13
 8001e94:	f006 ff99 	bl	8008dca <HAL_NVIC_EnableIRQ>

}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	58024400 	.word	0x58024400

08001ea4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b08c      	sub	sp, #48	@ 0x30
 8001ea8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	60da      	str	r2, [r3, #12]
 8001eb8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eba:	4ba2      	ldr	r3, [pc, #648]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ec0:	4aa0      	ldr	r2, [pc, #640]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ec2:	f043 0310 	orr.w	r3, r3, #16
 8001ec6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eca:	4b9e      	ldr	r3, [pc, #632]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ed0:	f003 0310 	and.w	r3, r3, #16
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ed8:	4b9a      	ldr	r3, [pc, #616]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ede:	4a99      	ldr	r2, [pc, #612]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ee0:	f043 0304 	orr.w	r3, r3, #4
 8001ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee8:	4b96      	ldr	r3, [pc, #600]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	617b      	str	r3, [r7, #20]
 8001ef4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ef6:	4b93      	ldr	r3, [pc, #588]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efc:	4a91      	ldr	r2, [pc, #580]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001efe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f06:	4b8f      	ldr	r3, [pc, #572]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f14:	4b8b      	ldr	r3, [pc, #556]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f1a:	4a8a      	ldr	r2, [pc, #552]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f24:	4b87      	ldr	r3, [pc, #540]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f2a:	f003 0301 	and.w	r3, r3, #1
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f32:	4b84      	ldr	r3, [pc, #528]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f38:	4a82      	ldr	r2, [pc, #520]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f3a:	f043 0302 	orr.w	r3, r3, #2
 8001f3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f42:	4b80      	ldr	r3, [pc, #512]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f48:	f003 0302 	and.w	r3, r3, #2
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f50:	4b7c      	ldr	r3, [pc, #496]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f56:	4a7b      	ldr	r2, [pc, #492]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f60:	4b78      	ldr	r3, [pc, #480]	@ (8002144 <MX_GPIO_Init+0x2a0>)
 8001f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f66:	f003 0308 	and.w	r3, r3, #8
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS3_GPIO_Port, ACCEL_NCS3_Pin, GPIO_PIN_SET);
 8001f6e:	2201      	movs	r2, #1
 8001f70:	2110      	movs	r1, #16
 8001f72:	4875      	ldr	r0, [pc, #468]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001f74:	f009 fd08 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING2_GPIO_Port, GPIO_TIMING2_Pin, GPIO_PIN_RESET);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2104      	movs	r1, #4
 8001f7c:	4873      	ldr	r0, [pc, #460]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8001f7e:	f009 fd03 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING1_GPIO_Port, GPIO_TIMING1_Pin, GPIO_PIN_RESET);
 8001f82:	2200      	movs	r2, #0
 8001f84:	2101      	movs	r1, #1
 8001f86:	4872      	ldr	r0, [pc, #456]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8001f88:	f009 fcfe 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	210a      	movs	r1, #10
 8001f90:	486f      	ldr	r0, [pc, #444]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8001f92:	f009 fcf9 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS1_GPIO_Port, ACCEL_NCS1_Pin, GPIO_PIN_SET);
 8001f96:	2201      	movs	r2, #1
 8001f98:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f9c:	486d      	ldr	r0, [pc, #436]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8001f9e:	f009 fcf3 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS2_GPIO_Port, ACCEL_NCS2_Pin, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	486c      	ldr	r0, [pc, #432]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 8001fa8:	f009 fcee 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RECORD_INDICATOR_GPIO_Port, RECORD_INDICATOR_Pin, GPIO_PIN_RESET);
 8001fac:	2200      	movs	r2, #0
 8001fae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001fb2:	4868      	ldr	r0, [pc, #416]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8001fb4:	f009 fce8 	bl	800b988 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACCEL_INTA3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA3_Pin;
 8001fb8:	2308      	movs	r3, #8
 8001fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fbc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTA3_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	485e      	ldr	r0, [pc, #376]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001fce:	f009 fb1b 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS3_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS3_Pin;
 8001fd2:	2310      	movs	r3, #16
 8001fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS3_GPIO_Port, &GPIO_InitStruct);
 8001fe2:	f107 031c 	add.w	r3, r7, #28
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4857      	ldr	r0, [pc, #348]	@ (8002148 <MX_GPIO_Init+0x2a4>)
 8001fea:	f009 fb0d 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_INTB3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTB3_Pin;
 8001fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ff4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ff8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTB3_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 031c 	add.w	r3, r7, #28
 8002002:	4619      	mov	r1, r3
 8002004:	4851      	ldr	r0, [pc, #324]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8002006:	f009 faff 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TIMING2_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING2_Pin;
 800200a:	2304      	movs	r3, #4
 800200c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800200e:	2301      	movs	r3, #1
 8002010:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002016:	2300      	movs	r3, #0
 8002018:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_TIMING2_GPIO_Port, &GPIO_InitStruct);
 800201a:	f107 031c 	add.w	r3, r7, #28
 800201e:	4619      	mov	r1, r3
 8002020:	484a      	ldr	r0, [pc, #296]	@ (800214c <MX_GPIO_Init+0x2a8>)
 8002022:	f009 faf1 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_TIMING1_Pin MUTE_INDICATOR_Pin MUTE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin;
 8002026:	230b      	movs	r3, #11
 8002028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800202a:	2301      	movs	r3, #1
 800202c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 031c 	add.w	r3, r7, #28
 800203a:	4619      	mov	r1, r3
 800203c:	4844      	ldr	r0, [pc, #272]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 800203e:	f009 fae3 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_BUTTON_Pin BIG_RED_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin|BIG_RED_BUTTON_Pin;
 8002042:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002048:	2300      	movs	r3, #0
 800204a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	4619      	mov	r1, r3
 8002056:	483e      	ldr	r0, [pc, #248]	@ (8002150 <MX_GPIO_Init+0x2ac>)
 8002058:	f009 fad6 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS1_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS1_Pin;
 800205c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002062:	2301      	movs	r3, #1
 8002064:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS1_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 031c 	add.w	r3, r7, #28
 8002072:	4619      	mov	r1, r3
 8002074:	4837      	ldr	r0, [pc, #220]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 8002076:	f009 fac7 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_INTA1_Pin ACCEL_INTB1_Pin ACCEL_INTA2_Pin ACCEL_INTB2_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA1_Pin|ACCEL_INTB1_Pin|ACCEL_INTA2_Pin|ACCEL_INTB2_Pin;
 800207a:	f240 3306 	movw	r3, #774	@ 0x306
 800207e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002080:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002084:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800208a:	f107 031c 	add.w	r3, r7, #28
 800208e:	4619      	mov	r1, r3
 8002090:	4831      	ldr	r0, [pc, #196]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 8002092:	f009 fab9 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_EXT_Pin */
  GPIO_InitStruct.Pin = DAC_EXT_Pin;
 8002096:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800209a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800209c:	2300      	movs	r3, #0
 800209e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DAC_EXT_GPIO_Port, &GPIO_InitStruct);
 80020a4:	f107 031c 	add.w	r3, r7, #28
 80020a8:	4619      	mov	r1, r3
 80020aa:	4828      	ldr	r0, [pc, #160]	@ (800214c <MX_GPIO_Init+0x2a8>)
 80020ac:	f009 faac 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS2_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS2_Pin;
 80020b0:	2301      	movs	r3, #1
 80020b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020b4:	2301      	movs	r3, #1
 80020b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020bc:	2303      	movs	r3, #3
 80020be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS2_GPIO_Port, &GPIO_InitStruct);
 80020c0:	f107 031c 	add.w	r3, r7, #28
 80020c4:	4619      	mov	r1, r3
 80020c6:	4824      	ldr	r0, [pc, #144]	@ (8002158 <MX_GPIO_Init+0x2b4>)
 80020c8:	f009 fa9e 	bl	800b608 <HAL_GPIO_Init>

  /*Configure GPIO pin : RECORD_INDICATOR_Pin */
  GPIO_InitStruct.Pin = RECORD_INDICATOR_Pin;
 80020cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020d2:	2301      	movs	r3, #1
 80020d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	2300      	movs	r3, #0
 80020dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RECORD_INDICATOR_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 031c 	add.w	r3, r7, #28
 80020e2:	4619      	mov	r1, r3
 80020e4:	481b      	ldr	r0, [pc, #108]	@ (8002154 <MX_GPIO_Init+0x2b0>)
 80020e6:	f009 fa8f 	bl	800b608 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	2007      	movs	r0, #7
 80020f0:	f006 fe51 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80020f4:	2007      	movs	r0, #7
 80020f6:	f006 fe68 	bl	8008dca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2100      	movs	r1, #0
 80020fe:	2008      	movs	r0, #8
 8002100:	f006 fe49 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002104:	2008      	movs	r0, #8
 8002106:	f006 fe60 	bl	8008dca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800210a:	2200      	movs	r2, #0
 800210c:	2100      	movs	r1, #0
 800210e:	2009      	movs	r0, #9
 8002110:	f006 fe41 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002114:	2009      	movs	r0, #9
 8002116:	f006 fe58 	bl	8008dca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800211a:	2200      	movs	r2, #0
 800211c:	2100      	movs	r1, #0
 800211e:	2017      	movs	r0, #23
 8002120:	f006 fe39 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002124:	2017      	movs	r0, #23
 8002126:	f006 fe50 	bl	8008dca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800212a:	2200      	movs	r2, #0
 800212c:	2100      	movs	r1, #0
 800212e:	2028      	movs	r0, #40	@ 0x28
 8002130:	f006 fe31 	bl	8008d96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002134:	2028      	movs	r0, #40	@ 0x28
 8002136:	f006 fe48 	bl	8008dca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800213a:	bf00      	nop
 800213c:	3730      	adds	r7, #48	@ 0x30
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	58024400 	.word	0x58024400
 8002148:	58021000 	.word	0x58021000
 800214c:	58020800 	.word	0x58020800
 8002150:	58020000 	.word	0x58020000
 8002154:	58020400 	.word	0x58020400
 8002158:	58020c00 	.word	0x58020c00

0800215c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002162:	463b      	mov	r3, r7
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	605a      	str	r2, [r3, #4]
 800216a:	609a      	str	r2, [r3, #8]
 800216c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800216e:	f006 fe47 	bl	8008e00 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002172:	2301      	movs	r3, #1
 8002174:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002176:	2300      	movs	r3, #0
 8002178:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800217a:	2300      	movs	r3, #0
 800217c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800217e:	231f      	movs	r3, #31
 8002180:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002182:	2387      	movs	r3, #135	@ 0x87
 8002184:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002186:	2300      	movs	r3, #0
 8002188:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800218a:	2300      	movs	r3, #0
 800218c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800218e:	2301      	movs	r3, #1
 8002190:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002192:	2301      	movs	r3, #1
 8002194:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002196:	2300      	movs	r3, #0
 8002198:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800219e:	463b      	mov	r3, r7
 80021a0:	4618      	mov	r0, r3
 80021a2:	f006 fe65 	bl	8008e70 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80021a6:	2004      	movs	r0, #4
 80021a8:	f006 fe42 	bl	8008e30 <HAL_MPU_Enable>

}
 80021ac:	bf00      	nop
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b8:	b672      	cpsid	i
}
 80021ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021bc:	bf00      	nop
 80021be:	e7fd      	b.n	80021bc <Error_Handler+0x8>

080021c0 <Sequencer_Init>:
 */

#include "sequencer.h"

void Sequencer_Init(Sequencer* sequencer)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	sequencer->sequence_time_array = NULL;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = 0;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2200      	movs	r2, #0
 80021d2:	605a      	str	r2, [r3, #4]
	sequencer->sequence_index = 0;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
	sequencer->time = 0;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]

	sequencer->is_running = 0;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	741a      	strb	r2, [r3, #16]
	sequencer->is_looping = 0;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	745a      	strb	r2, [r3, #17]
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr

080021f8 <Sequencer_SetSequence>:

void Sequencer_SetSequence(Sequencer* sequencer, const uint32_t* sequence_time_array, const uint32_t sequence_len, uint8_t is_looping)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b085      	sub	sp, #20
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	70fb      	strb	r3, [r7, #3]
	sequencer->sequence_time_array = sequence_time_array;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	68ba      	ldr	r2, [r7, #8]
 800220a:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = sequence_len;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	605a      	str	r2, [r3, #4]
	sequencer->is_looping = is_looping;
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	78fa      	ldrb	r2, [r7, #3]
 8002216:	745a      	strb	r2, [r3, #17]
}
 8002218:	bf00      	nop
 800221a:	3714      	adds	r7, #20
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <Sequencer_Update>:

uint32_t Sequencer_Update(Sequencer* sequencer, uint32_t time, uint32_t* index)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
	/*
	 * each element in the time array says how long to hold that step for
	 */

	if (sequencer->is_running && sequencer->sequence_time_array != NULL)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	7c1b      	ldrb	r3, [r3, #16]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d030      	beq.n	800229a <Sequencer_Update+0x76>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2b00      	cmp	r3, #0
 800223e:	d02c      	beq.n	800229a <Sequencer_Update+0x76>
	{
		if (time > sequencer->time)
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	68ba      	ldr	r2, [r7, #8]
 8002246:	429a      	cmp	r2, r3
 8002248:	d927      	bls.n	800229a <Sequencer_Update+0x76>
		{
			*index = sequencer->sequence_index;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	601a      	str	r2, [r3, #0]
			sequencer->time += sequencer->sequence_time_array[sequencer->sequence_index];
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	68da      	ldr	r2, [r3, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6819      	ldr	r1, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	441a      	add	r2, r3
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	60da      	str	r2, [r3, #12]
			sequencer->sequence_index++;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	1c5a      	adds	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	609a      	str	r2, [r3, #8]

			if (sequencer->sequence_index == sequencer->sequence_len)  /* reached the end of the sequence */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	689a      	ldr	r2, [r3, #8]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	429a      	cmp	r2, r3
 800227e:	d10a      	bne.n	8002296 <Sequencer_Update+0x72>
			{
				if (sequencer->is_looping)
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	7c5b      	ldrb	r3, [r3, #17]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <Sequencer_Update+0x6c>
					sequencer->sequence_index = 0;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
 800228e:	e002      	b.n	8002296 <Sequencer_Update+0x72>
				else
					sequencer->is_running = 0;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	741a      	strb	r2, [r3, #16]
			}

			return 1;
 8002296:	2301      	movs	r3, #1
 8002298:	e000      	b.n	800229c <Sequencer_Update+0x78>
		}
	}

	return 0;
 800229a:	2300      	movs	r3, #0
}
 800229c:	4618      	mov	r0, r3
 800229e:	3714      	adds	r7, #20
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <Sequencer_Start>:

void Sequencer_Start(Sequencer* sequencer, uint32_t time)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
 80022b0:	6039      	str	r1, [r7, #0]
	sequencer->time = time;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	683a      	ldr	r2, [r7, #0]
 80022b6:	60da      	str	r2, [r3, #12]
	sequencer->sequence_index = 0;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	609a      	str	r2, [r3, #8]
	sequencer->is_running = 1;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	741a      	strb	r2, [r3, #16]
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <Sequencer_Stop>:

void Sequencer_Stop(Sequencer* sequencer)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
	sequencer->is_running = 0;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	741a      	strb	r2, [r3, #16]
}
 80022de:	bf00      	nop
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <Sequencer_IsRunning>:

uint32_t Sequencer_IsRunning(Sequencer* sequencer)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
	return sequencer->is_running;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	7c1b      	ldrb	r3, [r3, #16]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	4b0b      	ldr	r3, [pc, #44]	@ (8002338 <HAL_MspInit+0x34>)
 800230c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002310:	4a09      	ldr	r2, [pc, #36]	@ (8002338 <HAL_MspInit+0x34>)
 8002312:	f043 0302 	orr.w	r3, r3, #2
 8002316:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800231a:	4b07      	ldr	r3, [pc, #28]	@ (8002338 <HAL_MspInit+0x34>)
 800231c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002320:	f003 0302 	and.w	r3, r3, #2
 8002324:	607b      	str	r3, [r7, #4]
 8002326:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 8002328:	2005      	movs	r0, #5
 800232a:	f006 fd29 	bl	8008d80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	58024400 	.word	0x58024400

0800233c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b08c      	sub	sp, #48	@ 0x30
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
 800234c:	605a      	str	r2, [r3, #4]
 800234e:	609a      	str	r2, [r3, #8]
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a39      	ldr	r2, [pc, #228]	@ (8002440 <HAL_ADC_MspInit+0x104>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d133      	bne.n	80023c6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800235e:	4b39      	ldr	r3, [pc, #228]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	3301      	adds	r3, #1
 8002364:	4a37      	ldr	r2, [pc, #220]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 8002366:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8002368:	4b36      	ldr	r3, [pc, #216]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d10e      	bne.n	800238e <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002370:	4b35      	ldr	r3, [pc, #212]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002372:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002376:	4a34      	ldr	r2, [pc, #208]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002378:	f043 0320 	orr.w	r3, r3, #32
 800237c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002380:	4b31      	ldr	r3, [pc, #196]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002382:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002386:	f003 0320 	and.w	r3, r3, #32
 800238a:	61bb      	str	r3, [r7, #24]
 800238c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800238e:	4b2e      	ldr	r3, [pc, #184]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002390:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002394:	4a2c      	ldr	r2, [pc, #176]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002396:	f043 0304 	orr.w	r3, r3, #4
 800239a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800239e:	4b2a      	ldr	r3, [pc, #168]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80023ac:	2330      	movs	r3, #48	@ 0x30
 80023ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023b0:	2303      	movs	r3, #3
 80023b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023b8:	f107 031c 	add.w	r3, r7, #28
 80023bc:	4619      	mov	r1, r3
 80023be:	4823      	ldr	r0, [pc, #140]	@ (800244c <HAL_ADC_MspInit+0x110>)
 80023c0:	f009 f922 	bl	800b608 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80023c4:	e037      	b.n	8002436 <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4a21      	ldr	r2, [pc, #132]	@ (8002450 <HAL_ADC_MspInit+0x114>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d132      	bne.n	8002436 <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80023d0:	4b1c      	ldr	r3, [pc, #112]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	3301      	adds	r3, #1
 80023d6:	4a1b      	ldr	r2, [pc, #108]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80023da:	4b1a      	ldr	r3, [pc, #104]	@ (8002444 <HAL_ADC_MspInit+0x108>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d10e      	bne.n	8002400 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80023e2:	4b19      	ldr	r3, [pc, #100]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80023e8:	4a17      	ldr	r2, [pc, #92]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023ea:	f043 0320 	orr.w	r3, r3, #32
 80023ee:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80023f2:	4b15      	ldr	r3, [pc, #84]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 80023f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80023f8:	f003 0320 	and.w	r3, r3, #32
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002400:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002406:	4a10      	ldr	r2, [pc, #64]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002408:	f043 0301 	orr.w	r3, r3, #1
 800240c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002410:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <HAL_ADC_MspInit+0x10c>)
 8002412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	60fb      	str	r3, [r7, #12]
 800241c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800241e:	23c0      	movs	r3, #192	@ 0xc0
 8002420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002422:	2303      	movs	r3, #3
 8002424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800242a:	f107 031c 	add.w	r3, r7, #28
 800242e:	4619      	mov	r1, r3
 8002430:	4808      	ldr	r0, [pc, #32]	@ (8002454 <HAL_ADC_MspInit+0x118>)
 8002432:	f009 f8e9 	bl	800b608 <HAL_GPIO_Init>
}
 8002436:	bf00      	nop
 8002438:	3730      	adds	r7, #48	@ 0x30
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40022000 	.word	0x40022000
 8002444:	24013904 	.word	0x24013904
 8002448:	58024400 	.word	0x58024400
 800244c:	58020800 	.word	0x58020800
 8002450:	40022100 	.word	0x40022100
 8002454:	58020000 	.word	0x58020000

08002458 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08a      	sub	sp, #40	@ 0x28
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	2200      	movs	r2, #0
 8002466:	601a      	str	r2, [r3, #0]
 8002468:	605a      	str	r2, [r3, #4]
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	60da      	str	r2, [r3, #12]
 800246e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a48      	ldr	r2, [pc, #288]	@ (8002598 <HAL_DAC_MspInit+0x140>)
 8002476:	4293      	cmp	r3, r2
 8002478:	f040 808a 	bne.w	8002590 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800247c:	4b47      	ldr	r3, [pc, #284]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800247e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002482:	4a46      	ldr	r2, [pc, #280]	@ (800259c <HAL_DAC_MspInit+0x144>)
 8002484:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002488:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800248c:	4b43      	ldr	r3, [pc, #268]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800248e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002492:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002496:	613b      	str	r3, [r7, #16]
 8002498:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800249a:	4b40      	ldr	r3, [pc, #256]	@ (800259c <HAL_DAC_MspInit+0x144>)
 800249c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024a0:	4a3e      	ldr	r2, [pc, #248]	@ (800259c <HAL_DAC_MspInit+0x144>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80024aa:	4b3c      	ldr	r3, [pc, #240]	@ (800259c <HAL_DAC_MspInit+0x144>)
 80024ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024b8:	2330      	movs	r3, #48	@ 0x30
 80024ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024bc:	2303      	movs	r3, #3
 80024be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4835      	ldr	r0, [pc, #212]	@ (80025a0 <HAL_DAC_MspInit+0x148>)
 80024cc:	f009 f89c 	bl	800b608 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 80024d0:	4b34      	ldr	r3, [pc, #208]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024d2:	4a35      	ldr	r2, [pc, #212]	@ (80025a8 <HAL_DAC_MspInit+0x150>)
 80024d4:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80024d6:	4b33      	ldr	r3, [pc, #204]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024d8:	2243      	movs	r2, #67	@ 0x43
 80024da:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024dc:	4b31      	ldr	r3, [pc, #196]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024de:	2240      	movs	r2, #64	@ 0x40
 80024e0:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e2:	4b30      	ldr	r3, [pc, #192]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80024e8:	4b2e      	ldr	r3, [pc, #184]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ee:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024f0:	4b2c      	ldr	r3, [pc, #176]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024f2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024f6:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024f8:	4b2a      	ldr	r3, [pc, #168]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 80024fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024fe:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002502:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002506:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002508:	4b26      	ldr	r3, [pc, #152]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 800250a:	2200      	movs	r2, #0
 800250c:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800250e:	4b25      	ldr	r3, [pc, #148]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002510:	2200      	movs	r2, #0
 8002512:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002514:	4823      	ldr	r0, [pc, #140]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002516:	f006 ffa3 	bl	8009460 <HAL_DMA_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 8002520:	f7ff fe48 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a1f      	ldr	r2, [pc, #124]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 8002528:	609a      	str	r2, [r3, #8]
 800252a:	4a1e      	ldr	r2, [pc, #120]	@ (80025a4 <HAL_DAC_MspInit+0x14c>)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Stream1;
 8002530:	4b1e      	ldr	r3, [pc, #120]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002532:	4a1f      	ldr	r2, [pc, #124]	@ (80025b0 <HAL_DAC_MspInit+0x158>)
 8002534:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC2;
 8002536:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002538:	2244      	movs	r2, #68	@ 0x44
 800253a:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800253c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800253e:	2240      	movs	r2, #64	@ 0x40
 8002540:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002542:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002544:	2200      	movs	r2, #0
 8002546:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002548:	4b18      	ldr	r3, [pc, #96]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800254a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800254e:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002550:	4b16      	ldr	r3, [pc, #88]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002552:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002556:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002558:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800255a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800255e:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8002560:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002562:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002566:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002568:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800256a:	2200      	movs	r2, #0
 800256c:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800256e:	4b0f      	ldr	r3, [pc, #60]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002570:	2200      	movs	r2, #0
 8002572:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8002574:	480d      	ldr	r0, [pc, #52]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002576:	f006 ff73 	bl	8009460 <HAL_DMA_Init>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 8002580:	f7ff fe18 	bl	80021b4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	4a09      	ldr	r2, [pc, #36]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 8002588:	60da      	str	r2, [r3, #12]
 800258a:	4a08      	ldr	r2, [pc, #32]	@ (80025ac <HAL_DAC_MspInit+0x154>)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002590:	bf00      	nop
 8002592:	3728      	adds	r7, #40	@ 0x28
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40007400 	.word	0x40007400
 800259c:	58024400 	.word	0x58024400
 80025a0:	58020000 	.word	0x58020000
 80025a4:	2400040c 	.word	0x2400040c
 80025a8:	40020010 	.word	0x40020010
 80025ac:	24000484 	.word	0x24000484
 80025b0:	40020028 	.word	0x40020028

080025b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b0b8      	sub	sp, #224	@ 0xe0
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025cc:	f107 0310 	add.w	r3, r7, #16
 80025d0:	22b8      	movs	r2, #184	@ 0xb8
 80025d2:	2100      	movs	r1, #0
 80025d4:	4618      	mov	r0, r3
 80025d6:	f017 fd64 	bl	801a0a2 <memset>
  if(hi2c->Instance==I2C2)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a27      	ldr	r2, [pc, #156]	@ (800267c <HAL_I2C_MspInit+0xc8>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d146      	bne.n	8002672 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80025e4:	f04f 0208 	mov.w	r2, #8
 80025e8:	f04f 0300 	mov.w	r3, #0
 80025ec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025f6:	f107 0310 	add.w	r3, r7, #16
 80025fa:	4618      	mov	r0, r3
 80025fc:	f00b fd7a 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002606:	f7ff fdd5 	bl	80021b4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800260a:	4b1d      	ldr	r3, [pc, #116]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800260c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002610:	4a1b      	ldr	r2, [pc, #108]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002612:	f043 0302 	orr.w	r3, r3, #2
 8002616:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800261a:	4b19      	ldr	r3, [pc, #100]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800261c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002628:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800262c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002630:	2312      	movs	r3, #18
 8002632:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002636:	2300      	movs	r3, #0
 8002638:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800263c:	2300      	movs	r3, #0
 800263e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002642:	2304      	movs	r3, #4
 8002644:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002648:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800264c:	4619      	mov	r1, r3
 800264e:	480d      	ldr	r0, [pc, #52]	@ (8002684 <HAL_I2C_MspInit+0xd0>)
 8002650:	f008 ffda 	bl	800b608 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002654:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002656:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800265a:	4a09      	ldr	r2, [pc, #36]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 800265c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002660:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002664:	4b06      	ldr	r3, [pc, #24]	@ (8002680 <HAL_I2C_MspInit+0xcc>)
 8002666:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800266a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800266e:	60bb      	str	r3, [r7, #8]
 8002670:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002672:	bf00      	nop
 8002674:	37e0      	adds	r7, #224	@ 0xe0
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40005800 	.word	0x40005800
 8002680:	58024400 	.word	0x58024400
 8002684:	58020400 	.word	0x58020400

08002688 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b0bc      	sub	sp, #240	@ 0xf0
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026a0:	f107 0320 	add.w	r3, r7, #32
 80026a4:	22b8      	movs	r2, #184	@ 0xb8
 80026a6:	2100      	movs	r1, #0
 80026a8:	4618      	mov	r0, r3
 80026aa:	f017 fcfa 	bl	801a0a2 <memset>
  if(hspi->Instance==SPI2)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a72      	ldr	r2, [pc, #456]	@ (800287c <HAL_SPI_MspInit+0x1f4>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d146      	bne.n	8002746 <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80026b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026bc:	f04f 0300 	mov.w	r3, #0
 80026c0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026c8:	f107 0320 	add.w	r3, r7, #32
 80026cc:	4618      	mov	r0, r3
 80026ce:	f00b fd11 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80026d8:	f7ff fd6c 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026dc:	4b68      	ldr	r3, [pc, #416]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026e2:	4a67      	ldr	r2, [pc, #412]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80026e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80026ec:	4b64      	ldr	r3, [pc, #400]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026f6:	61fb      	str	r3, [r7, #28]
 80026f8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026fa:	4b61      	ldr	r3, [pc, #388]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80026fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002700:	4a5f      	ldr	r2, [pc, #380]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002702:	f043 0302 	orr.w	r3, r3, #2
 8002706:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800270a:	4b5d      	ldr	r3, [pc, #372]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800270c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002710:	f003 0302 	and.w	r3, r3, #2
 8002714:	61bb      	str	r3, [r7, #24]
 8002716:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ACCEL_SCK1_Pin|ACCEL_MISO1_Pin|ACCEL_MOSI1_Pin;
 8002718:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800271c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002720:	2302      	movs	r3, #2
 8002722:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002726:	2300      	movs	r3, #0
 8002728:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800272c:	2300      	movs	r3, #0
 800272e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002732:	2305      	movs	r3, #5
 8002734:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002738:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800273c:	4619      	mov	r1, r3
 800273e:	4851      	ldr	r0, [pc, #324]	@ (8002884 <HAL_SPI_MspInit+0x1fc>)
 8002740:	f008 ff62 	bl	800b608 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8002744:	e096      	b.n	8002874 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI3)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a4f      	ldr	r2, [pc, #316]	@ (8002888 <HAL_SPI_MspInit+0x200>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d146      	bne.n	80027de <HAL_SPI_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002750:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002754:	f04f 0300 	mov.w	r3, #0
 8002758:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800275c:	2300      	movs	r3, #0
 800275e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002760:	f107 0320 	add.w	r3, r7, #32
 8002764:	4618      	mov	r0, r3
 8002766:	f00b fcc5 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8002770:	f7ff fd20 	bl	80021b4 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002774:	4b42      	ldr	r3, [pc, #264]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002776:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800277a:	4a41      	ldr	r2, [pc, #260]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800277c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002780:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002784:	4b3e      	ldr	r3, [pc, #248]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002786:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800278a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002792:	4b3b      	ldr	r3, [pc, #236]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002794:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002798:	4a39      	ldr	r2, [pc, #228]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800279a:	f043 0304 	orr.w	r3, r3, #4
 800279e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027a2:	4b37      	ldr	r3, [pc, #220]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 80027a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	613b      	str	r3, [r7, #16]
 80027ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ACCEL_SCK2_Pin|ACCEL_MISO2_Pin|ACCEL_MOSI2_Pin;
 80027b0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80027b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b8:	2302      	movs	r3, #2
 80027ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027be:	2300      	movs	r3, #0
 80027c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027ca:	2306      	movs	r3, #6
 80027cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80027d4:	4619      	mov	r1, r3
 80027d6:	482d      	ldr	r0, [pc, #180]	@ (800288c <HAL_SPI_MspInit+0x204>)
 80027d8:	f008 ff16 	bl	800b608 <HAL_GPIO_Init>
}
 80027dc:	e04a      	b.n	8002874 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI4)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002890 <HAL_SPI_MspInit+0x208>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d145      	bne.n	8002874 <HAL_SPI_MspInit+0x1ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80027e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80027ec:	f04f 0300 	mov.w	r3, #0
 80027f0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80027f4:	2300      	movs	r3, #0
 80027f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027fa:	f107 0320 	add.w	r3, r7, #32
 80027fe:	4618      	mov	r0, r3
 8002800:	f00b fc78 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <HAL_SPI_MspInit+0x186>
      Error_Handler();
 800280a:	f7ff fcd3 	bl	80021b4 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800280e:	4b1c      	ldr	r3, [pc, #112]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002810:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002814:	4a1a      	ldr	r2, [pc, #104]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002816:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800281a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800281e:	4b18      	ldr	r3, [pc, #96]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002820:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002824:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800282c:	4b14      	ldr	r3, [pc, #80]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800282e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002832:	4a13      	ldr	r2, [pc, #76]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 8002834:	f043 0310 	orr.w	r3, r3, #16
 8002838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800283c:	4b10      	ldr	r3, [pc, #64]	@ (8002880 <HAL_SPI_MspInit+0x1f8>)
 800283e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002842:	f003 0310 	and.w	r3, r3, #16
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ACCEL_SCK3_Pin|ACCEL_MISO3_Pin|ACCEL_MOSI3_Pin;
 800284a:	2364      	movs	r3, #100	@ 0x64
 800284c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002850:	2302      	movs	r3, #2
 8002852:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002856:	2300      	movs	r3, #0
 8002858:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800285c:	2300      	movs	r3, #0
 800285e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002862:	2305      	movs	r3, #5
 8002864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002868:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800286c:	4619      	mov	r1, r3
 800286e:	4809      	ldr	r0, [pc, #36]	@ (8002894 <HAL_SPI_MspInit+0x20c>)
 8002870:	f008 feca 	bl	800b608 <HAL_GPIO_Init>
}
 8002874:	bf00      	nop
 8002876:	37f0      	adds	r7, #240	@ 0xf0
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40003800 	.word	0x40003800
 8002880:	58024400 	.word	0x58024400
 8002884:	58020400 	.word	0x58020400
 8002888:	40003c00 	.word	0x40003c00
 800288c:	58020800 	.word	0x58020800
 8002890:	40013400 	.word	0x40013400
 8002894:	58021000 	.word	0x58021000

08002898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b086      	sub	sp, #24
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a45      	ldr	r2, [pc, #276]	@ (80029bc <HAL_TIM_Base_MspInit+0x124>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d10f      	bne.n	80028ca <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80028aa:	4b45      	ldr	r3, [pc, #276]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028b0:	4a43      	ldr	r2, [pc, #268]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80028ba:	4b41      	ldr	r3, [pc, #260]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	617b      	str	r3, [r7, #20]
 80028c6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80028c8:	e074      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM2)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028d2:	d10f      	bne.n	80028f4 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028d4:	4b3a      	ldr	r3, [pc, #232]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028da:	4a39      	ldr	r2, [pc, #228]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028e4:	4b36      	ldr	r3, [pc, #216]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 80028e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	613b      	str	r3, [r7, #16]
 80028f0:	693b      	ldr	r3, [r7, #16]
}
 80028f2:	e05f      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM3)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a32      	ldr	r2, [pc, #200]	@ (80029c4 <HAL_TIM_Base_MspInit+0x12c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d117      	bne.n	800292e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028fe:	4b30      	ldr	r3, [pc, #192]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002900:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002904:	4a2e      	ldr	r2, [pc, #184]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002906:	f043 0302 	orr.w	r3, r3, #2
 800290a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800290e:	4b2c      	ldr	r3, [pc, #176]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002910:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 1);
 800291c:	2201      	movs	r2, #1
 800291e:	2101      	movs	r1, #1
 8002920:	201d      	movs	r0, #29
 8002922:	f006 fa38 	bl	8008d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002926:	201d      	movs	r0, #29
 8002928:	f006 fa4f 	bl	8008dca <HAL_NVIC_EnableIRQ>
}
 800292c:	e042      	b.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM4)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a25      	ldr	r2, [pc, #148]	@ (80029c8 <HAL_TIM_Base_MspInit+0x130>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d13d      	bne.n	80029b4 <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002938:	4b21      	ldr	r3, [pc, #132]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 800293a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800293e:	4a20      	ldr	r2, [pc, #128]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 8002940:	f043 0304 	orr.w	r3, r3, #4
 8002944:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002948:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <HAL_TIM_Base_MspInit+0x128>)
 800294a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	60bb      	str	r3, [r7, #8]
 8002954:	68bb      	ldr	r3, [r7, #8]
    hdma_tim4_ch1.Instance = DMA1_Stream2;
 8002956:	4b1d      	ldr	r3, [pc, #116]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002958:	4a1d      	ldr	r2, [pc, #116]	@ (80029d0 <HAL_TIM_Base_MspInit+0x138>)
 800295a:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Request = DMA_REQUEST_TIM4_CH1;
 800295c:	4b1b      	ldr	r3, [pc, #108]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800295e:	221d      	movs	r2, #29
 8002960:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002962:	4b1a      	ldr	r3, [pc, #104]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002964:	2240      	movs	r2, #64	@ 0x40
 8002966:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002968:	4b18      	ldr	r3, [pc, #96]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800296a:	2200      	movs	r2, #0
 800296c:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800296e:	4b17      	ldr	r3, [pc, #92]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002970:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002974:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002976:	4b15      	ldr	r3, [pc, #84]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002978:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800297c:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800297e:	4b13      	ldr	r3, [pc, #76]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002980:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002984:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 8002986:	4b11      	ldr	r3, [pc, #68]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002988:	2200      	movs	r2, #0
 800298a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800298c:	4b0f      	ldr	r3, [pc, #60]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800298e:	2200      	movs	r2, #0
 8002990:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002992:	4b0e      	ldr	r3, [pc, #56]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 8002994:	2200      	movs	r2, #0
 8002996:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 8002998:	480c      	ldr	r0, [pc, #48]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 800299a:	f006 fd61 	bl	8009460 <HAL_DMA_Init>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <HAL_TIM_Base_MspInit+0x110>
      Error_Handler();
 80029a4:	f7ff fc06 	bl	80021b4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a08      	ldr	r2, [pc, #32]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 80029ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80029ae:	4a07      	ldr	r2, [pc, #28]	@ (80029cc <HAL_TIM_Base_MspInit+0x134>)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80029b4:	bf00      	nop
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40010000 	.word	0x40010000
 80029c0:	58024400 	.word	0x58024400
 80029c4:	40000400 	.word	0x40000400
 80029c8:	40000800 	.word	0x40000800
 80029cc:	24000818 	.word	0x24000818
 80029d0:	40020040 	.word	0x40020040

080029d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b08a      	sub	sp, #40	@ 0x28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029dc:	f107 0314 	add.w	r3, r7, #20
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]
 80029e4:	605a      	str	r2, [r3, #4]
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	60da      	str	r2, [r3, #12]
 80029ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a26      	ldr	r2, [pc, #152]	@ (8002a8c <HAL_TIM_MspPostInit+0xb8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d120      	bne.n	8002a38 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f6:	4b26      	ldr	r3, [pc, #152]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 80029f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029fc:	4a24      	ldr	r2, [pc, #144]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 80029fe:	f043 0304 	orr.w	r3, r3, #4
 8002a02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a06:	4b22      	ldr	r3, [pc, #136]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_STROBE_1_Pin|LED_STROBE_2_Pin|LED_STROBE_3_Pin;
 8002a14:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002a18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a22:	2300      	movs	r3, #0
 8002a24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a26:	2302      	movs	r3, #2
 8002a28:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4818      	ldr	r0, [pc, #96]	@ (8002a94 <HAL_TIM_MspPostInit+0xc0>)
 8002a32:	f008 fde9 	bl	800b608 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002a36:	e024      	b.n	8002a82 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a16      	ldr	r2, [pc, #88]	@ (8002a98 <HAL_TIM_MspPostInit+0xc4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d11f      	bne.n	8002a82 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a42:	4b13      	ldr	r3, [pc, #76]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a48:	4a11      	ldr	r2, [pc, #68]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a4a:	f043 0308 	orr.w	r3, r3, #8
 8002a4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002a52:	4b0f      	ldr	r3, [pc, #60]	@ (8002a90 <HAL_TIM_MspPostInit+0xbc>)
 8002a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_ACCEL_Pin;
 8002a60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a66:	2302      	movs	r3, #2
 8002a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a72:	2302      	movs	r3, #2
 8002a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8002a76:	f107 0314 	add.w	r3, r7, #20
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	4807      	ldr	r0, [pc, #28]	@ (8002a9c <HAL_TIM_MspPostInit+0xc8>)
 8002a7e:	f008 fdc3 	bl	800b608 <HAL_GPIO_Init>
}
 8002a82:	bf00      	nop
 8002a84:	3728      	adds	r7, #40	@ 0x28
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40000400 	.word	0x40000400
 8002a90:	58024400 	.word	0x58024400
 8002a94:	58020800 	.word	0x58020800
 8002a98:	40000800 	.word	0x40000800
 8002a9c:	58020c00 	.word	0x58020c00

08002aa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b0ba      	sub	sp, #232	@ 0xe8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	605a      	str	r2, [r3, #4]
 8002ab2:	609a      	str	r2, [r3, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
 8002ab6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ab8:	f107 0318 	add.w	r3, r7, #24
 8002abc:	22b8      	movs	r2, #184	@ 0xb8
 8002abe:	2100      	movs	r1, #0
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f017 faee 	bl	801a0a2 <memset>
  if(huart->Instance==UART7)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a4d      	ldr	r2, [pc, #308]	@ (8002c00 <HAL_UART_MspInit+0x160>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d147      	bne.n	8002b60 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8002ad0:	f04f 0202 	mov.w	r2, #2
 8002ad4:	f04f 0300 	mov.w	r3, #0
 8002ad8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002adc:	2300      	movs	r3, #0
 8002ade:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ae2:	f107 0318 	add.w	r3, r7, #24
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f00b fb04 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002af2:	f7ff fb5f 	bl	80021b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002af6:	4b43      	ldr	r3, [pc, #268]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002af8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002afc:	4a41      	ldr	r2, [pc, #260]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002afe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002b06:	4b3f      	ldr	r3, [pc, #252]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002b0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002b10:	617b      	str	r3, [r7, #20]
 8002b12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b1a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b1c:	f043 0310 	orr.w	r3, r3, #16
 8002b20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b24:	4b37      	ldr	r3, [pc, #220]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b2a:	f003 0310 	and.w	r3, r3, #16
 8002b2e:	613b      	str	r3, [r7, #16]
 8002b30:	693b      	ldr	r3, [r7, #16]
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    PE9     ------> UART7_RTS
    PE10     ------> UART7_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002b32:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002b36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b3a:	2302      	movs	r3, #2
 8002b3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b46:	2300      	movs	r3, #0
 8002b48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8002b4c:	2307      	movs	r3, #7
 8002b4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002b52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002b56:	4619      	mov	r1, r3
 8002b58:	482b      	ldr	r0, [pc, #172]	@ (8002c08 <HAL_UART_MspInit+0x168>)
 8002b5a:	f008 fd55 	bl	800b608 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002b5e:	e04a      	b.n	8002bf6 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a29      	ldr	r2, [pc, #164]	@ (8002c0c <HAL_UART_MspInit+0x16c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d145      	bne.n	8002bf6 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b6a:	f04f 0201 	mov.w	r2, #1
 8002b6e:	f04f 0300 	mov.w	r3, #0
 8002b72:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002b76:	2300      	movs	r3, #0
 8002b78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b7c:	f107 0318 	add.w	r3, r7, #24
 8002b80:	4618      	mov	r0, r3
 8002b82:	f00b fab7 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002b8c:	f7ff fb12 	bl	80021b4 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b90:	4b1c      	ldr	r3, [pc, #112]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b96:	4a1b      	ldr	r2, [pc, #108]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002b98:	f043 0310 	orr.w	r3, r3, #16
 8002b9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002ba0:	4b18      	ldr	r3, [pc, #96]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002ba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	60fb      	str	r3, [r7, #12]
 8002bac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bb4:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bb6:	f043 0302 	orr.w	r3, r3, #2
 8002bba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bbe:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <HAL_UART_MspInit+0x164>)
 8002bc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bc4:	f003 0302 	and.w	r3, r3, #2
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002bcc:	23c0      	movs	r3, #192	@ 0xc0
 8002bce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bde:	2300      	movs	r3, #0
 8002be0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002be4:	2307      	movs	r3, #7
 8002be6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bea:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002bee:	4619      	mov	r1, r3
 8002bf0:	4807      	ldr	r0, [pc, #28]	@ (8002c10 <HAL_UART_MspInit+0x170>)
 8002bf2:	f008 fd09 	bl	800b608 <HAL_GPIO_Init>
}
 8002bf6:	bf00      	nop
 8002bf8:	37e8      	adds	r7, #232	@ 0xe8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40007800 	.word	0x40007800
 8002c04:	58024400 	.word	0x58024400
 8002c08:	58021000 	.word	0x58021000
 8002c0c:	40011000 	.word	0x40011000
 8002c10:	58020400 	.word	0x58020400

08002c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002c18:	bf00      	nop
 8002c1a:	e7fd      	b.n	8002c18 <NMI_Handler+0x4>

08002c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <HardFault_Handler+0x4>

08002c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c28:	bf00      	nop
 8002c2a:	e7fd      	b.n	8002c28 <MemManage_Handler+0x4>

08002c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c30:	bf00      	nop
 8002c32:	e7fd      	b.n	8002c30 <BusFault_Handler+0x4>

08002c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	bf00      	nop
 8002c3a:	e7fd      	b.n	8002c38 <UsageFault_Handler+0x4>

08002c3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4e:	bf00      	nop
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c6a:	f004 fc01 	bl	8007470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA2_Pin);
 8002c76:	2002      	movs	r0, #2
 8002c78:	f008 fe9f 	bl	800b9ba <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB2_Pin);
 8002c84:	2004      	movs	r0, #4
 8002c86:	f008 fe98 	bl	800b9ba <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA3_Pin);
 8002c92:	2008      	movs	r0, #8
 8002c94:	f008 fe91 	bl	800b9ba <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002c98:	bf00      	nop
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002ca0:	4802      	ldr	r0, [pc, #8]	@ (8002cac <DMA1_Stream0_IRQHandler+0x10>)
 8002ca2:	f007 f99f 	bl	8009fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	2400040c 	.word	0x2400040c

08002cb0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8002cb4:	4802      	ldr	r0, [pc, #8]	@ (8002cc0 <DMA1_Stream1_IRQHandler+0x10>)
 8002cb6:	f007 f995 	bl	8009fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	24000484 	.word	0x24000484

08002cc4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002cc8:	4802      	ldr	r0, [pc, #8]	@ (8002cd4 <DMA1_Stream2_IRQHandler+0x10>)
 8002cca:	f007 f98b 	bl	8009fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002cce:	bf00      	nop
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	24000818 	.word	0x24000818

08002cd8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA1_Pin);
 8002cdc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002ce0:	f008 fe6b 	bl	800b9ba <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB1_Pin);
 8002ce4:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002ce8:	f008 fe67 	bl	800b9ba <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002cf4:	4802      	ldr	r0, [pc, #8]	@ (8002d00 <TIM3_IRQHandler+0x10>)
 8002cf6:	f00f fabb 	bl	8012270 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002cfa:	bf00      	nop
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	24000780 	.word	0x24000780

08002d04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB3_Pin);
 8002d08:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002d0c:	f008 fe55 	bl	800b9ba <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d10:	bf00      	nop
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002d18:	4802      	ldr	r0, [pc, #8]	@ (8002d24 <OTG_HS_IRQHandler+0x10>)
 8002d1a:	f009 f8dd 	bl	800bed8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002d1e:	bf00      	nop
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	2401c5f4 	.word	0x2401c5f4

08002d28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  return 1;
 8002d2c:	2301      	movs	r3, #1
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <_kill>:

int _kill(int pid, int sig)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d42:	f017 fa1f 	bl	801a184 <__errno>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2216      	movs	r2, #22
 8002d4a:	601a      	str	r2, [r3, #0]
  return -1;
 8002d4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3708      	adds	r7, #8
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}

08002d58 <_exit>:

void _exit (int status)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b082      	sub	sp, #8
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d60:	f04f 31ff 	mov.w	r1, #4294967295
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f7ff ffe7 	bl	8002d38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d6a:	bf00      	nop
 8002d6c:	e7fd      	b.n	8002d6a <_exit+0x12>

08002d6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d6e:	b580      	push	{r7, lr}
 8002d70:	b086      	sub	sp, #24
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	60f8      	str	r0, [r7, #12]
 8002d76:	60b9      	str	r1, [r7, #8]
 8002d78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	e00a      	b.n	8002d96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d80:	f3af 8000 	nop.w
 8002d84:	4601      	mov	r1, r0
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	1c5a      	adds	r2, r3, #1
 8002d8a:	60ba      	str	r2, [r7, #8]
 8002d8c:	b2ca      	uxtb	r2, r1
 8002d8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	3301      	adds	r3, #1
 8002d94:	617b      	str	r3, [r7, #20]
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	dbf0      	blt.n	8002d80 <_read+0x12>
  }

  return len;
 8002d9e:	687b      	ldr	r3, [r7, #4]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b086      	sub	sp, #24
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db4:	2300      	movs	r3, #0
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	e009      	b.n	8002dce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dba:	68bb      	ldr	r3, [r7, #8]
 8002dbc:	1c5a      	adds	r2, r3, #1
 8002dbe:	60ba      	str	r2, [r7, #8]
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	3301      	adds	r3, #1
 8002dcc:	617b      	str	r3, [r7, #20]
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	dbf1      	blt.n	8002dba <_write+0x12>
  }
  return len;
 8002dd6:	687b      	ldr	r3, [r7, #4]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <_close>:

int _close(int file)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002de8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e08:	605a      	str	r2, [r3, #4]
  return 0;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <_isatty>:

int _isatty(int file)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e20:	2301      	movs	r3, #1
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	370c      	adds	r7, #12
 8002e26:	46bd      	mov	sp, r7
 8002e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2c:	4770      	bx	lr

08002e2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b085      	sub	sp, #20
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	60f8      	str	r0, [r7, #12]
 8002e36:	60b9      	str	r1, [r7, #8]
 8002e38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e50:	4a14      	ldr	r2, [pc, #80]	@ (8002ea4 <_sbrk+0x5c>)
 8002e52:	4b15      	ldr	r3, [pc, #84]	@ (8002ea8 <_sbrk+0x60>)
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e5c:	4b13      	ldr	r3, [pc, #76]	@ (8002eac <_sbrk+0x64>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d102      	bne.n	8002e6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e64:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <_sbrk+0x64>)
 8002e66:	4a12      	ldr	r2, [pc, #72]	@ (8002eb0 <_sbrk+0x68>)
 8002e68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e6a:	4b10      	ldr	r3, [pc, #64]	@ (8002eac <_sbrk+0x64>)
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4413      	add	r3, r2
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d207      	bcs.n	8002e88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e78:	f017 f984 	bl	801a184 <__errno>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	220c      	movs	r2, #12
 8002e80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e82:	f04f 33ff 	mov.w	r3, #4294967295
 8002e86:	e009      	b.n	8002e9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e88:	4b08      	ldr	r3, [pc, #32]	@ (8002eac <_sbrk+0x64>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e8e:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <_sbrk+0x64>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	4a05      	ldr	r2, [pc, #20]	@ (8002eac <_sbrk+0x64>)
 8002e98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3718      	adds	r7, #24
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	24050000 	.word	0x24050000
 8002ea8:	00003200 	.word	0x00003200
 8002eac:	24013908 	.word	0x24013908
 8002eb0:	2401ce48 	.word	0x2401ce48

08002eb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002eb8:	4b32      	ldr	r3, [pc, #200]	@ (8002f84 <SystemInit+0xd0>)
 8002eba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ebe:	4a31      	ldr	r2, [pc, #196]	@ (8002f84 <SystemInit+0xd0>)
 8002ec0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ec4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ec8:	4b2f      	ldr	r3, [pc, #188]	@ (8002f88 <SystemInit+0xd4>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 030f 	and.w	r3, r3, #15
 8002ed0:	2b06      	cmp	r3, #6
 8002ed2:	d807      	bhi.n	8002ee4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f88 <SystemInit+0xd4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 030f 	bic.w	r3, r3, #15
 8002edc:	4a2a      	ldr	r2, [pc, #168]	@ (8002f88 <SystemInit+0xd4>)
 8002ede:	f043 0307 	orr.w	r3, r3, #7
 8002ee2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002ee4:	4b29      	ldr	r3, [pc, #164]	@ (8002f8c <SystemInit+0xd8>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a28      	ldr	r2, [pc, #160]	@ (8002f8c <SystemInit+0xd8>)
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002ef0:	4b26      	ldr	r3, [pc, #152]	@ (8002f8c <SystemInit+0xd8>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002ef6:	4b25      	ldr	r3, [pc, #148]	@ (8002f8c <SystemInit+0xd8>)
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	4924      	ldr	r1, [pc, #144]	@ (8002f8c <SystemInit+0xd8>)
 8002efc:	4b24      	ldr	r3, [pc, #144]	@ (8002f90 <SystemInit+0xdc>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002f02:	4b21      	ldr	r3, [pc, #132]	@ (8002f88 <SystemInit+0xd4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d007      	beq.n	8002f1e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8002f88 <SystemInit+0xd4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 030f 	bic.w	r3, r3, #15
 8002f16:	4a1c      	ldr	r2, [pc, #112]	@ (8002f88 <SystemInit+0xd4>)
 8002f18:	f043 0307 	orr.w	r3, r3, #7
 8002f1c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002f8c <SystemInit+0xd8>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002f24:	4b19      	ldr	r3, [pc, #100]	@ (8002f8c <SystemInit+0xd8>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	@ (8002f8c <SystemInit+0xd8>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002f30:	4b16      	ldr	r3, [pc, #88]	@ (8002f8c <SystemInit+0xd8>)
 8002f32:	4a18      	ldr	r2, [pc, #96]	@ (8002f94 <SystemInit+0xe0>)
 8002f34:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002f36:	4b15      	ldr	r3, [pc, #84]	@ (8002f8c <SystemInit+0xd8>)
 8002f38:	4a17      	ldr	r2, [pc, #92]	@ (8002f98 <SystemInit+0xe4>)
 8002f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002f3c:	4b13      	ldr	r3, [pc, #76]	@ (8002f8c <SystemInit+0xd8>)
 8002f3e:	4a17      	ldr	r2, [pc, #92]	@ (8002f9c <SystemInit+0xe8>)
 8002f40:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002f42:	4b12      	ldr	r3, [pc, #72]	@ (8002f8c <SystemInit+0xd8>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002f48:	4b10      	ldr	r3, [pc, #64]	@ (8002f8c <SystemInit+0xd8>)
 8002f4a:	4a14      	ldr	r2, [pc, #80]	@ (8002f9c <SystemInit+0xe8>)
 8002f4c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f8c <SystemInit+0xd8>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002f54:	4b0d      	ldr	r3, [pc, #52]	@ (8002f8c <SystemInit+0xd8>)
 8002f56:	4a11      	ldr	r2, [pc, #68]	@ (8002f9c <SystemInit+0xe8>)
 8002f58:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f8c <SystemInit+0xd8>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f60:	4b0a      	ldr	r3, [pc, #40]	@ (8002f8c <SystemInit+0xd8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a09      	ldr	r2, [pc, #36]	@ (8002f8c <SystemInit+0xd8>)
 8002f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f6c:	4b07      	ldr	r3, [pc, #28]	@ (8002f8c <SystemInit+0xd8>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f72:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa0 <SystemInit+0xec>)
 8002f74:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002f78:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002f7a:	bf00      	nop
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	e000ed00 	.word	0xe000ed00
 8002f88:	52002000 	.word	0x52002000
 8002f8c:	58024400 	.word	0x58024400
 8002f90:	eaf6ed7f 	.word	0xeaf6ed7f
 8002f94:	02020200 	.word	0x02020200
 8002f98:	01ff0000 	.word	0x01ff0000
 8002f9c:	01010280 	.word	0x01010280
 8002fa0:	52004000 	.word	0x52004000

08002fa4 <FindClosest>:
 */

#include "util.h"

uint32_t FindClosest(const uint32_t* arr, uint32_t len, uint32_t target)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b089      	sub	sp, #36	@ 0x24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	60f8      	str	r0, [r7, #12]
 8002fac:	60b9      	str	r1, [r7, #8]
 8002fae:	607a      	str	r2, [r7, #4]
	uint32_t min_diff = 0xFFFFFFFF;
 8002fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb4:	61fb      	str	r3, [r7, #28]
	uint32_t closest_value = arr[0];
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	61bb      	str	r3, [r7, #24]

	for (uint32_t i = 0; i < len; i++)
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	617b      	str	r3, [r7, #20]
 8002fc0:	e019      	b.n	8002ff6 <FindClosest+0x52>
	{
		uint32_t diff = abs(arr[i] - target);
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4413      	add	r3, r2
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	1ad3      	subs	r3, r2, r3
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	bfb8      	it	lt
 8002fd4:	425b      	neglt	r3, r3
 8002fd6:	613b      	str	r3, [r7, #16]

		if (diff < min_diff)
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d207      	bcs.n	8002ff0 <FindClosest+0x4c>
		{
			min_diff = diff;
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	61fb      	str	r3, [r7, #28]
			closest_value = arr[i];
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4413      	add	r3, r2
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < len; i++)
 8002ff0:	697b      	ldr	r3, [r7, #20]
 8002ff2:	3301      	adds	r3, #1
 8002ff4:	617b      	str	r3, [r7, #20]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d3e1      	bcc.n	8002fc2 <FindClosest+0x1e>
		}
	}

	return closest_value;
 8002ffe:	69bb      	ldr	r3, [r7, #24]
}
 8003000:	4618      	mov	r0, r3
 8003002:	3724      	adds	r7, #36	@ 0x24
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <VibeCheck_Init>:
		TIM_HandleTypeDef* htim_rgb,
		volatile uint32_t* time_micros,
		SPI_HandleTypeDef* hspi_accel0,
		SPI_HandleTypeDef* hspi_accel1,
		SPI_HandleTypeDef* hspi_accel2)
{
 800300c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800300e:	b0e5      	sub	sp, #404	@ 0x194
 8003010:	af10      	add	r7, sp, #64	@ 0x40
 8003012:	f507 74a8 	add.w	r4, r7, #336	@ 0x150
 8003016:	f5a4 749e 	sub.w	r4, r4, #316	@ 0x13c
 800301a:	6020      	str	r0, [r4, #0]
 800301c:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003020:	f5a0 70a0 	sub.w	r0, r0, #320	@ 0x140
 8003024:	6001      	str	r1, [r0, #0]
 8003026:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800302a:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 800302e:	600a      	str	r2, [r1, #0]
 8003030:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003034:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8003038:	6013      	str	r3, [r2, #0]

	HAL_Delay(10);  /* wait for steady power so the RGB LEDs don't get into a weird state */
 800303a:	200a      	movs	r0, #10
 800303c:	f004 fa38 	bl	80074b0 <HAL_Delay>

	VibeCheckShell_Init(&vc->shell);  /* the shell is linked to the USB middle-ware in usbd_cdc_if.c */
 8003040:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003044:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4618      	mov	r0, r3
 800304c:	f002 fa56 	bl	80054fc <VibeCheckShell_Init>

	VibeCheckShell_InputHandler strobe_cmd = {
 8003050:	4ac6      	ldr	r2, [pc, #792]	@ (800336c <VibeCheck_Init+0x360>)
 8003052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003056:	6810      	ldr	r0, [r2, #0]
 8003058:	6018      	str	r0, [r3, #0]
 800305a:	8891      	ldrh	r1, [r2, #4]
 800305c:	7992      	ldrb	r2, [r2, #6]
 800305e:	8099      	strh	r1, [r3, #4]
 8003060:	719a      	strb	r2, [r3, #6]
 8003062:	f207 130f 	addw	r3, r7, #271	@ 0x10f
 8003066:	2239      	movs	r2, #57	@ 0x39
 8003068:	2100      	movs	r1, #0
 800306a:	4618      	mov	r0, r3
 800306c:	f017 f819 	bl	801a0a2 <memset>
 8003070:	4bbf      	ldr	r3, [pc, #764]	@ (8003370 <VibeCheck_Init+0x364>)
 8003072:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			.name = "strobe",
			.execute = VibeCheckStrobeCMD_Execute,
			.obj = &vc->strobe
 8003076:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800307a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	4bbc      	ldr	r3, [pc, #752]	@ (8003374 <VibeCheck_Init+0x368>)
 8003082:	4413      	add	r3, r2
	VibeCheckShell_InputHandler strobe_cmd = {
 8003084:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	};

	VibeCheckShell_InputHandler wavegen_cmd = {
 8003088:	4abb      	ldr	r2, [pc, #748]	@ (8003378 <VibeCheck_Init+0x36c>)
 800308a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800308e:	6810      	ldr	r0, [r2, #0]
 8003090:	6851      	ldr	r1, [r2, #4]
 8003092:	c303      	stmia	r3!, {r0, r1}
 8003094:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 8003098:	2238      	movs	r2, #56	@ 0x38
 800309a:	2100      	movs	r1, #0
 800309c:	4618      	mov	r0, r3
 800309e:	f017 f800 	bl	801a0a2 <memset>
 80030a2:	4bb6      	ldr	r3, [pc, #728]	@ (800337c <VibeCheck_Init+0x370>)
 80030a4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			.name = "wavegen",
			.execute = VibeCheckWaveGenCMD_Execute,
			.obj = &vc->wavegen
 80030a8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030ac:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	4bb3      	ldr	r3, [pc, #716]	@ (8003380 <VibeCheck_Init+0x374>)
 80030b4:	4413      	add	r3, r2
	VibeCheckShell_InputHandler wavegen_cmd = {
 80030b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	};

	VibeCheckShell_InputHandler rgb_cmd = {
 80030ba:	4bb2      	ldr	r3, [pc, #712]	@ (8003384 <VibeCheck_Init+0x378>)
 80030bc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030be:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80030c2:	223c      	movs	r2, #60	@ 0x3c
 80030c4:	2100      	movs	r1, #0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f016 ffeb 	bl	801a0a2 <memset>
 80030cc:	4bae      	ldr	r3, [pc, #696]	@ (8003388 <VibeCheck_Init+0x37c>)
 80030ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			.name = "rgb",
			.execute = VibeCheckRGBCMD_Execute,
			.obj = &vc->rgb
 80030d2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030d6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4bab      	ldr	r3, [pc, #684]	@ (800338c <VibeCheck_Init+0x380>)
 80030de:	4413      	add	r3, r2
	VibeCheckShell_InputHandler rgb_cmd = {
 80030e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	};

	VibeCheckShell_InputHandler sensor_cmd = {
 80030e4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030e8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80030ec:	4aa8      	ldr	r2, [pc, #672]	@ (8003390 <VibeCheck_Init+0x384>)
 80030ee:	460b      	mov	r3, r1
 80030f0:	6810      	ldr	r0, [r2, #0]
 80030f2:	6018      	str	r0, [r3, #0]
 80030f4:	8890      	ldrh	r0, [r2, #4]
 80030f6:	7992      	ldrb	r2, [r2, #6]
 80030f8:	8098      	strh	r0, [r3, #4]
 80030fa:	719a      	strb	r2, [r3, #6]
 80030fc:	1dcb      	adds	r3, r1, #7
 80030fe:	2239      	movs	r2, #57	@ 0x39
 8003100:	2100      	movs	r1, #0
 8003102:	4618      	mov	r0, r3
 8003104:	f016 ffcd 	bl	801a0a2 <memset>
 8003108:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800310c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003110:	4aa0      	ldr	r2, [pc, #640]	@ (8003394 <VibeCheck_Init+0x388>)
 8003112:	641a      	str	r2, [r3, #64]	@ 0x40
			.name = "sensor",
			.execute = VibeCheckSensorCMD_Execute,
			.obj = &vc->sensor
 8003114:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003118:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	4b9e      	ldr	r3, [pc, #632]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003120:	4413      	add	r3, r2
	VibeCheckShell_InputHandler sensor_cmd = {
 8003122:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003126:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 800312a:	6453      	str	r3, [r2, #68]	@ 0x44
	};

	VibeCheckShell_RegisterInputHandler(&vc->shell, strobe_cmd);
 800312c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003130:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003134:	681e      	ldr	r6, [r3, #0]
 8003136:	466d      	mov	r5, sp
 8003138:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 800313c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800313e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003140:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003142:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003144:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003146:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003148:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800314c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003154:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003156:	4630      	mov	r0, r6
 8003158:	f002 fb36 	bl	80057c8 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, wavegen_cmd);
 800315c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003160:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003164:	681e      	ldr	r6, [r3, #0]
 8003166:	466d      	mov	r5, sp
 8003168:	f107 04cc 	add.w	r4, r7, #204	@ 0xcc
 800316c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800316e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003170:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003172:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003174:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003176:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003178:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800317c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003180:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8003184:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003186:	4630      	mov	r0, r6
 8003188:	f002 fb1e 	bl	80057c8 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, rgb_cmd);
 800318c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003190:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003194:	681e      	ldr	r6, [r3, #0]
 8003196:	466d      	mov	r5, sp
 8003198:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 800319c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800319e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031ac:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031b0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80031b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031b6:	4630      	mov	r0, r6
 80031b8:	f002 fb06 	bl	80057c8 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, sensor_cmd);
 80031bc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031c0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	607b      	str	r3, [r7, #4]
 80031c8:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031cc:	f5a3 7690 	sub.w	r6, r3, #288	@ 0x120
 80031d0:	466d      	mov	r5, sp
 80031d2:	f106 040c 	add.w	r4, r6, #12
 80031d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031d8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031da:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031dc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031e2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031e6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031ea:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f002 faea 	bl	80057c8 <VibeCheckShell_RegisterInputHandler>

	VibeCheckShell_OutputHandler wavegen_sender = {
 80031f4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031f8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80031fc:	4a67      	ldr	r2, [pc, #412]	@ (800339c <VibeCheck_Init+0x390>)
 80031fe:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckWaveGenSender_Execute,
			.obj = &vc->wavegen
 8003200:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003204:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	4b5d      	ldr	r3, [pc, #372]	@ (8003380 <VibeCheck_Init+0x374>)
 800320c:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler wavegen_sender = {
 800320e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003212:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8003216:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_data_sender = {
 8003218:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800321c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003220:	4a5f      	ldr	r2, [pc, #380]	@ (80033a0 <VibeCheck_Init+0x394>)
 8003222:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Data_Execute,
			.obj = &vc->sensor
 8003224:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003228:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	4b5a      	ldr	r3, [pc, #360]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003230:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_data_sender = {
 8003232:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003236:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800323a:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_status_sender = {
 800323c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003240:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003244:	4a57      	ldr	r2, [pc, #348]	@ (80033a4 <VibeCheck_Init+0x398>)
 8003246:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Status_Execute,
			.obj = &vc->sensor
 8003248:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800324c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	4b51      	ldr	r3, [pc, #324]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003254:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_status_sender = {
 8003256:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800325a:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 800325e:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_RegisterOutputHandler(&vc->shell, wavegen_sender);
 8003260:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003264:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003268:	6818      	ldr	r0, [r3, #0]
 800326a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800326e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003272:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003276:	f002 fadb 	bl	8005830 <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_data_sender);
 800327a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800327e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003282:	6818      	ldr	r0, [r3, #0]
 8003284:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003288:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800328c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003290:	f002 face 	bl	8005830 <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_status_sender);
 8003294:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003298:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032a2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032a6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80032aa:	f002 fac1 	bl	8005830 <VibeCheckShell_RegisterOutputHandler>

	VibeCheckStrobe_Init(&vc->strobe, htim_strobe);
 80032ae:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032b2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	4b2e      	ldr	r3, [pc, #184]	@ (8003374 <VibeCheck_Init+0x368>)
 80032ba:	4413      	add	r3, r2
 80032bc:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032c0:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80032c4:	6811      	ldr	r1, [r2, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f002 fd78 	bl	8005dbc <VibeCheckStrobe_Init>
	VibeCheckWaveGen_Init(&vc->wavegen, hdac_wavegen, htim_wavegen);
 80032cc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032d0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003380 <VibeCheck_Init+0x374>)
 80032d8:	4413      	add	r3, r2
 80032da:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032de:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 80032e2:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 80032e6:	f5a1 71a4 	sub.w	r1, r1, #328	@ 0x148
 80032ea:	6812      	ldr	r2, [r2, #0]
 80032ec:	6809      	ldr	r1, [r1, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f003 fab8 	bl	8006864 <VibeCheckWaveGen_Init>
	VibeCheckRGB_Init(&vc->rgb, htim_rgb);
 80032f4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	4b23      	ldr	r3, [pc, #140]	@ (800338c <VibeCheck_Init+0x380>)
 8003300:	4413      	add	r3, r2
 8003302:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 8003306:	4618      	mov	r0, r3
 8003308:	f000 faf4 	bl	80038f4 <VibeCheckRGB_Init>
	VibeCheckRGB_SetBaseSequence(&vc->rgb, base_sequence_times, base_sequence_colors, base_sequence_len);
 800330c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003310:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	481d      	ldr	r0, [pc, #116]	@ (800338c <VibeCheck_Init+0x380>)
 8003318:	4418      	add	r0, r3
 800331a:	2310      	movs	r3, #16
 800331c:	4a22      	ldr	r2, [pc, #136]	@ (80033a8 <VibeCheck_Init+0x39c>)
 800331e:	4923      	ldr	r1, [pc, #140]	@ (80033ac <VibeCheck_Init+0x3a0>)
 8003320:	f000 fb9b 	bl	8003a5a <VibeCheckRGB_SetBaseSequence>
	VibeCheckRGB_SetTopSequence(&vc->rgb, top_sequence_times, top_sequence_colors, top_sequence_len);
 8003324:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003328:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4817      	ldr	r0, [pc, #92]	@ (800338c <VibeCheck_Init+0x380>)
 8003330:	4418      	add	r0, r3
 8003332:	2304      	movs	r3, #4
 8003334:	4a1e      	ldr	r2, [pc, #120]	@ (80033b0 <VibeCheck_Init+0x3a4>)
 8003336:	491f      	ldr	r1, [pc, #124]	@ (80033b4 <VibeCheck_Init+0x3a8>)
 8003338:	f000 fbc6 	bl	8003ac8 <VibeCheckRGB_SetTopSequence>
	VibeCheckSensor_Init(&vc->sensor, time_micros, hspi_accel0, hspi_accel1, hspi_accel2);
 800333c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003340:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4814      	ldr	r0, [pc, #80]	@ (8003398 <VibeCheck_Init+0x38c>)
 8003348:	4418      	add	r0, r3
 800334a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8003354:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8003358:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800335c:	f000 fdca 	bl	8003ef4 <VibeCheckSensor_Init>
}
 8003360:	bf00      	nop
 8003362:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 8003366:	46bd      	mov	sp, r7
 8003368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800336a:	bf00      	nop
 800336c:	0801d800 	.word	0x0801d800
 8003370:	08006361 	.word	0x08006361
 8003374:	00011428 	.word	0x00011428
 8003378:	0801d808 	.word	0x0801d808
 800337c:	08007165 	.word	0x08007165
 8003380:	00011448 	.word	0x00011448
 8003384:	00626772 	.word	0x00626772
 8003388:	08003d2d 	.word	0x08003d2d
 800338c:	00012494 	.word	0x00012494
 8003390:	0801d810 	.word	0x0801d810
 8003394:	08005151 	.word	0x08005151
 8003398:	00012a14 	.word	0x00012a14
 800339c:	080072c1 	.word	0x080072c1
 80033a0:	080053a1 	.word	0x080053a1
 80033a4:	08005471 	.word	0x08005471
 80033a8:	0801dae8 	.word	0x0801dae8
 80033ac:	0801daa8 	.word	0x0801daa8
 80033b0:	0801da3c 	.word	0x0801da3c
 80033b4:	0801da2c 	.word	0x0801da2c

080033b8 <VibeCheck_Loop>:

void VibeCheck_Loop(VibeCheck* vc)
{
 80033b8:	b590      	push	{r4, r7, lr}
 80033ba:	b08d      	sub	sp, #52	@ 0x34
 80033bc:	af02      	add	r7, sp, #8
 80033be:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 80033c0:	f004 f86a 	bl	8007498 <HAL_GetTick>
 80033c4:	6238      	str	r0, [r7, #32]


	/* call object update functions */
	VibeCheckWaveGen_Update(&vc->wavegen);
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	4ba7      	ldr	r3, [pc, #668]	@ (8003668 <VibeCheck_Loop+0x2b0>)
 80033ca:	4413      	add	r3, r2
 80033cc:	4618      	mov	r0, r3
 80033ce:	f003 fae9 	bl	80069a4 <VibeCheckWaveGen_Update>
	VibeCheckRGB_Update(&vc->rgb);
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	4ba5      	ldr	r3, [pc, #660]	@ (800366c <VibeCheck_Loop+0x2b4>)
 80033d6:	4413      	add	r3, r2
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fac1 	bl	8003960 <VibeCheckRGB_Update>
	VibeCheckSensor_Update(&vc->sensor);
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	4ba3      	ldr	r3, [pc, #652]	@ (8003670 <VibeCheck_Loop+0x2b8>)
 80033e2:	4413      	add	r3, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fe97 	bl	8004118 <VibeCheckSensor_Update>


	/* update the shell */
	VibeCheckShell_Status shell_status = VibeCheckShell_Update(&vc->shell);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f002 f8cd 	bl	800558c <VibeCheckShell_Update>
 80033f2:	4603      	mov	r3, r0
 80033f4:	61bb      	str	r3, [r7, #24]

	/* blink indicator LEDs based on shell status */
	if (shell_status.ihandl_status == VC_SHELL_INPUT_PROCESSED)
 80033f6:	7e3b      	ldrb	r3, [r7, #24]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d10e      	bne.n	800341a <VibeCheck_Loop+0x62>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_success_times, led_shell_success_colors, led_shell_success_len);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	489b      	ldr	r0, [pc, #620]	@ (800366c <VibeCheck_Loop+0x2b4>)
 8003400:	4418      	add	r0, r3
 8003402:	2304      	movs	r3, #4
 8003404:	4a9b      	ldr	r2, [pc, #620]	@ (8003674 <VibeCheck_Loop+0x2bc>)
 8003406:	499c      	ldr	r1, [pc, #624]	@ (8003678 <VibeCheck_Loop+0x2c0>)
 8003408:	f000 fb5e 	bl	8003ac8 <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4b97      	ldr	r3, [pc, #604]	@ (800366c <VibeCheck_Loop+0x2b4>)
 8003410:	4413      	add	r3, r2
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fb6f 	bl	8003af6 <VibeCheckRGB_StartTopSequence>
 8003418:	e013      	b.n	8003442 <VibeCheck_Loop+0x8a>
	}
	else if (shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_NO_HANDLER || shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_EXECUTING)
 800341a:	7e3b      	ldrb	r3, [r7, #24]
 800341c:	2b02      	cmp	r3, #2
 800341e:	d002      	beq.n	8003426 <VibeCheck_Loop+0x6e>
 8003420:	7e3b      	ldrb	r3, [r7, #24]
 8003422:	2b03      	cmp	r3, #3
 8003424:	d10d      	bne.n	8003442 <VibeCheck_Loop+0x8a>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_failure_times, led_shell_failure_colors, led_shell_failure_len);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4890      	ldr	r0, [pc, #576]	@ (800366c <VibeCheck_Loop+0x2b4>)
 800342a:	4418      	add	r0, r3
 800342c:	2304      	movs	r3, #4
 800342e:	4a93      	ldr	r2, [pc, #588]	@ (800367c <VibeCheck_Loop+0x2c4>)
 8003430:	4993      	ldr	r1, [pc, #588]	@ (8003680 <VibeCheck_Loop+0x2c8>)
 8003432:	f000 fb49 	bl	8003ac8 <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 8003436:	687a      	ldr	r2, [r7, #4]
 8003438:	4b8c      	ldr	r3, [pc, #560]	@ (800366c <VibeCheck_Loop+0x2b4>)
 800343a:	4413      	add	r3, r2
 800343c:	4618      	mov	r0, r3
 800343e:	f000 fb5a 	bl	8003af6 <VibeCheckRGB_StartTopSequence>


	/* send over USB */
	char* usb_tx;
	uint32_t usb_tx_len;
	if (VibeCheckShell_GetOutput(&vc->shell, &usb_tx, &usb_tx_len))
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f107 0210 	add.w	r2, r7, #16
 8003448:	f107 0114 	add.w	r1, r7, #20
 800344c:	4618      	mov	r0, r3
 800344e:	f002 fa6f 	bl	8005930 <VibeCheckShell_GetOutput>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d028      	beq.n	80034aa <VibeCheck_Loop+0xf2>
		 * with a single call to CDC_Transmit_HS but the memory is not contiguous. We fixed this by having the shell
		 * output buffer wrap before getting the next packet so that each packet is continuous in memory
		 */

		/* XXX */
		char start = usb_tx[0];  /* should be 'd', 'a', or 'e' */
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	77fb      	strb	r3, [r7, #31]
		char end = usb_tx[usb_tx_len - 1];  /* should be '\n' */
 800345e:	697a      	ldr	r2, [r7, #20]
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	3b01      	subs	r3, #1
 8003464:	4413      	add	r3, r2
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	77bb      	strb	r3, [r7, #30]

		if ((end != '\n') || (start != 'a' && start != 'd' && start != 'e'))
 800346a:	7fbb      	ldrb	r3, [r7, #30]
 800346c:	2b0a      	cmp	r3, #10
 800346e:	d108      	bne.n	8003482 <VibeCheck_Loop+0xca>
 8003470:	7ffb      	ldrb	r3, [r7, #31]
 8003472:	2b61      	cmp	r3, #97	@ 0x61
 8003474:	d009      	beq.n	800348a <VibeCheck_Loop+0xd2>
 8003476:	7ffb      	ldrb	r3, [r7, #31]
 8003478:	2b64      	cmp	r3, #100	@ 0x64
 800347a:	d006      	beq.n	800348a <VibeCheck_Loop+0xd2>
 800347c:	7ffb      	ldrb	r3, [r7, #31]
 800347e:	2b65      	cmp	r3, #101	@ 0x65
 8003480:	d003      	beq.n	800348a <VibeCheck_Loop+0xd2>
			HAL_Delay(1000);
 8003482:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003486:	f004 f813 	bl	80074b0 <HAL_Delay>
			/* XXX */

		if (CDC_Transmit_HS((uint8_t*)usb_tx, usb_tx_len) == USBD_OK)
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	693a      	ldr	r2, [r7, #16]
 800348e:	b292      	uxth	r2, r2
 8003490:	4611      	mov	r1, r2
 8003492:	4618      	mov	r0, r3
 8003494:	f014 fe0c 	bl	80180b0 <CDC_Transmit_HS>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d105      	bne.n	80034aa <VibeCheck_Loop+0xf2>
			VibeCheckShell_UpdateOutputBuffer(&vc->shell, usb_tx_len);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	4611      	mov	r1, r2
 80034a4:	4618      	mov	r0, r3
 80034a6:	f002 fa98 	bl	80059da <VibeCheckShell_UpdateOutputBuffer>
	}


	/* visualize the acceleration with the RGB LEDs */
	/* TODO: turn off the LEDs when done measuring */
	if (time - time_prev_led_update > 30)
 80034aa:	4b76      	ldr	r3, [pc, #472]	@ (8003684 <VibeCheck_Loop+0x2cc>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6a3a      	ldr	r2, [r7, #32]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b1e      	cmp	r3, #30
 80034b4:	f240 81b2 	bls.w	800381c <VibeCheck_Loop+0x464>
	{
		time_prev_led_update = time;
 80034b8:	4a72      	ldr	r2, [pc, #456]	@ (8003684 <VibeCheck_Loop+0x2cc>)
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	6013      	str	r3, [r2, #0]

		if (!vc->rgb.top_sequence.is_running)  /* let the top sequence have precedence over the visualization */
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 80034c4:	f893 3a0c 	ldrb.w	r3, [r3, #2572]	@ 0xa0c
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	f040 81a7 	bne.w	800381c <VibeCheck_Loop+0x464>
		{
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80034ce:	2300      	movs	r3, #0
 80034d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80034d2:	e19f      	b.n	8003814 <VibeCheck_Loop+0x45c>
			{
				if (vc->sensor.status[i].is_connected)
 80034d4:	6879      	ldr	r1, [r7, #4]
 80034d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034d8:	4613      	mov	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	4413      	add	r3, r2
 80034de:	009b      	lsls	r3, r3, #2
 80034e0:	18ca      	adds	r2, r1, r3
 80034e2:	4b69      	ldr	r3, [pc, #420]	@ (8003688 <VibeCheck_Loop+0x2d0>)
 80034e4:	4413      	add	r3, r2
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8190 	beq.w	800380e <VibeCheck_Loop+0x456>
				{
					if (vc->sensor.status[i].accel_measuring)
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	18ca      	adds	r2, r1, r3
 80034fc:	4b63      	ldr	r3, [pc, #396]	@ (800368c <VibeCheck_Loop+0x2d4>)
 80034fe:	4413      	add	r3, r2
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 80cc 	beq.w	80036a0 <VibeCheck_Loop+0x2e8>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].accel_x) / vc->sensor.sensor_config[i].g_range, 0, 0);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4858      	ldr	r0, [pc, #352]	@ (800366c <VibeCheck_Loop+0x2b4>)
 800350c:	4418      	add	r0, r3
 800350e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003510:	4613      	mov	r3, r2
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	189c      	adds	r4, r3, r2
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	00db      	lsls	r3, r3, #3
 8003522:	18ca      	adds	r2, r1, r3
 8003524:	4b5a      	ldr	r3, [pc, #360]	@ (8003690 <VibeCheck_Loop+0x2d8>)
 8003526:	4413      	add	r3, r2
 8003528:	edd3 7a00 	vldr	s15, [r3]
 800352c:	eef0 7ae7 	vabs.f32	s15, s15
 8003530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003534:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 8003660 <VibeCheck_Loop+0x2a8>
 8003538:	ee27 5b06 	vmul.f64	d5, d7, d6
 800353c:	6879      	ldr	r1, [r7, #4]
 800353e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	18ca      	adds	r2, r1, r3
 800354a:	4b52      	ldr	r3, [pc, #328]	@ (8003694 <VibeCheck_Loop+0x2dc>)
 800354c:	4413      	add	r3, r2
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	ee07 3a90 	vmov	s15, r3
 8003554:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003558:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800355c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003560:	edc7 7a00 	vstr	s15, [r7]
 8003564:	783b      	ldrb	r3, [r7, #0]
 8003566:	b2da      	uxtb	r2, r3
 8003568:	2300      	movs	r3, #0
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	2300      	movs	r3, #0
 800356e:	4621      	mov	r1, r4
 8003570:	f000 fae1 	bl	8003b36 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_y) / vc->sensor.sensor_config[i].g_range, 0);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	483d      	ldr	r0, [pc, #244]	@ (800366c <VibeCheck_Loop+0x2b4>)
 8003578:	4418      	add	r0, r3
 800357a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800357c:	4613      	mov	r3, r2
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	4413      	add	r3, r2
 8003582:	1c5c      	adds	r4, r3, #1
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003588:	4613      	mov	r3, r2
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	1a9b      	subs	r3, r3, r2
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	18ca      	adds	r2, r1, r3
 8003592:	4b41      	ldr	r3, [pc, #260]	@ (8003698 <VibeCheck_Loop+0x2e0>)
 8003594:	4413      	add	r3, r2
 8003596:	edd3 7a00 	vldr	s15, [r3]
 800359a:	eef0 7ae7 	vabs.f32	s15, s15
 800359e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80035a2:	ed9f 6b2f 	vldr	d6, [pc, #188]	@ 8003660 <VibeCheck_Loop+0x2a8>
 80035a6:	ee27 5b06 	vmul.f64	d5, d7, d6
 80035aa:	6879      	ldr	r1, [r7, #4]
 80035ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ae:	4613      	mov	r3, r2
 80035b0:	00db      	lsls	r3, r3, #3
 80035b2:	1a9b      	subs	r3, r3, r2
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	18ca      	adds	r2, r1, r3
 80035b8:	4b36      	ldr	r3, [pc, #216]	@ (8003694 <VibeCheck_Loop+0x2dc>)
 80035ba:	4413      	add	r3, r2
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	ee07 3a90 	vmov	s15, r3
 80035c2:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80035c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80035ca:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80035ce:	edc7 7a00 	vstr	s15, [r7]
 80035d2:	783b      	ldrb	r3, [r7, #0]
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2200      	movs	r2, #0
 80035d8:	9200      	str	r2, [sp, #0]
 80035da:	2200      	movs	r2, #0
 80035dc:	4621      	mov	r1, r4
 80035de:	f000 faaa 	bl	8003b36 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_z) / vc->sensor.sensor_config[i].g_range);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4821      	ldr	r0, [pc, #132]	@ (800366c <VibeCheck_Loop+0x2b4>)
 80035e6:	4418      	add	r0, r3
 80035e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ea:	4613      	mov	r3, r2
 80035ec:	005b      	lsls	r3, r3, #1
 80035ee:	4413      	add	r3, r2
 80035f0:	1c9c      	adds	r4, r3, #2
 80035f2:	6879      	ldr	r1, [r7, #4]
 80035f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035f6:	4613      	mov	r3, r2
 80035f8:	00db      	lsls	r3, r3, #3
 80035fa:	1a9b      	subs	r3, r3, r2
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	18ca      	adds	r2, r1, r3
 8003600:	4b26      	ldr	r3, [pc, #152]	@ (800369c <VibeCheck_Loop+0x2e4>)
 8003602:	4413      	add	r3, r2
 8003604:	edd3 7a00 	vldr	s15, [r3]
 8003608:	eef0 7ae7 	vabs.f32	s15, s15
 800360c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003610:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8003660 <VibeCheck_Loop+0x2a8>
 8003614:	ee27 5b06 	vmul.f64	d5, d7, d6
 8003618:	6879      	ldr	r1, [r7, #4]
 800361a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800361c:	4613      	mov	r3, r2
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	1a9b      	subs	r3, r3, r2
 8003622:	009b      	lsls	r3, r3, #2
 8003624:	18ca      	adds	r2, r1, r3
 8003626:	4b1b      	ldr	r3, [pc, #108]	@ (8003694 <VibeCheck_Loop+0x2dc>)
 8003628:	4413      	add	r3, r2
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	ee07 3a90 	vmov	s15, r3
 8003630:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003634:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8003638:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800363c:	edc7 7a00 	vstr	s15, [r7]
 8003640:	783b      	ldrb	r3, [r7, #0]
 8003642:	b2db      	uxtb	r3, r3
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	2300      	movs	r3, #0
 8003648:	2200      	movs	r2, #0
 800364a:	4621      	mov	r1, r4
 800364c:	f000 fa73 	bl	8003b36 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	4b06      	ldr	r3, [pc, #24]	@ (800366c <VibeCheck_Loop+0x2b4>)
 8003654:	4413      	add	r3, r2
 8003656:	4618      	mov	r0, r3
 8003658:	f000 fadf 	bl	8003c1a <VibeCheckRGB_SendColors>
 800365c:	e0d7      	b.n	800380e <VibeCheck_Loop+0x456>
 800365e:	bf00      	nop
 8003660:	00000000 	.word	0x00000000
 8003664:	406fe000 	.word	0x406fe000
 8003668:	00011448 	.word	0x00011448
 800366c:	00012494 	.word	0x00012494
 8003670:	00012a14 	.word	0x00012a14
 8003674:	0801dca8 	.word	0x0801dca8
 8003678:	0801dc98 	.word	0x0801dc98
 800367c:	0801dd24 	.word	0x0801dd24
 8003680:	0801dd14 	.word	0x0801dd14
 8003684:	2401390c 	.word	0x2401390c
 8003688:	00012b10 	.word	0x00012b10
 800368c:	00012b14 	.word	0x00012b14
 8003690:	00012a88 	.word	0x00012a88
 8003694:	00012a24 	.word	0x00012a24
 8003698:	00012a8c 	.word	0x00012a8c
 800369c:	00012a90 	.word	0x00012a90
					}
					else if (vc->sensor.status[i].gyro_measuring)
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	18ca      	adds	r2, r1, r3
 80036ae:	4b84      	ldr	r3, [pc, #528]	@ (80038c0 <VibeCheck_Loop+0x508>)
 80036b0:	4413      	add	r3, r2
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80aa 	beq.w	800380e <VibeCheck_Loop+0x456>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_x) / vc->sensor.sensor_config[i].dps_range, 0, 0);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4881      	ldr	r0, [pc, #516]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 80036be:	4418      	add	r0, r3
 80036c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	189c      	adds	r4, r3, r2
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036cc:	4613      	mov	r3, r2
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	18ca      	adds	r2, r1, r3
 80036d6:	4b7c      	ldr	r3, [pc, #496]	@ (80038c8 <VibeCheck_Loop+0x510>)
 80036d8:	4413      	add	r3, r2
 80036da:	edd3 7a00 	vldr	s15, [r3]
 80036de:	eef0 7ae7 	vabs.f32	s15, s15
 80036e2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80036e6:	ed9f 6b74 	vldr	d6, [pc, #464]	@ 80038b8 <VibeCheck_Loop+0x500>
 80036ea:	ee27 5b06 	vmul.f64	d5, d7, d6
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	18ca      	adds	r2, r1, r3
 80036fc:	4b73      	ldr	r3, [pc, #460]	@ (80038cc <VibeCheck_Loop+0x514>)
 80036fe:	4413      	add	r3, r2
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	ee07 3a90 	vmov	s15, r3
 8003706:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800370a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800370e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003712:	edc7 7a00 	vstr	s15, [r7]
 8003716:	783b      	ldrb	r3, [r7, #0]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	2300      	movs	r3, #0
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	2300      	movs	r3, #0
 8003720:	4621      	mov	r1, r4
 8003722:	f000 fa08 	bl	8003b36 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_y) / vc->sensor.sensor_config[i].dps_range, 0);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4866      	ldr	r0, [pc, #408]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 800372a:	4418      	add	r0, r3
 800372c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800372e:	4613      	mov	r3, r2
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	4413      	add	r3, r2
 8003734:	1c5c      	adds	r4, r3, #1
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800373a:	4613      	mov	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	18ca      	adds	r2, r1, r3
 8003744:	4b62      	ldr	r3, [pc, #392]	@ (80038d0 <VibeCheck_Loop+0x518>)
 8003746:	4413      	add	r3, r2
 8003748:	edd3 7a00 	vldr	s15, [r3]
 800374c:	eef0 7ae7 	vabs.f32	s15, s15
 8003750:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003754:	ed9f 6b58 	vldr	d6, [pc, #352]	@ 80038b8 <VibeCheck_Loop+0x500>
 8003758:	ee27 5b06 	vmul.f64	d5, d7, d6
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	18ca      	adds	r2, r1, r3
 800376a:	4b58      	ldr	r3, [pc, #352]	@ (80038cc <VibeCheck_Loop+0x514>)
 800376c:	4413      	add	r3, r2
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	ee07 3a90 	vmov	s15, r3
 8003774:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003778:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800377c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003780:	edc7 7a00 	vstr	s15, [r7]
 8003784:	783b      	ldrb	r3, [r7, #0]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2200      	movs	r2, #0
 800378a:	9200      	str	r2, [sp, #0]
 800378c:	2200      	movs	r2, #0
 800378e:	4621      	mov	r1, r4
 8003790:	f000 f9d1 	bl	8003b36 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_z) / vc->sensor.sensor_config[i].dps_range);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	484b      	ldr	r0, [pc, #300]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 8003798:	4418      	add	r0, r3
 800379a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	1c9c      	adds	r4, r3, #2
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	18ca      	adds	r2, r1, r3
 80037b2:	4b48      	ldr	r3, [pc, #288]	@ (80038d4 <VibeCheck_Loop+0x51c>)
 80037b4:	4413      	add	r3, r2
 80037b6:	edd3 7a00 	vldr	s15, [r3]
 80037ba:	eef0 7ae7 	vabs.f32	s15, s15
 80037be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80037c2:	ed9f 6b3d 	vldr	d6, [pc, #244]	@ 80038b8 <VibeCheck_Loop+0x500>
 80037c6:	ee27 5b06 	vmul.f64	d5, d7, d6
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037ce:	4613      	mov	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	18ca      	adds	r2, r1, r3
 80037d8:	4b3c      	ldr	r3, [pc, #240]	@ (80038cc <VibeCheck_Loop+0x514>)
 80037da:	4413      	add	r3, r2
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	ee07 3a90 	vmov	s15, r3
 80037e2:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80037e6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037ea:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80037ee:	edc7 7a00 	vstr	s15, [r7]
 80037f2:	783b      	ldrb	r3, [r7, #0]
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2300      	movs	r3, #0
 80037fa:	2200      	movs	r2, #0
 80037fc:	4621      	mov	r1, r4
 80037fe:	f000 f99a 	bl	8003b36 <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	4b2f      	ldr	r3, [pc, #188]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 8003806:	4413      	add	r3, r2
 8003808:	4618      	mov	r0, r3
 800380a:	f000 fa06 	bl	8003c1a <VibeCheckRGB_SendColors>
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800380e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003810:	3301      	adds	r3, #1
 8003812:	627b      	str	r3, [r7, #36]	@ 0x24
 8003814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003816:	2b02      	cmp	r3, #2
 8003818:	f67f ae5c 	bls.w	80034d4 <VibeCheck_Loop+0x11c>
	/* use RGB LEDs to indicate when sensors are connected or disconnected */

	/* TODO: make these only affect the LEDs corresponding the recently connected sensor (transparency?) */
	uint32_t channel;
	uint32_t is_connected;
	if (VibeCheckSensor_ConnectionChanged(&vc->sensor, &channel, &is_connected))
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	4b2e      	ldr	r3, [pc, #184]	@ (80038d8 <VibeCheck_Loop+0x520>)
 8003820:	4413      	add	r3, r2
 8003822:	f107 0208 	add.w	r2, r7, #8
 8003826:	f107 010c 	add.w	r1, r7, #12
 800382a:	4618      	mov	r0, r3
 800382c:	f001 f86d 	bl	800490a <VibeCheckSensor_ConnectionChanged>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d039      	beq.n	80038aa <VibeCheck_Loop+0x4f2>
	{
		if (is_connected)
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d017      	beq.n	800386c <VibeCheck_Loop+0x4b4>
		{
			VibeCheckRGB_SetTopSequence(&vc->rgb, led_sensor_connected_times[channel], led_sensor_connected_colors[channel], led_sensor_connected_len[channel]);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4821      	ldr	r0, [pc, #132]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 8003840:	4418      	add	r0, r3
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	4a25      	ldr	r2, [pc, #148]	@ (80038dc <VibeCheck_Loop+0x524>)
 8003846:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	4a24      	ldr	r2, [pc, #144]	@ (80038e0 <VibeCheck_Loop+0x528>)
 800384e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	4c23      	ldr	r4, [pc, #140]	@ (80038e4 <VibeCheck_Loop+0x52c>)
 8003856:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800385a:	f000 f935 	bl	8003ac8 <VibeCheckRGB_SetTopSequence>
			VibeCheckRGB_StartTopSequence(&vc->rgb);
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	4b18      	ldr	r3, [pc, #96]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 8003862:	4413      	add	r3, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f000 f946 	bl	8003af6 <VibeCheckRGB_StartTopSequence>
 800386a:	e016      	b.n	800389a <VibeCheck_Loop+0x4e2>
		}
		else
		{
			VibeCheckRGB_SetTopSequence(&vc->rgb, led_sensor_disconnected_times[channel], led_sensor_disconnected_colors[channel], led_sensor_disconnected_len[channel]);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4815      	ldr	r0, [pc, #84]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 8003870:	4418      	add	r0, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	4a1c      	ldr	r2, [pc, #112]	@ (80038e8 <VibeCheck_Loop+0x530>)
 8003876:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4a1b      	ldr	r2, [pc, #108]	@ (80038ec <VibeCheck_Loop+0x534>)
 800387e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4c1a      	ldr	r4, [pc, #104]	@ (80038f0 <VibeCheck_Loop+0x538>)
 8003886:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800388a:	f000 f91d 	bl	8003ac8 <VibeCheckRGB_SetTopSequence>
			VibeCheckRGB_StartTopSequence(&vc->rgb);
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	4b0c      	ldr	r3, [pc, #48]	@ (80038c4 <VibeCheck_Loop+0x50c>)
 8003892:	4413      	add	r3, r2
 8003894:	4618      	mov	r0, r3
 8003896:	f000 f92e 	bl	8003af6 <VibeCheckRGB_StartTopSequence>
		}

		VibeCheckSensor_ResetConnectionFlag(&vc->sensor, channel);
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4b0e      	ldr	r3, [pc, #56]	@ (80038d8 <VibeCheck_Loop+0x520>)
 800389e:	4413      	add	r3, r2
 80038a0:	68fa      	ldr	r2, [r7, #12]
 80038a2:	4611      	mov	r1, r2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f001 f862 	bl	800496e <VibeCheckSensor_ResetConnectionFlag>
	}
}
 80038aa:	bf00      	nop
 80038ac:	372c      	adds	r7, #44	@ 0x2c
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd90      	pop	{r4, r7, pc}
 80038b2:	bf00      	nop
 80038b4:	f3af 8000 	nop.w
 80038b8:	00000000 	.word	0x00000000
 80038bc:	406fe000 	.word	0x406fe000
 80038c0:	00012b18 	.word	0x00012b18
 80038c4:	00012494 	.word	0x00012494
 80038c8:	00012a94 	.word	0x00012a94
 80038cc:	00012a2c 	.word	0x00012a2c
 80038d0:	00012a98 	.word	0x00012a98
 80038d4:	00012a9c 	.word	0x00012a9c
 80038d8:	00012a14 	.word	0x00012a14
 80038dc:	24000008 	.word	0x24000008
 80038e0:	24000014 	.word	0x24000014
 80038e4:	0801e078 	.word	0x0801e078
 80038e8:	24000020 	.word	0x24000020
 80038ec:	2400002c 	.word	0x2400002c
 80038f0:	0801e084 	.word	0x0801e084

080038f4 <VibeCheckRGB_Init>:

#include "vibecheck_rgb.h"


void VibeCheckRGB_Init(VibeCheckRGB* rgb, TIM_HandleTypeDef* htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
	Sequencer_Init(&rgb->base_sequence);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003904:	4618      	mov	r0, r3
 8003906:	f7fe fc5b 	bl	80021c0 <Sequencer_Init>
	Sequencer_Init(&rgb->top_sequence);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003910:	4618      	mov	r0, r3
 8003912:	f7fe fc55 	bl	80021c0 <Sequencer_Init>

	htim->Instance->PSC = VC_RGB_TIM_PSC - 1;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2202      	movs	r2, #2
 800391c:	629a      	str	r2, [r3, #40]	@ 0x28
	htim->Instance->ARR = VC_RGB_TIM_ARR - 1;
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2263      	movs	r2, #99	@ 0x63
 8003924:	62da      	str	r2, [r3, #44]	@ 0x2c
	rgb->htim = htim;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	601a      	str	r2, [r3, #0]

	/* clear the DMA buffer, particularly setting all zeros during the reset time */
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 800392c:	2300      	movs	r3, #0
 800392e:	60fb      	str	r3, [r7, #12]
 8003930:	e008      	b.n	8003944 <VibeCheckRGB_Init+0x50>
		rgb->bit_stream[i] = 0;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	3210      	adds	r2, #16
 8003938:	2100      	movs	r1, #0
 800393a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	3301      	adds	r3, #1
 8003942:	60fb      	str	r3, [r7, #12]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f5b3 7f26 	cmp.w	r3, #664	@ 0x298
 800394a:	d3f2      	bcc.n	8003932 <VibeCheckRGB_Init+0x3e>

	/* turn off all LEDs */
	VibeCheckRGB_SetAllOff(rgb);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f94a 	bl	8003be6 <VibeCheckRGB_SetAllOff>
	VibeCheckRGB_SendColors(rgb);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f961 	bl	8003c1a <VibeCheckRGB_SendColors>
}
 8003958:	bf00      	nop
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <VibeCheckRGB_Update>:


void VibeCheckRGB_Update(VibeCheckRGB* rgb)  /* call repeatedly in the main loop */
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b08a      	sub	sp, #40	@ 0x28
 8003964:	af02      	add	r7, sp, #8
 8003966:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 8003968:	f003 fd96 	bl	8007498 <HAL_GetTick>
 800396c:	6178      	str	r0, [r7, #20]
	uint32_t step;
	if (Sequencer_Update(&rgb->top_sequence, time, &step))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003974:	f107 0210 	add.w	r2, r7, #16
 8003978:	6979      	ldr	r1, [r7, #20]
 800397a:	4618      	mov	r0, r3
 800397c:	f7fe fc52 	bl	8002224 <Sequencer_Update>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d028      	beq.n	80039d8 <VibeCheckRGB_Update+0x78>
	{
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003986:	2300      	movs	r3, #0
 8003988:	61fb      	str	r3, [r7, #28]
 800398a:	e01e      	b.n	80039ca <VibeCheckRGB_Update+0x6a>
		{
			VibeCheckRGB_Color color = rgb->top_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f8d3 157c 	ldr.w	r1, [r3, #1404]	@ 0x57c
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4613      	mov	r3, r2
 8003996:	00db      	lsls	r3, r3, #3
 8003998:	441a      	add	r2, r3
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	441a      	add	r2, r3
 800399e:	4613      	mov	r3, r2
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	4413      	add	r3, r2
 80039a4:	18ca      	adds	r2, r1, r3
 80039a6:	f107 030c 	add.w	r3, r7, #12
 80039aa:	8811      	ldrh	r1, [r2, #0]
 80039ac:	7892      	ldrb	r2, [r2, #2]
 80039ae:	8019      	strh	r1, [r3, #0]
 80039b0:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 80039b2:	7b3a      	ldrb	r2, [r7, #12]
 80039b4:	7b79      	ldrb	r1, [r7, #13]
 80039b6:	7bbb      	ldrb	r3, [r7, #14]
 80039b8:	9300      	str	r3, [sp, #0]
 80039ba:	460b      	mov	r3, r1
 80039bc:	69f9      	ldr	r1, [r7, #28]
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f8b9 	bl	8003b36 <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 80039c4:	69fb      	ldr	r3, [r7, #28]
 80039c6:	3301      	adds	r3, #1
 80039c8:	61fb      	str	r3, [r7, #28]
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	2b08      	cmp	r3, #8
 80039ce:	d9dd      	bls.n	800398c <VibeCheckRGB_Update+0x2c>
		}
		VibeCheckRGB_SendColors(rgb);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 f922 	bl	8003c1a <VibeCheckRGB_SendColors>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
		}
		VibeCheckRGB_SendColors(rgb);
	}
}
 80039d6:	e03c      	b.n	8003a52 <VibeCheckRGB_Update+0xf2>
	else if (!Sequencer_IsRunning(&rgb->top_sequence) && Sequencer_Update(&rgb->base_sequence, time, &step))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fe fc83 	bl	80022ea <Sequencer_IsRunning>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d133      	bne.n	8003a52 <VibeCheckRGB_Update+0xf2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 80039f0:	f107 0210 	add.w	r2, r7, #16
 80039f4:	6979      	ldr	r1, [r7, #20]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fe fc14 	bl	8002224 <Sequencer_Update>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d027      	beq.n	8003a52 <VibeCheckRGB_Update+0xf2>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003a02:	2300      	movs	r3, #0
 8003a04:	61bb      	str	r3, [r7, #24]
 8003a06:	e01e      	b.n	8003a46 <VibeCheckRGB_Update+0xe6>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8d3 1564 	ldr.w	r1, [r3, #1380]	@ 0x564
 8003a0e:	693a      	ldr	r2, [r7, #16]
 8003a10:	4613      	mov	r3, r2
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	441a      	add	r2, r3
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	441a      	add	r2, r3
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	4413      	add	r3, r2
 8003a20:	18ca      	adds	r2, r1, r3
 8003a22:	f107 0308 	add.w	r3, r7, #8
 8003a26:	8811      	ldrh	r1, [r2, #0]
 8003a28:	7892      	ldrb	r2, [r2, #2]
 8003a2a:	8019      	strh	r1, [r3, #0]
 8003a2c:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 8003a2e:	7a3a      	ldrb	r2, [r7, #8]
 8003a30:	7a79      	ldrb	r1, [r7, #9]
 8003a32:	7abb      	ldrb	r3, [r7, #10]
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	460b      	mov	r3, r1
 8003a38:	69b9      	ldr	r1, [r7, #24]
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 f87b 	bl	8003b36 <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	3301      	adds	r3, #1
 8003a44:	61bb      	str	r3, [r7, #24]
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	2b08      	cmp	r3, #8
 8003a4a:	d9dd      	bls.n	8003a08 <VibeCheckRGB_Update+0xa8>
		VibeCheckRGB_SendColors(rgb);
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f8e4 	bl	8003c1a <VibeCheckRGB_SendColors>
}
 8003a52:	bf00      	nop
 8003a54:	3720      	adds	r7, #32
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <VibeCheckRGB_SetBaseSequence>:


void VibeCheckRGB_SetBaseSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b084      	sub	sp, #16
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	607a      	str	r2, [r7, #4]
 8003a66:	603b      	str	r3, [r7, #0]
	rgb->base_sequence_colors = color;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	f8c3 2564 	str.w	r2, [r3, #1380]	@ 0x564
	Sequencer_SetSequence(&rgb->base_sequence, time, len, 1);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f503 60aa 	add.w	r0, r3, #1360	@ 0x550
 8003a76:	2301      	movs	r3, #1
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	68b9      	ldr	r1, [r7, #8]
 8003a7c:	f7fe fbbc 	bl	80021f8 <Sequencer_SetSequence>
}
 8003a80:	bf00      	nop
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}

08003a88 <VibeCheckRGB_StartBaseSequence>:

void VibeCheckRGB_StartBaseSequence(VibeCheckRGB* rgb)
{
 8003a88:	b590      	push	{r4, r7, lr}
 8003a8a:	b083      	sub	sp, #12
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->base_sequence, HAL_GetTick());
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f503 64aa 	add.w	r4, r3, #1360	@ 0x550
 8003a96:	f003 fcff 	bl	8007498 <HAL_GetTick>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	f7fe fc02 	bl	80022a8 <Sequencer_Start>
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd90      	pop	{r4, r7, pc}

08003aac <VibeCheckRGB_StopBaseSequence>:

void VibeCheckRGB_StopBaseSequence(VibeCheckRGB* rgb)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->base_sequence);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fe fc08 	bl	80022d0 <Sequencer_Stop>
}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <VibeCheckRGB_SetTopSequence>:

void VibeCheckRGB_SetTopSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
 8003ad4:	603b      	str	r3, [r7, #0]
	rgb->top_sequence_colors = color;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	f8c3 257c 	str.w	r2, [r3, #1404]	@ 0x57c
	Sequencer_SetSequence(&rgb->top_sequence, time, len, 0);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f503 60ad 	add.w	r0, r3, #1384	@ 0x568
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	68b9      	ldr	r1, [r7, #8]
 8003aea:	f7fe fb85 	bl	80021f8 <Sequencer_SetSequence>
}
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <VibeCheckRGB_StartTopSequence>:

void VibeCheckRGB_StartTopSequence(VibeCheckRGB* rgb)
{
 8003af6:	b590      	push	{r4, r7, lr}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->top_sequence, HAL_GetTick());
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f503 64ad 	add.w	r4, r3, #1384	@ 0x568
 8003b04:	f003 fcc8 	bl	8007498 <HAL_GetTick>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	f7fe fbcb 	bl	80022a8 <Sequencer_Start>
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd90      	pop	{r4, r7, pc}

08003b1a <VibeCheckRGB_StopTopSequence>:

void VibeCheckRGB_StopTopSequence(VibeCheckRGB* rgb)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b082      	sub	sp, #8
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->top_sequence);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fe fbd1 	bl	80022d0 <Sequencer_Stop>
}
 8003b2e:	bf00      	nop
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <VibeCheckRGB_SetColor>:


void VibeCheckRGB_SetColor(VibeCheckRGB* rgb, uint32_t index, uint8_t r, uint8_t g, uint8_t b)  /* set the color of an individual LED */
{
 8003b36:	b480      	push	{r7}
 8003b38:	b085      	sub	sp, #20
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	4611      	mov	r1, r2
 8003b42:	461a      	mov	r2, r3
 8003b44:	460b      	mov	r3, r1
 8003b46:	71fb      	strb	r3, [r7, #7]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	71bb      	strb	r3, [r7, #6]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d901      	bls.n	8003b56 <VibeCheckRGB_SetColor+0x20>
		index = VC_RGB_NUM_LEDS - 1;
 8003b52:	2308      	movs	r3, #8
 8003b54:	60bb      	str	r3, [r7, #8]

	rgb->colors[index].r = r;
 8003b56:	68f9      	ldr	r1, [r7, #12]
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	4613      	mov	r3, r2
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	4413      	add	r3, r2
 8003b60:	440b      	add	r3, r1
 8003b62:	3304      	adds	r3, #4
 8003b64:	79fa      	ldrb	r2, [r7, #7]
 8003b66:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].g = g;
 8003b68:	68f9      	ldr	r1, [r7, #12]
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	005b      	lsls	r3, r3, #1
 8003b70:	4413      	add	r3, r2
 8003b72:	440b      	add	r3, r1
 8003b74:	3305      	adds	r3, #5
 8003b76:	79ba      	ldrb	r2, [r7, #6]
 8003b78:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].b = b;
 8003b7a:	68f9      	ldr	r1, [r7, #12]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	4613      	mov	r3, r2
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	4413      	add	r3, r2
 8003b84:	440b      	add	r3, r1
 8003b86:	3306      	adds	r3, #6
 8003b88:	7e3a      	ldrb	r2, [r7, #24]
 8003b8a:	701a      	strb	r2, [r3, #0]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <VibeCheckRGB_GetColor>:


VibeCheckRGB_Color VibeCheckRGB_GetColor(VibeCheckRGB* rgb, uint32_t index)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	2b08      	cmp	r3, #8
 8003ba6:	d901      	bls.n	8003bac <VibeCheckRGB_GetColor+0x14>
			index = VC_RGB_NUM_LEDS - 1;
 8003ba8:	2308      	movs	r3, #8
 8003baa:	603b      	str	r3, [r7, #0]

	return rgb->colors[index];
 8003bac:	6879      	ldr	r1, [r7, #4]
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	4613      	mov	r3, r2
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	4413      	add	r3, r2
 8003bb6:	18ca      	adds	r2, r1, r3
 8003bb8:	f107 030c 	add.w	r3, r7, #12
 8003bbc:	3204      	adds	r2, #4
 8003bbe:	8811      	ldrh	r1, [r2, #0]
 8003bc0:	7892      	ldrb	r2, [r2, #2]
 8003bc2:	8019      	strh	r1, [r3, #0]
 8003bc4:	709a      	strb	r2, [r3, #2]
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	7b3a      	ldrb	r2, [r7, #12]
 8003bca:	f362 0307 	bfi	r3, r2, #0, #8
 8003bce:	7b7a      	ldrb	r2, [r7, #13]
 8003bd0:	f362 230f 	bfi	r3, r2, #8, #8
 8003bd4:	7bba      	ldrb	r2, [r7, #14]
 8003bd6:	f362 4317 	bfi	r3, r2, #16, #8
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3714      	adds	r7, #20
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr

08003be6 <VibeCheckRGB_SetAllOff>:


void VibeCheckRGB_SetAllOff(VibeCheckRGB* rgb)
{
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b086      	sub	sp, #24
 8003bea:	af02      	add	r7, sp, #8
 8003bec:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003bee:	2300      	movs	r3, #0
 8003bf0:	60fb      	str	r3, [r7, #12]
 8003bf2:	e00a      	b.n	8003c0a <VibeCheckRGB_SetAllOff+0x24>
		VibeCheckRGB_SetColor(rgb, i, 0, 0, 0);
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	68f9      	ldr	r1, [r7, #12]
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff ff99 	bl	8003b36 <VibeCheckRGB_SetColor>
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	3301      	adds	r3, #1
 8003c08:	60fb      	str	r3, [r7, #12]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2b08      	cmp	r3, #8
 8003c0e:	d9f1      	bls.n	8003bf4 <VibeCheckRGB_SetAllOff+0xe>
}
 8003c10:	bf00      	nop
 8003c12:	bf00      	nop
 8003c14:	3710      	adds	r7, #16
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <VibeCheckRGB_SendColors>:


void VibeCheckRGB_SendColors(VibeCheckRGB* rgb)  /* send the colors to the LEDs */
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b088      	sub	sp, #32
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	6078      	str	r0, [r7, #4]
	/* compute the bit stream timings */
	uint32_t i = VC_RGB_RESET_PERIODS;  /* put the reset periods first so we are not affected by spurious pin events at startup and such */
 8003c22:	23e0      	movs	r3, #224	@ 0xe0
 8003c24:	61fb      	str	r3, [r7, #28]
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003c26:	2300      	movs	r3, #0
 8003c28:	61bb      	str	r3, [r7, #24]
 8003c2a:	e06e      	b.n	8003d0a <VibeCheckRGB_SendColors+0xf0>
	{
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003c2c:	2308      	movs	r3, #8
 8003c2e:	617b      	str	r3, [r7, #20]
 8003c30:	e01d      	b.n	8003c6e <VibeCheckRGB_SendColors+0x54>
			rgb->bit_stream[i++] = ((rgb->colors[j].g >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4613      	mov	r3, r2
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	4413      	add	r3, r2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	3305      	adds	r3, #5
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	fa42 f303 	asr.w	r3, r2, r3
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <VibeCheckRGB_SendColors+0x3e>
 8003c54:	2130      	movs	r1, #48	@ 0x30
 8003c56:	e000      	b.n	8003c5a <VibeCheckRGB_SendColors+0x40>
 8003c58:	2118      	movs	r1, #24
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	61fa      	str	r2, [r7, #28]
 8003c60:	687a      	ldr	r2, [r7, #4]
 8003c62:	3310      	adds	r3, #16
 8003c64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	617b      	str	r3, [r7, #20]
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d1de      	bne.n	8003c32 <VibeCheckRGB_SendColors+0x18>

		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003c74:	2308      	movs	r3, #8
 8003c76:	613b      	str	r3, [r7, #16]
 8003c78:	e01d      	b.n	8003cb6 <VibeCheckRGB_SendColors+0x9c>
			rgb->bit_stream[i++] = ((rgb->colors[j].r >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c7a:	6879      	ldr	r1, [r7, #4]
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	4413      	add	r3, r2
 8003c84:	440b      	add	r3, r1
 8003c86:	3304      	adds	r3, #4
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	fa42 f303 	asr.w	r3, r2, r3
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <VibeCheckRGB_SendColors+0x86>
 8003c9c:	2130      	movs	r1, #48	@ 0x30
 8003c9e:	e000      	b.n	8003ca2 <VibeCheckRGB_SendColors+0x88>
 8003ca0:	2118      	movs	r1, #24
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	1c5a      	adds	r2, r3, #1
 8003ca6:	61fa      	str	r2, [r7, #28]
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	3310      	adds	r3, #16
 8003cac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d1de      	bne.n	8003c7a <VibeCheckRGB_SendColors+0x60>

		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003cbc:	2308      	movs	r3, #8
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	e01d      	b.n	8003cfe <VibeCheckRGB_SendColors+0xe4>
			rgb->bit_stream[i++] = ((rgb->colors[j].b >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	4613      	mov	r3, r2
 8003cc8:	005b      	lsls	r3, r3, #1
 8003cca:	4413      	add	r3, r2
 8003ccc:	440b      	add	r3, r1
 8003cce:	3306      	adds	r3, #6
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	fa42 f303 	asr.w	r3, r2, r3
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <VibeCheckRGB_SendColors+0xce>
 8003ce4:	2130      	movs	r1, #48	@ 0x30
 8003ce6:	e000      	b.n	8003cea <VibeCheckRGB_SendColors+0xd0>
 8003ce8:	2118      	movs	r1, #24
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	1c5a      	adds	r2, r3, #1
 8003cee:	61fa      	str	r2, [r7, #28]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	3310      	adds	r3, #16
 8003cf4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	60fb      	str	r3, [r7, #12]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1de      	bne.n	8003cc2 <VibeCheckRGB_SendColors+0xa8>
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	3301      	adds	r3, #1
 8003d08:	61bb      	str	r3, [r7, #24]
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d98d      	bls.n	8003c2c <VibeCheckRGB_SendColors+0x12>
	}

	/* start the DMA transfer */
	(void)HAL_TIM_PWM_Start_DMA(rgb->htim, VC_RGB_TIM_CHANNEL, (uint32_t*)rgb->bit_stream, VC_RGB_BUF_LEN);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6818      	ldr	r0, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f103 0220 	add.w	r2, r3, #32
 8003d1a:	f44f 7326 	mov.w	r3, #664	@ 0x298
 8003d1e:	2100      	movs	r1, #0
 8003d20:	f00e f872 	bl	8011e08 <HAL_TIM_PWM_Start_DMA>
}
 8003d24:	bf00      	nop
 8003d26:	3720      	adds	r7, #32
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <VibeCheckRGBCMD_Execute>:

*/


uint32_t VibeCheckRGBCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b09c      	sub	sp, #112	@ 0x70
 8003d30:	af02      	add	r7, sp, #8
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
	VibeCheckRGB* rgb = (VibeCheckRGB*) obj;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	667b      	str	r3, [r7, #100]	@ 0x64

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8003d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d3e:	2240      	movs	r2, #64	@ 0x40
 8003d40:	4619      	mov	r1, r3
 8003d42:	6838      	ldr	r0, [r7, #0]
 8003d44:	f001 fe8c 	bl	8005a60 <VibeCheckShell_GetNextString>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80c2 	beq.w	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
	{
		if (!strcmp(str, "set"))
 8003d50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d54:	4962      	ldr	r1, [pc, #392]	@ (8003ee0 <VibeCheckRGBCMD_Execute+0x1b4>)
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7fc fada 	bl	8000310 <strcmp>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d141      	bne.n	8003de6 <VibeCheckRGBCMD_Execute+0xba>
		{
			int32_t index, r, g, b;
			if (VibeCheckShell_GetNextInt(shell, &index)
 8003d62:	f107 0320 	add.w	r3, r7, #32
 8003d66:	4619      	mov	r1, r3
 8003d68:	6838      	ldr	r0, [r7, #0]
 8003d6a:	f001 fef1 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80af 	beq.w	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &r)
 8003d76:	f107 031c 	add.w	r3, r7, #28
 8003d7a:	4619      	mov	r1, r3
 8003d7c:	6838      	ldr	r0, [r7, #0]
 8003d7e:	f001 fee7 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	f000 80a5 	beq.w	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &g)
 8003d8a:	f107 0318 	add.w	r3, r7, #24
 8003d8e:	4619      	mov	r1, r3
 8003d90:	6838      	ldr	r0, [r7, #0]
 8003d92:	f001 fedd 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 809b 	beq.w	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &b))
 8003d9e:	f107 0314 	add.w	r3, r7, #20
 8003da2:	4619      	mov	r1, r3
 8003da4:	6838      	ldr	r0, [r7, #0]
 8003da6:	f001 fed3 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	f000 8091 	beq.w	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_SetColor(rgb, index, r, g, b);
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	4618      	mov	r0, r3
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	b2da      	uxtb	r2, r3
 8003dba:	69bb      	ldr	r3, [r7, #24]
 8003dbc:	b2d9      	uxtb	r1, r3
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	4601      	mov	r1, r0
 8003dc8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003dca:	f7ff feb4 	bl	8003b36 <VibeCheckRGB_SetColor>
				VibeCheckRGB_SendColors(rgb);
 8003dce:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003dd0:	f7ff ff23 	bl	8003c1a <VibeCheckRGB_SendColors>
				VibeCheckShell_PutOutputString(shell, "ack");
 8003dd4:	4943      	ldr	r1, [pc, #268]	@ (8003ee4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003dd6:	6838      	ldr	r0, [r7, #0]
 8003dd8:	f001 ff62 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003ddc:	6838      	ldr	r0, [r7, #0]
 8003dde:	f001 ffdf 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e077      	b.n	8003ed6 <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "get"))
 8003de6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dea:	493f      	ldr	r1, [pc, #252]	@ (8003ee8 <VibeCheckRGBCMD_Execute+0x1bc>)
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7fc fa8f 	bl	8000310 <strcmp>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d137      	bne.n	8003e68 <VibeCheckRGBCMD_Execute+0x13c>
		{
			int32_t index;
			if (VibeCheckShell_GetNextInt(shell, &index))
 8003df8:	f107 0310 	add.w	r3, r7, #16
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	6838      	ldr	r0, [r7, #0]
 8003e00:	f001 fea6 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d064      	beq.n	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_Color color = VibeCheckRGB_GetColor(rgb, index);
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	4619      	mov	r1, r3
 8003e0e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e10:	f7ff fec2 	bl	8003b98 <VibeCheckRGB_GetColor>
 8003e14:	4603      	mov	r3, r0
 8003e16:	461a      	mov	r2, r3
 8003e18:	733a      	strb	r2, [r7, #12]
 8003e1a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003e1e:	737a      	strb	r2, [r7, #13]
 8003e20:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003e24:	73bb      	strb	r3, [r7, #14]

				VibeCheckShell_PutOutputString(shell, "ack");
 8003e26:	492f      	ldr	r1, [pc, #188]	@ (8003ee4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e28:	6838      	ldr	r0, [r7, #0]
 8003e2a:	f001 ff39 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputSeparator(shell);
 8003e2e:	6838      	ldr	r0, [r7, #0]
 8003e30:	f001 ffa8 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.r);
 8003e34:	7b3b      	ldrb	r3, [r7, #12]
 8003e36:	4619      	mov	r1, r3
 8003e38:	6838      	ldr	r0, [r7, #0]
 8003e3a:	f001 ff6d 	bl	8005d18 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003e3e:	6838      	ldr	r0, [r7, #0]
 8003e40:	f001 ffa0 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.g);
 8003e44:	7b7b      	ldrb	r3, [r7, #13]
 8003e46:	4619      	mov	r1, r3
 8003e48:	6838      	ldr	r0, [r7, #0]
 8003e4a:	f001 ff65 	bl	8005d18 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003e4e:	6838      	ldr	r0, [r7, #0]
 8003e50:	f001 ff98 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.b);
 8003e54:	7bbb      	ldrb	r3, [r7, #14]
 8003e56:	4619      	mov	r1, r3
 8003e58:	6838      	ldr	r0, [r7, #0]
 8003e5a:	f001 ff5d 	bl	8005d18 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003e5e:	6838      	ldr	r0, [r7, #0]
 8003e60:	f001 ff9e 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e036      	b.n	8003ed6 <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "start"))  /* TODO: revisit this once we have a clearer idea of how the LED sequence should behave */
 8003e68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e6c:	491f      	ldr	r1, [pc, #124]	@ (8003eec <VibeCheckRGBCMD_Execute+0x1c0>)
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7fc fa4e 	bl	8000310 <strcmp>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10e      	bne.n	8003e98 <VibeCheckRGBCMD_Execute+0x16c>
		{
			VibeCheckRGB_StartBaseSequence(rgb);
 8003e7a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e7c:	f7ff fe04 	bl	8003a88 <VibeCheckRGB_StartBaseSequence>
			VibeCheckRGB_StartTopSequence(rgb);
 8003e80:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e82:	f7ff fe38 	bl	8003af6 <VibeCheckRGB_StartTopSequence>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003e86:	4917      	ldr	r1, [pc, #92]	@ (8003ee4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e88:	6838      	ldr	r0, [r7, #0]
 8003e8a:	f001 ff09 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003e8e:	6838      	ldr	r0, [r7, #0]
 8003e90:	f001 ff86 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e01e      	b.n	8003ed6 <VibeCheckRGBCMD_Execute+0x1aa>
		}
		else if (!strcmp(str, "stop"))
 8003e98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e9c:	4914      	ldr	r1, [pc, #80]	@ (8003ef0 <VibeCheckRGBCMD_Execute+0x1c4>)
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fc fa36 	bl	8000310 <strcmp>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d114      	bne.n	8003ed4 <VibeCheckRGBCMD_Execute+0x1a8>
		{
			VibeCheckRGB_StopBaseSequence(rgb);
 8003eaa:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003eac:	f7ff fdfe 	bl	8003aac <VibeCheckRGB_StopBaseSequence>
			VibeCheckRGB_StopTopSequence(rgb);
 8003eb0:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003eb2:	f7ff fe32 	bl	8003b1a <VibeCheckRGB_StopTopSequence>
			VibeCheckRGB_SetAllOff(rgb);
 8003eb6:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003eb8:	f7ff fe95 	bl	8003be6 <VibeCheckRGB_SetAllOff>
			VibeCheckRGB_SendColors(rgb);
 8003ebc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003ebe:	f7ff feac 	bl	8003c1a <VibeCheckRGB_SendColors>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003ec2:	4908      	ldr	r1, [pc, #32]	@ (8003ee4 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003ec4:	6838      	ldr	r0, [r7, #0]
 8003ec6:	f001 feeb 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003eca:	6838      	ldr	r0, [r7, #0]
 8003ecc:	f001 ff68 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e000      	b.n	8003ed6 <VibeCheckRGBCMD_Execute+0x1aa>
		}
	}

	return 0;
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3768      	adds	r7, #104	@ 0x68
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	0801d818 	.word	0x0801d818
 8003ee4:	0801d81c 	.word	0x0801d81c
 8003ee8:	0801d820 	.word	0x0801d820
 8003eec:	0801d824 	.word	0x0801d824
 8003ef0:	0801d82c 	.word	0x0801d82c

08003ef4 <VibeCheckSensor_Init>:

#include "vibecheck_sensor.h"


void VibeCheckSensor_Init(VibeCheckSensor* sensor, volatile uint32_t* time_micros, SPI_HandleTypeDef* hspi0, SPI_HandleTypeDef* hspi1, SPI_HandleTypeDef* hspi2)
{
 8003ef4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ef6:	b0a1      	sub	sp, #132	@ 0x84
 8003ef8:	af06      	add	r7, sp, #24
 8003efa:	6178      	str	r0, [r7, #20]
 8003efc:	6139      	str	r1, [r7, #16]
 8003efe:	60fa      	str	r2, [r7, #12]
 8003f00:	60bb      	str	r3, [r7, #8]
	sensor->data_ind = 0;
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f8c3 2520 	str.w	r2, [r3, #1312]	@ 0x520
	sensor->data_ready = 0;
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524
	sensor->time_prev_update = 0;
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	2200      	movs	r2, #0
 8003f16:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	sensor->generate_fake_data = 0;
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c

	sensor->time_micros = time_micros;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	f8c3 2530 	str.w	r2, [r3, #1328]	@ 0x530

	/* set all the configurations to defaults */
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f2e:	e04a      	b.n	8003fc6 <VibeCheckSensor_Init+0xd2>
	{
		sensor->sensor_config[i].usr_offset_x = 0.0f;
 8003f30:	6979      	ldr	r1, [r7, #20]
 8003f32:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f34:	4613      	mov	r3, r2
 8003f36:	00db      	lsls	r3, r3, #3
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	f04f 0200 	mov.w	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_y = 0.0f;
 8003f44:	6979      	ldr	r1, [r7, #20]
 8003f46:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f48:	4613      	mov	r3, r2
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	1a9b      	subs	r3, r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	3304      	adds	r3, #4
 8003f54:	f04f 0200 	mov.w	r2, #0
 8003f58:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_z = 0.0f;
 8003f5a:	6979      	ldr	r1, [r7, #20]
 8003f5c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f5e:	4613      	mov	r3, r2
 8003f60:	00db      	lsls	r3, r3, #3
 8003f62:	1a9b      	subs	r3, r3, r2
 8003f64:	009b      	lsls	r3, r3, #2
 8003f66:	440b      	add	r3, r1
 8003f68:	3308      	adds	r3, #8
 8003f6a:	f04f 0200 	mov.w	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].accel_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003f70:	6979      	ldr	r1, [r7, #20]
 8003f72:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	1a9b      	subs	r3, r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	440b      	add	r3, r1
 8003f7e:	330c      	adds	r3, #12
 8003f80:	2234      	movs	r2, #52	@ 0x34
 8003f82:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].g_range = VC_SENSOR_DEFAULT_G_RANGE;
 8003f84:	6979      	ldr	r1, [r7, #20]
 8003f86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f88:	4613      	mov	r3, r2
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	1a9b      	subs	r3, r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	3310      	adds	r3, #16
 8003f94:	2204      	movs	r2, #4
 8003f96:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].gyro_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003f98:	6979      	ldr	r1, [r7, #20]
 8003f9a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	3314      	adds	r3, #20
 8003fa8:	2234      	movs	r2, #52	@ 0x34
 8003faa:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].dps_range = VC_SENSOR_DEFAULT_DPS_RANGE;
 8003fac:	6979      	ldr	r1, [r7, #20]
 8003fae:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	3318      	adds	r3, #24
 8003fbc:	227d      	movs	r2, #125	@ 0x7d
 8003fbe:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003fc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003fc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d9b1      	bls.n	8003f30 <VibeCheckSensor_Init+0x3c>
	}


	/* initialize the sensor chips */
	SPI_HandleTypeDef* hspi[VC_SENSOR_NUM_SENSORS] = {hspi0, hspi1, hspi2};
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	657b      	str	r3, [r7, #84]	@ 0x54
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003fd8:	65fb      	str	r3, [r7, #92]	@ 0x5c

	GPIO_TypeDef* cs_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_GPIO_Port, ACCEL_NCS2_GPIO_Port, ACCEL_NCS3_GPIO_Port};
 8003fda:	4a49      	ldr	r2, [pc, #292]	@ (8004100 <VibeCheckSensor_Init+0x20c>)
 8003fdc:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003fe0:	ca07      	ldmia	r2, {r0, r1, r2}
 8003fe2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t cs_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_Pin, ACCEL_NCS2_Pin, ACCEL_NCS3_Pin};
 8003fe6:	4a47      	ldr	r2, [pc, #284]	@ (8004104 <VibeCheckSensor_Init+0x210>)
 8003fe8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003fec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ff0:	6018      	str	r0, [r3, #0]
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int1_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_GPIO_Port, ACCEL_INTA2_GPIO_Port, ACCEL_INTA3_GPIO_Port};
 8003ff6:	4a44      	ldr	r2, [pc, #272]	@ (8004108 <VibeCheckSensor_Init+0x214>)
 8003ff8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003ffc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003ffe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int1_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_Pin, ACCEL_INTA2_Pin, ACCEL_INTA3_Pin};
 8004002:	4a42      	ldr	r2, [pc, #264]	@ (800410c <VibeCheckSensor_Init+0x218>)
 8004004:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004008:	e892 0003 	ldmia.w	r2, {r0, r1}
 800400c:	6018      	str	r0, [r3, #0]
 800400e:	3304      	adds	r3, #4
 8004010:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int2_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_GPIO_Port, ACCEL_INTB2_GPIO_Port, ACCEL_INTB3_GPIO_Port};
 8004012:	4a3f      	ldr	r2, [pc, #252]	@ (8004110 <VibeCheckSensor_Init+0x21c>)
 8004014:	f107 0320 	add.w	r3, r7, #32
 8004018:	ca07      	ldmia	r2, {r0, r1, r2}
 800401a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int2_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_Pin, ACCEL_INTB2_Pin, ACCEL_INTB3_Pin};
 800401e:	4a3d      	ldr	r2, [pc, #244]	@ (8004114 <VibeCheckSensor_Init+0x220>)
 8004020:	f107 0318 	add.w	r3, r7, #24
 8004024:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004028:	6018      	str	r0, [r3, #0]
 800402a:	3304      	adds	r3, #4
 800402c:	8019      	strh	r1, [r3, #0]

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800402e:	2300      	movs	r3, #0
 8004030:	663b      	str	r3, [r7, #96]	@ 0x60
 8004032:	e05c      	b.n	80040ee <VibeCheckSensor_Init+0x1fa>
	{
		LSM6DS3_Init(&sensor->sensor_array[i], &sensor->sensor_config[i],
 8004034:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	1a9b      	subs	r3, r3, r2
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	3350      	adds	r3, #80	@ 0x50
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	4413      	add	r3, r2
 8004044:	1d1d      	adds	r5, r3, #4
 8004046:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004048:	4613      	mov	r3, r2
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	1a9b      	subs	r3, r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	18d6      	adds	r6, r2, r3
 8004054:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	3360      	adds	r3, #96	@ 0x60
 800405a:	f107 0208 	add.w	r2, r7, #8
 800405e:	4413      	add	r3, r2
 8004060:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8004064:	607b      	str	r3, [r7, #4]
 8004066:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 800406e:	f107 0308 	add.w	r3, r7, #8
 8004072:	18cb      	adds	r3, r1, r3
 8004074:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8004078:	6039      	str	r1, [r7, #0]
 800407a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800407c:	005b      	lsls	r3, r3, #1
 800407e:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004082:	f107 0308 	add.w	r3, r7, #8
 8004086:	18c3      	adds	r3, r0, r3
 8004088:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 800408c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8004094:	f107 0308 	add.w	r3, r7, #8
 8004098:	18c3      	adds	r3, r0, r3
 800409a:	f853 1c34 	ldr.w	r1, [r3, #-52]
 800409e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040a0:	005b      	lsls	r3, r3, #1
 80040a2:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 80040a6:	f107 0308 	add.w	r3, r7, #8
 80040aa:	18c3      	adds	r3, r0, r3
 80040ac:	f833 0c3c 	ldrh.w	r0, [r3, #-60]
 80040b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 80040b8:	f107 0308 	add.w	r3, r7, #8
 80040bc:	18e3      	adds	r3, r4, r3
 80040be:	f853 4c48 	ldr.w	r4, [r3, #-72]
 80040c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040c4:	005b      	lsls	r3, r3, #1
 80040c6:	3360      	adds	r3, #96	@ 0x60
 80040c8:	f107 0c08 	add.w	ip, r7, #8
 80040cc:	4463      	add	r3, ip
 80040ce:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 80040d2:	9304      	str	r3, [sp, #16]
 80040d4:	9403      	str	r4, [sp, #12]
 80040d6:	9002      	str	r0, [sp, #8]
 80040d8:	9101      	str	r1, [sp, #4]
 80040da:	9200      	str	r2, [sp, #0]
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	4631      	mov	r1, r6
 80040e2:	4628      	mov	r0, r5
 80040e4:	f7fc fce8 	bl	8000ab8 <LSM6DS3_Init>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80040e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040ea:	3301      	adds	r3, #1
 80040ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80040ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d99f      	bls.n	8004034 <VibeCheckSensor_Init+0x140>
				hspi[i], cs_ports[i], cs_pins[i], int1_ports[i], int1_pins[i], int2_ports[i], int2_pins[i]);
	}

}
 80040f4:	bf00      	nop
 80040f6:	bf00      	nop
 80040f8:	376c      	adds	r7, #108	@ 0x6c
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040fe:	bf00      	nop
 8004100:	0801d834 	.word	0x0801d834
 8004104:	0801d840 	.word	0x0801d840
 8004108:	0801d848 	.word	0x0801d848
 800410c:	0801d854 	.word	0x0801d854
 8004110:	0801d85c 	.word	0x0801d85c
 8004114:	0801d868 	.word	0x0801d868

08004118 <VibeCheckSensor_Update>:


void VibeCheckSensor_Update(VibeCheckSensor* sensor)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b088      	sub	sp, #32
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 8004120:	f003 f9ba 	bl	8007498 <HAL_GetTick>
 8004124:	61b8      	str	r0, [r7, #24]
	if (time - sensor->time_prev_update > VC_SENSOR_UPDATE_INTERVAL_MS)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	f8d3 3528 	ldr.w	r3, [r3, #1320]	@ 0x528
 800412c:	69ba      	ldr	r2, [r7, #24]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004134:	f240 8113 	bls.w	800435e <VibeCheckSensor_Update+0x246>

		/* if not connected -> test for connection -> if success, set connected flag, configure the sensor, and send message to host */
		/* if connected but not running -> test for connection -> if failure, reset connected flag, send message to host */
		/* if running either accelerometer or gyro -> check data received status flag and reset it -> if no data received, reset connected flag, send message to host */

		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004138:	2300      	movs	r3, #0
 800413a:	61fb      	str	r3, [r7, #28]
 800413c:	e0ac      	b.n	8004298 <VibeCheckSensor_Update+0x180>
		{
			if (!sensor->status[i].is_connected)
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	69fa      	ldr	r2, [r7, #28]
 8004142:	4613      	mov	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	440b      	add	r3, r1
 800414c:	33fc      	adds	r3, #252	@ 0xfc
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d134      	bne.n	80041be <VibeCheckSensor_Update+0xa6>
			{
				if (LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 8004154:	69fa      	ldr	r2, [r7, #28]
 8004156:	4613      	mov	r3, r2
 8004158:	00db      	lsls	r3, r3, #3
 800415a:	1a9b      	subs	r3, r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	3350      	adds	r3, #80	@ 0x50
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	4413      	add	r3, r2
 8004164:	3304      	adds	r3, #4
 8004166:	4618      	mov	r0, r3
 8004168:	f7fc fcd0 	bl	8000b0c <LSM6DS3_TestCommunication>
 800416c:	4603      	mov	r3, r0
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 808f 	beq.w	8004292 <VibeCheckSensor_Update+0x17a>
				{
					sensor->status[i].is_connected = 1;
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	33fc      	adds	r3, #252	@ 0xfc
 8004184:	2201      	movs	r2, #1
 8004186:	601a      	str	r2, [r3, #0]
					sensor->status[i].connection_change_flag = 1;
 8004188:	6879      	ldr	r1, [r7, #4]
 800418a:	69fa      	ldr	r2, [r7, #28]
 800418c:	4613      	mov	r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	440b      	add	r3, r1
 8004196:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800419a:	2201      	movs	r2, #1
 800419c:	601a      	str	r2, [r3, #0]
					sensor->status[i].received_data_flag = 1;  /* give ourselves a grace period to receive data by artificially setting the flag */
 800419e:	6879      	ldr	r1, [r7, #4]
 80041a0:	69fa      	ldr	r2, [r7, #28]
 80041a2:	4613      	mov	r3, r2
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	4413      	add	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	440b      	add	r3, r1
 80041ac:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80041b0:	2201      	movs	r2, #1
 80041b2:	601a      	str	r2, [r3, #0]
					VibeCheckSensor_UpdateSensor(sensor, i);
 80041b4:	69f9      	ldr	r1, [r7, #28]
 80041b6:	6878      	ldr	r0, [r7, #4]
 80041b8:	f000 fbf4 	bl	80049a4 <VibeCheckSensor_UpdateSensor>
 80041bc:	e069      	b.n	8004292 <VibeCheckSensor_Update+0x17a>
				}
			}
			else
			{
				if (!sensor->status[i].accel_measuring && !sensor->status[i].gyro_measuring)
 80041be:	6879      	ldr	r1, [r7, #4]
 80041c0:	69fa      	ldr	r2, [r7, #28]
 80041c2:	4613      	mov	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d130      	bne.n	8004238 <VibeCheckSensor_Update+0x120>
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	69fa      	ldr	r2, [r7, #28]
 80041da:	4613      	mov	r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	440b      	add	r3, r1
 80041e4:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d124      	bne.n	8004238 <VibeCheckSensor_Update+0x120>
				{
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 80041ee:	69fa      	ldr	r2, [r7, #28]
 80041f0:	4613      	mov	r3, r2
 80041f2:	00db      	lsls	r3, r3, #3
 80041f4:	1a9b      	subs	r3, r3, r2
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	3350      	adds	r3, #80	@ 0x50
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	4413      	add	r3, r2
 80041fe:	3304      	adds	r3, #4
 8004200:	4618      	mov	r0, r3
 8004202:	f7fc fc83 	bl	8000b0c <LSM6DS3_TestCommunication>
 8004206:	4603      	mov	r3, r0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d142      	bne.n	8004292 <VibeCheckSensor_Update+0x17a>
					{
						sensor->status[i].is_connected = 0;
 800420c:	6879      	ldr	r1, [r7, #4]
 800420e:	69fa      	ldr	r2, [r7, #28]
 8004210:	4613      	mov	r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	4413      	add	r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	33fc      	adds	r3, #252	@ 0xfc
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	69fa      	ldr	r2, [r7, #28]
 8004224:	4613      	mov	r3, r2
 8004226:	009b      	lsls	r3, r3, #2
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004232:	2201      	movs	r2, #1
 8004234:	601a      	str	r2, [r3, #0]
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 8004236:	e02c      	b.n	8004292 <VibeCheckSensor_Update+0x17a>
					}
				}
				else
				{
					if (sensor->status[i].received_data_flag)
 8004238:	6879      	ldr	r1, [r7, #4]
 800423a:	69fa      	ldr	r2, [r7, #28]
 800423c:	4613      	mov	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d00b      	beq.n	8004268 <VibeCheckSensor_Update+0x150>
					{
						sensor->status[i].received_data_flag = 0;
 8004250:	6879      	ldr	r1, [r7, #4]
 8004252:	69fa      	ldr	r2, [r7, #28]
 8004254:	4613      	mov	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4413      	add	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	440b      	add	r3, r1
 800425e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004262:	2200      	movs	r2, #0
 8004264:	601a      	str	r2, [r3, #0]
 8004266:	e014      	b.n	8004292 <VibeCheckSensor_Update+0x17a>
					}
					else
					{
						sensor->status[i].is_connected = 0;
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	69fa      	ldr	r2, [r7, #28]
 800426c:	4613      	mov	r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	4413      	add	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	440b      	add	r3, r1
 8004276:	33fc      	adds	r3, #252	@ 0xfc
 8004278:	2200      	movs	r2, #0
 800427a:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	69fa      	ldr	r2, [r7, #28]
 8004280:	4613      	mov	r3, r2
 8004282:	009b      	lsls	r3, r3, #2
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	440b      	add	r3, r1
 800428a:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	3301      	adds	r3, #1
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	69fb      	ldr	r3, [r7, #28]
 800429a:	2b02      	cmp	r3, #2
 800429c:	f67f af4f 	bls.w	800413e <VibeCheckSensor_Update+0x26>
				}
			}
		}

		/* make some random data (3 sine wave phases) for testing the host plotting/data logging */
		if (sensor->generate_fake_data)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f8d3 352c 	ldr.w	r3, [r3, #1324]	@ 0x52c
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d055      	beq.n	8004356 <VibeCheckSensor_Update+0x23e>
		{
			float val1 = sinf(2.0f * 3.14159f * time);
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	ee07 3a90 	vmov	s15, r3
 80042b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042b4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8004368 <VibeCheckSensor_Update+0x250>
 80042b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042bc:	eeb0 0a67 	vmov.f32	s0, s15
 80042c0:	f018 fc52 	bl	801cb68 <sinf>
 80042c4:	ed87 0a05 	vstr	s0, [r7, #20]
			float val2 = sinf(2.0f * 3.14159f * time + 3.14159f / 3.0f);
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	ee07 3a90 	vmov	s15, r3
 80042ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d2:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8004368 <VibeCheckSensor_Update+0x250>
 80042d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042da:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800436c <VibeCheckSensor_Update+0x254>
 80042de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80042e2:	eeb0 0a67 	vmov.f32	s0, s15
 80042e6:	f018 fc3f 	bl	801cb68 <sinf>
 80042ea:	ed87 0a04 	vstr	s0, [r7, #16]
			float val3 = sinf(2.0f * 3.14159f * time + 2.0f * 3.14159f / 3.0f);
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	ee07 3a90 	vmov	s15, r3
 80042f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042f8:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004368 <VibeCheckSensor_Update+0x250>
 80042fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004300:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004370 <VibeCheckSensor_Update+0x258>
 8004304:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004308:	eeb0 0a67 	vmov.f32	s0, s15
 800430c:	f018 fc2c 	bl	801cb68 <sinf>
 8004310:	ed87 0a03 	vstr	s0, [r7, #12]

			VibeCheckSensor_AddData(sensor, 1, time, val1, val2, val3);
 8004314:	ed97 1a03 	vldr	s2, [r7, #12]
 8004318:	edd7 0a04 	vldr	s1, [r7, #16]
 800431c:	ed97 0a05 	vldr	s0, [r7, #20]
 8004320:	69ba      	ldr	r2, [r7, #24]
 8004322:	2101      	movs	r1, #1
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 fb92 	bl	8004a4e <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 2, time, val3, val1, val2);
 800432a:	ed97 1a04 	vldr	s2, [r7, #16]
 800432e:	edd7 0a05 	vldr	s1, [r7, #20]
 8004332:	ed97 0a03 	vldr	s0, [r7, #12]
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	2102      	movs	r1, #2
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 fb87 	bl	8004a4e <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 3, time, val2, val3, val1);
 8004340:	ed97 1a05 	vldr	s2, [r7, #20]
 8004344:	edd7 0a03 	vldr	s1, [r7, #12]
 8004348:	ed97 0a04 	vldr	s0, [r7, #16]
 800434c:	69ba      	ldr	r2, [r7, #24]
 800434e:	2103      	movs	r1, #3
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fb7c 	bl	8004a4e <VibeCheckSensor_AddData>
		}

		sensor->time_prev_update = time;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	f8c3 2528 	str.w	r2, [r3, #1320]	@ 0x528
	}
}
 800435e:	bf00      	nop
 8004360:	3720      	adds	r7, #32
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	40c90fd0 	.word	0x40c90fd0
 800436c:	3f860a8b 	.word	0x3f860a8b
 8004370:	40060a8b 	.word	0x40060a8b

08004374 <VibeCheckSensor_StartAccel>:

void VibeCheckSensor_StartAccel(VibeCheckSensor* sensor, uint32_t channel)  /* start acceleration measurement of specified channel */
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	2b02      	cmp	r3, #2
 8004382:	d901      	bls.n	8004388 <VibeCheckSensor_StartAccel+0x14>
 8004384:	2302      	movs	r3, #2
 8004386:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].accel_measuring)
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	683a      	ldr	r2, [r7, #0]
 800438c:	4613      	mov	r3, r2
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4413      	add	r3, r2
 8004392:	009b      	lsls	r3, r3, #2
 8004394:	440b      	add	r3, r1
 8004396:	33fc      	adds	r3, #252	@ 0xfc
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d017      	beq.n	80043ce <VibeCheckSensor_StartAccel+0x5a>
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	4613      	mov	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	4413      	add	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d10b      	bne.n	80043ce <VibeCheckSensor_StartAccel+0x5a>
		LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	00db      	lsls	r3, r3, #3
 80043bc:	1a9b      	subs	r3, r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	3350      	adds	r3, #80	@ 0x50
 80043c2:	687a      	ldr	r2, [r7, #4]
 80043c4:	4413      	add	r3, r2
 80043c6:	3304      	adds	r3, #4
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7fc fc5d 	bl	8000c88 <LSM6DS3_StartAccel>
	/*
	 * I choose to set the flag here immediately, even if the accelerometer is not currently connected. This way, it can be set
	 * to start sampling immediately once the accelerometer is plugged in.
	 */

	sensor->status[channel].accel_measuring = 1;
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	683a      	ldr	r2, [r7, #0]
 80043d2:	4613      	mov	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043e0:	2201      	movs	r2, #1
 80043e2:	601a      	str	r2, [r3, #0]
}
 80043e4:	bf00      	nop
 80043e6:	3708      	adds	r7, #8
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <VibeCheckSensor_StopAccel>:

void VibeCheckSensor_StopAccel(VibeCheckSensor* sensor, uint32_t channel)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d901      	bls.n	8004400 <VibeCheckSensor_StopAccel+0x14>
 80043fc:	2302      	movs	r3, #2
 80043fe:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].accel_measuring)
 8004400:	6879      	ldr	r1, [r7, #4]
 8004402:	683a      	ldr	r2, [r7, #0]
 8004404:	4613      	mov	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	33fc      	adds	r3, #252	@ 0xfc
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d017      	beq.n	8004446 <VibeCheckSensor_StopAccel+0x5a>
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	4613      	mov	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	4413      	add	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	440b      	add	r3, r1
 8004424:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d00b      	beq.n	8004446 <VibeCheckSensor_StopAccel+0x5a>
		LSM6DS3_StopAccel(&sensor->sensor_array[channel]);
 800442e:	683a      	ldr	r2, [r7, #0]
 8004430:	4613      	mov	r3, r2
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	1a9b      	subs	r3, r3, r2
 8004436:	00db      	lsls	r3, r3, #3
 8004438:	3350      	adds	r3, #80	@ 0x50
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	4413      	add	r3, r2
 800443e:	3304      	adds	r3, #4
 8004440:	4618      	mov	r0, r3
 8004442:	f7fc fd5b 	bl	8000efc <LSM6DS3_StopAccel>

	sensor->status[channel].accel_measuring = 0;
 8004446:	6879      	ldr	r1, [r7, #4]
 8004448:	683a      	ldr	r2, [r7, #0]
 800444a:	4613      	mov	r3, r2
 800444c:	009b      	lsls	r3, r3, #2
 800444e:	4413      	add	r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	440b      	add	r3, r1
 8004454:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
}
 800445c:	bf00      	nop
 800445e:	3708      	adds	r7, #8
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <VibeCheckSensor_StartGyro>:

void VibeCheckSensor_StartGyro(VibeCheckSensor* sensor, uint32_t channel)  /* start gyroscope measurement of specified channel */
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <VibeCheckSensor_StartGyro+0x14>
 8004474:	2302      	movs	r3, #2
 8004476:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].gyro_measuring)
 8004478:	6879      	ldr	r1, [r7, #4]
 800447a:	683a      	ldr	r2, [r7, #0]
 800447c:	4613      	mov	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	4413      	add	r3, r2
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	440b      	add	r3, r1
 8004486:	33fc      	adds	r3, #252	@ 0xfc
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d017      	beq.n	80044be <VibeCheckSensor_StartGyro+0x5a>
 800448e:	6879      	ldr	r1, [r7, #4]
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	4613      	mov	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	4413      	add	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	440b      	add	r3, r1
 800449c:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d10b      	bne.n	80044be <VibeCheckSensor_StartGyro+0x5a>
		LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	4613      	mov	r3, r2
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	1a9b      	subs	r3, r3, r2
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	3350      	adds	r3, #80	@ 0x50
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	3304      	adds	r3, #4
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7fc fc87 	bl	8000dcc <LSM6DS3_StartGyro>

	sensor->status[channel].gyro_measuring = 1;
 80044be:	6879      	ldr	r1, [r7, #4]
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	4613      	mov	r3, r2
 80044c4:	009b      	lsls	r3, r3, #2
 80044c6:	4413      	add	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80044d0:	2201      	movs	r2, #1
 80044d2:	601a      	str	r2, [r3, #0]
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}

080044dc <VibeCheckSensor_StopGyro>:

void VibeCheckSensor_StopGyro(VibeCheckSensor* sensor, uint32_t channel)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b082      	sub	sp, #8
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2b02      	cmp	r3, #2
 80044ea:	d901      	bls.n	80044f0 <VibeCheckSensor_StopGyro+0x14>
 80044ec:	2302      	movs	r3, #2
 80044ee:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].gyro_measuring)
 80044f0:	6879      	ldr	r1, [r7, #4]
 80044f2:	683a      	ldr	r2, [r7, #0]
 80044f4:	4613      	mov	r3, r2
 80044f6:	009b      	lsls	r3, r3, #2
 80044f8:	4413      	add	r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	440b      	add	r3, r1
 80044fe:	33fc      	adds	r3, #252	@ 0xfc
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d017      	beq.n	8004536 <VibeCheckSensor_StopGyro+0x5a>
 8004506:	6879      	ldr	r1, [r7, #4]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	4613      	mov	r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	4413      	add	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	440b      	add	r3, r1
 8004514:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00b      	beq.n	8004536 <VibeCheckSensor_StopGyro+0x5a>
		LSM6DS3_StopGyro(&sensor->sensor_array[channel]);
 800451e:	683a      	ldr	r2, [r7, #0]
 8004520:	4613      	mov	r3, r2
 8004522:	00db      	lsls	r3, r3, #3
 8004524:	1a9b      	subs	r3, r3, r2
 8004526:	00db      	lsls	r3, r3, #3
 8004528:	3350      	adds	r3, #80	@ 0x50
 800452a:	687a      	ldr	r2, [r7, #4]
 800452c:	4413      	add	r3, r2
 800452e:	3304      	adds	r3, #4
 8004530:	4618      	mov	r0, r3
 8004532:	f7fc fcf1 	bl	8000f18 <LSM6DS3_StopGyro>

	sensor->status[channel].gyro_measuring = 0;
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	683a      	ldr	r2, [r7, #0]
 800453a:	4613      	mov	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	440b      	add	r3, r1
 8004544:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004548:	2200      	movs	r2, #0
 800454a:	601a      	str	r2, [r3, #0]
}
 800454c:	bf00      	nop
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <VibeCheckSensor_SetAccelODR>:

void VibeCheckSensor_SetAccelODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <VibeCheckSensor_SetAccelODR+0x16>
 8004566:	2302      	movs	r3, #2
 8004568:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].accel_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	210a      	movs	r1, #10
 800456e:	480a      	ldr	r0, [pc, #40]	@ (8004598 <VibeCheckSensor_SetAccelODR+0x44>)
 8004570:	f7fe fd18 	bl	8002fa4 <FindClosest>
 8004574:	68f9      	ldr	r1, [r7, #12]
 8004576:	68ba      	ldr	r2, [r7, #8]
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	1a9b      	subs	r3, r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	330c      	adds	r3, #12
 8004584:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004586:	68b9      	ldr	r1, [r7, #8]
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 fa0b 	bl	80049a4 <VibeCheckSensor_UpdateSensor>
}
 800458e:	bf00      	nop
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
 8004596:	bf00      	nop
 8004598:	0801e090 	.word	0x0801e090

0800459c <VibeCheckSensor_SetGyroODR>:

void VibeCheckSensor_SetGyroODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b084      	sub	sp, #16
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d901      	bls.n	80045b2 <VibeCheckSensor_SetGyroODR+0x16>
 80045ae:	2302      	movs	r3, #2
 80045b0:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].gyro_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 80045b2:	687a      	ldr	r2, [r7, #4]
 80045b4:	210a      	movs	r1, #10
 80045b6:	480a      	ldr	r0, [pc, #40]	@ (80045e0 <VibeCheckSensor_SetGyroODR+0x44>)
 80045b8:	f7fe fcf4 	bl	8002fa4 <FindClosest>
 80045bc:	68f9      	ldr	r1, [r7, #12]
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	4613      	mov	r3, r2
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	1a9b      	subs	r3, r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	3314      	adds	r3, #20
 80045cc:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 80045ce:	68b9      	ldr	r1, [r7, #8]
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 f9e7 	bl	80049a4 <VibeCheckSensor_UpdateSensor>
}
 80045d6:	bf00      	nop
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	0801e090 	.word	0x0801e090

080045e4 <VibeCheckSensor_SetAccelRange>:

void VibeCheckSensor_SetAccelRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	60b9      	str	r1, [r7, #8]
 80045ee:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	2b02      	cmp	r3, #2
 80045f4:	d901      	bls.n	80045fa <VibeCheckSensor_SetAccelRange+0x16>
 80045f6:	2302      	movs	r3, #2
 80045f8:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].g_range = FindClosest(VC_SENSOR_ALLOWED_G_RANGE, sizeof(VC_SENSOR_ALLOWED_G_RANGE) / sizeof(VC_SENSOR_ALLOWED_G_RANGE[0]), range);
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	2104      	movs	r1, #4
 80045fe:	480a      	ldr	r0, [pc, #40]	@ (8004628 <VibeCheckSensor_SetAccelRange+0x44>)
 8004600:	f7fe fcd0 	bl	8002fa4 <FindClosest>
 8004604:	68f9      	ldr	r1, [r7, #12]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	4613      	mov	r3, r2
 800460a:	00db      	lsls	r3, r3, #3
 800460c:	1a9b      	subs	r3, r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	3310      	adds	r3, #16
 8004614:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	68f8      	ldr	r0, [r7, #12]
 800461a:	f000 f9c3 	bl	80049a4 <VibeCheckSensor_UpdateSensor>
}
 800461e:	bf00      	nop
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	0801e0b8 	.word	0x0801e0b8

0800462c <VibeCheckSensor_SetGyroRange>:

void VibeCheckSensor_SetGyroRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b084      	sub	sp, #16
 8004630:	af00      	add	r7, sp, #0
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	60b9      	str	r1, [r7, #8]
 8004636:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b02      	cmp	r3, #2
 800463c:	d901      	bls.n	8004642 <VibeCheckSensor_SetGyroRange+0x16>
 800463e:	2302      	movs	r3, #2
 8004640:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].dps_range = FindClosest(VC_SENSOR_ALLOWED_DPS_RANGE, sizeof(VC_SENSOR_ALLOWED_DPS_RANGE) / sizeof(VC_SENSOR_ALLOWED_DPS_RANGE[0]), range);
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	2105      	movs	r1, #5
 8004646:	480a      	ldr	r0, [pc, #40]	@ (8004670 <VibeCheckSensor_SetGyroRange+0x44>)
 8004648:	f7fe fcac 	bl	8002fa4 <FindClosest>
 800464c:	68f9      	ldr	r1, [r7, #12]
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	4613      	mov	r3, r2
 8004652:	00db      	lsls	r3, r3, #3
 8004654:	1a9b      	subs	r3, r3, r2
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	440b      	add	r3, r1
 800465a:	3318      	adds	r3, #24
 800465c:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 800465e:	68b9      	ldr	r1, [r7, #8]
 8004660:	68f8      	ldr	r0, [r7, #12]
 8004662:	f000 f99f 	bl	80049a4 <VibeCheckSensor_UpdateSensor>
}
 8004666:	bf00      	nop
 8004668:	3710      	adds	r7, #16
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}
 800466e:	bf00      	nop
 8004670:	0801e0c8 	.word	0x0801e0c8

08004674 <VibeCheckSensor_SetOffsets>:

void VibeCheckSensor_SetOffsets(VibeCheckSensor* sensor, uint32_t channel, float x, float y, float z)  /* accelerometer DC offsets in g */
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6178      	str	r0, [r7, #20]
 800467c:	6139      	str	r1, [r7, #16]
 800467e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004682:	edc7 0a02 	vstr	s1, [r7, #8]
 8004686:	ed87 1a01 	vstr	s2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	2b02      	cmp	r3, #2
 800468e:	d901      	bls.n	8004694 <VibeCheckSensor_SetOffsets+0x20>
 8004690:	2302      	movs	r3, #2
 8004692:	613b      	str	r3, [r7, #16]

	/* TODO: test that setting the sensor user offset registers works */

	if (x > VC_SENSOR_MAX_OFFSET) x = VC_SENSOR_MAX_OFFSET;  /* clamp the offsets to the max value that can fit in the register */
 8004694:	edd7 7a03 	vldr	s15, [r7, #12]
 8004698:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004764 <VibeCheckSensor_SetOffsets+0xf0>
 800469c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046a4:	dd01      	ble.n	80046aa <VibeCheckSensor_SetOffsets+0x36>
 80046a6:	4b30      	ldr	r3, [pc, #192]	@ (8004768 <VibeCheckSensor_SetOffsets+0xf4>)
 80046a8:	60fb      	str	r3, [r7, #12]
	if (x < -VC_SENSOR_MAX_OFFSET) x = -VC_SENSOR_MAX_OFFSET;
 80046aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80046ae:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800476c <VibeCheckSensor_SetOffsets+0xf8>
 80046b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046ba:	d501      	bpl.n	80046c0 <VibeCheckSensor_SetOffsets+0x4c>
 80046bc:	4b2c      	ldr	r3, [pc, #176]	@ (8004770 <VibeCheckSensor_SetOffsets+0xfc>)
 80046be:	60fb      	str	r3, [r7, #12]
	if (y > VC_SENSOR_MAX_OFFSET) y = VC_SENSOR_MAX_OFFSET;
 80046c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80046c4:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8004764 <VibeCheckSensor_SetOffsets+0xf0>
 80046c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d0:	dd01      	ble.n	80046d6 <VibeCheckSensor_SetOffsets+0x62>
 80046d2:	4b25      	ldr	r3, [pc, #148]	@ (8004768 <VibeCheckSensor_SetOffsets+0xf4>)
 80046d4:	60bb      	str	r3, [r7, #8]
	if (y < -VC_SENSOR_MAX_OFFSET) y = -VC_SENSOR_MAX_OFFSET;
 80046d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80046da:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800476c <VibeCheckSensor_SetOffsets+0xf8>
 80046de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e6:	d501      	bpl.n	80046ec <VibeCheckSensor_SetOffsets+0x78>
 80046e8:	4b21      	ldr	r3, [pc, #132]	@ (8004770 <VibeCheckSensor_SetOffsets+0xfc>)
 80046ea:	60bb      	str	r3, [r7, #8]
	if (z > VC_SENSOR_MAX_OFFSET) z = VC_SENSOR_MAX_OFFSET;
 80046ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80046f0:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8004764 <VibeCheckSensor_SetOffsets+0xf0>
 80046f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046fc:	dd01      	ble.n	8004702 <VibeCheckSensor_SetOffsets+0x8e>
 80046fe:	4b1a      	ldr	r3, [pc, #104]	@ (8004768 <VibeCheckSensor_SetOffsets+0xf4>)
 8004700:	607b      	str	r3, [r7, #4]
	if (z < -VC_SENSOR_MAX_OFFSET) z = -VC_SENSOR_MAX_OFFSET;
 8004702:	edd7 7a01 	vldr	s15, [r7, #4]
 8004706:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800476c <VibeCheckSensor_SetOffsets+0xf8>
 800470a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800470e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004712:	d501      	bpl.n	8004718 <VibeCheckSensor_SetOffsets+0xa4>
 8004714:	4b16      	ldr	r3, [pc, #88]	@ (8004770 <VibeCheckSensor_SetOffsets+0xfc>)
 8004716:	607b      	str	r3, [r7, #4]

	sensor->sensor_config[channel].usr_offset_x = x;
 8004718:	6979      	ldr	r1, [r7, #20]
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4613      	mov	r3, r2
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_y = y;
 800472a:	6979      	ldr	r1, [r7, #20]
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	4613      	mov	r3, r2
 8004730:	00db      	lsls	r3, r3, #3
 8004732:	1a9b      	subs	r3, r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	440b      	add	r3, r1
 8004738:	3304      	adds	r3, #4
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_z = z;
 800473e:	6979      	ldr	r1, [r7, #20]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4613      	mov	r3, r2
 8004744:	00db      	lsls	r3, r3, #3
 8004746:	1a9b      	subs	r3, r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	440b      	add	r3, r1
 800474c:	3308      	adds	r3, #8
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	601a      	str	r2, [r3, #0]

	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004752:	6939      	ldr	r1, [r7, #16]
 8004754:	6978      	ldr	r0, [r7, #20]
 8004756:	f000 f925 	bl	80049a4 <VibeCheckSensor_UpdateSensor>
}
 800475a:	bf00      	nop
 800475c:	3718      	adds	r7, #24
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	3dfe0000 	.word	0x3dfe0000
 8004768:	3dfe0000 	.word	0x3dfe0000
 800476c:	bdfe0000 	.word	0xbdfe0000
 8004770:	bdfe0000 	.word	0xbdfe0000

08004774 <VibeCheckSensor_GetAccelODR>:

uint32_t VibeCheckSensor_GetAccelODR(VibeCheckSensor* sensor, uint32_t channel)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b02      	cmp	r3, #2
 8004782:	d901      	bls.n	8004788 <VibeCheckSensor_GetAccelODR+0x14>
 8004784:	2302      	movs	r3, #2
 8004786:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].accel_odr_hz;
 8004788:	6879      	ldr	r1, [r7, #4]
 800478a:	683a      	ldr	r2, [r7, #0]
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	1a9b      	subs	r3, r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	330c      	adds	r3, #12
 8004798:	681b      	ldr	r3, [r3, #0]
}
 800479a:	4618      	mov	r0, r3
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <VibeCheckSensor_GetGyroODR>:

uint32_t VibeCheckSensor_GetGyroODR(VibeCheckSensor* sensor, uint32_t channel)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
 80047ae:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80047b0:	683b      	ldr	r3, [r7, #0]
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d901      	bls.n	80047ba <VibeCheckSensor_GetGyroODR+0x14>
 80047b6:	2302      	movs	r3, #2
 80047b8:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].gyro_odr_hz;
 80047ba:	6879      	ldr	r1, [r7, #4]
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	4613      	mov	r3, r2
 80047c0:	00db      	lsls	r3, r3, #3
 80047c2:	1a9b      	subs	r3, r3, r2
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	440b      	add	r3, r1
 80047c8:	3314      	adds	r3, #20
 80047ca:	681b      	ldr	r3, [r3, #0]
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <VibeCheckSensor_GetAccelRange>:

uint32_t VibeCheckSensor_GetAccelRange(VibeCheckSensor* sensor, uint32_t channel)
{
 80047d8:	b480      	push	{r7}
 80047da:	b083      	sub	sp, #12
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d901      	bls.n	80047ec <VibeCheckSensor_GetAccelRange+0x14>
 80047e8:	2302      	movs	r3, #2
 80047ea:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].g_range;
 80047ec:	6879      	ldr	r1, [r7, #4]
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	4613      	mov	r3, r2
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	1a9b      	subs	r3, r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	440b      	add	r3, r1
 80047fa:	3310      	adds	r3, #16
 80047fc:	681b      	ldr	r3, [r3, #0]
}
 80047fe:	4618      	mov	r0, r3
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <VibeCheckSensor_GetGyroRange>:

uint32_t VibeCheckSensor_GetGyroRange(VibeCheckSensor* sensor, uint32_t channel)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
 8004812:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <VibeCheckSensor_GetGyroRange+0x14>
 800481a:	2302      	movs	r3, #2
 800481c:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].dps_range;
 800481e:	6879      	ldr	r1, [r7, #4]
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	4613      	mov	r3, r2
 8004824:	00db      	lsls	r3, r3, #3
 8004826:	1a9b      	subs	r3, r3, r2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	440b      	add	r3, r1
 800482c:	3318      	adds	r3, #24
 800482e:	681b      	ldr	r3, [r3, #0]
}
 8004830:	4618      	mov	r0, r3
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <VibeCheckSensor_GetOffsets>:

void VibeCheckSensor_GetOffsets(VibeCheckSensor* sensor, uint32_t channel, float* x, float* y, float* z)
{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	603b      	str	r3, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	2b02      	cmp	r3, #2
 800484e:	d901      	bls.n	8004854 <VibeCheckSensor_GetOffsets+0x18>
 8004850:	2302      	movs	r3, #2
 8004852:	60bb      	str	r3, [r7, #8]
	*x = sensor->sensor_config[channel].usr_offset_x;
 8004854:	68f9      	ldr	r1, [r7, #12]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	4613      	mov	r3, r2
 800485a:	00db      	lsls	r3, r3, #3
 800485c:	1a9b      	subs	r3, r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	601a      	str	r2, [r3, #0]
	*y = sensor->sensor_config[channel].usr_offset_y;
 8004868:	68f9      	ldr	r1, [r7, #12]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4613      	mov	r3, r2
 800486e:	00db      	lsls	r3, r3, #3
 8004870:	1a9b      	subs	r3, r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	440b      	add	r3, r1
 8004876:	3304      	adds	r3, #4
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	601a      	str	r2, [r3, #0]
	*z = sensor->sensor_config[channel].usr_offset_z;
 800487e:	68f9      	ldr	r1, [r7, #12]
 8004880:	68ba      	ldr	r2, [r7, #8]
 8004882:	4613      	mov	r3, r2
 8004884:	00db      	lsls	r3, r3, #3
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	3308      	adds	r3, #8
 800488e:	681a      	ldr	r2, [r3, #0]
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	601a      	str	r2, [r3, #0]
}
 8004894:	bf00      	nop
 8004896:	3714      	adds	r7, #20
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <VibeCheckSensor_StartFakeData>:


void VibeCheckSensor_StartFakeData(VibeCheckSensor* sensor)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b083      	sub	sp, #12
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 1;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <VibeCheckSensor_StopFakeData>:


void VibeCheckSensor_StopFakeData(VibeCheckSensor* sensor)
{
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 0;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f8c3 252c 	str.w	r2, [r3, #1324]	@ 0x52c
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <VibeCheckSensor_IsConnected>:
	sensor->start_time = *sensor->time_micros;
}


uint32_t VibeCheckSensor_IsConnected(VibeCheckSensor* sensor, uint32_t channel)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <VibeCheckSensor_IsConnected+0x14>
 80048e8:	2302      	movs	r3, #2
 80048ea:	603b      	str	r3, [r7, #0]
	return sensor->status[channel].is_connected;
 80048ec:	6879      	ldr	r1, [r7, #4]
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	33fc      	adds	r3, #252	@ 0xfc
 80048fc:	681b      	ldr	r3, [r3, #0]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <VibeCheckSensor_ConnectionChanged>:


uint32_t VibeCheckSensor_ConnectionChanged(VibeCheckSensor* sensor, uint32_t* channel, uint32_t* is_connected)
{
 800490a:	b480      	push	{r7}
 800490c:	b087      	sub	sp, #28
 800490e:	af00      	add	r7, sp, #0
 8004910:	60f8      	str	r0, [r7, #12]
 8004912:	60b9      	str	r1, [r7, #8]
 8004914:	607a      	str	r2, [r7, #4]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004916:	2300      	movs	r3, #0
 8004918:	617b      	str	r3, [r7, #20]
 800491a:	e01e      	b.n	800495a <VibeCheckSensor_ConnectionChanged+0x50>
	{
		if (sensor->status[i].connection_change_flag)
 800491c:	68f9      	ldr	r1, [r7, #12]
 800491e:	697a      	ldr	r2, [r7, #20]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00f      	beq.n	8004954 <VibeCheckSensor_ConnectionChanged+0x4a>
		{
			*channel = i;
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	601a      	str	r2, [r3, #0]
			*is_connected = sensor->status[i].is_connected;
 800493a:	68f9      	ldr	r1, [r7, #12]
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	4613      	mov	r3, r2
 8004940:	009b      	lsls	r3, r3, #2
 8004942:	4413      	add	r3, r2
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	33fc      	adds	r3, #252	@ 0xfc
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	601a      	str	r2, [r3, #0]
			return 1;
 8004950:	2301      	movs	r3, #1
 8004952:	e006      	b.n	8004962 <VibeCheckSensor_ConnectionChanged+0x58>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	3301      	adds	r3, #1
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d9dd      	bls.n	800491c <VibeCheckSensor_ConnectionChanged+0x12>
		}
	}

	return 0;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	371c      	adds	r7, #28
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr

0800496e <VibeCheckSensor_ResetConnectionFlag>:


void VibeCheckSensor_ResetConnectionFlag(VibeCheckSensor* sensor, uint32_t channel)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
 8004976:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <VibeCheckSensor_ResetConnectionFlag+0x14>
 800497e:	2302      	movs	r3, #2
 8004980:	603b      	str	r3, [r7, #0]
	sensor->status[channel].connection_change_flag = 0;
 8004982:	6879      	ldr	r1, [r7, #4]
 8004984:	683a      	ldr	r2, [r7, #0]
 8004986:	4613      	mov	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	4413      	add	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	440b      	add	r3, r1
 8004990:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
}
 8004998:	bf00      	nop
 800499a:	370c      	adds	r7, #12
 800499c:	46bd      	mov	sp, r7
 800499e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a2:	4770      	bx	lr

080049a4 <VibeCheckSensor_UpdateSensor>:


void VibeCheckSensor_UpdateSensor(VibeCheckSensor* sensor, uint32_t channel)  /* send the new configuration parameters to a sensor chip */
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	d901      	bls.n	80049b8 <VibeCheckSensor_UpdateSensor+0x14>
 80049b4:	2302      	movs	r3, #2
 80049b6:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected)
 80049b8:	6879      	ldr	r1, [r7, #4]
 80049ba:	683a      	ldr	r2, [r7, #0]
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	440b      	add	r3, r1
 80049c6:	33fc      	adds	r3, #252	@ 0xfc
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d03b      	beq.n	8004a46 <VibeCheckSensor_UpdateSensor+0xa2>
	{
		LSM6DS3_Configure(&sensor->sensor_array[channel]);
 80049ce:	683a      	ldr	r2, [r7, #0]
 80049d0:	4613      	mov	r3, r2
 80049d2:	00db      	lsls	r3, r3, #3
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	00db      	lsls	r3, r3, #3
 80049d8:	3350      	adds	r3, #80	@ 0x50
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	4413      	add	r3, r2
 80049de:	3304      	adds	r3, #4
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fc f8ad 	bl	8000b40 <LSM6DS3_Configure>
		if (sensor->status[channel].accel_measuring)
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	4613      	mov	r3, r2
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	4413      	add	r3, r2
 80049f0:	009b      	lsls	r3, r3, #2
 80049f2:	440b      	add	r3, r1
 80049f4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00b      	beq.n	8004a16 <VibeCheckSensor_UpdateSensor+0x72>
			LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	4613      	mov	r3, r2
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	1a9b      	subs	r3, r3, r2
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	3350      	adds	r3, #80	@ 0x50
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	3304      	adds	r3, #4
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7fc f939 	bl	8000c88 <LSM6DS3_StartAccel>
		if (sensor->status[channel].gyro_measuring)
 8004a16:	6879      	ldr	r1, [r7, #4]
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	440b      	add	r3, r1
 8004a24:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00b      	beq.n	8004a46 <VibeCheckSensor_UpdateSensor+0xa2>
			LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	4613      	mov	r3, r2
 8004a32:	00db      	lsls	r3, r3, #3
 8004a34:	1a9b      	subs	r3, r3, r2
 8004a36:	00db      	lsls	r3, r3, #3
 8004a38:	3350      	adds	r3, #80	@ 0x50
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	3304      	adds	r3, #4
 8004a40:	4618      	mov	r0, r3
 8004a42:	f7fc f9c3 	bl	8000dcc <LSM6DS3_StartGyro>
	}
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <VibeCheckSensor_AddData>:


void VibeCheckSensor_AddData(VibeCheckSensor* sensor, uint8_t id, uint32_t time, float x, float y, float z)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b087      	sub	sp, #28
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6178      	str	r0, [r7, #20]
 8004a56:	460b      	mov	r3, r1
 8004a58:	60fa      	str	r2, [r7, #12]
 8004a5a:	ed87 0a02 	vstr	s0, [r7, #8]
 8004a5e:	edc7 0a01 	vstr	s1, [r7, #4]
 8004a62:	ed87 1a00 	vstr	s2, [r7]
 8004a66:	74fb      	strb	r3, [r7, #19]
	sensor->data[sensor->data_ind].id = id;
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	f8d3 2520 	ldr.w	r2, [r3, #1312]	@ 0x520
 8004a6e:	6979      	ldr	r1, [r7, #20]
 8004a70:	4613      	mov	r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4413      	add	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 8004a7e:	7cfa      	ldrb	r2, [r7, #19]
 8004a80:	701a      	strb	r2, [r3, #0]
	sensor->data[sensor->data_ind].time = time;
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	f8d3 2520 	ldr.w	r2, [r3, #1312]	@ 0x520
 8004a88:	6979      	ldr	r1, [r7, #20]
 8004a8a:	4613      	mov	r3, r2
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	4413      	add	r3, r2
 8004a90:	009b      	lsls	r3, r3, #2
 8004a92:	440b      	add	r3, r1
 8004a94:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].x = x;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f8d3 2520 	ldr.w	r2, [r3, #1312]	@ 0x520
 8004aa2:	6979      	ldr	r1, [r7, #20]
 8004aa4:	4613      	mov	r3, r2
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	4413      	add	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].y = y;
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f8d3 2520 	ldr.w	r2, [r3, #1312]	@ 0x520
 8004abc:	6979      	ldr	r1, [r7, #20]
 8004abe:	4613      	mov	r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	4413      	add	r3, r2
 8004ac4:	009b      	lsls	r3, r3, #2
 8004ac6:	440b      	add	r3, r1
 8004ac8:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].z = z;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	f8d3 2520 	ldr.w	r2, [r3, #1312]	@ 0x520
 8004ad6:	6979      	ldr	r1, [r7, #20]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	601a      	str	r2, [r3, #0]

	sensor->data_ind++;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 8004af0:	1c5a      	adds	r2, r3, #1
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f8c3 2520 	str.w	r2, [r3, #1312]	@ 0x520
	if (sensor->data_ind == VC_SENSOR_DATA_PER_PACKET)
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 8004afe:	2b19      	cmp	r3, #25
 8004b00:	d104      	bne.n	8004b0c <VibeCheckSensor_AddData+0xbe>
	{
		sensor->data_ready = 1;
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	2201      	movs	r2, #1
 8004b06:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
	{
		sensor->data_ind = 0;
		sensor->data_ready = 1;
	}
}
 8004b0a:	e00c      	b.n	8004b26 <VibeCheckSensor_AddData+0xd8>
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 8004b12:	2b32      	cmp	r3, #50	@ 0x32
 8004b14:	d107      	bne.n	8004b26 <VibeCheckSensor_AddData+0xd8>
		sensor->data_ind = 0;
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f8c3 2520 	str.w	r2, [r3, #1312]	@ 0x520
		sensor->data_ready = 1;
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524
}
 8004b26:	bf00      	nop
 8004b28:	371c      	adds	r7, #28
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr

08004b32 <VibeCheckSensor_GetDataReady>:


uint32_t VibeCheckSensor_GetDataReady(VibeCheckSensor* sensor, volatile VibeCheckSensor_Data** data)
{
 8004b32:	b480      	push	{r7}
 8004b34:	b083      	sub	sp, #12
 8004b36:	af00      	add	r7, sp, #0
 8004b38:	6078      	str	r0, [r7, #4]
 8004b3a:	6039      	str	r1, [r7, #0]
	if (sensor->data_ready)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	f8d3 3524 	ldr.w	r3, [r3, #1316]	@ 0x524
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d015      	beq.n	8004b72 <VibeCheckSensor_GetDataReady+0x40>
	{
		sensor->data_ready = 0;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f8c3 2524 	str.w	r2, [r3, #1316]	@ 0x524
		if (sensor->data_ind < VC_SENSOR_DATA_PER_PACKET)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	f8d3 3520 	ldr.w	r3, [r3, #1312]	@ 0x520
 8004b54:	2b18      	cmp	r3, #24
 8004b56:	d805      	bhi.n	8004b64 <VibeCheckSensor_GetDataReady+0x32>
		{
			/* ready to send the second half */
			*data = &sensor->data[VC_SENSOR_DATA_PER_PACKET];
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f503 724b 	add.w	r2, r3, #812	@ 0x32c
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	601a      	str	r2, [r3, #0]
 8004b62:	e004      	b.n	8004b6e <VibeCheckSensor_GetDataReady+0x3c>
		}
		else
		{
			/* ready to send the first half */
			*data = &sensor->data[0];
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	601a      	str	r2, [r3, #0]
		}
		return 1;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e000      	b.n	8004b74 <VibeCheckSensor_GetDataReady+0x42>
	}
	return 0;
 8004b72:	2300      	movs	r3, #0
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <VibeCheckSensor_EXTICallback>:


void VibeCheckSensor_EXTICallback(VibeCheckSensor* sensor, uint16_t GPIO_Pin)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	@ 0x28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	460b      	mov	r3, r1
 8004b8a:	807b      	strh	r3, [r7, #2]
	/*
	 * Read the sensor data when a signal occurs on a data ready pin. We assume that the INT1 pin indicates acceleration
	 * data ready and that the INT2 pin indicates gyroscope data ready.
	 */

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b90:	e0a6      	b.n	8004ce0 <VibeCheckSensor_EXTICallback+0x160>
	{
		if (GPIO_Pin == sensor->sensor_array[i].int1_pin && sensor->status[i].accel_measuring)
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b96:	4613      	mov	r3, r2
 8004b98:	00db      	lsls	r3, r3, #3
 8004b9a:	1a9b      	subs	r3, r3, r2
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	440b      	add	r3, r1
 8004ba0:	3364      	adds	r3, #100	@ 0x64
 8004ba2:	881b      	ldrh	r3, [r3, #0]
 8004ba4:	887a      	ldrh	r2, [r7, #2]
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d144      	bne.n	8004c34 <VibeCheckSensor_EXTICallback+0xb4>
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bae:	4613      	mov	r3, r2
 8004bb0:	009b      	lsls	r3, r3, #2
 8004bb2:	4413      	add	r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d038      	beq.n	8004c34 <VibeCheckSensor_EXTICallback+0xb4>
		{
			float x, y, z;
			LSM6DS3_ReadAccel(&sensor->sensor_array[i], &x, &y, &z);
 8004bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	00db      	lsls	r3, r3, #3
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	00db      	lsls	r3, r3, #3
 8004bcc:	3350      	adds	r3, #80	@ 0x50
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	1d18      	adds	r0, r3, #4
 8004bd4:	f107 0318 	add.w	r3, r7, #24
 8004bd8:	f107 021c 	add.w	r2, r7, #28
 8004bdc:	f107 0120 	add.w	r1, r7, #32
 8004be0:	f7fc f9a8 	bl	8000f34 <LSM6DS3_ReadAccel>
			VibeCheckSensor_AddData(sensor, 2 * i, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	b2d9      	uxtb	r1, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f8d3 3530 	ldr.w	r3, [r3, #1328]	@ 0x530
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 8004bfa:	1ad3      	subs	r3, r2, r3
 8004bfc:	edd7 7a08 	vldr	s15, [r7, #32]
 8004c00:	ed97 7a07 	vldr	s14, [r7, #28]
 8004c04:	edd7 6a06 	vldr	s13, [r7, #24]
 8004c08:	eeb0 1a66 	vmov.f32	s2, s13
 8004c0c:	eef0 0a47 	vmov.f32	s1, s14
 8004c10:	eeb0 0a67 	vmov.f32	s0, s15
 8004c14:	461a      	mov	r2, r3
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff ff19 	bl	8004a4e <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004c1c:	6879      	ldr	r1, [r7, #4]
 8004c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c20:	4613      	mov	r3, r2
 8004c22:	009b      	lsls	r3, r3, #2
 8004c24:	4413      	add	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	440b      	add	r3, r1
 8004c2a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004c2e:	2201      	movs	r2, #1
 8004c30:	601a      	str	r2, [r3, #0]
			break;
 8004c32:	e05a      	b.n	8004cea <VibeCheckSensor_EXTICallback+0x16a>
		}

		if (GPIO_Pin == sensor->sensor_array[i].int2_pin && sensor->status[i].gyro_measuring)
 8004c34:	6879      	ldr	r1, [r7, #4]
 8004c36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c38:	4613      	mov	r3, r2
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	1a9b      	subs	r3, r3, r2
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	440b      	add	r3, r1
 8004c42:	336c      	adds	r3, #108	@ 0x6c
 8004c44:	881b      	ldrh	r3, [r3, #0]
 8004c46:	887a      	ldrh	r2, [r7, #2]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d146      	bne.n	8004cda <VibeCheckSensor_EXTICallback+0x15a>
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	009b      	lsls	r3, r3, #2
 8004c58:	440b      	add	r3, r1
 8004c5a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d03a      	beq.n	8004cda <VibeCheckSensor_EXTICallback+0x15a>
		{
			float x, y, z;
			LSM6DS3_ReadGyro(&sensor->sensor_array[i], &x, &y, &z);
 8004c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c66:	4613      	mov	r3, r2
 8004c68:	00db      	lsls	r3, r3, #3
 8004c6a:	1a9b      	subs	r3, r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	3350      	adds	r3, #80	@ 0x50
 8004c70:	687a      	ldr	r2, [r7, #4]
 8004c72:	4413      	add	r3, r2
 8004c74:	1d18      	adds	r0, r3, #4
 8004c76:	f107 030c 	add.w	r3, r7, #12
 8004c7a:	f107 0210 	add.w	r2, r7, #16
 8004c7e:	f107 0114 	add.w	r1, r7, #20
 8004c82:	f7fc f9e5 	bl	8001050 <LSM6DS3_ReadGyro>
			VibeCheckSensor_AddData(sensor, 2 * i + 1, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	3301      	adds	r3, #1
 8004c90:	b2d9      	uxtb	r1, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3530 	ldr.w	r3, [r3, #1328]	@ 0x530
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f8d3 3534 	ldr.w	r3, [r3, #1332]	@ 0x534
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ca6:	ed97 7a04 	vldr	s14, [r7, #16]
 8004caa:	edd7 6a03 	vldr	s13, [r7, #12]
 8004cae:	eeb0 1a66 	vmov.f32	s2, s13
 8004cb2:	eef0 0a47 	vmov.f32	s1, s14
 8004cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8004cba:	461a      	mov	r2, r3
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7ff fec6 	bl	8004a4e <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4413      	add	r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	440b      	add	r3, r1
 8004cd0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	601a      	str	r2, [r3, #0]
			break;
 8004cd8:	e007      	b.n	8004cea <VibeCheckSensor_EXTICallback+0x16a>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	3301      	adds	r3, #1
 8004cde:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	f67f af55 	bls.w	8004b92 <VibeCheckSensor_EXTICallback+0x12>
		}
	}
}
 8004ce8:	bf00      	nop
 8004cea:	bf00      	nop
 8004cec:	3728      	adds	r7, #40	@ 0x28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
	...

08004cf4 <VibeCheckSensorCMD_Set>:

#include "vibecheck_sensor_handler.h"


static uint32_t VibeCheckSensorCMD_Set(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b09c      	sub	sp, #112	@ 0x70
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	60f8      	str	r0, [r7, #12]
 8004cfc:	60b9      	str	r1, [r7, #8]
 8004cfe:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004d00:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d04:	2240      	movs	r2, #64	@ 0x40
 8004d06:	4619      	mov	r1, r3
 8004d08:	68b8      	ldr	r0, [r7, #8]
 8004d0a:	f000 fea9 	bl	8005a60 <VibeCheckShell_GetNextString>
 8004d0e:	4603      	mov	r3, r0
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 80eb 	beq.w	8004eec <VibeCheckSensorCMD_Set+0x1f8>
	{
		if (!strcmp(str, "accel"))
 8004d16:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d1a:	4977      	ldr	r1, [pc, #476]	@ (8004ef8 <VibeCheckSensorCMD_Set+0x204>)
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7fb faf7 	bl	8000310 <strcmp>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d14f      	bne.n	8004dc8 <VibeCheckSensorCMD_Set+0xd4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004d28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d2c:	2240      	movs	r2, #64	@ 0x40
 8004d2e:	4619      	mov	r1, r3
 8004d30:	68b8      	ldr	r0, [r7, #8]
 8004d32:	f000 fe95 	bl	8005a60 <VibeCheckShell_GetNextString>
 8004d36:	4603      	mov	r3, r0
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	f000 80d7 	beq.w	8004eec <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004d3e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d42:	496e      	ldr	r1, [pc, #440]	@ (8004efc <VibeCheckSensorCMD_Set+0x208>)
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7fb fae3 	bl	8000310 <strcmp>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d118      	bne.n	8004d82 <VibeCheckSensorCMD_Set+0x8e>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004d50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d54:	4619      	mov	r1, r3
 8004d56:	68b8      	ldr	r0, [r7, #8]
 8004d58:	f000 fefa 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 80c4 	beq.w	8004eec <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelODR(sensor, channel, odr);
 8004d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d66:	461a      	mov	r2, r3
 8004d68:	6879      	ldr	r1, [r7, #4]
 8004d6a:	68f8      	ldr	r0, [r7, #12]
 8004d6c:	f7ff fbf2 	bl	8004554 <VibeCheckSensor_SetAccelODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d70:	4963      	ldr	r1, [pc, #396]	@ (8004f00 <VibeCheckSensorCMD_Set+0x20c>)
 8004d72:	68b8      	ldr	r0, [r7, #8]
 8004d74:	f000 ff94 	bl	8005ca0 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d78:	68b8      	ldr	r0, [r7, #8]
 8004d7a:	f001 f811 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e0b5      	b.n	8004eee <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004d82:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d86:	495f      	ldr	r1, [pc, #380]	@ (8004f04 <VibeCheckSensorCMD_Set+0x210>)
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fb fac1 	bl	8000310 <strcmp>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f040 80ab 	bne.w	8004eec <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004d96:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004d9a:	4619      	mov	r1, r3
 8004d9c:	68b8      	ldr	r0, [r7, #8]
 8004d9e:	f000 fed7 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 80a1 	beq.w	8004eec <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelRange(sensor, channel, range);
 8004daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dac:	461a      	mov	r2, r3
 8004dae:	6879      	ldr	r1, [r7, #4]
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f7ff fc17 	bl	80045e4 <VibeCheckSensor_SetAccelRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004db6:	4952      	ldr	r1, [pc, #328]	@ (8004f00 <VibeCheckSensorCMD_Set+0x20c>)
 8004db8:	68b8      	ldr	r0, [r7, #8]
 8004dba:	f000 ff71 	bl	8005ca0 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004dbe:	68b8      	ldr	r0, [r7, #8]
 8004dc0:	f000 ffee 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e092      	b.n	8004eee <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004dc8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004dcc:	494e      	ldr	r1, [pc, #312]	@ (8004f08 <VibeCheckSensorCMD_Set+0x214>)
 8004dce:	4618      	mov	r0, r3
 8004dd0:	f7fb fa9e 	bl	8000310 <strcmp>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d14b      	bne.n	8004e72 <VibeCheckSensorCMD_Set+0x17e>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004dda:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004dde:	2240      	movs	r2, #64	@ 0x40
 8004de0:	4619      	mov	r1, r3
 8004de2:	68b8      	ldr	r0, [r7, #8]
 8004de4:	f000 fe3c 	bl	8005a60 <VibeCheckShell_GetNextString>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d07e      	beq.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004dee:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004df2:	4942      	ldr	r1, [pc, #264]	@ (8004efc <VibeCheckSensorCMD_Set+0x208>)
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7fb fa8b 	bl	8000310 <strcmp>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d117      	bne.n	8004e30 <VibeCheckSensorCMD_Set+0x13c>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004e00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004e04:	4619      	mov	r1, r3
 8004e06:	68b8      	ldr	r0, [r7, #8]
 8004e08:	f000 fea2 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d06c      	beq.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroODR(sensor, channel, odr);
 8004e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e14:	461a      	mov	r2, r3
 8004e16:	6879      	ldr	r1, [r7, #4]
 8004e18:	68f8      	ldr	r0, [r7, #12]
 8004e1a:	f7ff fbbf 	bl	800459c <VibeCheckSensor_SetGyroODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004e1e:	4938      	ldr	r1, [pc, #224]	@ (8004f00 <VibeCheckSensorCMD_Set+0x20c>)
 8004e20:	68b8      	ldr	r0, [r7, #8]
 8004e22:	f000 ff3d 	bl	8005ca0 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004e26:	68b8      	ldr	r0, [r7, #8]
 8004e28:	f000 ffba 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e05e      	b.n	8004eee <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004e30:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004e34:	4933      	ldr	r1, [pc, #204]	@ (8004f04 <VibeCheckSensorCMD_Set+0x210>)
 8004e36:	4618      	mov	r0, r3
 8004e38:	f7fb fa6a 	bl	8000310 <strcmp>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d154      	bne.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004e42:	f107 0320 	add.w	r3, r7, #32
 8004e46:	4619      	mov	r1, r3
 8004e48:	68b8      	ldr	r0, [r7, #8]
 8004e4a:	f000 fe81 	bl	8005b50 <VibeCheckShell_GetNextInt>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d04b      	beq.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroRange(sensor, channel, range);
 8004e54:	6a3b      	ldr	r3, [r7, #32]
 8004e56:	461a      	mov	r2, r3
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	68f8      	ldr	r0, [r7, #12]
 8004e5c:	f7ff fbe6 	bl	800462c <VibeCheckSensor_SetGyroRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004e60:	4927      	ldr	r1, [pc, #156]	@ (8004f00 <VibeCheckSensorCMD_Set+0x20c>)
 8004e62:	68b8      	ldr	r0, [r7, #8]
 8004e64:	f000 ff1c 	bl	8005ca0 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004e68:	68b8      	ldr	r0, [r7, #8]
 8004e6a:	f000 ff99 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e03d      	b.n	8004eee <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8004e72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004e76:	4925      	ldr	r1, [pc, #148]	@ (8004f0c <VibeCheckSensorCMD_Set+0x218>)
 8004e78:	4618      	mov	r0, r3
 8004e7a:	f7fb fa49 	bl	8000310 <strcmp>
 8004e7e:	4603      	mov	r3, r0
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d133      	bne.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
		{
			float x, y, z;
			if (VibeCheckShell_GetNextFloat(shell, &x)
 8004e84:	f107 031c 	add.w	r3, r7, #28
 8004e88:	4619      	mov	r1, r3
 8004e8a:	68b8      	ldr	r0, [r7, #8]
 8004e8c:	f000 fe7c 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d02a      	beq.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &y)
 8004e96:	f107 0318 	add.w	r3, r7, #24
 8004e9a:	4619      	mov	r1, r3
 8004e9c:	68b8      	ldr	r0, [r7, #8]
 8004e9e:	f000 fe73 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d021      	beq.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &z))
 8004ea8:	f107 0314 	add.w	r3, r7, #20
 8004eac:	4619      	mov	r1, r3
 8004eae:	68b8      	ldr	r0, [r7, #8]
 8004eb0:	f000 fe6a 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d018      	beq.n	8004eec <VibeCheckSensorCMD_Set+0x1f8>
			{
				VibeCheckSensor_SetOffsets(sensor, channel, x, y, z);
 8004eba:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ebe:	ed97 7a06 	vldr	s14, [r7, #24]
 8004ec2:	edd7 6a05 	vldr	s13, [r7, #20]
 8004ec6:	eeb0 1a66 	vmov.f32	s2, s13
 8004eca:	eef0 0a47 	vmov.f32	s1, s14
 8004ece:	eeb0 0a67 	vmov.f32	s0, s15
 8004ed2:	6879      	ldr	r1, [r7, #4]
 8004ed4:	68f8      	ldr	r0, [r7, #12]
 8004ed6:	f7ff fbcd 	bl	8004674 <VibeCheckSensor_SetOffsets>
				VibeCheckShell_PutOutputString(shell, "ack");
 8004eda:	4909      	ldr	r1, [pc, #36]	@ (8004f00 <VibeCheckSensorCMD_Set+0x20c>)
 8004edc:	68b8      	ldr	r0, [r7, #8]
 8004ede:	f000 fedf 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8004ee2:	68b8      	ldr	r0, [r7, #8]
 8004ee4:	f000 ff5c 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e000      	b.n	8004eee <VibeCheckSensorCMD_Set+0x1fa>
			}
		}
	}


	return 0;
 8004eec:	2300      	movs	r3, #0
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3770      	adds	r7, #112	@ 0x70
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	0801d870 	.word	0x0801d870
 8004efc:	0801d878 	.word	0x0801d878
 8004f00:	0801d87c 	.word	0x0801d87c
 8004f04:	0801d880 	.word	0x0801d880
 8004f08:	0801d888 	.word	0x0801d888
 8004f0c:	0801d890 	.word	0x0801d890

08004f10 <VibeCheckSensorCMD_Get>:


static uint32_t VibeCheckSensorCMD_Get(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b09a      	sub	sp, #104	@ 0x68
 8004f14:	af02      	add	r7, sp, #8
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004f1c:	f107 0320 	add.w	r3, r7, #32
 8004f20:	2240      	movs	r2, #64	@ 0x40
 8004f22:	4619      	mov	r1, r3
 8004f24:	68b8      	ldr	r0, [r7, #8]
 8004f26:	f000 fd9b 	bl	8005a60 <VibeCheckShell_GetNextString>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	f000 80fb 	beq.w	8005128 <VibeCheckSensorCMD_Get+0x218>
	{
		if (!strcmp(str, "accel"))
 8004f32:	f107 0320 	add.w	r3, r7, #32
 8004f36:	497f      	ldr	r1, [pc, #508]	@ (8005134 <VibeCheckSensorCMD_Get+0x224>)
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f7fb f9e9 	bl	8000310 <strcmp>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d147      	bne.n	8004fd4 <VibeCheckSensorCMD_Get+0xc4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004f44:	f107 0320 	add.w	r3, r7, #32
 8004f48:	2240      	movs	r2, #64	@ 0x40
 8004f4a:	4619      	mov	r1, r3
 8004f4c:	68b8      	ldr	r0, [r7, #8]
 8004f4e:	f000 fd87 	bl	8005a60 <VibeCheckShell_GetNextString>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 80e7 	beq.w	8005128 <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004f5a:	f107 0320 	add.w	r3, r7, #32
 8004f5e:	4976      	ldr	r1, [pc, #472]	@ (8005138 <VibeCheckSensorCMD_Get+0x228>)
 8004f60:	4618      	mov	r0, r3
 8004f62:	f7fb f9d5 	bl	8000310 <strcmp>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d114      	bne.n	8004f96 <VibeCheckSensorCMD_Get+0x86>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f6c:	4973      	ldr	r1, [pc, #460]	@ (800513c <VibeCheckSensorCMD_Get+0x22c>)
 8004f6e:	68b8      	ldr	r0, [r7, #8]
 8004f70:	f000 fe96 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f74:	68b8      	ldr	r0, [r7, #8]
 8004f76:	f000 ff05 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelODR(sensor, channel));
 8004f7a:	6879      	ldr	r1, [r7, #4]
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f7ff fbf9 	bl	8004774 <VibeCheckSensor_GetAccelODR>
 8004f82:	4603      	mov	r3, r0
 8004f84:	4619      	mov	r1, r3
 8004f86:	68b8      	ldr	r0, [r7, #8]
 8004f88:	f000 fec6 	bl	8005d18 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f8c:	68b8      	ldr	r0, [r7, #8]
 8004f8e:	f000 ff07 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e0c9      	b.n	800512a <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8004f96:	f107 0320 	add.w	r3, r7, #32
 8004f9a:	4969      	ldr	r1, [pc, #420]	@ (8005140 <VibeCheckSensorCMD_Get+0x230>)
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7fb f9b7 	bl	8000310 <strcmp>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	f040 80bf 	bne.w	8005128 <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004faa:	4964      	ldr	r1, [pc, #400]	@ (800513c <VibeCheckSensorCMD_Get+0x22c>)
 8004fac:	68b8      	ldr	r0, [r7, #8]
 8004fae:	f000 fe77 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004fb2:	68b8      	ldr	r0, [r7, #8]
 8004fb4:	f000 fee6 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelRange(sensor, channel));
 8004fb8:	6879      	ldr	r1, [r7, #4]
 8004fba:	68f8      	ldr	r0, [r7, #12]
 8004fbc:	f7ff fc0c 	bl	80047d8 <VibeCheckSensor_GetAccelRange>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	68b8      	ldr	r0, [r7, #8]
 8004fc6:	f000 fea7 	bl	8005d18 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004fca:	68b8      	ldr	r0, [r7, #8]
 8004fcc:	f000 fee8 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e0aa      	b.n	800512a <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004fd4:	f107 0320 	add.w	r3, r7, #32
 8004fd8:	495a      	ldr	r1, [pc, #360]	@ (8005144 <VibeCheckSensorCMD_Get+0x234>)
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7fb f998 	bl	8000310 <strcmp>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d146      	bne.n	8005074 <VibeCheckSensorCMD_Get+0x164>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004fe6:	f107 0320 	add.w	r3, r7, #32
 8004fea:	2240      	movs	r2, #64	@ 0x40
 8004fec:	4619      	mov	r1, r3
 8004fee:	68b8      	ldr	r0, [r7, #8]
 8004ff0:	f000 fd36 	bl	8005a60 <VibeCheckShell_GetNextString>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	f000 8096 	beq.w	8005128 <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004ffc:	f107 0320 	add.w	r3, r7, #32
 8005000:	494d      	ldr	r1, [pc, #308]	@ (8005138 <VibeCheckSensorCMD_Get+0x228>)
 8005002:	4618      	mov	r0, r3
 8005004:	f7fb f984 	bl	8000310 <strcmp>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d114      	bne.n	8005038 <VibeCheckSensorCMD_Get+0x128>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 800500e:	494b      	ldr	r1, [pc, #300]	@ (800513c <VibeCheckSensorCMD_Get+0x22c>)
 8005010:	68b8      	ldr	r0, [r7, #8]
 8005012:	f000 fe45 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8005016:	68b8      	ldr	r0, [r7, #8]
 8005018:	f000 feb4 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroODR(sensor, channel));
 800501c:	6879      	ldr	r1, [r7, #4]
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f7ff fbc1 	bl	80047a6 <VibeCheckSensor_GetGyroODR>
 8005024:	4603      	mov	r3, r0
 8005026:	4619      	mov	r1, r3
 8005028:	68b8      	ldr	r0, [r7, #8]
 800502a:	f000 fe75 	bl	8005d18 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 800502e:	68b8      	ldr	r0, [r7, #8]
 8005030:	f000 feb6 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005034:	2301      	movs	r3, #1
 8005036:	e078      	b.n	800512a <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8005038:	f107 0320 	add.w	r3, r7, #32
 800503c:	4940      	ldr	r1, [pc, #256]	@ (8005140 <VibeCheckSensorCMD_Get+0x230>)
 800503e:	4618      	mov	r0, r3
 8005040:	f7fb f966 	bl	8000310 <strcmp>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d16e      	bne.n	8005128 <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 800504a:	493c      	ldr	r1, [pc, #240]	@ (800513c <VibeCheckSensorCMD_Get+0x22c>)
 800504c:	68b8      	ldr	r0, [r7, #8]
 800504e:	f000 fe27 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8005052:	68b8      	ldr	r0, [r7, #8]
 8005054:	f000 fe96 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroRange(sensor, channel));
 8005058:	6879      	ldr	r1, [r7, #4]
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f7ff fbd5 	bl	800480a <VibeCheckSensor_GetGyroRange>
 8005060:	4603      	mov	r3, r0
 8005062:	4619      	mov	r1, r3
 8005064:	68b8      	ldr	r0, [r7, #8]
 8005066:	f000 fe57 	bl	8005d18 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 800506a:	68b8      	ldr	r0, [r7, #8]
 800506c:	f000 fe98 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005070:	2301      	movs	r3, #1
 8005072:	e05a      	b.n	800512a <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8005074:	f107 0320 	add.w	r3, r7, #32
 8005078:	4933      	ldr	r1, [pc, #204]	@ (8005148 <VibeCheckSensorCMD_Get+0x238>)
 800507a:	4618      	mov	r0, r3
 800507c:	f7fb f948 	bl	8000310 <strcmp>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	d132      	bne.n	80050ec <VibeCheckSensorCMD_Get+0x1dc>
		{
			float x, y, z;
			VibeCheckSensor_GetOffsets(sensor, channel, &x, &y, &z);
 8005086:	f107 0118 	add.w	r1, r7, #24
 800508a:	f107 021c 	add.w	r2, r7, #28
 800508e:	f107 0314 	add.w	r3, r7, #20
 8005092:	9300      	str	r3, [sp, #0]
 8005094:	460b      	mov	r3, r1
 8005096:	6879      	ldr	r1, [r7, #4]
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f7ff fbcf 	bl	800483c <VibeCheckSensor_GetOffsets>

			VibeCheckShell_PutOutputString(shell, "ack");
 800509e:	4927      	ldr	r1, [pc, #156]	@ (800513c <VibeCheckSensorCMD_Get+0x22c>)
 80050a0:	68b8      	ldr	r0, [r7, #8]
 80050a2:	f000 fdfd 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80050a6:	68b8      	ldr	r0, [r7, #8]
 80050a8:	f000 fe6c 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, x);
 80050ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80050b0:	eeb0 0a67 	vmov.f32	s0, s15
 80050b4:	68b8      	ldr	r0, [r7, #8]
 80050b6:	f000 fe47 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 80050ba:	68b8      	ldr	r0, [r7, #8]
 80050bc:	f000 fe62 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, y);
 80050c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80050c4:	eeb0 0a67 	vmov.f32	s0, s15
 80050c8:	68b8      	ldr	r0, [r7, #8]
 80050ca:	f000 fe3d 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 80050ce:	68b8      	ldr	r0, [r7, #8]
 80050d0:	f000 fe58 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, z);
 80050d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80050d8:	eeb0 0a67 	vmov.f32	s0, s15
 80050dc:	68b8      	ldr	r0, [r7, #8]
 80050de:	f000 fe33 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80050e2:	68b8      	ldr	r0, [r7, #8]
 80050e4:	f000 fe5c 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e01e      	b.n	800512a <VibeCheckSensorCMD_Get+0x21a>
		}
		else if (!strcmp(str, "connected"))
 80050ec:	f107 0320 	add.w	r3, r7, #32
 80050f0:	4916      	ldr	r1, [pc, #88]	@ (800514c <VibeCheckSensorCMD_Get+0x23c>)
 80050f2:	4618      	mov	r0, r3
 80050f4:	f7fb f90c 	bl	8000310 <strcmp>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d114      	bne.n	8005128 <VibeCheckSensorCMD_Get+0x218>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80050fe:	490f      	ldr	r1, [pc, #60]	@ (800513c <VibeCheckSensorCMD_Get+0x22c>)
 8005100:	68b8      	ldr	r0, [r7, #8]
 8005102:	f000 fdcd 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8005106:	68b8      	ldr	r0, [r7, #8]
 8005108:	f000 fe3c 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_IsConnected(sensor, channel));
 800510c:	6879      	ldr	r1, [r7, #4]
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f7ff fbe2 	bl	80048d8 <VibeCheckSensor_IsConnected>
 8005114:	4603      	mov	r3, r0
 8005116:	4619      	mov	r1, r3
 8005118:	68b8      	ldr	r0, [r7, #8]
 800511a:	f000 fdfd 	bl	8005d18 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputDelimiter(shell);
 800511e:	68b8      	ldr	r0, [r7, #8]
 8005120:	f000 fe3e 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <VibeCheckSensorCMD_Get+0x21a>
		}
	}

	return 0;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3760      	adds	r7, #96	@ 0x60
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	0801d870 	.word	0x0801d870
 8005138:	0801d878 	.word	0x0801d878
 800513c:	0801d87c 	.word	0x0801d87c
 8005140:	0801d880 	.word	0x0801d880
 8005144:	0801d888 	.word	0x0801d888
 8005148:	0801d890 	.word	0x0801d890
 800514c:	0801d898 	.word	0x0801d898

08005150 <VibeCheckSensorCMD_Execute>:


uint32_t VibeCheckSensorCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b094      	sub	sp, #80	@ 0x50
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	int32_t channel;
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800515e:	f107 030c 	add.w	r3, r7, #12
 8005162:	2240      	movs	r2, #64	@ 0x40
 8005164:	4619      	mov	r1, r3
 8005166:	6838      	ldr	r0, [r7, #0]
 8005168:	f000 fc7a 	bl	8005a60 <VibeCheckShell_GetNextString>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	f000 8101 	beq.w	8005376 <VibeCheckSensorCMD_Execute+0x226>
	{
		if (!strcmp(str, "fakedata"))
 8005174:	f107 030c 	add.w	r3, r7, #12
 8005178:	4981      	ldr	r1, [pc, #516]	@ (8005380 <VibeCheckSensorCMD_Execute+0x230>)
 800517a:	4618      	mov	r0, r3
 800517c:	f7fb f8c8 	bl	8000310 <strcmp>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d135      	bne.n	80051f2 <VibeCheckSensorCMD_Execute+0xa2>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005186:	f107 030c 	add.w	r3, r7, #12
 800518a:	2240      	movs	r2, #64	@ 0x40
 800518c:	4619      	mov	r1, r3
 800518e:	6838      	ldr	r0, [r7, #0]
 8005190:	f000 fc66 	bl	8005a60 <VibeCheckShell_GetNextString>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	f000 80ed 	beq.w	8005376 <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 800519c:	f107 030c 	add.w	r3, r7, #12
 80051a0:	4978      	ldr	r1, [pc, #480]	@ (8005384 <VibeCheckSensorCMD_Execute+0x234>)
 80051a2:	4618      	mov	r0, r3
 80051a4:	f7fb f8b4 	bl	8000310 <strcmp>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d10b      	bne.n	80051c6 <VibeCheckSensorCMD_Execute+0x76>
				{
					VibeCheckSensor_StartFakeData(sensor);
 80051ae:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80051b0:	f7ff fb76 	bl	80048a0 <VibeCheckSensor_StartFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 80051b4:	4974      	ldr	r1, [pc, #464]	@ (8005388 <VibeCheckSensorCMD_Execute+0x238>)
 80051b6:	6838      	ldr	r0, [r7, #0]
 80051b8:	f000 fd72 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80051bc:	6838      	ldr	r0, [r7, #0]
 80051be:	f000 fdef 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e0d8      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
				}
				else if (!strcmp(str, "stop"))
 80051c6:	f107 030c 	add.w	r3, r7, #12
 80051ca:	4970      	ldr	r1, [pc, #448]	@ (800538c <VibeCheckSensorCMD_Execute+0x23c>)
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7fb f89f 	bl	8000310 <strcmp>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	f040 80ce 	bne.w	8005376 <VibeCheckSensorCMD_Execute+0x226>
				{
					VibeCheckSensor_StopFakeData(sensor);
 80051da:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80051dc:	f7ff fb6e 	bl	80048bc <VibeCheckSensor_StopFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 80051e0:	4969      	ldr	r1, [pc, #420]	@ (8005388 <VibeCheckSensorCMD_Execute+0x238>)
 80051e2:	6838      	ldr	r0, [r7, #0]
 80051e4:	f000 fd5c 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80051e8:	6838      	ldr	r0, [r7, #0]
 80051ea:	f000 fdd9 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e0c2      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
		else if (VibeCheckShell_TurnToInt(str, &channel))
 80051f2:	f107 0208 	add.w	r2, r7, #8
 80051f6:	f107 030c 	add.w	r3, r7, #12
 80051fa:	4611      	mov	r1, r2
 80051fc:	4618      	mov	r0, r3
 80051fe:	f000 fcdf 	bl	8005bc0 <VibeCheckShell_TurnToInt>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	f000 80b6 	beq.w	8005376 <VibeCheckSensorCMD_Execute+0x226>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800520a:	f107 030c 	add.w	r3, r7, #12
 800520e:	2240      	movs	r2, #64	@ 0x40
 8005210:	4619      	mov	r1, r3
 8005212:	6838      	ldr	r0, [r7, #0]
 8005214:	f000 fc24 	bl	8005a60 <VibeCheckShell_GetNextString>
 8005218:	4603      	mov	r3, r0
 800521a:	2b00      	cmp	r3, #0
 800521c:	f000 80ab 	beq.w	8005376 <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 8005220:	f107 030c 	add.w	r3, r7, #12
 8005224:	4957      	ldr	r1, [pc, #348]	@ (8005384 <VibeCheckSensorCMD_Execute+0x234>)
 8005226:	4618      	mov	r0, r3
 8005228:	f7fb f872 	bl	8000310 <strcmp>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d138      	bne.n	80052a4 <VibeCheckSensorCMD_Execute+0x154>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005232:	f107 030c 	add.w	r3, r7, #12
 8005236:	2240      	movs	r2, #64	@ 0x40
 8005238:	4619      	mov	r1, r3
 800523a:	6838      	ldr	r0, [r7, #0]
 800523c:	f000 fc10 	bl	8005a60 <VibeCheckShell_GetNextString>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	f000 8097 	beq.w	8005376 <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 8005248:	f107 030c 	add.w	r3, r7, #12
 800524c:	4950      	ldr	r1, [pc, #320]	@ (8005390 <VibeCheckSensorCMD_Execute+0x240>)
 800524e:	4618      	mov	r0, r3
 8005250:	f7fb f85e 	bl	8000310 <strcmp>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d10d      	bne.n	8005276 <VibeCheckSensorCMD_Execute+0x126>
						{
							VibeCheckSensor_StartAccel(sensor, channel);
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	4619      	mov	r1, r3
 800525e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005260:	f7ff f888 	bl	8004374 <VibeCheckSensor_StartAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005264:	4948      	ldr	r1, [pc, #288]	@ (8005388 <VibeCheckSensorCMD_Execute+0x238>)
 8005266:	6838      	ldr	r0, [r7, #0]
 8005268:	f000 fd1a 	bl	8005ca0 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 800526c:	6838      	ldr	r0, [r7, #0]
 800526e:	f000 fd97 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005272:	2301      	movs	r3, #1
 8005274:	e080      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 8005276:	f107 030c 	add.w	r3, r7, #12
 800527a:	4946      	ldr	r1, [pc, #280]	@ (8005394 <VibeCheckSensorCMD_Execute+0x244>)
 800527c:	4618      	mov	r0, r3
 800527e:	f7fb f847 	bl	8000310 <strcmp>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	d176      	bne.n	8005376 <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StartGyro(sensor, channel);
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	4619      	mov	r1, r3
 800528c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800528e:	f7ff f8e9 	bl	8004464 <VibeCheckSensor_StartGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005292:	493d      	ldr	r1, [pc, #244]	@ (8005388 <VibeCheckSensorCMD_Execute+0x238>)
 8005294:	6838      	ldr	r0, [r7, #0]
 8005296:	f000 fd03 	bl	8005ca0 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 800529a:	6838      	ldr	r0, [r7, #0]
 800529c:	f000 fd80 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e069      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "stop"))
 80052a4:	f107 030c 	add.w	r3, r7, #12
 80052a8:	4938      	ldr	r1, [pc, #224]	@ (800538c <VibeCheckSensorCMD_Execute+0x23c>)
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fb f830 	bl	8000310 <strcmp>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d137      	bne.n	8005326 <VibeCheckSensorCMD_Execute+0x1d6>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80052b6:	f107 030c 	add.w	r3, r7, #12
 80052ba:	2240      	movs	r2, #64	@ 0x40
 80052bc:	4619      	mov	r1, r3
 80052be:	6838      	ldr	r0, [r7, #0]
 80052c0:	f000 fbce 	bl	8005a60 <VibeCheckShell_GetNextString>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d055      	beq.n	8005376 <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 80052ca:	f107 030c 	add.w	r3, r7, #12
 80052ce:	4930      	ldr	r1, [pc, #192]	@ (8005390 <VibeCheckSensorCMD_Execute+0x240>)
 80052d0:	4618      	mov	r0, r3
 80052d2:	f7fb f81d 	bl	8000310 <strcmp>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d10d      	bne.n	80052f8 <VibeCheckSensorCMD_Execute+0x1a8>
						{
							VibeCheckSensor_StopAccel(sensor, channel);
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	4619      	mov	r1, r3
 80052e0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80052e2:	f7ff f883 	bl	80043ec <VibeCheckSensor_StopAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 80052e6:	4928      	ldr	r1, [pc, #160]	@ (8005388 <VibeCheckSensorCMD_Execute+0x238>)
 80052e8:	6838      	ldr	r0, [r7, #0]
 80052ea:	f000 fcd9 	bl	8005ca0 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 80052ee:	6838      	ldr	r0, [r7, #0]
 80052f0:	f000 fd56 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e03f      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 80052f8:	f107 030c 	add.w	r3, r7, #12
 80052fc:	4925      	ldr	r1, [pc, #148]	@ (8005394 <VibeCheckSensorCMD_Execute+0x244>)
 80052fe:	4618      	mov	r0, r3
 8005300:	f7fb f806 	bl	8000310 <strcmp>
 8005304:	4603      	mov	r3, r0
 8005306:	2b00      	cmp	r3, #0
 8005308:	d135      	bne.n	8005376 <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StopGyro(sensor, channel);
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	4619      	mov	r1, r3
 800530e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005310:	f7ff f8e4 	bl	80044dc <VibeCheckSensor_StopGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005314:	491c      	ldr	r1, [pc, #112]	@ (8005388 <VibeCheckSensorCMD_Execute+0x238>)
 8005316:	6838      	ldr	r0, [r7, #0]
 8005318:	f000 fcc2 	bl	8005ca0 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 800531c:	6838      	ldr	r0, [r7, #0]
 800531e:	f000 fd3f 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005322:	2301      	movs	r3, #1
 8005324:	e028      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "set"))
 8005326:	f107 030c 	add.w	r3, r7, #12
 800532a:	491b      	ldr	r1, [pc, #108]	@ (8005398 <VibeCheckSensorCMD_Execute+0x248>)
 800532c:	4618      	mov	r0, r3
 800532e:	f7fa ffef 	bl	8000310 <strcmp>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10a      	bne.n	800534e <VibeCheckSensorCMD_Execute+0x1fe>
				{
					if (VibeCheckSensorCMD_Set(sensor, shell, channel))
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	461a      	mov	r2, r3
 800533c:	6839      	ldr	r1, [r7, #0]
 800533e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005340:	f7ff fcd8 	bl	8004cf4 <VibeCheckSensorCMD_Set>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d015      	beq.n	8005376 <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 800534a:	2301      	movs	r3, #1
 800534c:	e014      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
					}
				}
				else if (!strcmp(str, "get"))
 800534e:	f107 030c 	add.w	r3, r7, #12
 8005352:	4912      	ldr	r1, [pc, #72]	@ (800539c <VibeCheckSensorCMD_Execute+0x24c>)
 8005354:	4618      	mov	r0, r3
 8005356:	f7fa ffdb 	bl	8000310 <strcmp>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10a      	bne.n	8005376 <VibeCheckSensorCMD_Execute+0x226>
				{
					if (VibeCheckSensorCMD_Get(sensor, shell, channel))
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	461a      	mov	r2, r3
 8005364:	6839      	ldr	r1, [r7, #0]
 8005366:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005368:	f7ff fdd2 	bl	8004f10 <VibeCheckSensorCMD_Get>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 8005372:	2301      	movs	r3, #1
 8005374:	e000      	b.n	8005378 <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
	}

	return 0;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3750      	adds	r7, #80	@ 0x50
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	0801d8a4 	.word	0x0801d8a4
 8005384:	0801d8b0 	.word	0x0801d8b0
 8005388:	0801d87c 	.word	0x0801d87c
 800538c:	0801d8b8 	.word	0x0801d8b8
 8005390:	0801d870 	.word	0x0801d870
 8005394:	0801d888 	.word	0x0801d888
 8005398:	0801d8c0 	.word	0x0801d8c0
 800539c:	0801d8c4 	.word	0x0801d8c4

080053a0 <VibeCheckSensorSender_Data_Execute>:


uint32_t VibeCheckSensorSender_Data_Execute(void* obj, VibeCheckShell* shell)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b086      	sub	sp, #24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	613b      	str	r3, [r7, #16]

	volatile VibeCheckSensor_Data* data;
	if (VibeCheckSensor_GetDataReady(sensor, &data))
 80053ae:	f107 030c 	add.w	r3, r7, #12
 80053b2:	4619      	mov	r1, r3
 80053b4:	6938      	ldr	r0, [r7, #16]
 80053b6:	f7ff fbbc 	bl	8004b32 <VibeCheckSensor_GetDataReady>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d04f      	beq.n	8005460 <VibeCheckSensorSender_Data_Execute+0xc0>
	{
		VibeCheckShell_PutOutputString(shell, "data");
 80053c0:	492a      	ldr	r1, [pc, #168]	@ (800546c <VibeCheckSensorSender_Data_Execute+0xcc>)
 80053c2:	6838      	ldr	r0, [r7, #0]
 80053c4:	f000 fc6c 	bl	8005ca0 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80053c8:	6838      	ldr	r0, [r7, #0]
 80053ca:	f000 fcdb 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, VC_SENSOR_DATA_PER_PACKET);
 80053ce:	2119      	movs	r1, #25
 80053d0:	6838      	ldr	r0, [r7, #0]
 80053d2:	f000 fca1 	bl	8005d18 <VibeCheckShell_PutOutputInt>

		uint32_t data_written = 0;
 80053d6:	2300      	movs	r3, #0
 80053d8:	617b      	str	r3, [r7, #20]

		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 80053da:	e039      	b.n	8005450 <VibeCheckSensorSender_Data_Execute+0xb0>
		{
			VibeCheckShell_PutOutputSeparator(shell);
 80053dc:	6838      	ldr	r0, [r7, #0]
 80053de:	f000 fcd1 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->id);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	4619      	mov	r1, r3
 80053ea:	6838      	ldr	r0, [r7, #0]
 80053ec:	f000 fc94 	bl	8005d18 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 80053f0:	6838      	ldr	r0, [r7, #0]
 80053f2:	f000 fcc7 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->time);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	4619      	mov	r1, r3
 80053fc:	6838      	ldr	r0, [r7, #0]
 80053fe:	f000 fc8b 	bl	8005d18 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 8005402:	6838      	ldr	r0, [r7, #0]
 8005404:	f000 fcbe 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->x);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	edd3 7a02 	vldr	s15, [r3, #8]
 800540e:	eeb0 0a67 	vmov.f32	s0, s15
 8005412:	6838      	ldr	r0, [r7, #0]
 8005414:	f000 fc98 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 8005418:	6838      	ldr	r0, [r7, #0]
 800541a:	f000 fcb3 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->y);
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	edd3 7a03 	vldr	s15, [r3, #12]
 8005424:	eeb0 0a67 	vmov.f32	s0, s15
 8005428:	6838      	ldr	r0, [r7, #0]
 800542a:	f000 fc8d 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 800542e:	6838      	ldr	r0, [r7, #0]
 8005430:	f000 fca8 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->z);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	edd3 7a04 	vldr	s15, [r3, #16]
 800543a:	eeb0 0a67 	vmov.f32	s0, s15
 800543e:	6838      	ldr	r0, [r7, #0]
 8005440:	f000 fc82 	bl	8005d48 <VibeCheckShell_PutOutputFloat>


			data++;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	3314      	adds	r3, #20
 8005448:	60fb      	str	r3, [r7, #12]
			data_written++;
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	3301      	adds	r3, #1
 800544e:	617b      	str	r3, [r7, #20]
		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	2b18      	cmp	r3, #24
 8005454:	d9c2      	bls.n	80053dc <VibeCheckSensorSender_Data_Execute+0x3c>
		}

		VibeCheckShell_PutOutputDelimiter(shell);
 8005456:	6838      	ldr	r0, [r7, #0]
 8005458:	f000 fca2 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 800545c:	2301      	movs	r3, #1
 800545e:	e000      	b.n	8005462 <VibeCheckSensorSender_Data_Execute+0xc2>
	}

	return 0;
 8005460:	2300      	movs	r3, #0

}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	0801d8c8 	.word	0x0801d8c8

08005470 <VibeCheckSensorSender_Status_Execute>:


uint32_t VibeCheckSensorSender_Status_Execute(void* obj, VibeCheckShell* shell)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	617b      	str	r3, [r7, #20]

	uint32_t channel, is_connected;
	if (VibeCheckSensor_ConnectionChanged(sensor, &channel, &is_connected))
 800547e:	f107 020c 	add.w	r2, r7, #12
 8005482:	f107 0310 	add.w	r3, r7, #16
 8005486:	4619      	mov	r1, r3
 8005488:	6978      	ldr	r0, [r7, #20]
 800548a:	f7ff fa3e 	bl	800490a <VibeCheckSensor_ConnectionChanged>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d026      	beq.n	80054e2 <VibeCheckSensorSender_Status_Execute+0x72>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 8005494:	4915      	ldr	r1, [pc, #84]	@ (80054ec <VibeCheckSensorSender_Status_Execute+0x7c>)
 8005496:	6838      	ldr	r0, [r7, #0]
 8005498:	f000 fc02 	bl	8005ca0 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 800549c:	6838      	ldr	r0, [r7, #0]
 800549e:	f000 fc71 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "sensor");
 80054a2:	4913      	ldr	r1, [pc, #76]	@ (80054f0 <VibeCheckSensorSender_Status_Execute+0x80>)
 80054a4:	6838      	ldr	r0, [r7, #0]
 80054a6:	f000 fbfb 	bl	8005ca0 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80054aa:	6838      	ldr	r0, [r7, #0]
 80054ac:	f000 fc6a 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, channel);
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	4619      	mov	r1, r3
 80054b4:	6838      	ldr	r0, [r7, #0]
 80054b6:	f000 fc2f 	bl	8005d18 <VibeCheckShell_PutOutputInt>
		VibeCheckShell_PutOutputSeparator(shell);
 80054ba:	6838      	ldr	r0, [r7, #0]
 80054bc:	f000 fc62 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>

		if (is_connected)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d004      	beq.n	80054d0 <VibeCheckSensorSender_Status_Execute+0x60>
			VibeCheckShell_PutOutputString(shell, "connected");
 80054c6:	490b      	ldr	r1, [pc, #44]	@ (80054f4 <VibeCheckSensorSender_Status_Execute+0x84>)
 80054c8:	6838      	ldr	r0, [r7, #0]
 80054ca:	f000 fbe9 	bl	8005ca0 <VibeCheckShell_PutOutputString>
 80054ce:	e003      	b.n	80054d8 <VibeCheckSensorSender_Status_Execute+0x68>
		else
			VibeCheckShell_PutOutputString(shell, "disconnected");
 80054d0:	4909      	ldr	r1, [pc, #36]	@ (80054f8 <VibeCheckSensorSender_Status_Execute+0x88>)
 80054d2:	6838      	ldr	r0, [r7, #0]
 80054d4:	f000 fbe4 	bl	8005ca0 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 80054d8:	6838      	ldr	r0, [r7, #0]
 80054da:	f000 fc61 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
		return 1;
 80054de:	2301      	movs	r3, #1
 80054e0:	e000      	b.n	80054e4 <VibeCheckSensorSender_Status_Execute+0x74>
	}

	return 0;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3718      	adds	r7, #24
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	0801d8d0 	.word	0x0801d8d0
 80054f0:	0801d8d8 	.word	0x0801d8d8
 80054f4:	0801d898 	.word	0x0801d898
 80054f8:	0801d8e0 	.word	0x0801d8e0

080054fc <VibeCheckShell_Init>:

#include "vibecheck_shell.h"


void VibeCheckShell_Init(VibeCheckShell* shell)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
	shell->input_head = 0;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800550a:	461a      	mov	r2, r3
 800550c:	2300      	movs	r3, #0
 800550e:	6013      	str	r3, [r2, #0]
	shell->input_tail = 0;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005516:	461a      	mov	r2, r3
 8005518:	2300      	movs	r3, #0
 800551a:	6053      	str	r3, [r2, #4]
	shell->input_count = 0;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005522:	461a      	mov	r2, r3
 8005524:	2300      	movs	r3, #0
 8005526:	6093      	str	r3, [r2, #8]
	shell->input_delimiter_count = 0;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800552e:	461a      	mov	r2, r3
 8005530:	2300      	movs	r3, #0
 8005532:	60d3      	str	r3, [r2, #12]

	shell->output_head = 0;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800553a:	461a      	mov	r2, r3
 800553c:	2300      	movs	r3, #0
 800553e:	6113      	str	r3, [r2, #16]
	shell->output_tail = 0;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005546:	461a      	mov	r2, r3
 8005548:	2300      	movs	r3, #0
 800554a:	6153      	str	r3, [r2, #20]
	shell->output_end = 0;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005552:	461a      	mov	r2, r3
 8005554:	2300      	movs	r3, #0
 8005556:	6193      	str	r3, [r2, #24]
	shell->output_count = 0;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800555e:	461a      	mov	r2, r3
 8005560:	2300      	movs	r3, #0
 8005562:	61d3      	str	r3, [r2, #28]

	shell->ih_count = 0;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800556a:	461a      	mov	r2, r3
 800556c:	2300      	movs	r3, #0
 800556e:	f8c2 3220 	str.w	r3, [r2, #544]	@ 0x220
	shell->oh_count = 0;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005578:	461a      	mov	r2, r3
 800557a:	2300      	movs	r3, #0
 800557c:	f8c2 3424 	str.w	r3, [r2, #1060]	@ 0x424
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <VibeCheckShell_Update>:

VibeCheckShell_Status VibeCheckShell_Update(VibeCheckShell* shell)
{
 800558c:	b590      	push	{r4, r7, lr}
 800558e:	b099      	sub	sp, #100	@ 0x64
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]

	VibeCheckShell_Status status = {
 8005594:	2300      	movs	r3, #0
 8005596:	64fb      	str	r3, [r7, #76]	@ 0x4c
			.ibuf_status = VC_SHELL_INPUT_BUFFER_OK,
			.obuf_status = VC_SHELL_OUTPUT_BUFFER_OK
	};

	/* check if character buffer overflow */
	if (shell->input_count >= VC_SHELL_IO_BUF_LEN)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055a4:	d302      	bcc.n	80055ac <VibeCheckShell_Update+0x20>
		status.ibuf_status = VC_SHELL_INPUT_BUFFER_OVERFLOW;
 80055a6:	2301      	movs	r3, #1
 80055a8:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e


	/* handle the inputs */
	if (shell->input_delimiter_count)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	f000 8099 	beq.w	80056ec <VibeCheckShell_Update+0x160>
		status.ihandl_status = VC_SHELL_INPUT_PROCESSED;
 80055ba:	2301      	movs	r3, #1
 80055bc:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	while (shell->input_delimiter_count)
 80055c0:	e094      	b.n	80056ec <VibeCheckShell_Update+0x160>
	{
		/* look for a handler */
		char ih_name[VC_SHELL_MAX_TOKEN_LEN];
		if (VibeCheckShell_GetNextString(shell, ih_name, VC_SHELL_MAX_TOKEN_LEN))
 80055c2:	f107 030c 	add.w	r3, r7, #12
 80055c6:	2240      	movs	r2, #64	@ 0x40
 80055c8:	4619      	mov	r1, r3
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 fa48 	bl	8005a60 <VibeCheckShell_GetNextString>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d04a      	beq.n	800566c <VibeCheckShell_Update+0xe0>
		{
			for (uint32_t i = 0; i < shell->ih_count; i++)
 80055d6:	2300      	movs	r3, #0
 80055d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055da:	e03e      	b.n	800565a <VibeCheckShell_Update+0xce>
			{
				if (!strcmp(shell->input_handlers[i].name, ih_name))
 80055dc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80055de:	4613      	mov	r3, r2
 80055e0:	00db      	lsls	r3, r3, #3
 80055e2:	4413      	add	r3, r2
 80055e4:	00db      	lsls	r3, r3, #3
 80055e6:	4a74      	ldr	r2, [pc, #464]	@ (80057b8 <VibeCheckShell_Update+0x22c>)
 80055e8:	441a      	add	r2, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4413      	add	r3, r2
 80055ee:	f107 020c 	add.w	r2, r7, #12
 80055f2:	4611      	mov	r1, r2
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7fa fe8b 	bl	8000310 <strcmp>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d11d      	bne.n	800563c <VibeCheckShell_Update+0xb0>
				{
					/* found a handler for this input */
					if (!shell->input_handlers[i].execute(shell->input_handlers[i].obj, shell))
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005604:	4613      	mov	r3, r2
 8005606:	00db      	lsls	r3, r3, #3
 8005608:	4413      	add	r3, r2
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	18ca      	adds	r2, r1, r3
 800560e:	4b6b      	ldr	r3, [pc, #428]	@ (80057bc <VibeCheckShell_Update+0x230>)
 8005610:	4413      	add	r3, r2
 8005612:	681c      	ldr	r4, [r3, #0]
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005618:	4613      	mov	r3, r2
 800561a:	00db      	lsls	r3, r3, #3
 800561c:	4413      	add	r3, r2
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	18ca      	adds	r2, r1, r3
 8005622:	4b67      	ldr	r3, [pc, #412]	@ (80057c0 <VibeCheckShell_Update+0x234>)
 8005624:	4413      	add	r3, r2
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	6879      	ldr	r1, [r7, #4]
 800562a:	4618      	mov	r0, r3
 800562c:	47a0      	blx	r4
 800562e:	4603      	mov	r3, r0
 8005630:	2b00      	cmp	r3, #0
 8005632:	d11f      	bne.n	8005674 <VibeCheckShell_Update+0xe8>
						status.ihandl_status = VC_SHELL_INPUT_ERROR_EXECUTING;
 8005634:	2303      	movs	r3, #3
 8005636:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
					break;
 800563a:	e01b      	b.n	8005674 <VibeCheckShell_Update+0xe8>
				}

				if (i == shell->ih_count - 1)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005642:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005646:	3b01      	subs	r3, #1
 8005648:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800564a:	429a      	cmp	r2, r3
 800564c:	d102      	bne.n	8005654 <VibeCheckShell_Update+0xc8>
					status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 800564e:	2302      	movs	r3, #2
 8005650:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
			for (uint32_t i = 0; i < shell->ih_count; i++)
 8005654:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005656:	3301      	adds	r3, #1
 8005658:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005660:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 8005664:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005666:	429a      	cmp	r2, r3
 8005668:	d3b8      	bcc.n	80055dc <VibeCheckShell_Update+0x50>
 800566a:	e004      	b.n	8005676 <VibeCheckShell_Update+0xea>
			}
		}
		else
		{
			/* couldn't get a string from the input for handler name */
			status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 800566c:	2302      	movs	r3, #2
 800566e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 8005672:	e000      	b.n	8005676 <VibeCheckShell_Update+0xea>
					break;
 8005674:	bf00      	nop
		}

		/* clean up the remainder of the previous message */
		while (1)
		{
			char x = shell->input[shell->input_tail];
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	5cd3      	ldrb	r3, [r2, r3]
 8005682:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

			shell->input_count--;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	3b01      	subs	r3, #1
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005696:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	3301      	adds	r3, #1
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80056a8:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056b6:	d105      	bne.n	80056c4 <VibeCheckShell_Update+0x138>
				shell->input_tail = 0;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80056be:	461a      	mov	r2, r3
 80056c0:	2300      	movs	r3, #0
 80056c2:	6053      	str	r3, [r2, #4]

			if(strchr(VC_SHELL_DELIMITER, x) != NULL)
 80056c4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80056c8:	4619      	mov	r1, r3
 80056ca:	483e      	ldr	r0, [pc, #248]	@ (80057c4 <VibeCheckShell_Update+0x238>)
 80056cc:	f014 fcf1 	bl	801a0b2 <strchr>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d100      	bne.n	80056d8 <VibeCheckShell_Update+0x14c>
		{
 80056d6:	e7ce      	b.n	8005676 <VibeCheckShell_Update+0xea>
				break;  /* found the delimiter */
 80056d8:	bf00      	nop
		}


		shell->input_delimiter_count--;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	3b01      	subs	r3, #1
 80056e4:	687a      	ldr	r2, [r7, #4]
 80056e6:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80056ea:	60d3      	str	r3, [r2, #12]
	while (shell->input_delimiter_count)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f47f af64 	bne.w	80055c2 <VibeCheckShell_Update+0x36>
	}


	/* handle the outputs */
	for (uint32_t i = 0; i < shell->oh_count; i++)
 80056fa:	2300      	movs	r3, #0
 80056fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056fe:	e032      	b.n	8005766 <VibeCheckShell_Update+0x1da>
	{
		if (shell->output_handlers[i].execute(shell->output_handlers[i].obj, shell))
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005704:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005708:	440b      	add	r3, r1
 800570a:	00db      	lsls	r3, r3, #3
 800570c:	4413      	add	r3, r2
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	6879      	ldr	r1, [r7, #4]
 8005712:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005714:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005718:	4403      	add	r3, r0
 800571a:	00db      	lsls	r3, r3, #3
 800571c:	440b      	add	r3, r1
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	6879      	ldr	r1, [r7, #4]
 8005722:	4618      	mov	r0, r3
 8005724:	4790      	blx	r2
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d019      	beq.n	8005760 <VibeCheckShell_Update+0x1d4>
		{
			status.ohandl_status = VC_SHELL_OUTPUT_PROCESSED;
 800572c:	2301      	movs	r3, #1
 800572e:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

			/* wrap the output buffer if necessary so that an output packet doesn't get split up */
			if (VC_SHELL_IO_BUF_LEN - shell->output_head < VC_SHELL_MAX_OUTPUT_PACKET_LEN)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	f5c3 4300 	rsb	r3, r3, #32768	@ 0x8000
 800573e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005742:	d20d      	bcs.n	8005760 <VibeCheckShell_Update+0x1d4>
			{
				shell->output_end = shell->output_head;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800574a:	691b      	ldr	r3, [r3, #16]
 800574c:	687a      	ldr	r2, [r7, #4]
 800574e:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005752:	6193      	str	r3, [r2, #24]
				shell->output_head = 0;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800575a:	461a      	mov	r2, r3
 800575c:	2300      	movs	r3, #0
 800575e:	6113      	str	r3, [r2, #16]
	for (uint32_t i = 0; i < shell->oh_count; i++)
 8005760:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005762:	3301      	adds	r3, #1
 8005764:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800576c:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8005770:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005772:	429a      	cmp	r2, r3
 8005774:	d3c4      	bcc.n	8005700 <VibeCheckShell_Update+0x174>
			}
		}
	}

	/* check if character buffer overflow */
	if (shell->output_count >= VC_SHELL_IO_BUF_LEN)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005782:	d302      	bcc.n	800578a <VibeCheckShell_Update+0x1fe>
		status.obuf_status = VC_SHELL_OUTPUT_BUFFER_OVERFLOW;
 8005784:	2301      	movs	r3, #1
 8005786:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f


	return status;
 800578a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800578c:	653b      	str	r3, [r7, #80]	@ 0x50
 800578e:	2300      	movs	r3, #0
 8005790:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8005794:	f362 0307 	bfi	r3, r2, #0, #8
 8005798:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800579c:	f362 230f 	bfi	r3, r2, #8, #8
 80057a0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 80057a4:	f362 4317 	bfi	r3, r2, #16, #8
 80057a8:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80057ac:	f362 631f 	bfi	r3, r2, #24, #8
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	3764      	adds	r7, #100	@ 0x64
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd90      	pop	{r4, r7, pc}
 80057b8:	00010020 	.word	0x00010020
 80057bc:	00010060 	.word	0x00010060
 80057c0:	00010064 	.word	0x00010064
 80057c4:	0801d8f0 	.word	0x0801d8f0

080057c8 <VibeCheckShell_RegisterInputHandler>:

void VibeCheckShell_RegisterInputHandler(VibeCheckShell* shell, VibeCheckShell_InputHandler handler)
{
 80057c8:	b084      	sub	sp, #16
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b082      	sub	sp, #8
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	6078      	str	r0, [r7, #4]
 80057d2:	f107 0014 	add.w	r0, r7, #20
 80057d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (shell->ih_count < VC_SHELL_MAX_NUM_HANDLERS)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80057e0:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80057e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80057e6:	d819      	bhi.n	800581c <VibeCheckShell_RegisterInputHandler+0x54>
		shell->input_handlers[shell->ih_count++] = handler;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80057ee:	f8d3 2220 	ldr.w	r2, [r3, #544]	@ 0x220
 80057f2:	1c53      	adds	r3, r2, #1
 80057f4:	6879      	ldr	r1, [r7, #4]
 80057f6:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 80057fa:	f8c1 3220 	str.w	r3, [r1, #544]	@ 0x220
 80057fe:	6879      	ldr	r1, [r7, #4]
 8005800:	4613      	mov	r3, r2
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	4413      	add	r3, r2
 8005806:	00db      	lsls	r3, r3, #3
 8005808:	18ca      	adds	r2, r1, r3
 800580a:	4b08      	ldr	r3, [pc, #32]	@ (800582c <VibeCheckShell_RegisterInputHandler+0x64>)
 800580c:	4413      	add	r3, r2
 800580e:	4618      	mov	r0, r3
 8005810:	f107 0314 	add.w	r3, r7, #20
 8005814:	2248      	movs	r2, #72	@ 0x48
 8005816:	4619      	mov	r1, r3
 8005818:	f014 fce1 	bl	801a1de <memcpy>
}
 800581c:	bf00      	nop
 800581e:	3708      	adds	r7, #8
 8005820:	46bd      	mov	sp, r7
 8005822:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005826:	b004      	add	sp, #16
 8005828:	4770      	bx	lr
 800582a:	bf00      	nop
 800582c:	00010020 	.word	0x00010020

08005830 <VibeCheckShell_RegisterOutputHandler>:

void VibeCheckShell_RegisterOutputHandler(VibeCheckShell* shell, VibeCheckShell_OutputHandler handler)
{
 8005830:	b480      	push	{r7}
 8005832:	b085      	sub	sp, #20
 8005834:	af00      	add	r7, sp, #0
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	1d3b      	adds	r3, r7, #4
 800583a:	e883 0006 	stmia.w	r3, {r1, r2}
	if (shell->oh_count < VC_SHELL_MAX_NUM_HANDLERS)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005844:	f8d3 3424 	ldr.w	r3, [r3, #1060]	@ 0x424
 8005848:	2b3f      	cmp	r3, #63	@ 0x3f
 800584a:	d816      	bhi.n	800587a <VibeCheckShell_RegisterOutputHandler+0x4a>
		shell->output_handlers[shell->oh_count++] = handler;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005852:	f8d3 2424 	ldr.w	r2, [r3, #1060]	@ 0x424
 8005856:	1c53      	adds	r3, r2, #1
 8005858:	68f9      	ldr	r1, [r7, #12]
 800585a:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 800585e:	f8c1 3424 	str.w	r3, [r1, #1060]	@ 0x424
 8005862:	68f9      	ldr	r1, [r7, #12]
 8005864:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005868:	4413      	add	r3, r2
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	440b      	add	r3, r1
 800586e:	3304      	adds	r3, #4
 8005870:	1d3a      	adds	r2, r7, #4
 8005872:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005876:	e883 0003 	stmia.w	r3, {r0, r1}
}
 800587a:	bf00      	nop
 800587c:	3714      	adds	r7, #20
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
	...

08005888 <VibeCheckShell_PutInput>:

void VibeCheckShell_PutInput(VibeCheckShell* shell, char* input, uint32_t input_max_len)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	60f8      	str	r0, [r7, #12]
 8005890:	60b9      	str	r1, [r7, #8]
 8005892:	607a      	str	r2, [r7, #4]
	/* add to the input buffer */
	for (uint32_t i = 0; i < input_max_len; i++)
 8005894:	2300      	movs	r3, #0
 8005896:	617b      	str	r3, [r7, #20]
 8005898:	e03e      	b.n	8005918 <VibeCheckShell_PutInput+0x90>
	{
		if (*input)
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d03f      	beq.n	8005922 <VibeCheckShell_PutInput+0x9a>
		{
			shell->input[shell->input_head++] = *input;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	1c5a      	adds	r2, r3, #1
 80058ac:	68f9      	ldr	r1, [r7, #12]
 80058ae:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80058b2:	600a      	str	r2, [r1, #0]
 80058b4:	68ba      	ldr	r2, [r7, #8]
 80058b6:	7811      	ldrb	r1, [r2, #0]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	54d1      	strb	r1, [r2, r3]
			if (shell->input_head == VC_SHELL_IO_BUF_LEN)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058c8:	d105      	bne.n	80058d6 <VibeCheckShell_PutInput+0x4e>
					shell->input_head = 0;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80058d0:	461a      	mov	r2, r3
 80058d2:	2300      	movs	r3, #0
 80058d4:	6013      	str	r3, [r2, #0]
			shell->input_count++;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80058dc:	689b      	ldr	r3, [r3, #8]
 80058de:	3301      	adds	r3, #1
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80058e6:	6093      	str	r3, [r2, #8]

			if (strchr(VC_SHELL_DELIMITER, *input) != NULL)
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	4619      	mov	r1, r3
 80058ee:	480f      	ldr	r0, [pc, #60]	@ (800592c <VibeCheckShell_PutInput+0xa4>)
 80058f0:	f014 fbdf 	bl	801a0b2 <strchr>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d008      	beq.n	800590c <VibeCheckShell_PutInput+0x84>
				shell->input_delimiter_count++;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	3301      	adds	r3, #1
 8005904:	68fa      	ldr	r2, [r7, #12]
 8005906:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800590a:	60d3      	str	r3, [r2, #12]

			input++;
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	3301      	adds	r3, #1
 8005910:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 0; i < input_max_len; i++)
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	3301      	adds	r3, #1
 8005916:	617b      	str	r3, [r7, #20]
 8005918:	697a      	ldr	r2, [r7, #20]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	429a      	cmp	r2, r3
 800591e:	d3bc      	bcc.n	800589a <VibeCheckShell_PutInput+0x12>
		}
		else
			break;
	}
}
 8005920:	e000      	b.n	8005924 <VibeCheckShell_PutInput+0x9c>
			break;
 8005922:	bf00      	nop
}
 8005924:	bf00      	nop
 8005926:	3718      	adds	r7, #24
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}
 800592c:	0801d8f0 	.word	0x0801d8f0

08005930 <VibeCheckShell_GetOutput>:


uint32_t VibeCheckShell_GetOutput(VibeCheckShell* shell, char** output, uint32_t* len)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
	/* returns true if there is stuff in the output buffer we haven't yet sent */
	uint32_t head = shell->output_head;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005942:	691b      	ldr	r3, [r3, #16]
 8005944:	617b      	str	r3, [r7, #20]
	uint32_t tail = shell->output_tail;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	613b      	str	r3, [r7, #16]

	if (head == tail)
 8005950:	697a      	ldr	r2, [r7, #20]
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	429a      	cmp	r2, r3
 8005956:	d101      	bne.n	800595c <VibeCheckShell_GetOutput+0x2c>
		return 0;
 8005958:	2300      	movs	r3, #0
 800595a:	e038      	b.n	80059ce <VibeCheckShell_GetOutput+0x9e>

	if (head > tail)
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	429a      	cmp	r2, r3
 8005962:	d90e      	bls.n	8005982 <VibeCheckShell_GetOutput+0x52>
	{
		/* the output doesn't wrap so send it 'normally' */
		*output = &shell->output[tail];
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	f248 0310 	movw	r3, #32784	@ 0x8010
 800596a:	4413      	add	r3, r2
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	441a      	add	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	601a      	str	r2, [r3, #0]
		*len = head - tail;
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad2      	subs	r2, r2, r3
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	601a      	str	r2, [r3, #0]
		return 1;
 800597e:	2301      	movs	r3, #1
 8005980:	e025      	b.n	80059ce <VibeCheckShell_GetOutput+0x9e>
	}
	else
	{
		if (shell->output_end)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d011      	beq.n	80059b2 <VibeCheckShell_GetOutput+0x82>
		{
			/* the output would have wrapped but we caught it - only send up to the delimited end of the output */
			*output = &shell->output[tail];
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	f248 0310 	movw	r3, #32784	@ 0x8010
 8005994:	4413      	add	r3, r2
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	441a      	add	r2, r3
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	601a      	str	r2, [r3, #0]
			*len = shell->output_end - tail;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80059a4:	699a      	ldr	r2, [r3, #24]
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	1ad2      	subs	r2, r2, r3
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	601a      	str	r2, [r3, #0]
			return 1;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e00d      	b.n	80059ce <VibeCheckShell_GetOutput+0x9e>
		}
		else
		{
			/* the output wraps: only return up to the end of the buffer region so our output is contiguous in memory */
			*output = &shell->output[tail];
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	f248 0310 	movw	r3, #32784	@ 0x8010
 80059b8:	4413      	add	r3, r2
 80059ba:	68fa      	ldr	r2, [r7, #12]
 80059bc:	441a      	add	r2, r3
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	601a      	str	r2, [r3, #0]
			*len = VC_SHELL_IO_BUF_LEN - tail;
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f5c3 4200 	rsb	r2, r3, #32768	@ 0x8000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	601a      	str	r2, [r3, #0]
			return 1;
 80059cc:	2301      	movs	r3, #1
		}
	}
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	371c      	adds	r7, #28
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr

080059da <VibeCheckShell_UpdateOutputBuffer>:


void VibeCheckShell_UpdateOutputBuffer(VibeCheckShell* shell, uint32_t len)
{
 80059da:	b480      	push	{r7}
 80059dc:	b083      	sub	sp, #12
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	6039      	str	r1, [r7, #0]
	/* length argument tells how many characters we successfully transmitted */

	/* update the tail of the output buffer now that we have confirmed transmission */
	shell->output_count -= len;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80059ea:	69da      	ldr	r2, [r3, #28]
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 80059f6:	61d3      	str	r3, [r2, #28]
	shell->output_tail += len;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80059fe:	695a      	ldr	r2, [r3, #20]
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	4413      	add	r3, r2
 8005a04:	687a      	ldr	r2, [r7, #4]
 8005a06:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005a0a:	6153      	str	r3, [r2, #20]

	if (shell->output_end)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005a12:	699b      	ldr	r3, [r3, #24]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00c      	beq.n	8005a32 <VibeCheckShell_UpdateOutputBuffer+0x58>
	{
		/* sent a packet which ends in the wrapping boundary region */
		shell->output_end = 0;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005a1e:	461a      	mov	r2, r3
 8005a20:	2300      	movs	r3, #0
 8005a22:	6193      	str	r3, [r2, #24]
		shell->output_tail = 0;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	6153      	str	r3, [r2, #20]
		if (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
				shell->output_tail -= VC_SHELL_IO_BUF_LEN;  /* we tried to send a message that wrapped because it was bigger than the assumed maximum packet length */
	}


}
 8005a30:	e010      	b.n	8005a54 <VibeCheckShell_UpdateOutputBuffer+0x7a>
		if (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3e:	d309      	bcc.n	8005a54 <VibeCheckShell_UpdateOutputBuffer+0x7a>
				shell->output_tail -= VC_SHELL_IO_BUF_LEN;  /* we tried to send a message that wrapped because it was bigger than the assumed maximum packet length */
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005a52:	6153      	str	r3, [r2, #20]
}
 8005a54:	bf00      	nop
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <VibeCheckShell_GetNextString>:


/* these return true if they successfully get the next token */
uint32_t VibeCheckShell_GetNextString(VibeCheckShell* shell, char* next, uint32_t max_len)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]

	for (uint32_t i = 0; i < max_len; )
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	617b      	str	r3, [r7, #20]
 8005a70:	e05f      	b.n	8005b32 <VibeCheckShell_GetNextString+0xd2>
	{

		char x = shell->input[shell->input_tail];
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	5cd3      	ldrb	r3, [r2, r3]
 8005a7e:	74fb      	strb	r3, [r7, #19]

		if (strchr(VC_SHELL_DELIMITER, x) != NULL)
 8005a80:	7cfb      	ldrb	r3, [r7, #19]
 8005a82:	4619      	mov	r1, r3
 8005a84:	482f      	ldr	r0, [pc, #188]	@ (8005b44 <VibeCheckShell_GetNextString+0xe4>)
 8005a86:	f014 fb14 	bl	801a0b2 <strchr>
 8005a8a:	4603      	mov	r3, r0
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d009      	beq.n	8005aa4 <VibeCheckShell_GetNextString+0x44>
		{
			/* this is a delimiter */
			if (i)  /* we have something in the token so return it */
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d004      	beq.n	8005aa0 <VibeCheckShell_GetNextString+0x40>
			{
				*next = '\0';
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	701a      	strb	r2, [r3, #0]
				return 1;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e04d      	b.n	8005b3c <VibeCheckShell_GetNextString+0xdc>
			}
			else
				return 0;  /* don't go any further than the delimiter */
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	e04b      	b.n	8005b3c <VibeCheckShell_GetNextString+0xdc>
		}
		else
		{
			shell->input_count--;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	68fa      	ldr	r2, [r7, #12]
 8005ab0:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005ab4:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005abc:	685b      	ldr	r3, [r3, #4]
 8005abe:	3301      	adds	r3, #1
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005ac6:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ad4:	d105      	bne.n	8005ae2 <VibeCheckShell_GetNextString+0x82>
				shell->input_tail = 0;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005adc:	461a      	mov	r2, r3
 8005ade:	2300      	movs	r3, #0
 8005ae0:	6053      	str	r3, [r2, #4]

			if (strchr(VC_SHELL_INPUT_SEPARATORS, x) != NULL)
 8005ae2:	7cfb      	ldrb	r3, [r7, #19]
 8005ae4:	4619      	mov	r1, r3
 8005ae6:	4818      	ldr	r0, [pc, #96]	@ (8005b48 <VibeCheckShell_GetNextString+0xe8>)
 8005ae8:	f014 fae3 	bl	801a0b2 <strchr>
 8005aec:	4603      	mov	r3, r0
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d007      	beq.n	8005b02 <VibeCheckShell_GetNextString+0xa2>
			{
				/* this is a separator */
				if (i) /* if we have something in the token return it, otherwise just continue in order to skip leading separators */
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d01c      	beq.n	8005b32 <VibeCheckShell_GetNextString+0xd2>
				{
					*next = '\0';
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	2200      	movs	r2, #0
 8005afc:	701a      	strb	r2, [r3, #0]
					return 1;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e01c      	b.n	8005b3c <VibeCheckShell_GetNextString+0xdc>
				}
			}
			else
			{
				/* this is a character */
				*(next++) = tolower(x);  /* turn to all lower case letters */
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	74bb      	strb	r3, [r7, #18]
 8005b06:	7cbb      	ldrb	r3, [r7, #18]
 8005b08:	3301      	adds	r3, #1
 8005b0a:	4a10      	ldr	r2, [pc, #64]	@ (8005b4c <VibeCheckShell_GetNextString+0xec>)
 8005b0c:	4413      	add	r3, r2
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	f003 0303 	and.w	r3, r3, #3
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d103      	bne.n	8005b20 <VibeCheckShell_GetNextString+0xc0>
 8005b18:	7cbb      	ldrb	r3, [r7, #18]
 8005b1a:	f103 0220 	add.w	r2, r3, #32
 8005b1e:	e000      	b.n	8005b22 <VibeCheckShell_GetNextString+0xc2>
 8005b20:	7cba      	ldrb	r2, [r7, #18]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	1c59      	adds	r1, r3, #1
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	b2d2      	uxtb	r2, r2
 8005b2a:	701a      	strb	r2, [r3, #0]
				i++;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	3301      	adds	r3, #1
 8005b30:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < max_len; )
 8005b32:	697a      	ldr	r2, [r7, #20]
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d39b      	bcc.n	8005a72 <VibeCheckShell_GetNextString+0x12>
			}
		}
	}

	return 0;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3718      	adds	r7, #24
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}
 8005b44:	0801d8f0 	.word	0x0801d8f0
 8005b48:	0801d8f4 	.word	0x0801d8f4
 8005b4c:	0801e398 	.word	0x0801e398

08005b50 <VibeCheckShell_GetNextInt>:


uint32_t VibeCheckShell_GetNextInt(VibeCheckShell* shell, int32_t* next)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b092      	sub	sp, #72	@ 0x48
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005b5a:	f107 0308 	add.w	r3, r7, #8
 8005b5e:	2240      	movs	r2, #64	@ 0x40
 8005b60:	4619      	mov	r1, r3
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	f7ff ff7c 	bl	8005a60 <VibeCheckShell_GetNextString>
 8005b68:	4603      	mov	r3, r0
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d007      	beq.n	8005b7e <VibeCheckShell_GetNextInt+0x2e>
	{
		return VibeCheckShell_TurnToInt(str, next);
 8005b6e:	f107 0308 	add.w	r3, r7, #8
 8005b72:	6839      	ldr	r1, [r7, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f000 f823 	bl	8005bc0 <VibeCheckShell_TurnToInt>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	e000      	b.n	8005b80 <VibeCheckShell_GetNextInt+0x30>
	}

	return 0;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3748      	adds	r7, #72	@ 0x48
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <VibeCheckShell_GetNextFloat>:


uint32_t VibeCheckShell_GetNextFloat(VibeCheckShell* shell, float* next)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b092      	sub	sp, #72	@ 0x48
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005b92:	f107 0308 	add.w	r3, r7, #8
 8005b96:	2240      	movs	r2, #64	@ 0x40
 8005b98:	4619      	mov	r1, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7ff ff60 	bl	8005a60 <VibeCheckShell_GetNextString>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d007      	beq.n	8005bb6 <VibeCheckShell_GetNextFloat+0x2e>
	{
		return VibeCheckShell_TurnToFloat(str, next);
 8005ba6:	f107 0308 	add.w	r3, r7, #8
 8005baa:	6839      	ldr	r1, [r7, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f000 f83d 	bl	8005c2c <VibeCheckShell_TurnToFloat>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	e000      	b.n	8005bb8 <VibeCheckShell_GetNextFloat+0x30>
	}

	return 0;
 8005bb6:	2300      	movs	r3, #0
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	3748      	adds	r7, #72	@ 0x48
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}

08005bc0 <VibeCheckShell_TurnToInt>:

/* if the type of the next token is not known, get it as a string and then try to convert it to numeric using these functions */
uint32_t VibeCheckShell_TurnToInt(char* str, int32_t* next)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
	char valid[] = "-0123456789";
 8005bca:	4a17      	ldr	r2, [pc, #92]	@ (8005c28 <VibeCheckShell_TurnToInt+0x68>)
 8005bcc:	f107 0308 	add.w	r3, r7, #8
 8005bd0:	ca07      	ldmia	r2, {r0, r1, r2}
 8005bd2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (uint32_t i = 0; i < strlen(str); i++)
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	617b      	str	r3, [r7, #20]
 8005bda:	e012      	b.n	8005c02 <VibeCheckShell_TurnToInt+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	4413      	add	r3, r2
 8005be2:	781b      	ldrb	r3, [r3, #0]
 8005be4:	461a      	mov	r2, r3
 8005be6:	f107 0308 	add.w	r3, r7, #8
 8005bea:	4611      	mov	r1, r2
 8005bec:	4618      	mov	r0, r3
 8005bee:	f014 fa60 	bl	801a0b2 <strchr>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <VibeCheckShell_TurnToInt+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e010      	b.n	8005c1e <VibeCheckShell_TurnToInt+0x5e>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	617b      	str	r3, [r7, #20]
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7fa fbe4 	bl	80003d0 <strlen>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d3e5      	bcc.n	8005bdc <VibeCheckShell_TurnToInt+0x1c>
	*next = atoi(str);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f012 fea4 	bl	801895e <atoi>
 8005c16:	4602      	mov	r2, r0
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	601a      	str	r2, [r3, #0]
	return 1;
 8005c1c:	2301      	movs	r3, #1
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3718      	adds	r7, #24
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}
 8005c26:	bf00      	nop
 8005c28:	0801d8f8 	.word	0x0801d8f8

08005c2c <VibeCheckShell_TurnToFloat>:

uint32_t VibeCheckShell_TurnToFloat(char* str, float* next)
{
 8005c2c:	b590      	push	{r4, r7, lr}
 8005c2e:	b089      	sub	sp, #36	@ 0x24
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
 8005c34:	6039      	str	r1, [r7, #0]
	char valid[] = ".-0123456789";
 8005c36:	4b19      	ldr	r3, [pc, #100]	@ (8005c9c <VibeCheckShell_TurnToFloat+0x70>)
 8005c38:	f107 040c 	add.w	r4, r7, #12
 8005c3c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005c3e:	c407      	stmia	r4!, {r0, r1, r2}
 8005c40:	7023      	strb	r3, [r4, #0]
	for (uint32_t i = 0; i < strlen(str); i++)
 8005c42:	2300      	movs	r3, #0
 8005c44:	61fb      	str	r3, [r7, #28]
 8005c46:	e012      	b.n	8005c6e <VibeCheckShell_TurnToFloat+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	4413      	add	r3, r2
 8005c4e:	781b      	ldrb	r3, [r3, #0]
 8005c50:	461a      	mov	r2, r3
 8005c52:	f107 030c 	add.w	r3, r7, #12
 8005c56:	4611      	mov	r1, r2
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f014 fa2a 	bl	801a0b2 <strchr>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d101      	bne.n	8005c68 <VibeCheckShell_TurnToFloat+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005c64:	2300      	movs	r3, #0
 8005c66:	e014      	b.n	8005c92 <VibeCheckShell_TurnToFloat+0x66>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	61fb      	str	r3, [r7, #28]
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7fa fbae 	bl	80003d0 <strlen>
 8005c74:	4602      	mov	r2, r0
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d3e5      	bcc.n	8005c48 <VibeCheckShell_TurnToFloat+0x1c>
	*next = atof(str);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f012 fe6b 	bl	8018958 <atof>
 8005c82:	eeb0 7b40 	vmov.f64	d7, d0
 8005c86:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	edc3 7a00 	vstr	s15, [r3]
	return 1;
 8005c90:	2301      	movs	r3, #1
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3724      	adds	r7, #36	@ 0x24
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd90      	pop	{r4, r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	0801d904 	.word	0x0801d904

08005ca0 <VibeCheckShell_PutOutputString>:



/* add things to the output */
void VibeCheckShell_PutOutputString(VibeCheckShell* shell, char* str)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
	while (*str)
 8005caa:	e029      	b.n	8005d00 <VibeCheckShell_PutOutputString+0x60>
	{
		shell->output[shell->output_head++] = *(str++);
 8005cac:	683a      	ldr	r2, [r7, #0]
 8005cae:	1c53      	adds	r3, r2, #1
 8005cb0:	603b      	str	r3, [r7, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	1c59      	adds	r1, r3, #1
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f500 3080 	add.w	r0, r0, #65536	@ 0x10000
 8005cc2:	6101      	str	r1, [r0, #16]
 8005cc4:	7811      	ldrb	r1, [r2, #0]
 8005cc6:	687a      	ldr	r2, [r7, #4]
 8005cc8:	441a      	add	r2, r3
 8005cca:	f248 0310 	movw	r3, #32784	@ 0x8010
 8005cce:	4413      	add	r3, r2
 8005cd0:	460a      	mov	r2, r1
 8005cd2:	701a      	strb	r2, [r3, #0]
		shell->output_count++;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005cda:	69db      	ldr	r3, [r3, #28]
 8005cdc:	3301      	adds	r3, #1
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005ce4:	61d3      	str	r3, [r2, #28]
		if (shell->output_head == VC_SHELL_IO_BUF_LEN)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cf2:	d105      	bne.n	8005d00 <VibeCheckShell_PutOutputString+0x60>
			shell->output_head = 0;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	6113      	str	r3, [r2, #16]
	while (*str)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d1d1      	bne.n	8005cac <VibeCheckShell_PutOutputString+0xc>
	}
}
 8005d08:	bf00      	nop
 8005d0a:	bf00      	nop
 8005d0c:	370c      	adds	r7, #12
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
	...

08005d18 <VibeCheckShell_PutOutputInt>:

void VibeCheckShell_PutOutputInt(VibeCheckShell* shell, uint32_t val)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b092      	sub	sp, #72	@ 0x48
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%ld", val);
 8005d22:	f107 0308 	add.w	r3, r7, #8
 8005d26:	683a      	ldr	r2, [r7, #0]
 8005d28:	4906      	ldr	r1, [pc, #24]	@ (8005d44 <VibeCheckShell_PutOutputInt+0x2c>)
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f014 f956 	bl	8019fdc <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005d30:	f107 0308 	add.w	r3, r7, #8
 8005d34:	4619      	mov	r1, r3
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7ff ffb2 	bl	8005ca0 <VibeCheckShell_PutOutputString>
}
 8005d3c:	bf00      	nop
 8005d3e:	3748      	adds	r7, #72	@ 0x48
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	0801d914 	.word	0x0801d914

08005d48 <VibeCheckShell_PutOutputFloat>:

void VibeCheckShell_PutOutputFloat(VibeCheckShell* shell, float val)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b092      	sub	sp, #72	@ 0x48
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	ed87 0a00 	vstr	s0, [r7]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%.3f", val);
 8005d54:	edd7 7a00 	vldr	s15, [r7]
 8005d58:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005d5c:	f107 0008 	add.w	r0, r7, #8
 8005d60:	ec53 2b17 	vmov	r2, r3, d7
 8005d64:	4906      	ldr	r1, [pc, #24]	@ (8005d80 <VibeCheckShell_PutOutputFloat+0x38>)
 8005d66:	f014 f939 	bl	8019fdc <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005d6a:	f107 0308 	add.w	r3, r7, #8
 8005d6e:	4619      	mov	r1, r3
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f7ff ff95 	bl	8005ca0 <VibeCheckShell_PutOutputString>
}
 8005d76:	bf00      	nop
 8005d78:	3748      	adds	r7, #72	@ 0x48
 8005d7a:	46bd      	mov	sp, r7
 8005d7c:	bd80      	pop	{r7, pc}
 8005d7e:	bf00      	nop
 8005d80:	0801d918 	.word	0x0801d918

08005d84 <VibeCheckShell_PutOutputSeparator>:

void VibeCheckShell_PutOutputSeparator(VibeCheckShell* shell)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_OUTPUT_SEPARATOR);
 8005d8c:	4903      	ldr	r1, [pc, #12]	@ (8005d9c <VibeCheckShell_PutOutputSeparator+0x18>)
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff ff86 	bl	8005ca0 <VibeCheckShell_PutOutputString>
}
 8005d94:	bf00      	nop
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	0801d920 	.word	0x0801d920

08005da0 <VibeCheckShell_PutOutputDelimiter>:

void VibeCheckShell_PutOutputDelimiter(VibeCheckShell* shell)
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b082      	sub	sp, #8
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_DELIMITER);
 8005da8:	4903      	ldr	r1, [pc, #12]	@ (8005db8 <VibeCheckShell_PutOutputDelimiter+0x18>)
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f7ff ff78 	bl	8005ca0 <VibeCheckShell_PutOutputString>
}
 8005db0:	bf00      	nop
 8005db2:	3708      	adds	r7, #8
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	0801d8f0 	.word	0x0801d8f0

08005dbc <VibeCheckStrobe_Init>:

#include "vibecheck_strobe.h"


void VibeCheckStrobe_Init(VibeCheckStrobe* strobe, TIM_HandleTypeDef* htim)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b082      	sub	sp, #8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
	strobe->htim = htim;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	683a      	ldr	r2, [r7, #0]
 8005dca:	601a      	str	r2, [r3, #0]
	strobe->freq_hz = VC_STROBE_DEFAULT_FREQ_HZ;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a12      	ldr	r2, [pc, #72]	@ (8005e18 <VibeCheckStrobe_Init+0x5c>)
 8005dd0:	605a      	str	r2, [r3, #4]
	strobe->exposure_ms = VC_STROBE_DEFAULT_EXPOSURE_MS;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005dd8:	609a      	str	r2, [r3, #8]
	strobe->phase_deg = 0.0f;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f04f 0200 	mov.w	r2, #0
 8005de0:	60da      	str	r2, [r3, #12]

	/* set up the timer registers */
	strobe->htim->Instance->PSC = VC_STROBE_TIM_PSC - 1;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f640 125f 	movw	r2, #2399	@ 0x95f
 8005dec:	629a      	str	r2, [r3, #40]	@ 0x28

	VibeCheckStrobe_SetFrequency(strobe, strobe->freq_hz);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	edd3 7a01 	vldr	s15, [r3, #4]
 8005df4:	eeb0 0a67 	vmov.f32	s0, s15
 8005df8:	6878      	ldr	r0, [r7, #4]
 8005dfa:	f000 f84d 	bl	8005e98 <VibeCheckStrobe_SetFrequency>
	VibeCheckStrobe_SetExposure(strobe, strobe->exposure_ms);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	edd3 7a02 	vldr	s15, [r3, #8]
 8005e04:	eeb0 0a67 	vmov.f32	s0, s15
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 f92b 	bl	8006064 <VibeCheckStrobe_SetExposure>

}
 8005e0e:	bf00      	nop
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	42700000 	.word	0x42700000

08005e1c <VibeCheckStrobe_Start>:

void VibeCheckStrobe_Start(VibeCheckStrobe* strobe)
{
 8005e1c:	b580      	push	{r7, lr}
 8005e1e:	b082      	sub	sp, #8
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
	/* start the timers with interrupts when period completes */
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f00b fd53 	bl	80118d4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_1);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2100      	movs	r1, #0
 8005e34:	4618      	mov	r0, r3
 8005e36:	f00b fe35 	bl	8011aa4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_2);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2104      	movs	r1, #4
 8005e40:	4618      	mov	r0, r3
 8005e42:	f00b fe2f 	bl	8011aa4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_3);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2108      	movs	r1, #8
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f00b fe29 	bl	8011aa4 <HAL_TIM_PWM_Start>
}
 8005e52:	bf00      	nop
 8005e54:	3708      	adds	r7, #8
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}

08005e5a <VibeCheckStrobe_Stop>:

void VibeCheckStrobe_Stop(VibeCheckStrobe* strobe)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	b082      	sub	sp, #8
 8005e5e:	af00      	add	r7, sp, #0
 8005e60:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f00b fd34 	bl	80118d4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_1);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2100      	movs	r1, #0
 8005e72:	4618      	mov	r0, r3
 8005e74:	f00b ff32 	bl	8011cdc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_2);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2104      	movs	r1, #4
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f00b ff2c 	bl	8011cdc <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_3);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	2108      	movs	r1, #8
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f00b ff26 	bl	8011cdc <HAL_TIM_PWM_Stop>
}
 8005e90:	bf00      	nop
 8005e92:	3708      	adds	r7, #8
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bd80      	pop	{r7, pc}

08005e98 <VibeCheckStrobe_SetFrequency>:

void VibeCheckStrobe_SetFrequency(VibeCheckStrobe* strobe, float freq_hz)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
 8005ea0:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_STROBE_MIN_FREQ_HZ)
 8005ea4:	edd7 7a00 	vldr	s15, [r7]
 8005ea8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8005eac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005eb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb4:	d502      	bpl.n	8005ebc <VibeCheckStrobe_SetFrequency+0x24>
		freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005eb6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005eba:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_STROBE_MAX_FREQ_HZ)
 8005ebc:	edd7 7a00 	vldr	s15, [r7]
 8005ec0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005f2c <VibeCheckStrobe_SetFrequency+0x94>
 8005ec4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ecc:	dd01      	ble.n	8005ed2 <VibeCheckStrobe_SetFrequency+0x3a>
		freq_hz = VC_STROBE_MAX_FREQ_HZ;
 8005ece:	4b18      	ldr	r3, [pc, #96]	@ (8005f30 <VibeCheckStrobe_SetFrequency+0x98>)
 8005ed0:	603b      	str	r3, [r7, #0]

	strobe->arr_steady = VC_STROBE_TIM_COUNTS_PER_SECOND / freq_hz - 1;
 8005ed2:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8005f34 <VibeCheckStrobe_SetFrequency+0x9c>
 8005ed6:	ed97 7a00 	vldr	s14, [r7]
 8005eda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ede:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005ee2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005ee6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eea:	ee17 2a90 	vmov	r2, s15
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	611a      	str	r2, [r3, #16]
	strobe->freq_hz = VC_STROBE_TIM_COUNTS_PER_SECOND / ((float)strobe->arr_steady + 1.0f);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	ee07 3a90 	vmov	s15, r3
 8005efa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005efe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f02:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f06:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005f34 <VibeCheckStrobe_SetFrequency+0x9c>
 8005f0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	edc3 7a01 	vstr	s15, [r3, #4]
	strobe->htim->Instance->ARR = strobe->arr_steady;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	6912      	ldr	r2, [r2, #16]
 8005f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr
 8005f2c:	447a0000 	.word	0x447a0000
 8005f30:	447a0000 	.word	0x447a0000
 8005f34:	47c35000 	.word	0x47c35000

08005f38 <VibeCheckStrobe_GetFrequency>:

float VibeCheckStrobe_GetFrequency(VibeCheckStrobe* strobe)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
	return strobe->freq_hz;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	ee07 3a90 	vmov	s15, r3
}
 8005f48:	eeb0 0a67 	vmov.f32	s0, s15
 8005f4c:	370c      	adds	r7, #12
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
	...

08005f58 <VibeCheckStrobe_SetPhase>:

void VibeCheckStrobe_SetPhase(VibeCheckStrobe* strobe, float phase_deg)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b085      	sub	sp, #20
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
 8005f60:	ed87 0a00 	vstr	s0, [r7]
	 * To shift the phase, update ARR for a single period and then put it back
	 * The most reliable way would probably by with DMA into the ARR register, but this seems more complicated
	 * Instead let's try with an interrupt at the end of each period, and some struct variables to keep track of the phase update sequence
	 */

	if (phase_deg < VC_STROBE_MIN_PHASE_DEG)
 8005f64:	edd7 7a00 	vldr	s15, [r7]
 8005f68:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8006030 <VibeCheckStrobe_SetPhase+0xd8>
 8005f6c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f74:	d501      	bpl.n	8005f7a <VibeCheckStrobe_SetPhase+0x22>
		phase_deg = VC_STROBE_MIN_PHASE_DEG;
 8005f76:	4b2f      	ldr	r3, [pc, #188]	@ (8006034 <VibeCheckStrobe_SetPhase+0xdc>)
 8005f78:	603b      	str	r3, [r7, #0]
	if (phase_deg > VC_STROBE_MAX_PHASE_DEG)
 8005f7a:	edd7 7a00 	vldr	s15, [r7]
 8005f7e:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8006038 <VibeCheckStrobe_SetPhase+0xe0>
 8005f82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f8a:	dd01      	ble.n	8005f90 <VibeCheckStrobe_SetPhase+0x38>
		phase_deg = VC_STROBE_MAX_PHASE_DEG;
 8005f8c:	4b2b      	ldr	r3, [pc, #172]	@ (800603c <VibeCheckStrobe_SetPhase+0xe4>)
 8005f8e:	603b      	str	r3, [r7, #0]


	float deg_shift = phase_deg - strobe->phase_deg;  /* how many degrees we want to shift the phase */
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	edd3 7a03 	vldr	s15, [r3, #12]
 8005f96:	ed97 7a00 	vldr	s14, [r7]
 8005f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005f9e:	edc7 7a03 	vstr	s15, [r7, #12]
	int32_t arr_shift = deg_shift / 360.0f * strobe->arr_steady;  /* how much we need to alter the ARR for a single period to achieve the target phase shift */
 8005fa2:	edd7 7a03 	vldr	s15, [r7, #12]
 8005fa6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006040 <VibeCheckStrobe_SetPhase+0xe8>
 8005faa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	691b      	ldr	r3, [r3, #16]
 8005fb2:	ee07 3a90 	vmov	s15, r3
 8005fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005fc2:	ee17 3a90 	vmov	r3, s15
 8005fc6:	60bb      	str	r3, [r7, #8]

	if (arr_shift && !strobe->phase_change_pending && !strobe->revert_arr_pending)
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d029      	beq.n	8006022 <VibeCheckStrobe_SetPhase+0xca>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	699b      	ldr	r3, [r3, #24]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d125      	bne.n	8006022 <VibeCheckStrobe_SetPhase+0xca>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d121      	bne.n	8006022 <VibeCheckStrobe_SetPhase+0xca>
	{
		strobe->phase_deg += (float)arr_shift / (float)strobe->arr_steady * 360.0f;  /* calculate the actual phase shift accounting for rounding error */
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	ed93 7a03 	vldr	s14, [r3, #12]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	ee07 3a90 	vmov	s15, r3
 8005fea:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	ee07 3a90 	vmov	s15, r3
 8005ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ffa:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005ffe:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8006040 <VibeCheckStrobe_SetPhase+0xe8>
 8006002:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006006:	ee77 7a27 	vadd.f32	s15, s14, s15
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	edc3 7a03 	vstr	s15, [r3, #12]
		strobe->arr_phase = strobe->arr_steady + arr_shift;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	691a      	ldr	r2, [r3, #16]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	441a      	add	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	615a      	str	r2, [r3, #20]
		strobe->phase_change_pending = 1;  /* set the flag to enact the phase shift on the ARR interrupt */
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	619a      	str	r2, [r3, #24]
	}
}
 8006022:	bf00      	nop
 8006024:	3714      	adds	r7, #20
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	c3340000 	.word	0xc3340000
 8006034:	c3340000 	.word	0xc3340000
 8006038:	43340000 	.word	0x43340000
 800603c:	43340000 	.word	0x43340000
 8006040:	43b40000 	.word	0x43b40000

08006044 <VibeCheckStrobe_GetPhase>:

float VibeCheckStrobe_GetPhase(VibeCheckStrobe* strobe)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
	return strobe->phase_deg;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	68db      	ldr	r3, [r3, #12]
 8006050:	ee07 3a90 	vmov	s15, r3
}
 8006054:	eeb0 0a67 	vmov.f32	s0, s15
 8006058:	370c      	adds	r7, #12
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
	...

08006064 <VibeCheckStrobe_SetExposure>:

void VibeCheckStrobe_SetExposure(VibeCheckStrobe* strobe, float exposure_ms)
{
 8006064:	b480      	push	{r7}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	ed87 0a00 	vstr	s0, [r7]

	uint32_t ccr_val = exposure_ms * 0.001f * VC_STROBE_TIM_COUNTS_PER_SECOND;
 8006070:	edd7 7a00 	vldr	s15, [r7]
 8006074:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80060f0 <VibeCheckStrobe_SetExposure+0x8c>
 8006078:	ee67 7a87 	vmul.f32	s15, s15, s14
 800607c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80060f4 <VibeCheckStrobe_SetExposure+0x90>
 8006080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006084:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006088:	ee17 3a90 	vmov	r3, s15
 800608c:	60fb      	str	r3, [r7, #12]
	if (ccr_val > strobe->htim->Instance->ARR)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006096:	68fa      	ldr	r2, [r7, #12]
 8006098:	429a      	cmp	r2, r3
 800609a:	d904      	bls.n	80060a6 <VibeCheckStrobe_SetExposure+0x42>
		ccr_val = strobe->htim->Instance->ARR;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a4:	60fb      	str	r3, [r7, #12]
	strobe->exposure_ms = (float)ccr_val / (float)VC_STROBE_TIM_COUNTS_PER_SECOND * 1000.0f;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	ee07 3a90 	vmov	s15, r3
 80060ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80060b0:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80060f4 <VibeCheckStrobe_SetExposure+0x90>
 80060b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060b8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80060f8 <VibeCheckStrobe_SetExposure+0x94>
 80060bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	edc3 7a02 	vstr	s15, [r3, #8]
	strobe->htim->Instance->CCR1 = ccr_val;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	635a      	str	r2, [r3, #52]	@ 0x34
	strobe->htim->Instance->CCR2 = ccr_val;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	639a      	str	r2, [r3, #56]	@ 0x38
	strobe->htim->Instance->CCR3 = ccr_val;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80060e4:	bf00      	nop
 80060e6:	3714      	adds	r7, #20
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr
 80060f0:	3a83126f 	.word	0x3a83126f
 80060f4:	47c35000 	.word	0x47c35000
 80060f8:	447a0000 	.word	0x447a0000

080060fc <VibeCheckStrobe_GetExposure>:

float VibeCheckStrobe_GetExposure(VibeCheckStrobe* strobe)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b083      	sub	sp, #12
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	return strobe->exposure_ms;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	ee07 3a90 	vmov	s15, r3
}
 800610c:	eeb0 0a67 	vmov.f32	s0, s15
 8006110:	370c      	adds	r7, #12
 8006112:	46bd      	mov	sp, r7
 8006114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006118:	4770      	bx	lr

0800611a <VibeCheckStrobe_PeriodElapsedUpdate>:


/* use an interrupt to make sure this is called each period */
void VibeCheckStrobe_PeriodElapsedUpdate(VibeCheckStrobe* strobe)
{
 800611a:	b480      	push	{r7}
 800611c:	b083      	sub	sp, #12
 800611e:	af00      	add	r7, sp, #0
 8006120:	6078      	str	r0, [r7, #4]
	if (strobe->revert_arr_pending)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	69db      	ldr	r3, [r3, #28]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d008      	beq.n	800613c <VibeCheckStrobe_PeriodElapsedUpdate+0x22>
	{
		strobe->htim->Instance->ARR = strobe->arr_steady;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	6912      	ldr	r2, [r2, #16]
 8006134:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 0;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	61da      	str	r2, [r3, #28]
	}

	if (strobe->phase_change_pending)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	699b      	ldr	r3, [r3, #24]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00b      	beq.n	800615c <VibeCheckStrobe_PeriodElapsedUpdate+0x42>
	{
		strobe->htim->Instance->ARR = strobe->arr_phase;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	6952      	ldr	r2, [r2, #20]
 800614e:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 1;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	61da      	str	r2, [r3, #28]
		strobe->phase_change_pending = 0;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	619a      	str	r2, [r3, #24]
	}
}
 800615c:	bf00      	nop
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <VibeCheckStrobeCMD_Set>:
*/



static uint32_t VibeCheckStrobeCMD_Set(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b096      	sub	sp, #88	@ 0x58
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
 8006170:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006172:	f107 0318 	add.w	r3, r7, #24
 8006176:	2240      	movs	r2, #64	@ 0x40
 8006178:	4619      	mov	r1, r3
 800617a:	6838      	ldr	r0, [r7, #0]
 800617c:	f7ff fc70 	bl	8005a60 <VibeCheckShell_GetNextString>
 8006180:	4603      	mov	r3, r0
 8006182:	2b00      	cmp	r3, #0
 8006184:	d065      	beq.n	8006252 <VibeCheckStrobeCMD_Set+0xea>
	{
		if (!strcmp(str, "frequency"))
 8006186:	f107 0318 	add.w	r3, r7, #24
 800618a:	4934      	ldr	r1, [pc, #208]	@ (800625c <VibeCheckStrobeCMD_Set+0xf4>)
 800618c:	4618      	mov	r0, r3
 800618e:	f7fa f8bf 	bl	8000310 <strcmp>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d118      	bne.n	80061ca <VibeCheckStrobeCMD_Set+0x62>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006198:	f107 0314 	add.w	r3, r7, #20
 800619c:	4619      	mov	r1, r3
 800619e:	6838      	ldr	r0, [r7, #0]
 80061a0:	f7ff fcf2 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d053      	beq.n	8006252 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetFrequency(strobe, val);
 80061aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80061ae:	eeb0 0a67 	vmov.f32	s0, s15
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7ff fe70 	bl	8005e98 <VibeCheckStrobe_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 80061b8:	4929      	ldr	r1, [pc, #164]	@ (8006260 <VibeCheckStrobeCMD_Set+0xf8>)
 80061ba:	6838      	ldr	r0, [r7, #0]
 80061bc:	f7ff fd70 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 80061c0:	6838      	ldr	r0, [r7, #0]
 80061c2:	f7ff fded 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e044      	b.n	8006254 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "phase"))
 80061ca:	f107 0318 	add.w	r3, r7, #24
 80061ce:	4925      	ldr	r1, [pc, #148]	@ (8006264 <VibeCheckStrobeCMD_Set+0xfc>)
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7fa f89d 	bl	8000310 <strcmp>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d118      	bne.n	800620e <VibeCheckStrobeCMD_Set+0xa6>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 80061dc:	f107 0310 	add.w	r3, r7, #16
 80061e0:	4619      	mov	r1, r3
 80061e2:	6838      	ldr	r0, [r7, #0]
 80061e4:	f7ff fcd0 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 80061e8:	4603      	mov	r3, r0
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d031      	beq.n	8006252 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetPhase(strobe, val);
 80061ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80061f2:	eeb0 0a67 	vmov.f32	s0, s15
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff feae 	bl	8005f58 <VibeCheckStrobe_SetPhase>
				VibeCheckShell_PutOutputString(shell, "ack");
 80061fc:	4918      	ldr	r1, [pc, #96]	@ (8006260 <VibeCheckStrobeCMD_Set+0xf8>)
 80061fe:	6838      	ldr	r0, [r7, #0]
 8006200:	f7ff fd4e 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006204:	6838      	ldr	r0, [r7, #0]
 8006206:	f7ff fdcb 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 800620a:	2301      	movs	r3, #1
 800620c:	e022      	b.n	8006254 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "exposure"))
 800620e:	f107 0318 	add.w	r3, r7, #24
 8006212:	4915      	ldr	r1, [pc, #84]	@ (8006268 <VibeCheckStrobeCMD_Set+0x100>)
 8006214:	4618      	mov	r0, r3
 8006216:	f7fa f87b 	bl	8000310 <strcmp>
 800621a:	4603      	mov	r3, r0
 800621c:	2b00      	cmp	r3, #0
 800621e:	d118      	bne.n	8006252 <VibeCheckStrobeCMD_Set+0xea>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006220:	f107 030c 	add.w	r3, r7, #12
 8006224:	4619      	mov	r1, r3
 8006226:	6838      	ldr	r0, [r7, #0]
 8006228:	f7ff fcae 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00f      	beq.n	8006252 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetExposure(strobe, val);
 8006232:	edd7 7a03 	vldr	s15, [r7, #12]
 8006236:	eeb0 0a67 	vmov.f32	s0, s15
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f7ff ff12 	bl	8006064 <VibeCheckStrobe_SetExposure>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006240:	4907      	ldr	r1, [pc, #28]	@ (8006260 <VibeCheckStrobeCMD_Set+0xf8>)
 8006242:	6838      	ldr	r0, [r7, #0]
 8006244:	f7ff fd2c 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006248:	6838      	ldr	r0, [r7, #0]
 800624a:	f7ff fda9 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 800624e:	2301      	movs	r3, #1
 8006250:	e000      	b.n	8006254 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
	}

	return 0;
 8006252:	2300      	movs	r3, #0
}
 8006254:	4618      	mov	r0, r3
 8006256:	3758      	adds	r7, #88	@ 0x58
 8006258:	46bd      	mov	sp, r7
 800625a:	bd80      	pop	{r7, pc}
 800625c:	0801d924 	.word	0x0801d924
 8006260:	0801d930 	.word	0x0801d930
 8006264:	0801d934 	.word	0x0801d934
 8006268:	0801d93c 	.word	0x0801d93c

0800626c <VibeCheckStrobeCMD_Get>:

static uint32_t VibeCheckStrobeCMD_Get(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 800626c:	b580      	push	{r7, lr}
 800626e:	b092      	sub	sp, #72	@ 0x48
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006276:	f107 0308 	add.w	r3, r7, #8
 800627a:	2240      	movs	r2, #64	@ 0x40
 800627c:	4619      	mov	r1, r3
 800627e:	6838      	ldr	r0, [r7, #0]
 8006280:	f7ff fbee 	bl	8005a60 <VibeCheckShell_GetNextString>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d05c      	beq.n	8006344 <VibeCheckStrobeCMD_Get+0xd8>
	{
		if (!strcmp(str, "frequency"))
 800628a:	f107 0308 	add.w	r3, r7, #8
 800628e:	4930      	ldr	r1, [pc, #192]	@ (8006350 <VibeCheckStrobeCMD_Get+0xe4>)
 8006290:	4618      	mov	r0, r3
 8006292:	f7fa f83d 	bl	8000310 <strcmp>
 8006296:	4603      	mov	r3, r0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d115      	bne.n	80062c8 <VibeCheckStrobeCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 800629c:	492d      	ldr	r1, [pc, #180]	@ (8006354 <VibeCheckStrobeCMD_Get+0xe8>)
 800629e:	6838      	ldr	r0, [r7, #0]
 80062a0:	f7ff fcfe 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80062a4:	6838      	ldr	r0, [r7, #0]
 80062a6:	f7ff fd6d 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetFrequency(strobe));
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f7ff fe44 	bl	8005f38 <VibeCheckStrobe_GetFrequency>
 80062b0:	eef0 7a40 	vmov.f32	s15, s0
 80062b4:	eeb0 0a67 	vmov.f32	s0, s15
 80062b8:	6838      	ldr	r0, [r7, #0]
 80062ba:	f7ff fd45 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80062be:	6838      	ldr	r0, [r7, #0]
 80062c0:	f7ff fd6e 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e03e      	b.n	8006346 <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "phase"))
 80062c8:	f107 0308 	add.w	r3, r7, #8
 80062cc:	4922      	ldr	r1, [pc, #136]	@ (8006358 <VibeCheckStrobeCMD_Get+0xec>)
 80062ce:	4618      	mov	r0, r3
 80062d0:	f7fa f81e 	bl	8000310 <strcmp>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d115      	bne.n	8006306 <VibeCheckStrobeCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80062da:	491e      	ldr	r1, [pc, #120]	@ (8006354 <VibeCheckStrobeCMD_Get+0xe8>)
 80062dc:	6838      	ldr	r0, [r7, #0]
 80062de:	f7ff fcdf 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80062e2:	6838      	ldr	r0, [r7, #0]
 80062e4:	f7ff fd4e 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetPhase(strobe));
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f7ff feab 	bl	8006044 <VibeCheckStrobe_GetPhase>
 80062ee:	eef0 7a40 	vmov.f32	s15, s0
 80062f2:	eeb0 0a67 	vmov.f32	s0, s15
 80062f6:	6838      	ldr	r0, [r7, #0]
 80062f8:	f7ff fd26 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80062fc:	6838      	ldr	r0, [r7, #0]
 80062fe:	f7ff fd4f 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006302:	2301      	movs	r3, #1
 8006304:	e01f      	b.n	8006346 <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "exposure"))
 8006306:	f107 0308 	add.w	r3, r7, #8
 800630a:	4914      	ldr	r1, [pc, #80]	@ (800635c <VibeCheckStrobeCMD_Get+0xf0>)
 800630c:	4618      	mov	r0, r3
 800630e:	f7f9 ffff 	bl	8000310 <strcmp>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d115      	bne.n	8006344 <VibeCheckStrobeCMD_Get+0xd8>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006318:	490e      	ldr	r1, [pc, #56]	@ (8006354 <VibeCheckStrobeCMD_Get+0xe8>)
 800631a:	6838      	ldr	r0, [r7, #0]
 800631c:	f7ff fcc0 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006320:	6838      	ldr	r0, [r7, #0]
 8006322:	f7ff fd2f 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetExposure(strobe));
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f7ff fee8 	bl	80060fc <VibeCheckStrobe_GetExposure>
 800632c:	eef0 7a40 	vmov.f32	s15, s0
 8006330:	eeb0 0a67 	vmov.f32	s0, s15
 8006334:	6838      	ldr	r0, [r7, #0]
 8006336:	f7ff fd07 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 800633a:	6838      	ldr	r0, [r7, #0]
 800633c:	f7ff fd30 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006340:	2301      	movs	r3, #1
 8006342:	e000      	b.n	8006346 <VibeCheckStrobeCMD_Get+0xda>
		}
	}

	return 0;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3748      	adds	r7, #72	@ 0x48
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
 800634e:	bf00      	nop
 8006350:	0801d924 	.word	0x0801d924
 8006354:	0801d930 	.word	0x0801d930
 8006358:	0801d934 	.word	0x0801d934
 800635c:	0801d93c 	.word	0x0801d93c

08006360 <VibeCheckStrobeCMD_Execute>:

uint32_t VibeCheckStrobeCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b094      	sub	sp, #80	@ 0x50
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
 8006368:	6039      	str	r1, [r7, #0]
	VibeCheckStrobe* strobe = (VibeCheckStrobe*)obj;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800636e:	f107 030c 	add.w	r3, r7, #12
 8006372:	2240      	movs	r2, #64	@ 0x40
 8006374:	4619      	mov	r1, r3
 8006376:	6838      	ldr	r0, [r7, #0]
 8006378:	f7ff fb72 	bl	8005a60 <VibeCheckShell_GetNextString>
 800637c:	4603      	mov	r3, r0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d04d      	beq.n	800641e <VibeCheckStrobeCMD_Execute+0xbe>
	{
		if (!strcmp(str, "start"))
 8006382:	f107 030c 	add.w	r3, r7, #12
 8006386:	4928      	ldr	r1, [pc, #160]	@ (8006428 <VibeCheckStrobeCMD_Execute+0xc8>)
 8006388:	4618      	mov	r0, r3
 800638a:	f7f9 ffc1 	bl	8000310 <strcmp>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d10b      	bne.n	80063ac <VibeCheckStrobeCMD_Execute+0x4c>
		{
			VibeCheckStrobe_Start(strobe);
 8006394:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006396:	f7ff fd41 	bl	8005e1c <VibeCheckStrobe_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 800639a:	4924      	ldr	r1, [pc, #144]	@ (800642c <VibeCheckStrobeCMD_Execute+0xcc>)
 800639c:	6838      	ldr	r0, [r7, #0]
 800639e:	f7ff fc7f 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80063a2:	6838      	ldr	r0, [r7, #0]
 80063a4:	f7ff fcfc 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80063a8:	2301      	movs	r3, #1
 80063aa:	e039      	b.n	8006420 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "stop"))
 80063ac:	f107 030c 	add.w	r3, r7, #12
 80063b0:	491f      	ldr	r1, [pc, #124]	@ (8006430 <VibeCheckStrobeCMD_Execute+0xd0>)
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7f9 ffac 	bl	8000310 <strcmp>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10b      	bne.n	80063d6 <VibeCheckStrobeCMD_Execute+0x76>
		{
			VibeCheckStrobe_Stop(strobe);
 80063be:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80063c0:	f7ff fd4b 	bl	8005e5a <VibeCheckStrobe_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 80063c4:	4919      	ldr	r1, [pc, #100]	@ (800642c <VibeCheckStrobeCMD_Execute+0xcc>)
 80063c6:	6838      	ldr	r0, [r7, #0]
 80063c8:	f7ff fc6a 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80063cc:	6838      	ldr	r0, [r7, #0]
 80063ce:	f7ff fce7 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e024      	b.n	8006420 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "set"))
 80063d6:	f107 030c 	add.w	r3, r7, #12
 80063da:	4916      	ldr	r1, [pc, #88]	@ (8006434 <VibeCheckStrobeCMD_Execute+0xd4>)
 80063dc:	4618      	mov	r0, r3
 80063de:	f7f9 ff97 	bl	8000310 <strcmp>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d108      	bne.n	80063fa <VibeCheckStrobeCMD_Execute+0x9a>
		{
			if (VibeCheckStrobeCMD_Set(strobe, shell))
 80063e8:	6839      	ldr	r1, [r7, #0]
 80063ea:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80063ec:	f7ff febc 	bl	8006168 <VibeCheckStrobeCMD_Set>
 80063f0:	4603      	mov	r3, r0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d013      	beq.n	800641e <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e012      	b.n	8006420 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
		else if (!strcmp(str, "get"))
 80063fa:	f107 030c 	add.w	r3, r7, #12
 80063fe:	490e      	ldr	r1, [pc, #56]	@ (8006438 <VibeCheckStrobeCMD_Execute+0xd8>)
 8006400:	4618      	mov	r0, r3
 8006402:	f7f9 ff85 	bl	8000310 <strcmp>
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d108      	bne.n	800641e <VibeCheckStrobeCMD_Execute+0xbe>
		{
			if (VibeCheckStrobeCMD_Get(strobe, shell))
 800640c:	6839      	ldr	r1, [r7, #0]
 800640e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006410:	f7ff ff2c 	bl	800626c <VibeCheckStrobeCMD_Get>
 8006414:	4603      	mov	r3, r0
 8006416:	2b00      	cmp	r3, #0
 8006418:	d001      	beq.n	800641e <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 800641a:	2301      	movs	r3, #1
 800641c:	e000      	b.n	8006420 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
	}

	return 0;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3750      	adds	r7, #80	@ 0x50
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}
 8006428:	0801d948 	.word	0x0801d948
 800642c:	0801d930 	.word	0x0801d930
 8006430:	0801d950 	.word	0x0801d950
 8006434:	0801d958 	.word	0x0801d958
 8006438:	0801d95c 	.word	0x0801d95c
 800643c:	00000000 	.word	0x00000000

08006440 <ComputeSineWave>:

static const uint32_t demo_times1[] = {150,    150, 150,    150, 300,    150,    150,    300,    300,    300,    300,           300,   150,    150, 300,    150,       150, 300,    300,    150,   150,    300,        150,   150,    300,    300,    300,    300,        300,    150,   300,    150,   150,    150,    300,    150,    300,    150,    75,     75,   75,   75,  150,    150,    600};
static const float demo_freqs1[] =    {58.27,  185, 233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 277.18, 233.08,        0,     233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 51.91, 277.18, 233.08,     77.78, 311.13, 277.18, 233.08, 207.65, 0,          369.99, 415.3, 369.99, 415.3, 369.99,   0,    369.99, 466.16, 369.99, 466.16, 369.99, 0,  369.99, 0,   369.99,   0,   46.25};

static void ComputeSineWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	ed2d 8b02 	vpush	{d8}
 8006446:	b086      	sub	sp, #24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	e032      	b.n	80064be <ComputeSineWave+0x7e>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1.0f + amplitude * sin((float)i * 2.0f * 3.14159f / (float)len));
 8006458:	edd7 7a01 	vldr	s15, [r7, #4]
 800645c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	ee07 3a90 	vmov	s15, r3
 8006466:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800646e:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80064e0 <ComputeSineWave+0xa0>
 8006472:	ee67 6a87 	vmul.f32	s13, s15, s14
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	ee07 3a90 	vmov	s15, r3
 800647c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006480:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006484:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006488:	eeb0 0b47 	vmov.f64	d0, d7
 800648c:	f016 faf4 	bl	801ca78 <sin>
 8006490:	eeb0 7b40 	vmov.f64	d7, d0
 8006494:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006498:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800649c:	ee37 7b06 	vadd.f64	d7, d7, d6
 80064a0:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 80064d8 <ComputeSineWave+0x98>
 80064a4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	1d1a      	adds	r2, r3, #4
 80064ac:	60fa      	str	r2, [r7, #12]
 80064ae:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80064b2:	ee17 2a90 	vmov	r2, s15
 80064b6:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	3301      	adds	r3, #1
 80064bc:	617b      	str	r3, [r7, #20]
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d3c8      	bcc.n	8006458 <ComputeSineWave+0x18>
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	ecbd 8b02 	vpop	{d8}
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	f3af 8000 	nop.w
 80064d8:	00000000 	.word	0x00000000
 80064dc:	409ffe00 	.word	0x409ffe00
 80064e0:	40490fd0 	.word	0x40490fd0

080064e4 <ComputeSquareWave>:

static void ComputeSquareWave(uint32_t* buf, uint32_t len, float amplitude)
{
 80064e4:	b480      	push	{r7}
 80064e6:	b087      	sub	sp, #28
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 80064f2:	2300      	movs	r3, #0
 80064f4:	617b      	str	r3, [r7, #20]
 80064f6:	e02c      	b.n	8006552 <ComputeSquareWave+0x6e>
		if (i < len / 2)
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	085b      	lsrs	r3, r3, #1
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d212      	bcs.n	8006528 <ComputeSquareWave+0x44>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + amplitude);
 8006502:	edd7 7a01 	vldr	s15, [r7, #4]
 8006506:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800650a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800650e:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8006568 <ComputeSquareWave+0x84>
 8006512:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	1d1a      	adds	r2, r3, #4
 800651a:	60fa      	str	r2, [r7, #12]
 800651c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006520:	ee17 2a90 	vmov	r2, s15
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	e011      	b.n	800654c <ComputeSquareWave+0x68>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - amplitude);
 8006528:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800652c:	edd7 7a01 	vldr	s15, [r7, #4]
 8006530:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006534:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8006568 <ComputeSquareWave+0x84>
 8006538:	ee67 7a87 	vmul.f32	s15, s15, s14
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	1d1a      	adds	r2, r3, #4
 8006540:	60fa      	str	r2, [r7, #12]
 8006542:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006546:	ee17 2a90 	vmov	r2, s15
 800654a:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	3301      	adds	r3, #1
 8006550:	617b      	str	r3, [r7, #20]
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	429a      	cmp	r2, r3
 8006558:	d3ce      	bcc.n	80064f8 <ComputeSquareWave+0x14>
}
 800655a:	bf00      	nop
 800655c:	bf00      	nop
 800655e:	371c      	adds	r7, #28
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr
 8006568:	44fff000 	.word	0x44fff000

0800656c <ComputeSawWave>:

static void ComputeSawWave(uint32_t* buf, uint32_t len, float amplitude)
{
 800656c:	b480      	push	{r7}
 800656e:	b087      	sub	sp, #28
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800657a:	2300      	movs	r3, #0
 800657c:	617b      	str	r3, [r7, #20]
 800657e:	e052      	b.n	8006626 <ComputeSawWave+0xba>
		if (i < len / 2)
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	085b      	lsrs	r3, r3, #1
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	429a      	cmp	r2, r3
 8006588:	d222      	bcs.n	80065d0 <ComputeSawWave+0x64>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * (float)i * amplitude / (float)len);
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	ee07 3a90 	vmov	s15, r3
 8006590:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006594:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006598:	edd7 7a01 	vldr	s15, [r7, #4]
 800659c:	ee67 6a27 	vmul.f32	s13, s14, s15
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	ee07 3a90 	vmov	s15, r3
 80065a6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80065aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065b2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80065b6:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800663c <ComputeSawWave+0xd0>
 80065ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	1d1a      	adds	r2, r3, #4
 80065c2:	60fa      	str	r2, [r7, #12]
 80065c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065c8:	ee17 2a90 	vmov	r2, s15
 80065cc:	601a      	str	r2, [r3, #0]
 80065ce:	e027      	b.n	8006620 <ComputeSawWave+0xb4>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 2 * amplitude + 2 * (float)i * amplitude / (float)len);
 80065d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80065d4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80065d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	ee07 3a90 	vmov	s15, r3
 80065e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065ea:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80065ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80065f2:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	ee07 3a90 	vmov	s15, r3
 80065fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006600:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006604:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006608:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800663c <ComputeSawWave+0xd0>
 800660c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	1d1a      	adds	r2, r3, #4
 8006614:	60fa      	str	r2, [r7, #12]
 8006616:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800661a:	ee17 2a90 	vmov	r2, s15
 800661e:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	3301      	adds	r3, #1
 8006624:	617b      	str	r3, [r7, #20]
 8006626:	697a      	ldr	r2, [r7, #20]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	429a      	cmp	r2, r3
 800662c:	d3a8      	bcc.n	8006580 <ComputeSawWave+0x14>
}
 800662e:	bf00      	nop
 8006630:	bf00      	nop
 8006632:	371c      	adds	r7, #28
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr
 800663c:	44fff000 	.word	0x44fff000

08006640 <ComputeTriangleWave>:

static void ComputeTriangleWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
 8006652:	e082      	b.n	800675a <ComputeTriangleWave+0x11a>
		if (i < len / 4)
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	089b      	lsrs	r3, r3, #2
 8006658:	697a      	ldr	r2, [r7, #20]
 800665a:	429a      	cmp	r2, r3
 800665c:	d221      	bcs.n	80066a2 <ComputeTriangleWave+0x62>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 4 * i * amplitude / (float)len);
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	ee07 3a90 	vmov	s15, r3
 8006666:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800666a:	edd7 7a01 	vldr	s15, [r7, #4]
 800666e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	ee07 3a90 	vmov	s15, r3
 8006678:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800667c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006680:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006684:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006688:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006774 <ComputeTriangleWave+0x134>
 800668c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	1d1a      	adds	r2, r3, #4
 8006694:	60fa      	str	r2, [r7, #12]
 8006696:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800669a:	ee17 2a90 	vmov	r2, s15
 800669e:	601a      	str	r2, [r3, #0]
 80066a0:	e058      	b.n	8006754 <ComputeTriangleWave+0x114>
		else if (i < 3 * len / 4)
 80066a2:	68ba      	ldr	r2, [r7, #8]
 80066a4:	4613      	mov	r3, r2
 80066a6:	005b      	lsls	r3, r3, #1
 80066a8:	4413      	add	r3, r2
 80066aa:	089b      	lsrs	r3, r3, #2
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d227      	bcs.n	8006702 <ComputeTriangleWave+0xc2>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * amplitude - 4 * i * amplitude / (float)len);
 80066b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80066b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80066ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80066be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80066c2:	697b      	ldr	r3, [r7, #20]
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	ee07 3a90 	vmov	s15, r3
 80066ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80066d2:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	ee07 3a90 	vmov	s15, r3
 80066dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066e0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80066e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066e8:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8006774 <ComputeTriangleWave+0x134>
 80066ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	1d1a      	adds	r2, r3, #4
 80066f4:	60fa      	str	r2, [r7, #12]
 80066f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066fa:	ee17 2a90 	vmov	r2, s15
 80066fe:	601a      	str	r2, [r3, #0]
 8006700:	e028      	b.n	8006754 <ComputeTriangleWave+0x114>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 4 * amplitude + 4 * i * amplitude / (float)len);
 8006702:	edd7 7a01 	vldr	s15, [r7, #4]
 8006706:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800670a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800670e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006712:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	ee07 3a90 	vmov	s15, r3
 800671e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006722:	edd7 7a01 	vldr	s15, [r7, #4]
 8006726:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	ee07 3a90 	vmov	s15, r3
 8006730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006734:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006738:	ee77 7a27 	vadd.f32	s15, s14, s15
 800673c:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006774 <ComputeTriangleWave+0x134>
 8006740:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	1d1a      	adds	r2, r3, #4
 8006748:	60fa      	str	r2, [r7, #12]
 800674a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800674e:	ee17 2a90 	vmov	r2, s15
 8006752:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	3301      	adds	r3, #1
 8006758:	617b      	str	r3, [r7, #20]
 800675a:	697a      	ldr	r2, [r7, #20]
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	429a      	cmp	r2, r3
 8006760:	f4ff af78 	bcc.w	8006654 <ComputeTriangleWave+0x14>
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop
 8006768:	371c      	adds	r7, #28
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	44fff000 	.word	0x44fff000

08006778 <ComputeNullWave>:

static void ComputeNullWave(uint32_t* buf, uint32_t len)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 8006782:	2300      	movs	r3, #0
 8006784:	60fb      	str	r3, [r7, #12]
 8006786:	e008      	b.n	800679a <ComputeNullWave+0x22>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	1d1a      	adds	r2, r3, #4
 800678c:	607a      	str	r2, [r7, #4]
 800678e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006792:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	3301      	adds	r3, #1
 8006798:	60fb      	str	r3, [r7, #12]
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d3f2      	bcc.n	8006788 <ComputeNullWave+0x10>
}
 80067a2:	bf00      	nop
 80067a4:	bf00      	nop
 80067a6:	3714      	adds	r7, #20
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <VibeCheckWaveGen_RecomputeWave>:




static void VibeCheckWaveGen_RecomputeWave(VibeCheckWaveGen* wavegen, uint32_t* buf)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b082      	sub	sp, #8
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
	if (wavegen->is_running)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d044      	beq.n	8006850 <VibeCheckWaveGen_RecomputeWave+0xa0>
	{
		switch (wavegen->waveform)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067cc:	7e1b      	ldrb	r3, [r3, #24]
 80067ce:	2b03      	cmp	r3, #3
 80067d0:	d844      	bhi.n	800685c <VibeCheckWaveGen_RecomputeWave+0xac>
 80067d2:	a201      	add	r2, pc, #4	@ (adr r2, 80067d8 <VibeCheckWaveGen_RecomputeWave+0x28>)
 80067d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067d8:	080067e9 	.word	0x080067e9
 80067dc:	08006803 	.word	0x08006803
 80067e0:	0800681d 	.word	0x0800681d
 80067e4:	08006837 	.word	0x08006837
		{
		case VC_WAVE_SINE:
			ComputeSineWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ee:	edd3 7a08 	vldr	s15, [r3, #32]
 80067f2:	eeb0 0a67 	vmov.f32	s0, s15
 80067f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80067fa:	6838      	ldr	r0, [r7, #0]
 80067fc:	f7ff fe20 	bl	8006440 <ComputeSineWave>
			break;
 8006800:	e02c      	b.n	800685c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SQUARE:
			ComputeSquareWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006808:	edd3 7a08 	vldr	s15, [r3, #32]
 800680c:	eeb0 0a67 	vmov.f32	s0, s15
 8006810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006814:	6838      	ldr	r0, [r7, #0]
 8006816:	f7ff fe65 	bl	80064e4 <ComputeSquareWave>
			break;
 800681a:	e01f      	b.n	800685c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SAW:
			ComputeSawWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006822:	edd3 7a08 	vldr	s15, [r3, #32]
 8006826:	eeb0 0a67 	vmov.f32	s0, s15
 800682a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800682e:	6838      	ldr	r0, [r7, #0]
 8006830:	f7ff fe9c 	bl	800656c <ComputeSawWave>
			break;
 8006834:	e012      	b.n	800685c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_TRIANGLE:
			ComputeTriangleWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800683c:	edd3 7a08 	vldr	s15, [r3, #32]
 8006840:	eeb0 0a67 	vmov.f32	s0, s15
 8006844:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006848:	6838      	ldr	r0, [r7, #0]
 800684a:	f7ff fef9 	bl	8006640 <ComputeTriangleWave>
			break;
 800684e:	e005      	b.n	800685c <VibeCheckWaveGen_RecomputeWave+0xac>
		}
	}
	else
	{
		ComputeNullWave(buf, VC_WAVE_BUF_LEN);
 8006850:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006854:	6838      	ldr	r0, [r7, #0]
 8006856:	f7ff ff8f 	bl	8006778 <ComputeNullWave>
	}
}
 800685a:	e7ff      	b.n	800685c <VibeCheckWaveGen_RecomputeWave+0xac>
 800685c:	bf00      	nop
 800685e:	3708      	adds	r7, #8
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}

08006864 <VibeCheckWaveGen_Init>:


void VibeCheckWaveGen_Init(VibeCheckWaveGen* wavegen, DAC_HandleTypeDef *hdac, TIM_HandleTypeDef* htim)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af02      	add	r7, sp, #8
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
	wavegen->hdac = hdac;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	68ba      	ldr	r2, [r7, #8]
 8006874:	605a      	str	r2, [r3, #4]
	wavegen->htim = htim;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	601a      	str	r2, [r3, #0]
	wavegen->freq_hz = VC_WAVE_DEFAULT_FREQ_HZ;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006882:	461a      	mov	r2, r3
 8006884:	4b45      	ldr	r3, [pc, #276]	@ (800699c <VibeCheckWaveGen_Init+0x138>)
 8006886:	61d3      	str	r3, [r2, #28]
	wavegen->amplitude = VC_WAVE_DEFAULT_AMPLITUDE;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800688e:	461a      	mov	r2, r3
 8006890:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8006894:	6213      	str	r3, [r2, #32]
	wavegen->waveform = VC_WAVE_SINE;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800689c:	2200      	movs	r2, #0
 800689e:	761a      	strb	r2, [r3, #24]

	wavegen->is_running = 0;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068a6:	461a      	mov	r2, r3
 80068a8:	2300      	movs	r3, #0
 80068aa:	6253      	str	r3, [r2, #36]	@ 0x24
	wavegen->is_muted = 0;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068b2:	461a      	mov	r2, r3
 80068b4:	2300      	movs	r3, #0
 80068b6:	6293      	str	r3, [r2, #40]	@ 0x28
	wavegen->mute_button_flag = 0;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068be:	461a      	mov	r2, r3
 80068c0:	2300      	movs	r3, #0
 80068c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
	wavegen->time_prev_button_press = 0;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068ca:	461a      	mov	r2, r3
 80068cc:	2300      	movs	r3, #0
 80068ce:	6313      	str	r3, [r2, #48]	@ 0x30

	wavegen->wave_ping_compute_pending = 0;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068d6:	461a      	mov	r2, r3
 80068d8:	2300      	movs	r3, #0
 80068da:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 0;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068e2:	461a      	mov	r2, r3
 80068e4:	2300      	movs	r3, #0
 80068e6:	60d3      	str	r3, [r2, #12]
	wavegen->wave_ping_compute_ready = 0;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068ee:	461a      	mov	r2, r3
 80068f0:	2300      	movs	r3, #0
 80068f2:	6113      	str	r3, [r2, #16]
	wavegen->wave_pong_compute_ready = 0;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068fa:	461a      	mov	r2, r3
 80068fc:	2300      	movs	r3, #0
 80068fe:	6153      	str	r3, [r2, #20]

	wavegen->demo_num = 0;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006906:	461a      	mov	r2, r3
 8006908:	2300      	movs	r3, #0
 800690a:	6353      	str	r3, [r2, #52]	@ 0x34

	/* set up timer registers */
	wavegen->htim->Instance->PSC = VC_WAVE_TIM_PSC - 1;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	220b      	movs	r2, #11
 8006914:	629a      	str	r2, [r3, #40]	@ 0x28
	VibeCheckWaveGen_SetFrequency(wavegen, wavegen->freq_hz);
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800691c:	edd3 7a07 	vldr	s15, [r3, #28]
 8006920:	eeb0 0a67 	vmov.f32	s0, s15
 8006924:	68f8      	ldr	r0, [r7, #12]
 8006926:	f000 f91f 	bl	8006b68 <VibeCheckWaveGen_SetFrequency>

	/* compute the initial wave (set the DAC to the midpoint to avoid noise) */
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	3308      	adds	r3, #8
 800692e:	4619      	mov	r1, r3
 8006930:	68f8      	ldr	r0, [r7, #12]
 8006932:	f7ff ff3d 	bl	80067b0 <VibeCheckWaveGen_RecomputeWave>
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 800693c:	4619      	mov	r1, r3
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f7ff ff36 	bl	80067b0 <VibeCheckWaveGen_RecomputeWave>

	/* start the DAC */
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_1, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6858      	ldr	r0, [r3, #4]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f103 0208 	add.w	r2, r3, #8
 800694e:	2300      	movs	r3, #0
 8006950:	9300      	str	r3, [sp, #0]
 8006952:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006956:	2100      	movs	r1, #0
 8006958:	f002 faec 	bl	8008f34 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_2, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6858      	ldr	r0, [r3, #4]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f103 0208 	add.w	r2, r3, #8
 8006966:	2300      	movs	r3, #0
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800696e:	2110      	movs	r1, #16
 8006970:	f002 fae0 	bl	8008f34 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(wavegen->htim);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4618      	mov	r0, r3
 800697a:	f00a ff2d 	bl	80117d8 <HAL_TIM_Base_Start>

	/* un-mute the output and turn off the mute LED*/
	HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);
 800697e:	2200      	movs	r2, #0
 8006980:	2108      	movs	r1, #8
 8006982:	4807      	ldr	r0, [pc, #28]	@ (80069a0 <VibeCheckWaveGen_Init+0x13c>)
 8006984:	f005 f800 	bl	800b988 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);
 8006988:	2200      	movs	r2, #0
 800698a:	2102      	movs	r1, #2
 800698c:	4804      	ldr	r0, [pc, #16]	@ (80069a0 <VibeCheckWaveGen_Init+0x13c>)
 800698e:	f004 fffb 	bl	800b988 <HAL_GPIO_WritePin>
}
 8006992:	bf00      	nop
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	42700000 	.word	0x42700000
 80069a0:	58020000 	.word	0x58020000

080069a4 <VibeCheckWaveGen_Update>:

void VibeCheckWaveGen_Update(VibeCheckWaveGen* wavegen)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
	/* call in the main loop */

	/* check the mute button */
	uint32_t time = HAL_GetTick();
 80069ac:	f000 fd74 	bl	8007498 <HAL_GetTick>
 80069b0:	60f8      	str	r0, [r7, #12]
	if (time - wavegen->time_prev_button_press > VC_WAVE_BUTTON_DEBOUNCE_MS && HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	2bfa      	cmp	r3, #250	@ 0xfa
 80069c0:	d939      	bls.n	8006a36 <VibeCheckWaveGen_Update+0x92>
 80069c2:	2104      	movs	r1, #4
 80069c4:	4843      	ldr	r0, [pc, #268]	@ (8006ad4 <VibeCheckWaveGen_Update+0x130>)
 80069c6:	f004 ffc7 	bl	800b958 <HAL_GPIO_ReadPin>
 80069ca:	4603      	mov	r3, r0
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d032      	beq.n	8006a36 <VibeCheckWaveGen_Update+0x92>

		/*
		 * the line driver seems to have some kind of slow start built in so no
		 * need to worry about pops when muting via the hardware pin
		 */
		if (wavegen->is_muted)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d010      	beq.n	80069fe <VibeCheckWaveGen_Update+0x5a>
		{
			wavegen->is_muted = 0;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069e2:	461a      	mov	r2, r3
 80069e4:	2300      	movs	r3, #0
 80069e6:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);  /* un-mute the output */
 80069e8:	2200      	movs	r2, #0
 80069ea:	2108      	movs	r1, #8
 80069ec:	4839      	ldr	r0, [pc, #228]	@ (8006ad4 <VibeCheckWaveGen_Update+0x130>)
 80069ee:	f004 ffcb 	bl	800b988 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);  /* turn off the LED */
 80069f2:	2200      	movs	r2, #0
 80069f4:	2102      	movs	r1, #2
 80069f6:	4837      	ldr	r0, [pc, #220]	@ (8006ad4 <VibeCheckWaveGen_Update+0x130>)
 80069f8:	f004 ffc6 	bl	800b988 <HAL_GPIO_WritePin>
 80069fc:	e00f      	b.n	8006a1e <VibeCheckWaveGen_Update+0x7a>
		}
		else
		{
			wavegen->is_muted = 1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a04:	461a      	mov	r2, r3
 8006a06:	2301      	movs	r3, #1
 8006a08:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_SET);  /* mute the output */
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	2108      	movs	r1, #8
 8006a0e:	4831      	ldr	r0, [pc, #196]	@ (8006ad4 <VibeCheckWaveGen_Update+0x130>)
 8006a10:	f004 ffba 	bl	800b988 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_SET);  /* turn on the LED */
 8006a14:	2201      	movs	r2, #1
 8006a16:	2102      	movs	r1, #2
 8006a18:	482e      	ldr	r0, [pc, #184]	@ (8006ad4 <VibeCheckWaveGen_Update+0x130>)
 8006a1a:	f004 ffb5 	bl	800b988 <HAL_GPIO_WritePin>
		}

		wavegen->mute_button_flag = 1;  /* can alert the shell via this flag when we press the mute button */
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a24:	461a      	mov	r2, r3
 8006a26:	2301      	movs	r3, #1
 8006a28:	62d3      	str	r3, [r2, #44]	@ 0x2c
		wavegen->time_prev_button_press = time;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a30:	461a      	mov	r2, r3
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6313      	str	r3, [r2, #48]	@ 0x30
	}

	/*
	 * to make a smooth transition between waves when a parameter is changed, change the two halves of the double buffer separately
	 */
	if (wavegen->wave_ping_compute_ready)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d00b      	beq.n	8006a5a <VibeCheckWaveGen_Update+0xb6>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	3308      	adds	r3, #8
 8006a46:	4619      	mov	r1, r3
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f7ff feb1 	bl	80067b0 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_ping_compute_ready = 0;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a54:	461a      	mov	r2, r3
 8006a56:	2300      	movs	r3, #0
 8006a58:	6113      	str	r3, [r2, #16]
	}
	if (wavegen->wave_pong_compute_ready)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a60:	695b      	ldr	r3, [r3, #20]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d00c      	beq.n	8006a80 <VibeCheckWaveGen_Update+0xdc>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7ff fe9e 	bl	80067b0 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_pong_compute_ready = 0;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	6153      	str	r3, [r2, #20]

	/*
	 * update the sequencer
	 */
	uint32_t seq_index;
	if (Sequencer_Update(&wavegen->sequencer, time, &seq_index))
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006a86:	4413      	add	r3, r2
 8006a88:	f107 0208 	add.w	r2, r7, #8
 8006a8c:	68f9      	ldr	r1, [r7, #12]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f7fb fbc8 	bl	8002224 <Sequencer_Update>
 8006a94:	4603      	mov	r3, r0
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d017      	beq.n	8006aca <VibeCheckWaveGen_Update+0x126>
	{
		VibeCheckWaveGen_SetFrequency(wavegen, wavegen->demo_num ? demo_freqs1[seq_index] : demo_freqs0[seq_index]);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006aa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d006      	beq.n	8006ab4 <VibeCheckWaveGen_Update+0x110>
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	4a0b      	ldr	r2, [pc, #44]	@ (8006ad8 <VibeCheckWaveGen_Update+0x134>)
 8006aaa:	009b      	lsls	r3, r3, #2
 8006aac:	4413      	add	r3, r2
 8006aae:	edd3 7a00 	vldr	s15, [r3]
 8006ab2:	e005      	b.n	8006ac0 <VibeCheckWaveGen_Update+0x11c>
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	4a09      	ldr	r2, [pc, #36]	@ (8006adc <VibeCheckWaveGen_Update+0x138>)
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	4413      	add	r3, r2
 8006abc:	edd3 7a00 	vldr	s15, [r3]
 8006ac0:	eeb0 0a67 	vmov.f32	s0, s15
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 f84f 	bl	8006b68 <VibeCheckWaveGen_SetFrequency>
	}

}
 8006aca:	bf00      	nop
 8006acc:	3710      	adds	r7, #16
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
 8006ad2:	bf00      	nop
 8006ad4:	58020000 	.word	0x58020000
 8006ad8:	0801e260 	.word	0x0801e260
 8006adc:	0801e144 	.word	0x0801e144

08006ae0 <VibeCheckWaveGen_Start>:

void VibeCheckWaveGen_Start(VibeCheckWaveGen* wavegen)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
	if (!wavegen->is_running)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d111      	bne.n	8006b18 <VibeCheckWaveGen_Start+0x38>
	{
		wavegen->is_running = 1;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006afa:	461a      	mov	r2, r3
 8006afc:	2301      	movs	r3, #1
 8006afe:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b06:	461a      	mov	r2, r3
 8006b08:	2301      	movs	r3, #1
 8006b0a:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b12:	461a      	mov	r2, r3
 8006b14:	2301      	movs	r3, #1
 8006b16:	60d3      	str	r3, [r2, #12]
	}

}
 8006b18:	bf00      	nop
 8006b1a:	370c      	adds	r7, #12
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b22:	4770      	bx	lr

08006b24 <VibeCheckWaveGen_Stop>:

void VibeCheckWaveGen_Stop(VibeCheckWaveGen* wavegen)
{
 8006b24:	b480      	push	{r7}
 8006b26:	b083      	sub	sp, #12
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
	if (wavegen->is_running)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d011      	beq.n	8006b5c <VibeCheckWaveGen_Stop+0x38>
	{
		wavegen->is_running = 0;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b3e:	461a      	mov	r2, r3
 8006b40:	2300      	movs	r3, #0
 8006b42:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b4a:	461a      	mov	r2, r3
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b56:	461a      	mov	r2, r3
 8006b58:	2301      	movs	r3, #1
 8006b5a:	60d3      	str	r3, [r2, #12]
	}
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <VibeCheckWaveGen_SetFrequency>:

void VibeCheckWaveGen_SetFrequency(VibeCheckWaveGen* wavegen, float freq_hz)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_WAVE_MIN_FREQ_HZ)
 8006b74:	edd7 7a00 	vldr	s15, [r7]
 8006b78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b80:	d502      	bpl.n	8006b88 <VibeCheckWaveGen_SetFrequency+0x20>
		freq_hz = VC_WAVE_MIN_FREQ_HZ;
 8006b82:	f04f 0300 	mov.w	r3, #0
 8006b86:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_WAVE_MAX_FREQ_HZ)
 8006b88:	edd7 7a00 	vldr	s15, [r7]
 8006b8c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006c08 <VibeCheckWaveGen_SetFrequency+0xa0>
 8006b90:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b98:	dd01      	ble.n	8006b9e <VibeCheckWaveGen_SetFrequency+0x36>
		freq_hz = VC_WAVE_MAX_FREQ_HZ;
 8006b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8006c0c <VibeCheckWaveGen_SetFrequency+0xa4>)
 8006b9c:	603b      	str	r3, [r7, #0]

	uint32_t arr = VC_WAVE_TIM_COUNTS_PER_SECOND / (VC_WAVE_BUF_LEN * freq_hz) - 1;
 8006b9e:	edd7 7a00 	vldr	s15, [r7]
 8006ba2:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8006c10 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006ba6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006baa:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8006c14 <VibeCheckWaveGen_SetFrequency+0xac>
 8006bae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bb6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006bba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bbe:	ee17 3a90 	vmov	r3, s15
 8006bc2:	60fb      	str	r3, [r7, #12]
	wavegen->freq_hz = VC_WAVE_TIM_COUNTS_PER_SECOND / ((float)arr + 1.0f) / VC_WAVE_BUF_LEN;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	ee07 3a90 	vmov	s15, r3
 8006bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006bd6:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8006c14 <VibeCheckWaveGen_SetFrequency+0xac>
 8006bda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bde:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8006c10 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006be2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bec:	edc3 7a07 	vstr	s15, [r3, #28]
	wavegen->htim->Instance->ARR = arr;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006bfa:	bf00      	nop
 8006bfc:	3714      	adds	r7, #20
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr
 8006c06:	bf00      	nop
 8006c08:	46989600 	.word	0x46989600
 8006c0c:	46989600 	.word	0x46989600
 8006c10:	44000000 	.word	0x44000000
 8006c14:	4b989680 	.word	0x4b989680

08006c18 <VibeCheckWaveGen_GetFrequency>:

float VibeCheckWaveGen_GetFrequency(VibeCheckWaveGen* wavegen)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
	return wavegen->freq_hz;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c26:	69db      	ldr	r3, [r3, #28]
 8006c28:	ee07 3a90 	vmov	s15, r3
}
 8006c2c:	eeb0 0a67 	vmov.f32	s0, s15
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <VibeCheckWaveGen_SetAmplitude>:

void VibeCheckWaveGen_SetAmplitude(VibeCheckWaveGen* wavegen, float amplitude)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
 8006c42:	ed87 0a00 	vstr	s0, [r7]
	if (amplitude < 0.0f)
 8006c46:	edd7 7a00 	vldr	s15, [r7]
 8006c4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c52:	d502      	bpl.n	8006c5a <VibeCheckWaveGen_SetAmplitude+0x20>
		amplitude = 0.0f;
 8006c54:	f04f 0300 	mov.w	r3, #0
 8006c58:	603b      	str	r3, [r7, #0]
	if (amplitude > 1.0f)
 8006c5a:	edd7 7a00 	vldr	s15, [r7]
 8006c5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c6a:	dd02      	ble.n	8006c72 <VibeCheckWaveGen_SetAmplitude+0x38>
		amplitude = 1.0f;
 8006c6c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006c70:	603b      	str	r3, [r7, #0]

	wavegen->amplitude = amplitude;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c78:	461a      	mov	r2, r3
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	6213      	str	r3, [r2, #32]
	wavegen->wave_ping_compute_pending = 1;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c84:	461a      	mov	r2, r3
 8006c86:	2301      	movs	r3, #1
 8006c88:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c90:	461a      	mov	r2, r3
 8006c92:	2301      	movs	r3, #1
 8006c94:	60d3      	str	r3, [r2, #12]
}
 8006c96:	bf00      	nop
 8006c98:	370c      	adds	r7, #12
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr

08006ca2 <VibeCheckWaveGen_GetAmplitude>:

float VibeCheckWaveGen_GetAmplitude(VibeCheckWaveGen* wavegen)
{
 8006ca2:	b480      	push	{r7}
 8006ca4:	b083      	sub	sp, #12
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
	return wavegen->amplitude;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	ee07 3a90 	vmov	s15, r3
}
 8006cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <VibeCheckWaveGen_SetWaveform>:

void VibeCheckWaveGen_SetWaveform(VibeCheckWaveGen* wavegen, VibeCheckWaveGen_Waveform waveform)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	460b      	mov	r3, r1
 8006cce:	70fb      	strb	r3, [r7, #3]
	wavegen->waveform = waveform;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	78fb      	ldrb	r3, [r7, #3]
 8006cda:	7613      	strb	r3, [r2, #24]
	wavegen->wave_ping_compute_pending = 1;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cee:	461a      	mov	r2, r3
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	60d3      	str	r3, [r2, #12]
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <VibeCheckWaveGen_GetWaveform>:

VibeCheckWaveGen_Waveform VibeCheckWaveGen_GetWaveform(VibeCheckWaveGen* wavegen)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b083      	sub	sp, #12
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
	return wavegen->waveform;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d0e:	7e1b      	ldrb	r3, [r3, #24]
}
 8006d10:	4618      	mov	r0, r3
 8006d12:	370c      	adds	r7, #12
 8006d14:	46bd      	mov	sp, r7
 8006d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1a:	4770      	bx	lr

08006d1c <VibeCheckWaveGen_WasMuteButtonPressed>:

uint32_t VibeCheckWaveGen_WasMuteButtonPressed(VibeCheckWaveGen* wavegen, uint32_t* is_muted)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
	if (wavegen->mute_button_flag)
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00d      	beq.n	8006d4e <VibeCheckWaveGen_WasMuteButtonPressed+0x32>
	{
		wavegen->mute_button_flag = 0;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d38:	461a      	mov	r2, r3
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
		*is_muted = wavegen->is_muted;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	601a      	str	r2, [r3, #0]
		return 1;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e000      	b.n	8006d50 <VibeCheckWaveGen_WasMuteButtonPressed+0x34>
	}

	return 0;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <VibeCheckWaveGen_DMAHalfCpltCallback>:


/* keeps track of which end of the double buffer to compute when updating the wave */
void VibeCheckWaveGen_DMAHalfCpltCallback(VibeCheckWaveGen* wavegen)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b083      	sub	sp, #12
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_ping_compute_pending)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d6a:	689b      	ldr	r3, [r3, #8]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d00b      	beq.n	8006d88 <VibeCheckWaveGen_DMAHalfCpltCallback+0x2c>
	{
		wavegen->wave_ping_compute_pending = 0;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d76:	461a      	mov	r2, r3
 8006d78:	2300      	movs	r3, #0
 8006d7a:	6093      	str	r3, [r2, #8]
		wavegen->wave_ping_compute_ready = 1;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006d82:	461a      	mov	r2, r3
 8006d84:	2301      	movs	r3, #1
 8006d86:	6113      	str	r3, [r2, #16]
	}
}
 8006d88:	bf00      	nop
 8006d8a:	370c      	adds	r7, #12
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <VibeCheckWaveGen_DMACpltCallback>:

void VibeCheckWaveGen_DMACpltCallback(VibeCheckWaveGen* wavegen)
{
 8006d94:	b480      	push	{r7}
 8006d96:	b083      	sub	sp, #12
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_pong_compute_pending)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d00b      	beq.n	8006dc0 <VibeCheckWaveGen_DMACpltCallback+0x2c>
	{
		wavegen->wave_pong_compute_pending = 0;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dae:	461a      	mov	r2, r3
 8006db0:	2300      	movs	r3, #0
 8006db2:	60d3      	str	r3, [r2, #12]
		wavegen->wave_pong_compute_ready = 1;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006dba:	461a      	mov	r2, r3
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	6153      	str	r3, [r2, #20]
	}
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <VibeCheckWaveGen_StartDemo>:



void VibeCheckWaveGen_StartDemo(VibeCheckWaveGen* wavegen)
{
 8006dcc:	b590      	push	{r4, r7, lr}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
	Sequencer_Init(&wavegen->sequencer);
 8006dd4:	687a      	ldr	r2, [r7, #4]
 8006dd6:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006dda:	4413      	add	r3, r2
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f7fb f9ef 	bl	80021c0 <Sequencer_Init>
	if (wavegen->demo_num)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006de8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d009      	beq.n	8006e02 <VibeCheckWaveGen_StartDemo+0x36>
		Sequencer_SetSequence(&wavegen->sequencer, demo_times0, sizeof(demo_times0) / sizeof(demo_times0[0]), 1);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006df4:	4418      	add	r0, r3
 8006df6:	2301      	movs	r3, #1
 8006df8:	221a      	movs	r2, #26
 8006dfa:	4916      	ldr	r1, [pc, #88]	@ (8006e54 <VibeCheckWaveGen_StartDemo+0x88>)
 8006dfc:	f7fb f9fc 	bl	80021f8 <Sequencer_SetSequence>
 8006e00:	e008      	b.n	8006e14 <VibeCheckWaveGen_StartDemo+0x48>
	else
		Sequencer_SetSequence(&wavegen->sequencer, demo_times1, sizeof(demo_times1) / sizeof(demo_times1[0]), 1);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006e08:	4418      	add	r0, r3
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	222d      	movs	r2, #45	@ 0x2d
 8006e0e:	4912      	ldr	r1, [pc, #72]	@ (8006e58 <VibeCheckWaveGen_StartDemo+0x8c>)
 8006e10:	f7fb f9f2 	bl	80021f8 <Sequencer_SetSequence>
	wavegen->demo_num = !wavegen->demo_num;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	bf0c      	ite	eq
 8006e20:	2301      	moveq	r3, #1
 8006e22:	2300      	movne	r3, #0
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	461a      	mov	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e2e:	635a      	str	r2, [r3, #52]	@ 0x34
	Sequencer_Start(&wavegen->sequencer, HAL_GetTick());
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f241 0438 	movw	r4, #4152	@ 0x1038
 8006e36:	441c      	add	r4, r3
 8006e38:	f000 fb2e 	bl	8007498 <HAL_GetTick>
 8006e3c:	4603      	mov	r3, r0
 8006e3e:	4619      	mov	r1, r3
 8006e40:	4620      	mov	r0, r4
 8006e42:	f7fb fa31 	bl	80022a8 <Sequencer_Start>
	VibeCheckWaveGen_Start(wavegen);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7ff fe4a 	bl	8006ae0 <VibeCheckWaveGen_Start>
}
 8006e4c:	bf00      	nop
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd90      	pop	{r4, r7, pc}
 8006e54:	0801e0dc 	.word	0x0801e0dc
 8006e58:	0801e1ac 	.word	0x0801e1ac

08006e5c <VibeCheckWaveGen_StopDemo>:

void VibeCheckWaveGen_StopDemo(VibeCheckWaveGen* wavegen)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b082      	sub	sp, #8
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_Stop(wavegen);
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f7ff fe5d 	bl	8006b24 <VibeCheckWaveGen_Stop>
	Sequencer_Stop(&wavegen->sequencer);
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006e70:	4413      	add	r3, r2
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7fb fa2c 	bl	80022d0 <Sequencer_Stop>
}
 8006e78:	bf00      	nop
 8006e7a:	3708      	adds	r7, #8
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <VibeCheckWaveGenCMD_Set>:
*/



static uint32_t VibeCheckWaveGenCMD_Set(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b094      	sub	sp, #80	@ 0x50
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
 8006e88:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006e8a:	f107 0310 	add.w	r3, r7, #16
 8006e8e:	2240      	movs	r2, #64	@ 0x40
 8006e90:	4619      	mov	r1, r3
 8006e92:	6838      	ldr	r0, [r7, #0]
 8006e94:	f7fe fde4 	bl	8005a60 <VibeCheckShell_GetNextString>
 8006e98:	4603      	mov	r3, r0
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	f000 80b0 	beq.w	8007000 <VibeCheckWaveGenCMD_Set+0x180>
	{
		if (!strcmp(str, "frequency"))
 8006ea0:	f107 0310 	add.w	r3, r7, #16
 8006ea4:	4959      	ldr	r1, [pc, #356]	@ (800700c <VibeCheckWaveGenCMD_Set+0x18c>)
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7f9 fa32 	bl	8000310 <strcmp>
 8006eac:	4603      	mov	r3, r0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d119      	bne.n	8006ee6 <VibeCheckWaveGenCMD_Set+0x66>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006eb2:	f107 030c 	add.w	r3, r7, #12
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	6838      	ldr	r0, [r7, #0]
 8006eba:	f7fe fe65 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 809d 	beq.w	8007000 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetFrequency(wavegen, val);
 8006ec6:	edd7 7a03 	vldr	s15, [r7, #12]
 8006eca:	eeb0 0a67 	vmov.f32	s0, s15
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f7ff fe4a 	bl	8006b68 <VibeCheckWaveGen_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006ed4:	494e      	ldr	r1, [pc, #312]	@ (8007010 <VibeCheckWaveGenCMD_Set+0x190>)
 8006ed6:	6838      	ldr	r0, [r7, #0]
 8006ed8:	f7fe fee2 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006edc:	6838      	ldr	r0, [r7, #0]
 8006ede:	f7fe ff5f 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e08d      	b.n	8007002 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "amplitude"))
 8006ee6:	f107 0310 	add.w	r3, r7, #16
 8006eea:	494a      	ldr	r1, [pc, #296]	@ (8007014 <VibeCheckWaveGenCMD_Set+0x194>)
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7f9 fa0f 	bl	8000310 <strcmp>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d118      	bne.n	8006f2a <VibeCheckWaveGenCMD_Set+0xaa>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006ef8:	f107 0308 	add.w	r3, r7, #8
 8006efc:	4619      	mov	r1, r3
 8006efe:	6838      	ldr	r0, [r7, #0]
 8006f00:	f7fe fe42 	bl	8005b88 <VibeCheckShell_GetNextFloat>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d07a      	beq.n	8007000 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetAmplitude(wavegen, val);
 8006f0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f0e:	eeb0 0a67 	vmov.f32	s0, s15
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f7ff fe91 	bl	8006c3a <VibeCheckWaveGen_SetAmplitude>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006f18:	493d      	ldr	r1, [pc, #244]	@ (8007010 <VibeCheckWaveGenCMD_Set+0x190>)
 8006f1a:	6838      	ldr	r0, [r7, #0]
 8006f1c:	f7fe fec0 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006f20:	6838      	ldr	r0, [r7, #0]
 8006f22:	f7fe ff3d 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006f26:	2301      	movs	r3, #1
 8006f28:	e06b      	b.n	8007002 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "waveform"))
 8006f2a:	f107 0310 	add.w	r3, r7, #16
 8006f2e:	493a      	ldr	r1, [pc, #232]	@ (8007018 <VibeCheckWaveGenCMD_Set+0x198>)
 8006f30:	4618      	mov	r0, r3
 8006f32:	f7f9 f9ed 	bl	8000310 <strcmp>
 8006f36:	4603      	mov	r3, r0
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d161      	bne.n	8007000 <VibeCheckWaveGenCMD_Set+0x180>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006f3c:	f107 0310 	add.w	r3, r7, #16
 8006f40:	2240      	movs	r2, #64	@ 0x40
 8006f42:	4619      	mov	r1, r3
 8006f44:	6838      	ldr	r0, [r7, #0]
 8006f46:	f7fe fd8b 	bl	8005a60 <VibeCheckShell_GetNextString>
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d057      	beq.n	8007000 <VibeCheckWaveGenCMD_Set+0x180>
			{
				if (!strcmp(str, "sine"))
 8006f50:	f107 0310 	add.w	r3, r7, #16
 8006f54:	4931      	ldr	r1, [pc, #196]	@ (800701c <VibeCheckWaveGenCMD_Set+0x19c>)
 8006f56:	4618      	mov	r0, r3
 8006f58:	f7f9 f9da 	bl	8000310 <strcmp>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10c      	bne.n	8006f7c <VibeCheckWaveGenCMD_Set+0xfc>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SINE);
 8006f62:	2100      	movs	r1, #0
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f7ff fead 	bl	8006cc4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006f6a:	4929      	ldr	r1, [pc, #164]	@ (8007010 <VibeCheckWaveGenCMD_Set+0x190>)
 8006f6c:	6838      	ldr	r0, [r7, #0]
 8006f6e:	f7fe fe97 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006f72:	6838      	ldr	r0, [r7, #0]
 8006f74:	f7fe ff14 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e042      	b.n	8007002 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "square"))
 8006f7c:	f107 0310 	add.w	r3, r7, #16
 8006f80:	4927      	ldr	r1, [pc, #156]	@ (8007020 <VibeCheckWaveGenCMD_Set+0x1a0>)
 8006f82:	4618      	mov	r0, r3
 8006f84:	f7f9 f9c4 	bl	8000310 <strcmp>
 8006f88:	4603      	mov	r3, r0
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10c      	bne.n	8006fa8 <VibeCheckWaveGenCMD_Set+0x128>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SQUARE);
 8006f8e:	2101      	movs	r1, #1
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f7ff fe97 	bl	8006cc4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006f96:	491e      	ldr	r1, [pc, #120]	@ (8007010 <VibeCheckWaveGenCMD_Set+0x190>)
 8006f98:	6838      	ldr	r0, [r7, #0]
 8006f9a:	f7fe fe81 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006f9e:	6838      	ldr	r0, [r7, #0]
 8006fa0:	f7fe fefe 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e02c      	b.n	8007002 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "saw"))
 8006fa8:	f107 0310 	add.w	r3, r7, #16
 8006fac:	491d      	ldr	r1, [pc, #116]	@ (8007024 <VibeCheckWaveGenCMD_Set+0x1a4>)
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7f9 f9ae 	bl	8000310 <strcmp>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10c      	bne.n	8006fd4 <VibeCheckWaveGenCMD_Set+0x154>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SAW);
 8006fba:	2102      	movs	r1, #2
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f7ff fe81 	bl	8006cc4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006fc2:	4913      	ldr	r1, [pc, #76]	@ (8007010 <VibeCheckWaveGenCMD_Set+0x190>)
 8006fc4:	6838      	ldr	r0, [r7, #0]
 8006fc6:	f7fe fe6b 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006fca:	6838      	ldr	r0, [r7, #0]
 8006fcc:	f7fe fee8 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e016      	b.n	8007002 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "triangle"))
 8006fd4:	f107 0310 	add.w	r3, r7, #16
 8006fd8:	4913      	ldr	r1, [pc, #76]	@ (8007028 <VibeCheckWaveGenCMD_Set+0x1a8>)
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f7f9 f998 	bl	8000310 <strcmp>
 8006fe0:	4603      	mov	r3, r0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10c      	bne.n	8007000 <VibeCheckWaveGenCMD_Set+0x180>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_TRIANGLE);
 8006fe6:	2103      	movs	r1, #3
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f7ff fe6b 	bl	8006cc4 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006fee:	4908      	ldr	r1, [pc, #32]	@ (8007010 <VibeCheckWaveGenCMD_Set+0x190>)
 8006ff0:	6838      	ldr	r0, [r7, #0]
 8006ff2:	f7fe fe55 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006ff6:	6838      	ldr	r0, [r7, #0]
 8006ff8:	f7fe fed2 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e000      	b.n	8007002 <VibeCheckWaveGenCMD_Set+0x182>
				}
			}
		}
	}

	return 0;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3750      	adds	r7, #80	@ 0x50
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	0801d960 	.word	0x0801d960
 8007010:	0801d96c 	.word	0x0801d96c
 8007014:	0801d970 	.word	0x0801d970
 8007018:	0801d97c 	.word	0x0801d97c
 800701c:	0801d988 	.word	0x0801d988
 8007020:	0801d990 	.word	0x0801d990
 8007024:	0801d998 	.word	0x0801d998
 8007028:	0801d99c 	.word	0x0801d99c

0800702c <VibeCheckWaveGenCMD_Get>:

static uint32_t VibeCheckWaveGenCMD_Get(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b092      	sub	sp, #72	@ 0x48
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
 8007034:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007036:	f107 0308 	add.w	r3, r7, #8
 800703a:	2240      	movs	r2, #64	@ 0x40
 800703c:	4619      	mov	r1, r3
 800703e:	6838      	ldr	r0, [r7, #0]
 8007040:	f7fe fd0e 	bl	8005a60 <VibeCheckShell_GetNextString>
 8007044:	4603      	mov	r3, r0
 8007046:	2b00      	cmp	r3, #0
 8007048:	d077      	beq.n	800713a <VibeCheckWaveGenCMD_Get+0x10e>
	{
		if (!strcmp(str, "frequency"))
 800704a:	f107 0308 	add.w	r3, r7, #8
 800704e:	493d      	ldr	r1, [pc, #244]	@ (8007144 <VibeCheckWaveGenCMD_Get+0x118>)
 8007050:	4618      	mov	r0, r3
 8007052:	f7f9 f95d 	bl	8000310 <strcmp>
 8007056:	4603      	mov	r3, r0
 8007058:	2b00      	cmp	r3, #0
 800705a:	d115      	bne.n	8007088 <VibeCheckWaveGenCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 800705c:	493a      	ldr	r1, [pc, #232]	@ (8007148 <VibeCheckWaveGenCMD_Get+0x11c>)
 800705e:	6838      	ldr	r0, [r7, #0]
 8007060:	f7fe fe1e 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8007064:	6838      	ldr	r0, [r7, #0]
 8007066:	f7fe fe8d 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetFrequency(wavegen));
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f7ff fdd4 	bl	8006c18 <VibeCheckWaveGen_GetFrequency>
 8007070:	eef0 7a40 	vmov.f32	s15, s0
 8007074:	eeb0 0a67 	vmov.f32	s0, s15
 8007078:	6838      	ldr	r0, [r7, #0]
 800707a:	f7fe fe65 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 800707e:	6838      	ldr	r0, [r7, #0]
 8007080:	f7fe fe8e 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007084:	2301      	movs	r3, #1
 8007086:	e059      	b.n	800713c <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "amplitude"))
 8007088:	f107 0308 	add.w	r3, r7, #8
 800708c:	492f      	ldr	r1, [pc, #188]	@ (800714c <VibeCheckWaveGenCMD_Get+0x120>)
 800708e:	4618      	mov	r0, r3
 8007090:	f7f9 f93e 	bl	8000310 <strcmp>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d115      	bne.n	80070c6 <VibeCheckWaveGenCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 800709a:	492b      	ldr	r1, [pc, #172]	@ (8007148 <VibeCheckWaveGenCMD_Get+0x11c>)
 800709c:	6838      	ldr	r0, [r7, #0]
 800709e:	f7fe fdff 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80070a2:	6838      	ldr	r0, [r7, #0]
 80070a4:	f7fe fe6e 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetAmplitude(wavegen));
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f7ff fdfa 	bl	8006ca2 <VibeCheckWaveGen_GetAmplitude>
 80070ae:	eef0 7a40 	vmov.f32	s15, s0
 80070b2:	eeb0 0a67 	vmov.f32	s0, s15
 80070b6:	6838      	ldr	r0, [r7, #0]
 80070b8:	f7fe fe46 	bl	8005d48 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80070bc:	6838      	ldr	r0, [r7, #0]
 80070be:	f7fe fe6f 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e03a      	b.n	800713c <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "waveform"))
 80070c6:	f107 0308 	add.w	r3, r7, #8
 80070ca:	4921      	ldr	r1, [pc, #132]	@ (8007150 <VibeCheckWaveGenCMD_Get+0x124>)
 80070cc:	4618      	mov	r0, r3
 80070ce:	f7f9 f91f 	bl	8000310 <strcmp>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d130      	bne.n	800713a <VibeCheckWaveGenCMD_Get+0x10e>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80070d8:	491b      	ldr	r1, [pc, #108]	@ (8007148 <VibeCheckWaveGenCMD_Get+0x11c>)
 80070da:	6838      	ldr	r0, [r7, #0]
 80070dc:	f7fe fde0 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80070e0:	6838      	ldr	r0, [r7, #0]
 80070e2:	f7fe fe4f 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
			switch (VibeCheckWaveGen_GetWaveform(wavegen))
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f7ff fe0a 	bl	8006d00 <VibeCheckWaveGen_GetWaveform>
 80070ec:	4603      	mov	r3, r0
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d81e      	bhi.n	8007130 <VibeCheckWaveGenCMD_Get+0x104>
 80070f2:	a201      	add	r2, pc, #4	@ (adr r2, 80070f8 <VibeCheckWaveGenCMD_Get+0xcc>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	08007109 	.word	0x08007109
 80070fc:	08007113 	.word	0x08007113
 8007100:	0800711d 	.word	0x0800711d
 8007104:	08007127 	.word	0x08007127
			{
			case VC_WAVE_SINE:
				VibeCheckShell_PutOutputString(shell, "sine");
 8007108:	4912      	ldr	r1, [pc, #72]	@ (8007154 <VibeCheckWaveGenCMD_Get+0x128>)
 800710a:	6838      	ldr	r0, [r7, #0]
 800710c:	f7fe fdc8 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				break;
 8007110:	e00e      	b.n	8007130 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SQUARE:
				VibeCheckShell_PutOutputString(shell, "square");
 8007112:	4911      	ldr	r1, [pc, #68]	@ (8007158 <VibeCheckWaveGenCMD_Get+0x12c>)
 8007114:	6838      	ldr	r0, [r7, #0]
 8007116:	f7fe fdc3 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				break;
 800711a:	e009      	b.n	8007130 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SAW:
				VibeCheckShell_PutOutputString(shell, "saw");
 800711c:	490f      	ldr	r1, [pc, #60]	@ (800715c <VibeCheckWaveGenCMD_Get+0x130>)
 800711e:	6838      	ldr	r0, [r7, #0]
 8007120:	f7fe fdbe 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				break;
 8007124:	e004      	b.n	8007130 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_TRIANGLE:
				VibeCheckShell_PutOutputString(shell, "triangle");
 8007126:	490e      	ldr	r1, [pc, #56]	@ (8007160 <VibeCheckWaveGenCMD_Get+0x134>)
 8007128:	6838      	ldr	r0, [r7, #0]
 800712a:	f7fe fdb9 	bl	8005ca0 <VibeCheckShell_PutOutputString>
				break;
 800712e:	bf00      	nop
			}
			VibeCheckShell_PutOutputDelimiter(shell);
 8007130:	6838      	ldr	r0, [r7, #0]
 8007132:	f7fe fe35 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007136:	2301      	movs	r3, #1
 8007138:	e000      	b.n	800713c <VibeCheckWaveGenCMD_Get+0x110>
		}
	}

	return 0;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3748      	adds	r7, #72	@ 0x48
 8007140:	46bd      	mov	sp, r7
 8007142:	bd80      	pop	{r7, pc}
 8007144:	0801d960 	.word	0x0801d960
 8007148:	0801d96c 	.word	0x0801d96c
 800714c:	0801d970 	.word	0x0801d970
 8007150:	0801d97c 	.word	0x0801d97c
 8007154:	0801d988 	.word	0x0801d988
 8007158:	0801d990 	.word	0x0801d990
 800715c:	0801d998 	.word	0x0801d998
 8007160:	0801d99c 	.word	0x0801d99c

08007164 <VibeCheckWaveGenCMD_Execute>:


uint32_t VibeCheckWaveGenCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b094      	sub	sp, #80	@ 0x50
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007172:	f107 030c 	add.w	r3, r7, #12
 8007176:	2240      	movs	r2, #64	@ 0x40
 8007178:	4619      	mov	r1, r3
 800717a:	6838      	ldr	r0, [r7, #0]
 800717c:	f7fe fc70 	bl	8005a60 <VibeCheckShell_GetNextString>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	f000 808b 	beq.w	800729e <VibeCheckWaveGenCMD_Execute+0x13a>
	{
		if (!strcmp(str, "start"))
 8007188:	f107 030c 	add.w	r3, r7, #12
 800718c:	4946      	ldr	r1, [pc, #280]	@ (80072a8 <VibeCheckWaveGenCMD_Execute+0x144>)
 800718e:	4618      	mov	r0, r3
 8007190:	f7f9 f8be 	bl	8000310 <strcmp>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d10b      	bne.n	80071b2 <VibeCheckWaveGenCMD_Execute+0x4e>
		{
			VibeCheckWaveGen_Start(wavegen);
 800719a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800719c:	f7ff fca0 	bl	8006ae0 <VibeCheckWaveGen_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 80071a0:	4942      	ldr	r1, [pc, #264]	@ (80072ac <VibeCheckWaveGenCMD_Execute+0x148>)
 80071a2:	6838      	ldr	r0, [r7, #0]
 80071a4:	f7fe fd7c 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80071a8:	6838      	ldr	r0, [r7, #0]
 80071aa:	f7fe fdf9 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e076      	b.n	80072a0 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "stop"))
 80071b2:	f107 030c 	add.w	r3, r7, #12
 80071b6:	493e      	ldr	r1, [pc, #248]	@ (80072b0 <VibeCheckWaveGenCMD_Execute+0x14c>)
 80071b8:	4618      	mov	r0, r3
 80071ba:	f7f9 f8a9 	bl	8000310 <strcmp>
 80071be:	4603      	mov	r3, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d10b      	bne.n	80071dc <VibeCheckWaveGenCMD_Execute+0x78>
		{
			VibeCheckWaveGen_Stop(wavegen);
 80071c4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80071c6:	f7ff fcad 	bl	8006b24 <VibeCheckWaveGen_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 80071ca:	4938      	ldr	r1, [pc, #224]	@ (80072ac <VibeCheckWaveGenCMD_Execute+0x148>)
 80071cc:	6838      	ldr	r0, [r7, #0]
 80071ce:	f7fe fd67 	bl	8005ca0 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 80071d2:	6838      	ldr	r0, [r7, #0]
 80071d4:	f7fe fde4 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80071d8:	2301      	movs	r3, #1
 80071da:	e061      	b.n	80072a0 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "set"))
 80071dc:	f107 030c 	add.w	r3, r7, #12
 80071e0:	4934      	ldr	r1, [pc, #208]	@ (80072b4 <VibeCheckWaveGenCMD_Execute+0x150>)
 80071e2:	4618      	mov	r0, r3
 80071e4:	f7f9 f894 	bl	8000310 <strcmp>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d108      	bne.n	8007200 <VibeCheckWaveGenCMD_Execute+0x9c>
		{
			if (VibeCheckWaveGenCMD_Set(wavegen, shell))
 80071ee:	6839      	ldr	r1, [r7, #0]
 80071f0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80071f2:	f7ff fe45 	bl	8006e80 <VibeCheckWaveGenCMD_Set>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d050      	beq.n	800729e <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e04f      	b.n	80072a0 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "get"))
 8007200:	f107 030c 	add.w	r3, r7, #12
 8007204:	492c      	ldr	r1, [pc, #176]	@ (80072b8 <VibeCheckWaveGenCMD_Execute+0x154>)
 8007206:	4618      	mov	r0, r3
 8007208:	f7f9 f882 	bl	8000310 <strcmp>
 800720c:	4603      	mov	r3, r0
 800720e:	2b00      	cmp	r3, #0
 8007210:	d108      	bne.n	8007224 <VibeCheckWaveGenCMD_Execute+0xc0>
		{
			if (VibeCheckWaveGenCMD_Get(wavegen, shell))
 8007212:	6839      	ldr	r1, [r7, #0]
 8007214:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007216:	f7ff ff09 	bl	800702c <VibeCheckWaveGenCMD_Get>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d03e      	beq.n	800729e <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 8007220:	2301      	movs	r3, #1
 8007222:	e03d      	b.n	80072a0 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "demo"))
 8007224:	f107 030c 	add.w	r3, r7, #12
 8007228:	4924      	ldr	r1, [pc, #144]	@ (80072bc <VibeCheckWaveGenCMD_Execute+0x158>)
 800722a:	4618      	mov	r0, r3
 800722c:	f7f9 f870 	bl	8000310 <strcmp>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d133      	bne.n	800729e <VibeCheckWaveGenCMD_Execute+0x13a>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007236:	f107 030c 	add.w	r3, r7, #12
 800723a:	2240      	movs	r2, #64	@ 0x40
 800723c:	4619      	mov	r1, r3
 800723e:	6838      	ldr	r0, [r7, #0]
 8007240:	f7fe fc0e 	bl	8005a60 <VibeCheckShell_GetNextString>
 8007244:	4603      	mov	r3, r0
 8007246:	2b00      	cmp	r3, #0
 8007248:	d029      	beq.n	800729e <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				if (!strcmp(str, "start"))
 800724a:	f107 030c 	add.w	r3, r7, #12
 800724e:	4916      	ldr	r1, [pc, #88]	@ (80072a8 <VibeCheckWaveGenCMD_Execute+0x144>)
 8007250:	4618      	mov	r0, r3
 8007252:	f7f9 f85d 	bl	8000310 <strcmp>
 8007256:	4603      	mov	r3, r0
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10b      	bne.n	8007274 <VibeCheckWaveGenCMD_Execute+0x110>
				{
					VibeCheckWaveGen_StartDemo(wavegen);
 800725c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800725e:	f7ff fdb5 	bl	8006dcc <VibeCheckWaveGen_StartDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 8007262:	4912      	ldr	r1, [pc, #72]	@ (80072ac <VibeCheckWaveGenCMD_Execute+0x148>)
 8007264:	6838      	ldr	r0, [r7, #0]
 8007266:	f7fe fd1b 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 800726a:	6838      	ldr	r0, [r7, #0]
 800726c:	f7fe fd98 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8007270:	2301      	movs	r3, #1
 8007272:	e015      	b.n	80072a0 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
				else if (!strcmp(str, "stop"))
 8007274:	f107 030c 	add.w	r3, r7, #12
 8007278:	490d      	ldr	r1, [pc, #52]	@ (80072b0 <VibeCheckWaveGenCMD_Execute+0x14c>)
 800727a:	4618      	mov	r0, r3
 800727c:	f7f9 f848 	bl	8000310 <strcmp>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10b      	bne.n	800729e <VibeCheckWaveGenCMD_Execute+0x13a>
				{
					VibeCheckWaveGen_StopDemo(wavegen);
 8007286:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007288:	f7ff fde8 	bl	8006e5c <VibeCheckWaveGen_StopDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 800728c:	4907      	ldr	r1, [pc, #28]	@ (80072ac <VibeCheckWaveGenCMD_Execute+0x148>)
 800728e:	6838      	ldr	r0, [r7, #0]
 8007290:	f7fe fd06 	bl	8005ca0 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8007294:	6838      	ldr	r0, [r7, #0]
 8007296:	f7fe fd83 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 800729a:	2301      	movs	r3, #1
 800729c:	e000      	b.n	80072a0 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
			}
		}
	}

	return 0;
 800729e:	2300      	movs	r3, #0
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	3750      	adds	r7, #80	@ 0x50
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	0801d9a8 	.word	0x0801d9a8
 80072ac:	0801d96c 	.word	0x0801d96c
 80072b0:	0801d9b0 	.word	0x0801d9b0
 80072b4:	0801d9b8 	.word	0x0801d9b8
 80072b8:	0801d9bc 	.word	0x0801d9bc
 80072bc:	0801d9c0 	.word	0x0801d9c0

080072c0 <VibeCheckWaveGenSender_Execute>:


uint32_t VibeCheckWaveGenSender_Execute(void* obj, VibeCheckShell* shell)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b084      	sub	sp, #16
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
	/* this will send a message to the host when the mute button is pressed */

	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	60fb      	str	r3, [r7, #12]

	uint32_t is_muted;
	if (VibeCheckWaveGen_WasMuteButtonPressed(wavegen, &is_muted))
 80072ce:	f107 0308 	add.w	r3, r7, #8
 80072d2:	4619      	mov	r1, r3
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f7ff fd21 	bl	8006d1c <VibeCheckWaveGen_WasMuteButtonPressed>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d01e      	beq.n	800731e <VibeCheckWaveGenSender_Execute+0x5e>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 80072e0:	4911      	ldr	r1, [pc, #68]	@ (8007328 <VibeCheckWaveGenSender_Execute+0x68>)
 80072e2:	6838      	ldr	r0, [r7, #0]
 80072e4:	f7fe fcdc 	bl	8005ca0 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80072e8:	6838      	ldr	r0, [r7, #0]
 80072ea:	f7fe fd4b 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "wavegen");
 80072ee:	490f      	ldr	r1, [pc, #60]	@ (800732c <VibeCheckWaveGenSender_Execute+0x6c>)
 80072f0:	6838      	ldr	r0, [r7, #0]
 80072f2:	f7fe fcd5 	bl	8005ca0 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80072f6:	6838      	ldr	r0, [r7, #0]
 80072f8:	f7fe fd44 	bl	8005d84 <VibeCheckShell_PutOutputSeparator>

		if (is_muted)
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d004      	beq.n	800730c <VibeCheckWaveGenSender_Execute+0x4c>
			VibeCheckShell_PutOutputString(shell, "muted");
 8007302:	490b      	ldr	r1, [pc, #44]	@ (8007330 <VibeCheckWaveGenSender_Execute+0x70>)
 8007304:	6838      	ldr	r0, [r7, #0]
 8007306:	f7fe fccb 	bl	8005ca0 <VibeCheckShell_PutOutputString>
 800730a:	e003      	b.n	8007314 <VibeCheckWaveGenSender_Execute+0x54>
		else
			VibeCheckShell_PutOutputString(shell, "unmuted");
 800730c:	4909      	ldr	r1, [pc, #36]	@ (8007334 <VibeCheckWaveGenSender_Execute+0x74>)
 800730e:	6838      	ldr	r0, [r7, #0]
 8007310:	f7fe fcc6 	bl	8005ca0 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 8007314:	6838      	ldr	r0, [r7, #0]
 8007316:	f7fe fd43 	bl	8005da0 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 800731a:	2301      	movs	r3, #1
 800731c:	e000      	b.n	8007320 <VibeCheckWaveGenSender_Execute+0x60>
	}

	return 0;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	0801d9c8 	.word	0x0801d9c8
 800732c:	0801d9d0 	.word	0x0801d9d0
 8007330:	0801d9d8 	.word	0x0801d9d8
 8007334:	0801d9e0 	.word	0x0801d9e0

08007338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007338:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007370 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800733c:	f7fb fdba 	bl	8002eb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007340:	480c      	ldr	r0, [pc, #48]	@ (8007374 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007342:	490d      	ldr	r1, [pc, #52]	@ (8007378 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007344:	4a0d      	ldr	r2, [pc, #52]	@ (800737c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007346:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007348:	e002      	b.n	8007350 <LoopCopyDataInit>

0800734a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800734a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800734c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800734e:	3304      	adds	r3, #4

08007350 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007350:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007352:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007354:	d3f9      	bcc.n	800734a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007356:	4a0a      	ldr	r2, [pc, #40]	@ (8007380 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007358:	4c0a      	ldr	r4, [pc, #40]	@ (8007384 <LoopFillZerobss+0x22>)
  movs r3, #0
 800735a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800735c:	e001      	b.n	8007362 <LoopFillZerobss>

0800735e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800735e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007360:	3204      	adds	r2, #4

08007362 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007362:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007364:	d3fb      	bcc.n	800735e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007366:	f012 ff13 	bl	801a190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800736a:	f7f9 ffcf 	bl	800130c <main>
  bx  lr
 800736e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007370:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8007374:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8007378:	240002fc 	.word	0x240002fc
  ldr r2, =_sidata
 800737c:	0801ea90 	.word	0x0801ea90
  ldr r2, =_sbss
 8007380:	240002fc 	.word	0x240002fc
  ldr r4, =_ebss
 8007384:	2401ce44 	.word	0x2401ce44

08007388 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007388:	e7fe      	b.n	8007388 <ADC3_IRQHandler>
	...

0800738c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b082      	sub	sp, #8
 8007390:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007392:	2003      	movs	r0, #3
 8007394:	f001 fcf4 	bl	8008d80 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007398:	f006 fcd6 	bl	800dd48 <HAL_RCC_GetSysClockFreq>
 800739c:	4602      	mov	r2, r0
 800739e:	4b15      	ldr	r3, [pc, #84]	@ (80073f4 <HAL_Init+0x68>)
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	0a1b      	lsrs	r3, r3, #8
 80073a4:	f003 030f 	and.w	r3, r3, #15
 80073a8:	4913      	ldr	r1, [pc, #76]	@ (80073f8 <HAL_Init+0x6c>)
 80073aa:	5ccb      	ldrb	r3, [r1, r3]
 80073ac:	f003 031f 	and.w	r3, r3, #31
 80073b0:	fa22 f303 	lsr.w	r3, r2, r3
 80073b4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80073b6:	4b0f      	ldr	r3, [pc, #60]	@ (80073f4 <HAL_Init+0x68>)
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	f003 030f 	and.w	r3, r3, #15
 80073be:	4a0e      	ldr	r2, [pc, #56]	@ (80073f8 <HAL_Init+0x6c>)
 80073c0:	5cd3      	ldrb	r3, [r2, r3]
 80073c2:	f003 031f 	and.w	r3, r3, #31
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	fa22 f303 	lsr.w	r3, r2, r3
 80073cc:	4a0b      	ldr	r2, [pc, #44]	@ (80073fc <HAL_Init+0x70>)
 80073ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80073d0:	4a0b      	ldr	r2, [pc, #44]	@ (8007400 <HAL_Init+0x74>)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80073d6:	2002      	movs	r0, #2
 80073d8:	f000 f814 	bl	8007404 <HAL_InitTick>
 80073dc:	4603      	mov	r3, r0
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d001      	beq.n	80073e6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80073e2:	2301      	movs	r3, #1
 80073e4:	e002      	b.n	80073ec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80073e6:	f7fa ff8d 	bl	8002304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80073ea:	2300      	movs	r3, #0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3708      	adds	r7, #8
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}
 80073f4:	58024400 	.word	0x58024400
 80073f8:	0801da1c 	.word	0x0801da1c
 80073fc:	24000004 	.word	0x24000004
 8007400:	24000000 	.word	0x24000000

08007404 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800740c:	4b15      	ldr	r3, [pc, #84]	@ (8007464 <HAL_InitTick+0x60>)
 800740e:	781b      	ldrb	r3, [r3, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e021      	b.n	800745c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8007418:	4b13      	ldr	r3, [pc, #76]	@ (8007468 <HAL_InitTick+0x64>)
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	4b11      	ldr	r3, [pc, #68]	@ (8007464 <HAL_InitTick+0x60>)
 800741e:	781b      	ldrb	r3, [r3, #0]
 8007420:	4619      	mov	r1, r3
 8007422:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8007426:	fbb3 f3f1 	udiv	r3, r3, r1
 800742a:	fbb2 f3f3 	udiv	r3, r2, r3
 800742e:	4618      	mov	r0, r3
 8007430:	f001 fcd9 	bl	8008de6 <HAL_SYSTICK_Config>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800743a:	2301      	movs	r3, #1
 800743c:	e00e      	b.n	800745c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2b0f      	cmp	r3, #15
 8007442:	d80a      	bhi.n	800745a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007444:	2200      	movs	r2, #0
 8007446:	6879      	ldr	r1, [r7, #4]
 8007448:	f04f 30ff 	mov.w	r0, #4294967295
 800744c:	f001 fca3 	bl	8008d96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007450:	4a06      	ldr	r2, [pc, #24]	@ (800746c <HAL_InitTick+0x68>)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007456:	2300      	movs	r3, #0
 8007458:	e000      	b.n	800745c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800745a:	2301      	movs	r3, #1
}
 800745c:	4618      	mov	r0, r3
 800745e:	3708      	adds	r7, #8
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	2400003c 	.word	0x2400003c
 8007468:	24000000 	.word	0x24000000
 800746c:	24000038 	.word	0x24000038

08007470 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007470:	b480      	push	{r7}
 8007472:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007474:	4b06      	ldr	r3, [pc, #24]	@ (8007490 <HAL_IncTick+0x20>)
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	4b06      	ldr	r3, [pc, #24]	@ (8007494 <HAL_IncTick+0x24>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4413      	add	r3, r2
 8007480:	4a04      	ldr	r2, [pc, #16]	@ (8007494 <HAL_IncTick+0x24>)
 8007482:	6013      	str	r3, [r2, #0]
}
 8007484:	bf00      	nop
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr
 800748e:	bf00      	nop
 8007490:	2400003c 	.word	0x2400003c
 8007494:	24013910 	.word	0x24013910

08007498 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007498:	b480      	push	{r7}
 800749a:	af00      	add	r7, sp, #0
  return uwTick;
 800749c:	4b03      	ldr	r3, [pc, #12]	@ (80074ac <HAL_GetTick+0x14>)
 800749e:	681b      	ldr	r3, [r3, #0]
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	24013910 	.word	0x24013910

080074b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80074b8:	f7ff ffee 	bl	8007498 <HAL_GetTick>
 80074bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074c8:	d005      	beq.n	80074d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80074ca:	4b0a      	ldr	r3, [pc, #40]	@ (80074f4 <HAL_Delay+0x44>)
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	461a      	mov	r2, r3
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	4413      	add	r3, r2
 80074d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80074d6:	bf00      	nop
 80074d8:	f7ff ffde 	bl	8007498 <HAL_GetTick>
 80074dc:	4602      	mov	r2, r0
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	1ad3      	subs	r3, r2, r3
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d8f7      	bhi.n	80074d8 <HAL_Delay+0x28>
  {
  }
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	3710      	adds	r7, #16
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}
 80074f2:	bf00      	nop
 80074f4:	2400003c 	.word	0x2400003c

080074f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b083      	sub	sp, #12
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	431a      	orrs	r2, r3
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	609a      	str	r2, [r3, #8]
}
 8007512:	bf00      	nop
 8007514:	370c      	adds	r7, #12
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr

0800751e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800751e:	b480      	push	{r7}
 8007520:	b083      	sub	sp, #12
 8007522:	af00      	add	r7, sp, #0
 8007524:	6078      	str	r0, [r7, #4]
 8007526:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	609a      	str	r2, [r3, #8]
}
 8007538:	bf00      	nop
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007544:	b480      	push	{r7}
 8007546:	b083      	sub	sp, #12
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007554:	4618      	mov	r0, r3
 8007556:	370c      	adds	r7, #12
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007560:	b480      	push	{r7}
 8007562:	b087      	sub	sp, #28
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	60b9      	str	r1, [r7, #8]
 800756a:	607a      	str	r2, [r7, #4]
 800756c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	3360      	adds	r3, #96	@ 0x60
 8007572:	461a      	mov	r2, r3
 8007574:	68bb      	ldr	r3, [r7, #8]
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	4413      	add	r3, r2
 800757a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	4a10      	ldr	r2, [pc, #64]	@ (80075c0 <LL_ADC_SetOffset+0x60>)
 8007580:	4293      	cmp	r3, r2
 8007582:	d10b      	bne.n	800759c <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	4313      	orrs	r3, r2
 8007592:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800759a:	e00b      	b.n	80075b4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	430b      	orrs	r3, r1
 80075ae:	431a      	orrs	r2, r3
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	601a      	str	r2, [r3, #0]
}
 80075b4:	bf00      	nop
 80075b6:	371c      	adds	r7, #28
 80075b8:	46bd      	mov	sp, r7
 80075ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075be:	4770      	bx	lr
 80075c0:	58026000 	.word	0x58026000

080075c4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	3360      	adds	r3, #96	@ 0x60
 80075d2:	461a      	mov	r2, r3
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	009b      	lsls	r3, r3, #2
 80075d8:	4413      	add	r3, r2
 80075da:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3714      	adds	r7, #20
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b085      	sub	sp, #20
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	60f8      	str	r0, [r7, #12]
 80075f8:	60b9      	str	r1, [r7, #8]
 80075fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	691b      	ldr	r3, [r3, #16]
 8007600:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	f003 031f 	and.w	r3, r3, #31
 800760a:	6879      	ldr	r1, [r7, #4]
 800760c:	fa01 f303 	lsl.w	r3, r1, r3
 8007610:	431a      	orrs	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	611a      	str	r2, [r3, #16]
}
 8007616:	bf00      	nop
 8007618:	3714      	adds	r7, #20
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
	...

08007624 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	4a0c      	ldr	r2, [pc, #48]	@ (8007664 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8007634:	4293      	cmp	r3, r2
 8007636:	d00e      	beq.n	8007656 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	3360      	adds	r3, #96	@ 0x60
 800763c:	461a      	mov	r2, r3
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4413      	add	r3, r2
 8007644:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	431a      	orrs	r2, r3
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	601a      	str	r2, [r3, #0]
  }
}
 8007656:	bf00      	nop
 8007658:	371c      	adds	r7, #28
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	58026000 	.word	0x58026000

08007668 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007668:	b480      	push	{r7}
 800766a:	b087      	sub	sp, #28
 800766c:	af00      	add	r7, sp, #0
 800766e:	60f8      	str	r0, [r7, #12]
 8007670:	60b9      	str	r1, [r7, #8]
 8007672:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	4a0c      	ldr	r2, [pc, #48]	@ (80076a8 <LL_ADC_SetOffsetSaturation+0x40>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d10e      	bne.n	800769a <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	3360      	adds	r3, #96	@ 0x60
 8007680:	461a      	mov	r2, r3
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	009b      	lsls	r3, r3, #2
 8007686:	4413      	add	r3, r2
 8007688:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	431a      	orrs	r2, r3
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800769a:	bf00      	nop
 800769c:	371c      	adds	r7, #28
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr
 80076a6:	bf00      	nop
 80076a8:	58026000 	.word	0x58026000

080076ac <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80076ac:	b480      	push	{r7}
 80076ae:	b087      	sub	sp, #28
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	4a0c      	ldr	r2, [pc, #48]	@ (80076ec <LL_ADC_SetOffsetSign+0x40>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d10e      	bne.n	80076de <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	3360      	adds	r3, #96	@ 0x60
 80076c4:	461a      	mov	r2, r3
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	009b      	lsls	r3, r3, #2
 80076ca:	4413      	add	r3, r2
 80076cc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	431a      	orrs	r2, r3
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80076de:	bf00      	nop
 80076e0:	371c      	adds	r7, #28
 80076e2:	46bd      	mov	sp, r7
 80076e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e8:	4770      	bx	lr
 80076ea:	bf00      	nop
 80076ec:	58026000 	.word	0x58026000

080076f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	3360      	adds	r3, #96	@ 0x60
 8007700:	461a      	mov	r2, r3
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4413      	add	r3, r2
 8007708:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	4a0c      	ldr	r2, [pc, #48]	@ (8007740 <LL_ADC_SetOffsetState+0x50>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d108      	bne.n	8007724 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	431a      	orrs	r2, r3
 800771e:	697b      	ldr	r3, [r7, #20]
 8007720:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8007722:	e007      	b.n	8007734 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	431a      	orrs	r2, r3
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	601a      	str	r2, [r3, #0]
}
 8007734:	bf00      	nop
 8007736:	371c      	adds	r7, #28
 8007738:	46bd      	mov	sp, r7
 800773a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773e:	4770      	bx	lr
 8007740:	58026000 	.word	0x58026000

08007744 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007744:	b480      	push	{r7}
 8007746:	b087      	sub	sp, #28
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3330      	adds	r3, #48	@ 0x30
 8007754:	461a      	mov	r2, r3
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	0a1b      	lsrs	r3, r3, #8
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	f003 030c 	and.w	r3, r3, #12
 8007760:	4413      	add	r3, r2
 8007762:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	f003 031f 	and.w	r3, r3, #31
 800776e:	211f      	movs	r1, #31
 8007770:	fa01 f303 	lsl.w	r3, r1, r3
 8007774:	43db      	mvns	r3, r3
 8007776:	401a      	ands	r2, r3
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	0e9b      	lsrs	r3, r3, #26
 800777c:	f003 011f 	and.w	r1, r3, #31
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	f003 031f 	and.w	r3, r3, #31
 8007786:	fa01 f303 	lsl.w	r3, r1, r3
 800778a:	431a      	orrs	r2, r3
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007790:	bf00      	nop
 8007792:	371c      	adds	r7, #28
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800779c:	b480      	push	{r7}
 800779e:	b087      	sub	sp, #28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	3314      	adds	r3, #20
 80077ac:	461a      	mov	r2, r3
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	0e5b      	lsrs	r3, r3, #25
 80077b2:	009b      	lsls	r3, r3, #2
 80077b4:	f003 0304 	and.w	r3, r3, #4
 80077b8:	4413      	add	r3, r2
 80077ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	0d1b      	lsrs	r3, r3, #20
 80077c4:	f003 031f 	and.w	r3, r3, #31
 80077c8:	2107      	movs	r1, #7
 80077ca:	fa01 f303 	lsl.w	r3, r1, r3
 80077ce:	43db      	mvns	r3, r3
 80077d0:	401a      	ands	r2, r3
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	0d1b      	lsrs	r3, r3, #20
 80077d6:	f003 031f 	and.w	r3, r3, #31
 80077da:	6879      	ldr	r1, [r7, #4]
 80077dc:	fa01 f303 	lsl.w	r3, r1, r3
 80077e0:	431a      	orrs	r2, r3
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80077e6:	bf00      	nop
 80077e8:	371c      	adds	r7, #28
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
	...

080077f4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	4a1a      	ldr	r2, [pc, #104]	@ (800786c <LL_ADC_SetChannelSingleDiff+0x78>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d115      	bne.n	8007834 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007814:	43db      	mvns	r3, r3
 8007816:	401a      	ands	r2, r3
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f003 0318 	and.w	r3, r3, #24
 800781e:	4914      	ldr	r1, [pc, #80]	@ (8007870 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8007820:	40d9      	lsrs	r1, r3
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	400b      	ands	r3, r1
 8007826:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800782a:	431a      	orrs	r2, r3
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8007832:	e014      	b.n	800785e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007840:	43db      	mvns	r3, r3
 8007842:	401a      	ands	r2, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f003 0318 	and.w	r3, r3, #24
 800784a:	4909      	ldr	r1, [pc, #36]	@ (8007870 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800784c:	40d9      	lsrs	r1, r3
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	400b      	ands	r3, r1
 8007852:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007856:	431a      	orrs	r2, r3
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800785e:	bf00      	nop
 8007860:	3714      	adds	r7, #20
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr
 800786a:	bf00      	nop
 800786c:	58026000 	.word	0x58026000
 8007870:	000fffff 	.word	0x000fffff

08007874 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	689a      	ldr	r2, [r3, #8]
 8007880:	4b04      	ldr	r3, [pc, #16]	@ (8007894 <LL_ADC_DisableDeepPowerDown+0x20>)
 8007882:	4013      	ands	r3, r2
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	6093      	str	r3, [r2, #8]
}
 8007888:	bf00      	nop
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr
 8007894:	5fffffc0 	.word	0x5fffffc0

08007898 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078ac:	d101      	bne.n	80078b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80078ae:	2301      	movs	r3, #1
 80078b0:	e000      	b.n	80078b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80078b2:	2300      	movs	r3, #0
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	689a      	ldr	r2, [r3, #8]
 80078cc:	4b05      	ldr	r3, [pc, #20]	@ (80078e4 <LL_ADC_EnableInternalRegulator+0x24>)
 80078ce:	4013      	ands	r3, r2
 80078d0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80078d8:	bf00      	nop
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr
 80078e4:	6fffffc0 	.word	0x6fffffc0

080078e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	689b      	ldr	r3, [r3, #8]
 80078f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80078f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078fc:	d101      	bne.n	8007902 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80078fe:	2301      	movs	r3, #1
 8007900:	e000      	b.n	8007904 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b01      	cmp	r3, #1
 8007922:	d101      	bne.n	8007928 <LL_ADC_IsEnabled+0x18>
 8007924:	2301      	movs	r3, #1
 8007926:	e000      	b.n	800792a <LL_ADC_IsEnabled+0x1a>
 8007928:	2300      	movs	r3, #0
}
 800792a:	4618      	mov	r0, r3
 800792c:	370c      	adds	r7, #12
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8007936:	b480      	push	{r7}
 8007938:	b083      	sub	sp, #12
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	f003 0304 	and.w	r3, r3, #4
 8007946:	2b04      	cmp	r3, #4
 8007948:	d101      	bne.n	800794e <LL_ADC_REG_IsConversionOngoing+0x18>
 800794a:	2301      	movs	r3, #1
 800794c:	e000      	b.n	8007950 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800794e:	2300      	movs	r3, #0
}
 8007950:	4618      	mov	r0, r3
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	f003 0308 	and.w	r3, r3, #8
 800796c:	2b08      	cmp	r3, #8
 800796e:	d101      	bne.n	8007974 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007970:	2301      	movs	r3, #1
 8007972:	e000      	b.n	8007976 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	370c      	adds	r7, #12
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
	...

08007984 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007984:	b590      	push	{r4, r7, lr}
 8007986:	b089      	sub	sp, #36	@ 0x24
 8007988:	af00      	add	r7, sp, #0
 800798a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800798c:	2300      	movs	r3, #0
 800798e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007990:	2300      	movs	r3, #0
 8007992:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d101      	bne.n	800799e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e1ee      	b.n	8007d7c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	691b      	ldr	r3, [r3, #16]
 80079a2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d109      	bne.n	80079c0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80079ac:	6878      	ldr	r0, [r7, #4]
 80079ae:	f7fa fcc5 	bl	800233c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4618      	mov	r0, r3
 80079c6:	f7ff ff67 	bl	8007898 <LL_ADC_IsDeepPowerDownEnabled>
 80079ca:	4603      	mov	r3, r0
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d004      	beq.n	80079da <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f7ff ff4d 	bl	8007874 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4618      	mov	r0, r3
 80079e0:	f7ff ff82 	bl	80078e8 <LL_ADC_IsInternalRegulatorEnabled>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d114      	bne.n	8007a14 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	4618      	mov	r0, r3
 80079f0:	f7ff ff66 	bl	80078c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80079f4:	4b8e      	ldr	r3, [pc, #568]	@ (8007c30 <HAL_ADC_Init+0x2ac>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	099b      	lsrs	r3, r3, #6
 80079fa:	4a8e      	ldr	r2, [pc, #568]	@ (8007c34 <HAL_ADC_Init+0x2b0>)
 80079fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007a00:	099b      	lsrs	r3, r3, #6
 8007a02:	3301      	adds	r3, #1
 8007a04:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007a06:	e002      	b.n	8007a0e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8007a08:	68bb      	ldr	r3, [r7, #8]
 8007a0a:	3b01      	subs	r3, #1
 8007a0c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1f9      	bne.n	8007a08 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	4618      	mov	r0, r3
 8007a1a:	f7ff ff65 	bl	80078e8 <LL_ADC_IsInternalRegulatorEnabled>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d10d      	bne.n	8007a40 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a28:	f043 0210 	orr.w	r2, r3, #16
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a34:	f043 0201 	orr.w	r2, r3, #1
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8007a3c:	2301      	movs	r3, #1
 8007a3e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7ff ff76 	bl	8007936 <LL_ADC_REG_IsConversionOngoing>
 8007a4a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a50:	f003 0310 	and.w	r3, r3, #16
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	f040 8188 	bne.w	8007d6a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f040 8184 	bne.w	8007d6a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a66:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8007a6a:	f043 0202 	orr.w	r2, r3, #2
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f7ff ff4a 	bl	8007910 <LL_ADC_IsEnabled>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d136      	bne.n	8007af0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a6c      	ldr	r2, [pc, #432]	@ (8007c38 <HAL_ADC_Init+0x2b4>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d004      	beq.n	8007a96 <HAL_ADC_Init+0x112>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	4a6a      	ldr	r2, [pc, #424]	@ (8007c3c <HAL_ADC_Init+0x2b8>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d10e      	bne.n	8007ab4 <HAL_ADC_Init+0x130>
 8007a96:	4868      	ldr	r0, [pc, #416]	@ (8007c38 <HAL_ADC_Init+0x2b4>)
 8007a98:	f7ff ff3a 	bl	8007910 <LL_ADC_IsEnabled>
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	4867      	ldr	r0, [pc, #412]	@ (8007c3c <HAL_ADC_Init+0x2b8>)
 8007aa0:	f7ff ff36 	bl	8007910 <LL_ADC_IsEnabled>
 8007aa4:	4603      	mov	r3, r0
 8007aa6:	4323      	orrs	r3, r4
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	bf0c      	ite	eq
 8007aac:	2301      	moveq	r3, #1
 8007aae:	2300      	movne	r3, #0
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	e008      	b.n	8007ac6 <HAL_ADC_Init+0x142>
 8007ab4:	4862      	ldr	r0, [pc, #392]	@ (8007c40 <HAL_ADC_Init+0x2bc>)
 8007ab6:	f7ff ff2b 	bl	8007910 <LL_ADC_IsEnabled>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	bf0c      	ite	eq
 8007ac0:	2301      	moveq	r3, #1
 8007ac2:	2300      	movne	r3, #0
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d012      	beq.n	8007af0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	4a5a      	ldr	r2, [pc, #360]	@ (8007c38 <HAL_ADC_Init+0x2b4>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d004      	beq.n	8007ade <HAL_ADC_Init+0x15a>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	4a58      	ldr	r2, [pc, #352]	@ (8007c3c <HAL_ADC_Init+0x2b8>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d101      	bne.n	8007ae2 <HAL_ADC_Init+0x15e>
 8007ade:	4a59      	ldr	r2, [pc, #356]	@ (8007c44 <HAL_ADC_Init+0x2c0>)
 8007ae0:	e000      	b.n	8007ae4 <HAL_ADC_Init+0x160>
 8007ae2:	4a59      	ldr	r2, [pc, #356]	@ (8007c48 <HAL_ADC_Init+0x2c4>)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	4619      	mov	r1, r3
 8007aea:	4610      	mov	r0, r2
 8007aec:	f7ff fd04 	bl	80074f8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a52      	ldr	r2, [pc, #328]	@ (8007c40 <HAL_ADC_Init+0x2bc>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d129      	bne.n	8007b4e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	7e5b      	ldrb	r3, [r3, #25]
 8007afe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007b04:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8007b0a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	2b08      	cmp	r3, #8
 8007b12:	d013      	beq.n	8007b3c <HAL_ADC_Init+0x1b8>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	2b0c      	cmp	r3, #12
 8007b1a:	d00d      	beq.n	8007b38 <HAL_ADC_Init+0x1b4>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	2b1c      	cmp	r3, #28
 8007b22:	d007      	beq.n	8007b34 <HAL_ADC_Init+0x1b0>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	2b18      	cmp	r3, #24
 8007b2a:	d101      	bne.n	8007b30 <HAL_ADC_Init+0x1ac>
 8007b2c:	2318      	movs	r3, #24
 8007b2e:	e006      	b.n	8007b3e <HAL_ADC_Init+0x1ba>
 8007b30:	2300      	movs	r3, #0
 8007b32:	e004      	b.n	8007b3e <HAL_ADC_Init+0x1ba>
 8007b34:	2310      	movs	r3, #16
 8007b36:	e002      	b.n	8007b3e <HAL_ADC_Init+0x1ba>
 8007b38:	2308      	movs	r3, #8
 8007b3a:	e000      	b.n	8007b3e <HAL_ADC_Init+0x1ba>
 8007b3c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8007b3e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b46:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007b48:	4313      	orrs	r3, r2
 8007b4a:	61bb      	str	r3, [r7, #24]
 8007b4c:	e00e      	b.n	8007b6c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	7e5b      	ldrb	r3, [r3, #25]
 8007b52:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007b58:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007b5e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b66:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d106      	bne.n	8007b84 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b7a:	3b01      	subs	r3, #1
 8007b7c:	045b      	lsls	r3, r3, #17
 8007b7e:	69ba      	ldr	r2, [r7, #24]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d009      	beq.n	8007ba0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b90:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b98:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007b9a:	69ba      	ldr	r2, [r7, #24]
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a26      	ldr	r2, [pc, #152]	@ (8007c40 <HAL_ADC_Init+0x2bc>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d115      	bne.n	8007bd6 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68da      	ldr	r2, [r3, #12]
 8007bb0:	4b26      	ldr	r3, [pc, #152]	@ (8007c4c <HAL_ADC_Init+0x2c8>)
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	687a      	ldr	r2, [r7, #4]
 8007bb6:	6812      	ldr	r2, [r2, #0]
 8007bb8:	69b9      	ldr	r1, [r7, #24]
 8007bba:	430b      	orrs	r3, r1
 8007bbc:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	691b      	ldr	r3, [r3, #16]
 8007bc4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	430a      	orrs	r2, r1
 8007bd2:	611a      	str	r2, [r3, #16]
 8007bd4:	e009      	b.n	8007bea <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68da      	ldr	r2, [r3, #12]
 8007bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8007c50 <HAL_ADC_Init+0x2cc>)
 8007bde:	4013      	ands	r3, r2
 8007be0:	687a      	ldr	r2, [r7, #4]
 8007be2:	6812      	ldr	r2, [r2, #0]
 8007be4:	69b9      	ldr	r1, [r7, #24]
 8007be6:	430b      	orrs	r3, r1
 8007be8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f7ff fea1 	bl	8007936 <LL_ADC_REG_IsConversionOngoing>
 8007bf4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7ff feae 	bl	800795c <LL_ADC_INJ_IsConversionOngoing>
 8007c00:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f040 808e 	bne.w	8007d26 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	f040 808a 	bne.w	8007d26 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a0a      	ldr	r2, [pc, #40]	@ (8007c40 <HAL_ADC_Init+0x2bc>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d11b      	bne.n	8007c54 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	7e1b      	ldrb	r3, [r3, #24]
 8007c20:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007c28:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	61bb      	str	r3, [r7, #24]
 8007c2e:	e018      	b.n	8007c62 <HAL_ADC_Init+0x2de>
 8007c30:	24000000 	.word	0x24000000
 8007c34:	053e2d63 	.word	0x053e2d63
 8007c38:	40022000 	.word	0x40022000
 8007c3c:	40022100 	.word	0x40022100
 8007c40:	58026000 	.word	0x58026000
 8007c44:	40022300 	.word	0x40022300
 8007c48:	58026300 	.word	0x58026300
 8007c4c:	fff04007 	.word	0xfff04007
 8007c50:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	7e1b      	ldrb	r3, [r3, #24]
 8007c58:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	68da      	ldr	r2, [r3, #12]
 8007c68:	4b46      	ldr	r3, [pc, #280]	@ (8007d84 <HAL_ADC_Init+0x400>)
 8007c6a:	4013      	ands	r3, r2
 8007c6c:	687a      	ldr	r2, [r7, #4]
 8007c6e:	6812      	ldr	r2, [r2, #0]
 8007c70:	69b9      	ldr	r1, [r7, #24]
 8007c72:	430b      	orrs	r3, r1
 8007c74:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d137      	bne.n	8007cf0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c84:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	4a3f      	ldr	r2, [pc, #252]	@ (8007d88 <HAL_ADC_Init+0x404>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d116      	bne.n	8007cbe <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	691a      	ldr	r2, [r3, #16]
 8007c96:	4b3d      	ldr	r3, [pc, #244]	@ (8007d8c <HAL_ADC_Init+0x408>)
 8007c98:	4013      	ands	r3, r2
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007ca2:	4311      	orrs	r1, r2
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007ca8:	4311      	orrs	r1, r2
 8007caa:	687a      	ldr	r2, [r7, #4]
 8007cac:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	431a      	orrs	r2, r3
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	f042 0201 	orr.w	r2, r2, #1
 8007cba:	611a      	str	r2, [r3, #16]
 8007cbc:	e020      	b.n	8007d00 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	691a      	ldr	r2, [r3, #16]
 8007cc4:	4b32      	ldr	r3, [pc, #200]	@ (8007d90 <HAL_ADC_Init+0x40c>)
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007ccc:	3a01      	subs	r2, #1
 8007cce:	0411      	lsls	r1, r2, #16
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007cd4:	4311      	orrs	r1, r2
 8007cd6:	687a      	ldr	r2, [r7, #4]
 8007cd8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007cda:	4311      	orrs	r1, r2
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	431a      	orrs	r2, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f042 0201 	orr.w	r2, r2, #1
 8007cec:	611a      	str	r2, [r3, #16]
 8007cee:	e007      	b.n	8007d00 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	691a      	ldr	r2, [r3, #16]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f022 0201 	bic.w	r2, r2, #1
 8007cfe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	430a      	orrs	r2, r1
 8007d14:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8007d88 <HAL_ADC_Init+0x404>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d002      	beq.n	8007d26 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 fd67 	bl	80087f4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d10c      	bne.n	8007d48 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d34:	f023 010f 	bic.w	r1, r3, #15
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	69db      	ldr	r3, [r3, #28]
 8007d3c:	1e5a      	subs	r2, r3, #1
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	430a      	orrs	r2, r1
 8007d44:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d46:	e007      	b.n	8007d58 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f022 020f 	bic.w	r2, r2, #15
 8007d56:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d5c:	f023 0303 	bic.w	r3, r3, #3
 8007d60:	f043 0201 	orr.w	r2, r3, #1
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	661a      	str	r2, [r3, #96]	@ 0x60
 8007d68:	e007      	b.n	8007d7a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d6e:	f043 0210 	orr.w	r2, r3, #16
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007d7a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3724      	adds	r7, #36	@ 0x24
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd90      	pop	{r4, r7, pc}
 8007d84:	ffffbffc 	.word	0xffffbffc
 8007d88:	58026000 	.word	0x58026000
 8007d8c:	fc00f81f 	.word	0xfc00f81f
 8007d90:	fc00f81e 	.word	0xfc00f81e

08007d94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007d94:	b590      	push	{r4, r7, lr}
 8007d96:	b0b9      	sub	sp, #228	@ 0xe4
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007dae:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	4aab      	ldr	r2, [pc, #684]	@ (8008064 <HAL_ADC_ConfigChannel+0x2d0>)
 8007db6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007dbe:	2b01      	cmp	r3, #1
 8007dc0:	d102      	bne.n	8007dc8 <HAL_ADC_ConfigChannel+0x34>
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	f000 bcfe 	b.w	80087c4 <HAL_ADC_ConfigChannel+0xa30>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f7ff fdae 	bl	8007936 <LL_ADC_REG_IsConversionOngoing>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f040 84e2 	bne.w	80087a6 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	db38      	blt.n	8007e5c <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a9e      	ldr	r2, [pc, #632]	@ (8008068 <HAL_ADC_ConfigChannel+0x2d4>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d033      	beq.n	8007e5c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d108      	bne.n	8007e12 <HAL_ADC_ConfigChannel+0x7e>
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	0e9b      	lsrs	r3, r3, #26
 8007e06:	f003 031f 	and.w	r3, r3, #31
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8007e10:	e01d      	b.n	8007e4e <HAL_ADC_ConfigChannel+0xba>
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e1a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007e1e:	fa93 f3a3 	rbit	r3, r3
 8007e22:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007e26:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007e2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007e2e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d101      	bne.n	8007e3a <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8007e36:	2320      	movs	r3, #32
 8007e38:	e004      	b.n	8007e44 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8007e3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007e3e:	fab3 f383 	clz	r3, r3
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	f003 031f 	and.w	r3, r3, #31
 8007e48:	2201      	movs	r2, #1
 8007e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	6812      	ldr	r2, [r2, #0]
 8007e52:	69d1      	ldr	r1, [r2, #28]
 8007e54:	687a      	ldr	r2, [r7, #4]
 8007e56:	6812      	ldr	r2, [r2, #0]
 8007e58:	430b      	orrs	r3, r1
 8007e5a:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6818      	ldr	r0, [r3, #0]
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	6859      	ldr	r1, [r3, #4]
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	461a      	mov	r2, r3
 8007e6a:	f7ff fc6b 	bl	8007744 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7ff fd5f 	bl	8007936 <LL_ADC_REG_IsConversionOngoing>
 8007e78:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4618      	mov	r0, r3
 8007e82:	f7ff fd6b 	bl	800795c <LL_ADC_INJ_IsConversionOngoing>
 8007e86:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007e8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	f040 8270 	bne.w	8008374 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007e94:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f040 826b 	bne.w	8008374 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	6819      	ldr	r1, [r3, #0]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	689b      	ldr	r3, [r3, #8]
 8007eaa:	461a      	mov	r2, r3
 8007eac:	f7ff fc76 	bl	800779c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4a6c      	ldr	r2, [pc, #432]	@ (8008068 <HAL_ADC_ConfigChannel+0x2d4>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d10d      	bne.n	8007ed6 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	695a      	ldr	r2, [r3, #20]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68db      	ldr	r3, [r3, #12]
 8007ec4:	08db      	lsrs	r3, r3, #3
 8007ec6:	f003 0303 	and.w	r3, r3, #3
 8007eca:	005b      	lsls	r3, r3, #1
 8007ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007ed4:	e032      	b.n	8007f3c <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007ed6:	4b65      	ldr	r3, [pc, #404]	@ (800806c <HAL_ADC_ConfigChannel+0x2d8>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007ede:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007ee2:	d10b      	bne.n	8007efc <HAL_ADC_ConfigChannel+0x168>
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	695a      	ldr	r2, [r3, #20]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	089b      	lsrs	r3, r3, #2
 8007ef0:	f003 0307 	and.w	r3, r3, #7
 8007ef4:	005b      	lsls	r3, r3, #1
 8007ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8007efa:	e01d      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x1a4>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	f003 0310 	and.w	r3, r3, #16
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d10b      	bne.n	8007f22 <HAL_ADC_ConfigChannel+0x18e>
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	695a      	ldr	r2, [r3, #20]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	089b      	lsrs	r3, r3, #2
 8007f16:	f003 0307 	and.w	r3, r3, #7
 8007f1a:	005b      	lsls	r3, r3, #1
 8007f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f20:	e00a      	b.n	8007f38 <HAL_ADC_ConfigChannel+0x1a4>
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	695a      	ldr	r2, [r3, #20]
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	68db      	ldr	r3, [r3, #12]
 8007f2c:	089b      	lsrs	r3, r3, #2
 8007f2e:	f003 0304 	and.w	r3, r3, #4
 8007f32:	005b      	lsls	r3, r3, #1
 8007f34:	fa02 f303 	lsl.w	r3, r2, r3
 8007f38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	2b04      	cmp	r3, #4
 8007f42:	d048      	beq.n	8007fd6 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6818      	ldr	r0, [r3, #0]
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	6919      	ldr	r1, [r3, #16]
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f54:	f7ff fb04 	bl	8007560 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a42      	ldr	r2, [pc, #264]	@ (8008068 <HAL_ADC_ConfigChannel+0x2d4>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d119      	bne.n	8007f96 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6818      	ldr	r0, [r3, #0]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	6919      	ldr	r1, [r3, #16]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	69db      	ldr	r3, [r3, #28]
 8007f6e:	461a      	mov	r2, r3
 8007f70:	f7ff fb9c 	bl	80076ac <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6818      	ldr	r0, [r3, #0]
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	6919      	ldr	r1, [r3, #16]
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d102      	bne.n	8007f8c <HAL_ADC_ConfigChannel+0x1f8>
 8007f86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f8a:	e000      	b.n	8007f8e <HAL_ADC_ConfigChannel+0x1fa>
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	461a      	mov	r2, r3
 8007f90:	f7ff fb6a 	bl	8007668 <LL_ADC_SetOffsetSaturation>
 8007f94:	e1ee      	b.n	8008374 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6818      	ldr	r0, [r3, #0]
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	6919      	ldr	r1, [r3, #16]
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d102      	bne.n	8007fae <HAL_ADC_ConfigChannel+0x21a>
 8007fa8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007fac:	e000      	b.n	8007fb0 <HAL_ADC_ConfigChannel+0x21c>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	f7ff fb37 	bl	8007624 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6818      	ldr	r0, [r3, #0]
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	6919      	ldr	r1, [r3, #16]
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	7e1b      	ldrb	r3, [r3, #24]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d102      	bne.n	8007fcc <HAL_ADC_ConfigChannel+0x238>
 8007fc6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007fca:	e000      	b.n	8007fce <HAL_ADC_ConfigChannel+0x23a>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	461a      	mov	r2, r3
 8007fd0:	f7ff fb0e 	bl	80075f0 <LL_ADC_SetDataRightShift>
 8007fd4:	e1ce      	b.n	8008374 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a23      	ldr	r2, [pc, #140]	@ (8008068 <HAL_ADC_ConfigChannel+0x2d4>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	f040 8181 	bne.w	80082e4 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	2100      	movs	r1, #0
 8007fe8:	4618      	mov	r0, r3
 8007fea:	f7ff faeb 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 8007fee:	4603      	mov	r3, r0
 8007ff0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d10a      	bne.n	800800e <HAL_ADC_ConfigChannel+0x27a>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	2100      	movs	r1, #0
 8007ffe:	4618      	mov	r0, r3
 8008000:	f7ff fae0 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 8008004:	4603      	mov	r3, r0
 8008006:	0e9b      	lsrs	r3, r3, #26
 8008008:	f003 021f 	and.w	r2, r3, #31
 800800c:	e01e      	b.n	800804c <HAL_ADC_ConfigChannel+0x2b8>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2100      	movs	r1, #0
 8008014:	4618      	mov	r0, r3
 8008016:	f7ff fad5 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 800801a:	4603      	mov	r3, r0
 800801c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008020:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008024:	fa93 f3a3 	rbit	r3, r3
 8008028:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 800802c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008030:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8008034:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008038:	2b00      	cmp	r3, #0
 800803a:	d101      	bne.n	8008040 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 800803c:	2320      	movs	r3, #32
 800803e:	e004      	b.n	800804a <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8008040:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008044:	fab3 f383 	clz	r3, r3
 8008048:	b2db      	uxtb	r3, r3
 800804a:	461a      	mov	r2, r3
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008054:	2b00      	cmp	r3, #0
 8008056:	d10b      	bne.n	8008070 <HAL_ADC_ConfigChannel+0x2dc>
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	0e9b      	lsrs	r3, r3, #26
 800805e:	f003 031f 	and.w	r3, r3, #31
 8008062:	e01e      	b.n	80080a2 <HAL_ADC_ConfigChannel+0x30e>
 8008064:	47ff0000 	.word	0x47ff0000
 8008068:	58026000 	.word	0x58026000
 800806c:	5c001000 	.word	0x5c001000
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008078:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800807c:	fa93 f3a3 	rbit	r3, r3
 8008080:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8008084:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008088:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800808c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008090:	2b00      	cmp	r3, #0
 8008092:	d101      	bne.n	8008098 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8008094:	2320      	movs	r3, #32
 8008096:	e004      	b.n	80080a2 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8008098:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800809c:	fab3 f383 	clz	r3, r3
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d106      	bne.n	80080b4 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	2200      	movs	r2, #0
 80080ac:	2100      	movs	r1, #0
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7ff fb1e 	bl	80076f0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	2101      	movs	r1, #1
 80080ba:	4618      	mov	r0, r3
 80080bc:	f7ff fa82 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 80080c0:	4603      	mov	r3, r0
 80080c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d10a      	bne.n	80080e0 <HAL_ADC_ConfigChannel+0x34c>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2101      	movs	r1, #1
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7ff fa77 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 80080d6:	4603      	mov	r3, r0
 80080d8:	0e9b      	lsrs	r3, r3, #26
 80080da:	f003 021f 	and.w	r2, r3, #31
 80080de:	e01e      	b.n	800811e <HAL_ADC_ConfigChannel+0x38a>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2101      	movs	r1, #1
 80080e6:	4618      	mov	r0, r3
 80080e8:	f7ff fa6c 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 80080ec:	4603      	mov	r3, r0
 80080ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80080f6:	fa93 f3a3 	rbit	r3, r3
 80080fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80080fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008102:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8008106:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800810a:	2b00      	cmp	r3, #0
 800810c:	d101      	bne.n	8008112 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 800810e:	2320      	movs	r3, #32
 8008110:	e004      	b.n	800811c <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8008112:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008116:	fab3 f383 	clz	r3, r3
 800811a:	b2db      	uxtb	r3, r3
 800811c:	461a      	mov	r2, r3
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008126:	2b00      	cmp	r3, #0
 8008128:	d105      	bne.n	8008136 <HAL_ADC_ConfigChannel+0x3a2>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	0e9b      	lsrs	r3, r3, #26
 8008130:	f003 031f 	and.w	r3, r3, #31
 8008134:	e018      	b.n	8008168 <HAL_ADC_ConfigChannel+0x3d4>
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800813e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008142:	fa93 f3a3 	rbit	r3, r3
 8008146:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800814a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800814e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8008152:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 800815a:	2320      	movs	r3, #32
 800815c:	e004      	b.n	8008168 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 800815e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008162:	fab3 f383 	clz	r3, r3
 8008166:	b2db      	uxtb	r3, r3
 8008168:	429a      	cmp	r2, r3
 800816a:	d106      	bne.n	800817a <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2200      	movs	r2, #0
 8008172:	2101      	movs	r1, #1
 8008174:	4618      	mov	r0, r3
 8008176:	f7ff fabb 	bl	80076f0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2102      	movs	r1, #2
 8008180:	4618      	mov	r0, r3
 8008182:	f7ff fa1f 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 8008186:	4603      	mov	r3, r0
 8008188:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800818c:	2b00      	cmp	r3, #0
 800818e:	d10a      	bne.n	80081a6 <HAL_ADC_ConfigChannel+0x412>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2102      	movs	r1, #2
 8008196:	4618      	mov	r0, r3
 8008198:	f7ff fa14 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 800819c:	4603      	mov	r3, r0
 800819e:	0e9b      	lsrs	r3, r3, #26
 80081a0:	f003 021f 	and.w	r2, r3, #31
 80081a4:	e01e      	b.n	80081e4 <HAL_ADC_ConfigChannel+0x450>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2102      	movs	r1, #2
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7ff fa09 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 80081b2:	4603      	mov	r3, r0
 80081b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80081bc:	fa93 f3a3 	rbit	r3, r3
 80081c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80081c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80081c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80081cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d101      	bne.n	80081d8 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 80081d4:	2320      	movs	r3, #32
 80081d6:	e004      	b.n	80081e2 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 80081d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80081dc:	fab3 f383 	clz	r3, r3
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	461a      	mov	r2, r3
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d105      	bne.n	80081fc <HAL_ADC_ConfigChannel+0x468>
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	0e9b      	lsrs	r3, r3, #26
 80081f6:	f003 031f 	and.w	r3, r3, #31
 80081fa:	e014      	b.n	8008226 <HAL_ADC_ConfigChannel+0x492>
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008202:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008204:	fa93 f3a3 	rbit	r3, r3
 8008208:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800820a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800820c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8008210:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008214:	2b00      	cmp	r3, #0
 8008216:	d101      	bne.n	800821c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8008218:	2320      	movs	r3, #32
 800821a:	e004      	b.n	8008226 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800821c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008220:	fab3 f383 	clz	r3, r3
 8008224:	b2db      	uxtb	r3, r3
 8008226:	429a      	cmp	r2, r3
 8008228:	d106      	bne.n	8008238 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2200      	movs	r2, #0
 8008230:	2102      	movs	r1, #2
 8008232:	4618      	mov	r0, r3
 8008234:	f7ff fa5c 	bl	80076f0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	2103      	movs	r1, #3
 800823e:	4618      	mov	r0, r3
 8008240:	f7ff f9c0 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 8008244:	4603      	mov	r3, r0
 8008246:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10a      	bne.n	8008264 <HAL_ADC_ConfigChannel+0x4d0>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	2103      	movs	r1, #3
 8008254:	4618      	mov	r0, r3
 8008256:	f7ff f9b5 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 800825a:	4603      	mov	r3, r0
 800825c:	0e9b      	lsrs	r3, r3, #26
 800825e:	f003 021f 	and.w	r2, r3, #31
 8008262:	e017      	b.n	8008294 <HAL_ADC_ConfigChannel+0x500>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	2103      	movs	r1, #3
 800826a:	4618      	mov	r0, r3
 800826c:	f7ff f9aa 	bl	80075c4 <LL_ADC_GetOffsetChannel>
 8008270:	4603      	mov	r3, r0
 8008272:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008274:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008276:	fa93 f3a3 	rbit	r3, r3
 800827a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800827c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800827e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8008280:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008282:	2b00      	cmp	r3, #0
 8008284:	d101      	bne.n	800828a <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8008286:	2320      	movs	r3, #32
 8008288:	e003      	b.n	8008292 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 800828a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800828c:	fab3 f383 	clz	r3, r3
 8008290:	b2db      	uxtb	r3, r3
 8008292:	461a      	mov	r2, r3
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800829c:	2b00      	cmp	r3, #0
 800829e:	d105      	bne.n	80082ac <HAL_ADC_ConfigChannel+0x518>
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	0e9b      	lsrs	r3, r3, #26
 80082a6:	f003 031f 	and.w	r3, r3, #31
 80082aa:	e011      	b.n	80082d0 <HAL_ADC_ConfigChannel+0x53c>
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082b4:	fa93 f3a3 	rbit	r3, r3
 80082b8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80082ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082bc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80082be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 80082c4:	2320      	movs	r3, #32
 80082c6:	e003      	b.n	80082d0 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 80082c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082ca:	fab3 f383 	clz	r3, r3
 80082ce:	b2db      	uxtb	r3, r3
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d14f      	bne.n	8008374 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2200      	movs	r2, #0
 80082da:	2103      	movs	r1, #3
 80082dc:	4618      	mov	r0, r3
 80082de:	f7ff fa07 	bl	80076f0 <LL_ADC_SetOffsetState>
 80082e2:	e047      	b.n	8008374 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	069b      	lsls	r3, r3, #26
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d107      	bne.n	8008308 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008306:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800830e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	069b      	lsls	r3, r3, #26
 8008318:	429a      	cmp	r2, r3
 800831a:	d107      	bne.n	800832c <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800832a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008332:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008336:	683b      	ldr	r3, [r7, #0]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	069b      	lsls	r3, r3, #26
 800833c:	429a      	cmp	r2, r3
 800833e:	d107      	bne.n	8008350 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800834e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008356:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	069b      	lsls	r3, r3, #26
 8008360:	429a      	cmp	r2, r3
 8008362:	d107      	bne.n	8008374 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008372:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4618      	mov	r0, r3
 800837a:	f7ff fac9 	bl	8007910 <LL_ADC_IsEnabled>
 800837e:	4603      	mov	r3, r0
 8008380:	2b00      	cmp	r3, #0
 8008382:	f040 8219 	bne.w	80087b8 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6818      	ldr	r0, [r3, #0]
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	6819      	ldr	r1, [r3, #0]
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	68db      	ldr	r3, [r3, #12]
 8008392:	461a      	mov	r2, r3
 8008394:	f7ff fa2e 	bl	80077f4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008398:	683b      	ldr	r3, [r7, #0]
 800839a:	68db      	ldr	r3, [r3, #12]
 800839c:	4aa1      	ldr	r2, [pc, #644]	@ (8008624 <HAL_ADC_ConfigChannel+0x890>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	f040 812e 	bne.w	8008600 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80083a8:	683b      	ldr	r3, [r7, #0]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d10b      	bne.n	80083cc <HAL_ADC_ConfigChannel+0x638>
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	0e9b      	lsrs	r3, r3, #26
 80083ba:	3301      	adds	r3, #1
 80083bc:	f003 031f 	and.w	r3, r3, #31
 80083c0:	2b09      	cmp	r3, #9
 80083c2:	bf94      	ite	ls
 80083c4:	2301      	movls	r3, #1
 80083c6:	2300      	movhi	r3, #0
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	e019      	b.n	8008400 <HAL_ADC_ConfigChannel+0x66c>
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80083d4:	fa93 f3a3 	rbit	r3, r3
 80083d8:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80083da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80083de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d101      	bne.n	80083e8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80083e4:	2320      	movs	r3, #32
 80083e6:	e003      	b.n	80083f0 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80083e8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083ea:	fab3 f383 	clz	r3, r3
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	3301      	adds	r3, #1
 80083f2:	f003 031f 	and.w	r3, r3, #31
 80083f6:	2b09      	cmp	r3, #9
 80083f8:	bf94      	ite	ls
 80083fa:	2301      	movls	r3, #1
 80083fc:	2300      	movhi	r3, #0
 80083fe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008400:	2b00      	cmp	r3, #0
 8008402:	d079      	beq.n	80084f8 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800840c:	2b00      	cmp	r3, #0
 800840e:	d107      	bne.n	8008420 <HAL_ADC_ConfigChannel+0x68c>
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	0e9b      	lsrs	r3, r3, #26
 8008416:	3301      	adds	r3, #1
 8008418:	069b      	lsls	r3, r3, #26
 800841a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800841e:	e015      	b.n	800844c <HAL_ADC_ConfigChannel+0x6b8>
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008428:	fa93 f3a3 	rbit	r3, r3
 800842c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800842e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008430:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8008432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008434:	2b00      	cmp	r3, #0
 8008436:	d101      	bne.n	800843c <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 8008438:	2320      	movs	r3, #32
 800843a:	e003      	b.n	8008444 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 800843c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800843e:	fab3 f383 	clz	r3, r3
 8008442:	b2db      	uxtb	r3, r3
 8008444:	3301      	adds	r3, #1
 8008446:	069b      	lsls	r3, r3, #26
 8008448:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008454:	2b00      	cmp	r3, #0
 8008456:	d109      	bne.n	800846c <HAL_ADC_ConfigChannel+0x6d8>
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	0e9b      	lsrs	r3, r3, #26
 800845e:	3301      	adds	r3, #1
 8008460:	f003 031f 	and.w	r3, r3, #31
 8008464:	2101      	movs	r1, #1
 8008466:	fa01 f303 	lsl.w	r3, r1, r3
 800846a:	e017      	b.n	800849c <HAL_ADC_ConfigChannel+0x708>
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008472:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008474:	fa93 f3a3 	rbit	r3, r3
 8008478:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800847a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800847c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800847e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008480:	2b00      	cmp	r3, #0
 8008482:	d101      	bne.n	8008488 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 8008484:	2320      	movs	r3, #32
 8008486:	e003      	b.n	8008490 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 8008488:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800848a:	fab3 f383 	clz	r3, r3
 800848e:	b2db      	uxtb	r3, r3
 8008490:	3301      	adds	r3, #1
 8008492:	f003 031f 	and.w	r3, r3, #31
 8008496:	2101      	movs	r1, #1
 8008498:	fa01 f303 	lsl.w	r3, r1, r3
 800849c:	ea42 0103 	orr.w	r1, r2, r3
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d10a      	bne.n	80084c2 <HAL_ADC_ConfigChannel+0x72e>
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	0e9b      	lsrs	r3, r3, #26
 80084b2:	3301      	adds	r3, #1
 80084b4:	f003 021f 	and.w	r2, r3, #31
 80084b8:	4613      	mov	r3, r2
 80084ba:	005b      	lsls	r3, r3, #1
 80084bc:	4413      	add	r3, r2
 80084be:	051b      	lsls	r3, r3, #20
 80084c0:	e018      	b.n	80084f4 <HAL_ADC_ConfigChannel+0x760>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ca:	fa93 f3a3 	rbit	r3, r3
 80084ce:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80084d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80084d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d101      	bne.n	80084de <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 80084da:	2320      	movs	r3, #32
 80084dc:	e003      	b.n	80084e6 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 80084de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084e0:	fab3 f383 	clz	r3, r3
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	3301      	adds	r3, #1
 80084e8:	f003 021f 	and.w	r2, r3, #31
 80084ec:	4613      	mov	r3, r2
 80084ee:	005b      	lsls	r3, r3, #1
 80084f0:	4413      	add	r3, r2
 80084f2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80084f4:	430b      	orrs	r3, r1
 80084f6:	e07e      	b.n	80085f6 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008500:	2b00      	cmp	r3, #0
 8008502:	d107      	bne.n	8008514 <HAL_ADC_ConfigChannel+0x780>
 8008504:	683b      	ldr	r3, [r7, #0]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	0e9b      	lsrs	r3, r3, #26
 800850a:	3301      	adds	r3, #1
 800850c:	069b      	lsls	r3, r3, #26
 800850e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008512:	e015      	b.n	8008540 <HAL_ADC_ConfigChannel+0x7ac>
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800851a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800851c:	fa93 f3a3 	rbit	r3, r3
 8008520:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8008522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8008526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008528:	2b00      	cmp	r3, #0
 800852a:	d101      	bne.n	8008530 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 800852c:	2320      	movs	r3, #32
 800852e:	e003      	b.n	8008538 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8008530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008532:	fab3 f383 	clz	r3, r3
 8008536:	b2db      	uxtb	r3, r3
 8008538:	3301      	adds	r3, #1
 800853a:	069b      	lsls	r3, r3, #26
 800853c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008548:	2b00      	cmp	r3, #0
 800854a:	d109      	bne.n	8008560 <HAL_ADC_ConfigChannel+0x7cc>
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	0e9b      	lsrs	r3, r3, #26
 8008552:	3301      	adds	r3, #1
 8008554:	f003 031f 	and.w	r3, r3, #31
 8008558:	2101      	movs	r1, #1
 800855a:	fa01 f303 	lsl.w	r3, r1, r3
 800855e:	e017      	b.n	8008590 <HAL_ADC_ConfigChannel+0x7fc>
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008566:	69fb      	ldr	r3, [r7, #28]
 8008568:	fa93 f3a3 	rbit	r3, r3
 800856c:	61bb      	str	r3, [r7, #24]
  return result;
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8008572:	6a3b      	ldr	r3, [r7, #32]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d101      	bne.n	800857c <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 8008578:	2320      	movs	r3, #32
 800857a:	e003      	b.n	8008584 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 800857c:	6a3b      	ldr	r3, [r7, #32]
 800857e:	fab3 f383 	clz	r3, r3
 8008582:	b2db      	uxtb	r3, r3
 8008584:	3301      	adds	r3, #1
 8008586:	f003 031f 	and.w	r3, r3, #31
 800858a:	2101      	movs	r1, #1
 800858c:	fa01 f303 	lsl.w	r3, r1, r3
 8008590:	ea42 0103 	orr.w	r1, r2, r3
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800859c:	2b00      	cmp	r3, #0
 800859e:	d10d      	bne.n	80085bc <HAL_ADC_ConfigChannel+0x828>
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	0e9b      	lsrs	r3, r3, #26
 80085a6:	3301      	adds	r3, #1
 80085a8:	f003 021f 	and.w	r2, r3, #31
 80085ac:	4613      	mov	r3, r2
 80085ae:	005b      	lsls	r3, r3, #1
 80085b0:	4413      	add	r3, r2
 80085b2:	3b1e      	subs	r3, #30
 80085b4:	051b      	lsls	r3, r3, #20
 80085b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80085ba:	e01b      	b.n	80085f4 <HAL_ADC_ConfigChannel+0x860>
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	fa93 f3a3 	rbit	r3, r3
 80085c8:	60fb      	str	r3, [r7, #12]
  return result;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d101      	bne.n	80085d8 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 80085d4:	2320      	movs	r3, #32
 80085d6:	e003      	b.n	80085e0 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 80085d8:	697b      	ldr	r3, [r7, #20]
 80085da:	fab3 f383 	clz	r3, r3
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	3301      	adds	r3, #1
 80085e2:	f003 021f 	and.w	r2, r3, #31
 80085e6:	4613      	mov	r3, r2
 80085e8:	005b      	lsls	r3, r3, #1
 80085ea:	4413      	add	r3, r2
 80085ec:	3b1e      	subs	r3, #30
 80085ee:	051b      	lsls	r3, r3, #20
 80085f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80085f4:	430b      	orrs	r3, r1
 80085f6:	683a      	ldr	r2, [r7, #0]
 80085f8:	6892      	ldr	r2, [r2, #8]
 80085fa:	4619      	mov	r1, r3
 80085fc:	f7ff f8ce 	bl	800779c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	f280 80d7 	bge.w	80087b8 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	4a06      	ldr	r2, [pc, #24]	@ (8008628 <HAL_ADC_ConfigChannel+0x894>)
 8008610:	4293      	cmp	r3, r2
 8008612:	d004      	beq.n	800861e <HAL_ADC_ConfigChannel+0x88a>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	4a04      	ldr	r2, [pc, #16]	@ (800862c <HAL_ADC_ConfigChannel+0x898>)
 800861a:	4293      	cmp	r3, r2
 800861c:	d10a      	bne.n	8008634 <HAL_ADC_ConfigChannel+0x8a0>
 800861e:	4b04      	ldr	r3, [pc, #16]	@ (8008630 <HAL_ADC_ConfigChannel+0x89c>)
 8008620:	e009      	b.n	8008636 <HAL_ADC_ConfigChannel+0x8a2>
 8008622:	bf00      	nop
 8008624:	47ff0000 	.word	0x47ff0000
 8008628:	40022000 	.word	0x40022000
 800862c:	40022100 	.word	0x40022100
 8008630:	40022300 	.word	0x40022300
 8008634:	4b65      	ldr	r3, [pc, #404]	@ (80087cc <HAL_ADC_ConfigChannel+0xa38>)
 8008636:	4618      	mov	r0, r3
 8008638:	f7fe ff84 	bl	8007544 <LL_ADC_GetCommonPathInternalCh>
 800863c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a62      	ldr	r2, [pc, #392]	@ (80087d0 <HAL_ADC_ConfigChannel+0xa3c>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d004      	beq.n	8008654 <HAL_ADC_ConfigChannel+0x8c0>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a61      	ldr	r2, [pc, #388]	@ (80087d4 <HAL_ADC_ConfigChannel+0xa40>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d10e      	bne.n	8008672 <HAL_ADC_ConfigChannel+0x8de>
 8008654:	485e      	ldr	r0, [pc, #376]	@ (80087d0 <HAL_ADC_ConfigChannel+0xa3c>)
 8008656:	f7ff f95b 	bl	8007910 <LL_ADC_IsEnabled>
 800865a:	4604      	mov	r4, r0
 800865c:	485d      	ldr	r0, [pc, #372]	@ (80087d4 <HAL_ADC_ConfigChannel+0xa40>)
 800865e:	f7ff f957 	bl	8007910 <LL_ADC_IsEnabled>
 8008662:	4603      	mov	r3, r0
 8008664:	4323      	orrs	r3, r4
 8008666:	2b00      	cmp	r3, #0
 8008668:	bf0c      	ite	eq
 800866a:	2301      	moveq	r3, #1
 800866c:	2300      	movne	r3, #0
 800866e:	b2db      	uxtb	r3, r3
 8008670:	e008      	b.n	8008684 <HAL_ADC_ConfigChannel+0x8f0>
 8008672:	4859      	ldr	r0, [pc, #356]	@ (80087d8 <HAL_ADC_ConfigChannel+0xa44>)
 8008674:	f7ff f94c 	bl	8007910 <LL_ADC_IsEnabled>
 8008678:	4603      	mov	r3, r0
 800867a:	2b00      	cmp	r3, #0
 800867c:	bf0c      	ite	eq
 800867e:	2301      	moveq	r3, #1
 8008680:	2300      	movne	r3, #0
 8008682:	b2db      	uxtb	r3, r3
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 8084 	beq.w	8008792 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a53      	ldr	r2, [pc, #332]	@ (80087dc <HAL_ADC_ConfigChannel+0xa48>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d132      	bne.n	80086fa <HAL_ADC_ConfigChannel+0x966>
 8008694:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008698:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800869c:	2b00      	cmp	r3, #0
 800869e:	d12c      	bne.n	80086fa <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4a4c      	ldr	r2, [pc, #304]	@ (80087d8 <HAL_ADC_ConfigChannel+0xa44>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	f040 8086 	bne.w	80087b8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a47      	ldr	r2, [pc, #284]	@ (80087d0 <HAL_ADC_ConfigChannel+0xa3c>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d004      	beq.n	80086c0 <HAL_ADC_ConfigChannel+0x92c>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a46      	ldr	r2, [pc, #280]	@ (80087d4 <HAL_ADC_ConfigChannel+0xa40>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d101      	bne.n	80086c4 <HAL_ADC_ConfigChannel+0x930>
 80086c0:	4a47      	ldr	r2, [pc, #284]	@ (80087e0 <HAL_ADC_ConfigChannel+0xa4c>)
 80086c2:	e000      	b.n	80086c6 <HAL_ADC_ConfigChannel+0x932>
 80086c4:	4a41      	ldr	r2, [pc, #260]	@ (80087cc <HAL_ADC_ConfigChannel+0xa38>)
 80086c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80086ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80086ce:	4619      	mov	r1, r3
 80086d0:	4610      	mov	r0, r2
 80086d2:	f7fe ff24 	bl	800751e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80086d6:	4b43      	ldr	r3, [pc, #268]	@ (80087e4 <HAL_ADC_ConfigChannel+0xa50>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	099b      	lsrs	r3, r3, #6
 80086dc:	4a42      	ldr	r2, [pc, #264]	@ (80087e8 <HAL_ADC_ConfigChannel+0xa54>)
 80086de:	fba2 2303 	umull	r2, r3, r2, r3
 80086e2:	099b      	lsrs	r3, r3, #6
 80086e4:	3301      	adds	r3, #1
 80086e6:	005b      	lsls	r3, r3, #1
 80086e8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80086ea:	e002      	b.n	80086f2 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	3b01      	subs	r3, #1
 80086f0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d1f9      	bne.n	80086ec <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80086f8:	e05e      	b.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a3b      	ldr	r2, [pc, #236]	@ (80087ec <HAL_ADC_ConfigChannel+0xa58>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d120      	bne.n	8008746 <HAL_ADC_ConfigChannel+0x9b2>
 8008704:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008708:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d11a      	bne.n	8008746 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4a30      	ldr	r2, [pc, #192]	@ (80087d8 <HAL_ADC_ConfigChannel+0xa44>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d14e      	bne.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4a2c      	ldr	r2, [pc, #176]	@ (80087d0 <HAL_ADC_ConfigChannel+0xa3c>)
 8008720:	4293      	cmp	r3, r2
 8008722:	d004      	beq.n	800872e <HAL_ADC_ConfigChannel+0x99a>
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	4a2a      	ldr	r2, [pc, #168]	@ (80087d4 <HAL_ADC_ConfigChannel+0xa40>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d101      	bne.n	8008732 <HAL_ADC_ConfigChannel+0x99e>
 800872e:	4a2c      	ldr	r2, [pc, #176]	@ (80087e0 <HAL_ADC_ConfigChannel+0xa4c>)
 8008730:	e000      	b.n	8008734 <HAL_ADC_ConfigChannel+0x9a0>
 8008732:	4a26      	ldr	r2, [pc, #152]	@ (80087cc <HAL_ADC_ConfigChannel+0xa38>)
 8008734:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008738:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800873c:	4619      	mov	r1, r3
 800873e:	4610      	mov	r0, r2
 8008740:	f7fe feed 	bl	800751e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008744:	e038      	b.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	4a29      	ldr	r2, [pc, #164]	@ (80087f0 <HAL_ADC_ConfigChannel+0xa5c>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d133      	bne.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
 8008750:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008754:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d12d      	bne.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	4a1d      	ldr	r2, [pc, #116]	@ (80087d8 <HAL_ADC_ConfigChannel+0xa44>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d128      	bne.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	4a19      	ldr	r2, [pc, #100]	@ (80087d0 <HAL_ADC_ConfigChannel+0xa3c>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d004      	beq.n	800877a <HAL_ADC_ConfigChannel+0x9e6>
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a17      	ldr	r2, [pc, #92]	@ (80087d4 <HAL_ADC_ConfigChannel+0xa40>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d101      	bne.n	800877e <HAL_ADC_ConfigChannel+0x9ea>
 800877a:	4a19      	ldr	r2, [pc, #100]	@ (80087e0 <HAL_ADC_ConfigChannel+0xa4c>)
 800877c:	e000      	b.n	8008780 <HAL_ADC_ConfigChannel+0x9ec>
 800877e:	4a13      	ldr	r2, [pc, #76]	@ (80087cc <HAL_ADC_ConfigChannel+0xa38>)
 8008780:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008784:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008788:	4619      	mov	r1, r3
 800878a:	4610      	mov	r0, r2
 800878c:	f7fe fec7 	bl	800751e <LL_ADC_SetCommonPathInternalCh>
 8008790:	e012      	b.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008796:	f043 0220 	orr.w	r2, r3, #32
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800879e:	2301      	movs	r3, #1
 80087a0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80087a4:	e008      	b.n	80087b8 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087aa:	f043 0220 	orr.w	r2, r3, #32
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80087b2:	2301      	movs	r3, #1
 80087b4:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80087c0:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	37e4      	adds	r7, #228	@ 0xe4
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd90      	pop	{r4, r7, pc}
 80087cc:	58026300 	.word	0x58026300
 80087d0:	40022000 	.word	0x40022000
 80087d4:	40022100 	.word	0x40022100
 80087d8:	58026000 	.word	0x58026000
 80087dc:	c7520000 	.word	0xc7520000
 80087e0:	40022300 	.word	0x40022300
 80087e4:	24000000 	.word	0x24000000
 80087e8:	053e2d63 	.word	0x053e2d63
 80087ec:	c3210000 	.word	0xc3210000
 80087f0:	cb840000 	.word	0xcb840000

080087f4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b084      	sub	sp, #16
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a6c      	ldr	r2, [pc, #432]	@ (80089b4 <ADC_ConfigureBoostMode+0x1c0>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d004      	beq.n	8008810 <ADC_ConfigureBoostMode+0x1c>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a6b      	ldr	r2, [pc, #428]	@ (80089b8 <ADC_ConfigureBoostMode+0x1c4>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d109      	bne.n	8008824 <ADC_ConfigureBoostMode+0x30>
 8008810:	4b6a      	ldr	r3, [pc, #424]	@ (80089bc <ADC_ConfigureBoostMode+0x1c8>)
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008818:	2b00      	cmp	r3, #0
 800881a:	bf14      	ite	ne
 800881c:	2301      	movne	r3, #1
 800881e:	2300      	moveq	r3, #0
 8008820:	b2db      	uxtb	r3, r3
 8008822:	e008      	b.n	8008836 <ADC_ConfigureBoostMode+0x42>
 8008824:	4b66      	ldr	r3, [pc, #408]	@ (80089c0 <ADC_ConfigureBoostMode+0x1cc>)
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800882c:	2b00      	cmp	r3, #0
 800882e:	bf14      	ite	ne
 8008830:	2301      	movne	r3, #1
 8008832:	2300      	moveq	r3, #0
 8008834:	b2db      	uxtb	r3, r3
 8008836:	2b00      	cmp	r3, #0
 8008838:	d01c      	beq.n	8008874 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800883a:	f005 fbff 	bl	800e03c <HAL_RCC_GetHCLKFreq>
 800883e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	685b      	ldr	r3, [r3, #4]
 8008844:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008848:	d010      	beq.n	800886c <ADC_ConfigureBoostMode+0x78>
 800884a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800884e:	d873      	bhi.n	8008938 <ADC_ConfigureBoostMode+0x144>
 8008850:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008854:	d002      	beq.n	800885c <ADC_ConfigureBoostMode+0x68>
 8008856:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800885a:	d16d      	bne.n	8008938 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	685b      	ldr	r3, [r3, #4]
 8008860:	0c1b      	lsrs	r3, r3, #16
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	fbb2 f3f3 	udiv	r3, r2, r3
 8008868:	60fb      	str	r3, [r7, #12]
        break;
 800886a:	e068      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	089b      	lsrs	r3, r3, #2
 8008870:	60fb      	str	r3, [r7, #12]
        break;
 8008872:	e064      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8008874:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008878:	f04f 0100 	mov.w	r1, #0
 800887c:	f006 fdda 	bl	800f434 <HAL_RCCEx_GetPeriphCLKFreq>
 8008880:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800888a:	d051      	beq.n	8008930 <ADC_ConfigureBoostMode+0x13c>
 800888c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8008890:	d854      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 8008892:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8008896:	d047      	beq.n	8008928 <ADC_ConfigureBoostMode+0x134>
 8008898:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800889c:	d84e      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 800889e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80088a2:	d03d      	beq.n	8008920 <ADC_ConfigureBoostMode+0x12c>
 80088a4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80088a8:	d848      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088ae:	d033      	beq.n	8008918 <ADC_ConfigureBoostMode+0x124>
 80088b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80088b4:	d842      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088b6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80088ba:	d029      	beq.n	8008910 <ADC_ConfigureBoostMode+0x11c>
 80088bc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80088c0:	d83c      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088c2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80088c6:	d01a      	beq.n	80088fe <ADC_ConfigureBoostMode+0x10a>
 80088c8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80088cc:	d836      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088ce:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80088d2:	d014      	beq.n	80088fe <ADC_ConfigureBoostMode+0x10a>
 80088d4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80088d8:	d830      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088de:	d00e      	beq.n	80088fe <ADC_ConfigureBoostMode+0x10a>
 80088e0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088e4:	d82a      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088e6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80088ea:	d008      	beq.n	80088fe <ADC_ConfigureBoostMode+0x10a>
 80088ec:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80088f0:	d824      	bhi.n	800893c <ADC_ConfigureBoostMode+0x148>
 80088f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80088f6:	d002      	beq.n	80088fe <ADC_ConfigureBoostMode+0x10a>
 80088f8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80088fc:	d11e      	bne.n	800893c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	685b      	ldr	r3, [r3, #4]
 8008902:	0c9b      	lsrs	r3, r3, #18
 8008904:	005b      	lsls	r3, r3, #1
 8008906:	68fa      	ldr	r2, [r7, #12]
 8008908:	fbb2 f3f3 	udiv	r3, r2, r3
 800890c:	60fb      	str	r3, [r7, #12]
        break;
 800890e:	e016      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	091b      	lsrs	r3, r3, #4
 8008914:	60fb      	str	r3, [r7, #12]
        break;
 8008916:	e012      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	095b      	lsrs	r3, r3, #5
 800891c:	60fb      	str	r3, [r7, #12]
        break;
 800891e:	e00e      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	099b      	lsrs	r3, r3, #6
 8008924:	60fb      	str	r3, [r7, #12]
        break;
 8008926:	e00a      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	09db      	lsrs	r3, r3, #7
 800892c:	60fb      	str	r3, [r7, #12]
        break;
 800892e:	e006      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	0a1b      	lsrs	r3, r3, #8
 8008934:	60fb      	str	r3, [r7, #12]
        break;
 8008936:	e002      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
        break;
 8008938:	bf00      	nop
 800893a:	e000      	b.n	800893e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800893c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	085b      	lsrs	r3, r3, #1
 8008942:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	4a1f      	ldr	r2, [pc, #124]	@ (80089c4 <ADC_ConfigureBoostMode+0x1d0>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d808      	bhi.n	800895e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	689a      	ldr	r2, [r3, #8]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800895a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800895c:	e025      	b.n	80089aa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4a19      	ldr	r2, [pc, #100]	@ (80089c8 <ADC_ConfigureBoostMode+0x1d4>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d80a      	bhi.n	800897c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008978:	609a      	str	r2, [r3, #8]
}
 800897a:	e016      	b.n	80089aa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	4a13      	ldr	r2, [pc, #76]	@ (80089cc <ADC_ConfigureBoostMode+0x1d8>)
 8008980:	4293      	cmp	r3, r2
 8008982:	d80a      	bhi.n	800899a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008996:	609a      	str	r2, [r3, #8]
}
 8008998:	e007      	b.n	80089aa <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	689a      	ldr	r2, [r3, #8]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80089a8:	609a      	str	r2, [r3, #8]
}
 80089aa:	bf00      	nop
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}
 80089b2:	bf00      	nop
 80089b4:	40022000 	.word	0x40022000
 80089b8:	40022100 	.word	0x40022100
 80089bc:	40022300 	.word	0x40022300
 80089c0:	58026300 	.word	0x58026300
 80089c4:	005f5e10 	.word	0x005f5e10
 80089c8:	00bebc20 	.word	0x00bebc20
 80089cc:	017d7840 	.word	0x017d7840

080089d0 <LL_ADC_IsEnabled>:
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	f003 0301 	and.w	r3, r3, #1
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d101      	bne.n	80089e8 <LL_ADC_IsEnabled+0x18>
 80089e4:	2301      	movs	r3, #1
 80089e6:	e000      	b.n	80089ea <LL_ADC_IsEnabled+0x1a>
 80089e8:	2300      	movs	r3, #0
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr

080089f6 <LL_ADC_REG_IsConversionOngoing>:
{
 80089f6:	b480      	push	{r7}
 80089f8:	b083      	sub	sp, #12
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	f003 0304 	and.w	r3, r3, #4
 8008a06:	2b04      	cmp	r3, #4
 8008a08:	d101      	bne.n	8008a0e <LL_ADC_REG_IsConversionOngoing+0x18>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e000      	b.n	8008a10 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008a0e:	2300      	movs	r3, #0
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	370c      	adds	r7, #12
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8008a1c:	b590      	push	{r4, r7, lr}
 8008a1e:	b0a3      	sub	sp, #140	@ 0x8c
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d101      	bne.n	8008a3a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008a36:	2302      	movs	r3, #2
 8008a38:	e0c1      	b.n	8008bbe <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008a42:	2300      	movs	r3, #0
 8008a44:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008a46:	2300      	movs	r3, #0
 8008a48:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a5e      	ldr	r2, [pc, #376]	@ (8008bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d102      	bne.n	8008a5a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008a54:	4b5d      	ldr	r3, [pc, #372]	@ (8008bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a56:	60fb      	str	r3, [r7, #12]
 8008a58:	e001      	b.n	8008a5e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d10b      	bne.n	8008a7c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a68:	f043 0220 	orr.w	r2, r3, #32
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e0a0      	b.n	8008bbe <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7ff ffb9 	bl	80089f6 <LL_ADC_REG_IsConversionOngoing>
 8008a84:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7ff ffb2 	bl	80089f6 <LL_ADC_REG_IsConversionOngoing>
 8008a92:	4603      	mov	r3, r0
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f040 8081 	bne.w	8008b9c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8008a9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d17c      	bne.n	8008b9c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a48      	ldr	r2, [pc, #288]	@ (8008bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d004      	beq.n	8008ab6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a46      	ldr	r2, [pc, #280]	@ (8008bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d101      	bne.n	8008aba <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8008ab6:	4b46      	ldr	r3, [pc, #280]	@ (8008bd0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8008ab8:	e000      	b.n	8008abc <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8008aba:	4b46      	ldr	r3, [pc, #280]	@ (8008bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8008abc:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d039      	beq.n	8008b3a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8008ac6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ac8:	689b      	ldr	r3, [r3, #8]
 8008aca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	685b      	ldr	r3, [r3, #4]
 8008ad2:	431a      	orrs	r2, r3
 8008ad4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ad6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a3a      	ldr	r2, [pc, #232]	@ (8008bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d004      	beq.n	8008aec <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a39      	ldr	r2, [pc, #228]	@ (8008bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d10e      	bne.n	8008b0a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8008aec:	4836      	ldr	r0, [pc, #216]	@ (8008bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008aee:	f7ff ff6f 	bl	80089d0 <LL_ADC_IsEnabled>
 8008af2:	4604      	mov	r4, r0
 8008af4:	4835      	ldr	r0, [pc, #212]	@ (8008bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008af6:	f7ff ff6b 	bl	80089d0 <LL_ADC_IsEnabled>
 8008afa:	4603      	mov	r3, r0
 8008afc:	4323      	orrs	r3, r4
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	bf0c      	ite	eq
 8008b02:	2301      	moveq	r3, #1
 8008b04:	2300      	movne	r3, #0
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	e008      	b.n	8008b1c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8008b0a:	4833      	ldr	r0, [pc, #204]	@ (8008bd8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008b0c:	f7ff ff60 	bl	80089d0 <LL_ADC_IsEnabled>
 8008b10:	4603      	mov	r3, r0
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	bf0c      	ite	eq
 8008b16:	2301      	moveq	r3, #1
 8008b18:	2300      	movne	r3, #0
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d047      	beq.n	8008bb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008b20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b22:	689a      	ldr	r2, [r3, #8]
 8008b24:	4b2d      	ldr	r3, [pc, #180]	@ (8008bdc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008b26:	4013      	ands	r3, r2
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	6811      	ldr	r1, [r2, #0]
 8008b2c:	683a      	ldr	r2, [r7, #0]
 8008b2e:	6892      	ldr	r2, [r2, #8]
 8008b30:	430a      	orrs	r2, r1
 8008b32:	431a      	orrs	r2, r3
 8008b34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b36:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008b38:	e03a      	b.n	8008bb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8008b3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008b42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b44:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a1f      	ldr	r2, [pc, #124]	@ (8008bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d004      	beq.n	8008b5a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a1d      	ldr	r2, [pc, #116]	@ (8008bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d10e      	bne.n	8008b78 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8008b5a:	481b      	ldr	r0, [pc, #108]	@ (8008bc8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008b5c:	f7ff ff38 	bl	80089d0 <LL_ADC_IsEnabled>
 8008b60:	4604      	mov	r4, r0
 8008b62:	481a      	ldr	r0, [pc, #104]	@ (8008bcc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008b64:	f7ff ff34 	bl	80089d0 <LL_ADC_IsEnabled>
 8008b68:	4603      	mov	r3, r0
 8008b6a:	4323      	orrs	r3, r4
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	bf0c      	ite	eq
 8008b70:	2301      	moveq	r3, #1
 8008b72:	2300      	movne	r3, #0
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	e008      	b.n	8008b8a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8008b78:	4817      	ldr	r0, [pc, #92]	@ (8008bd8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008b7a:	f7ff ff29 	bl	80089d0 <LL_ADC_IsEnabled>
 8008b7e:	4603      	mov	r3, r0
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	bf0c      	ite	eq
 8008b84:	2301      	moveq	r3, #1
 8008b86:	2300      	movne	r3, #0
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d010      	beq.n	8008bb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008b8e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008b90:	689a      	ldr	r2, [r3, #8]
 8008b92:	4b12      	ldr	r3, [pc, #72]	@ (8008bdc <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008b94:	4013      	ands	r3, r2
 8008b96:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008b98:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008b9a:	e009      	b.n	8008bb0 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008ba0:	f043 0220 	orr.w	r2, r3, #32
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8008bae:	e000      	b.n	8008bb2 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008bb0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8008bba:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	378c      	adds	r7, #140	@ 0x8c
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd90      	pop	{r4, r7, pc}
 8008bc6:	bf00      	nop
 8008bc8:	40022000 	.word	0x40022000
 8008bcc:	40022100 	.word	0x40022100
 8008bd0:	40022300 	.word	0x40022300
 8008bd4:	58026300 	.word	0x58026300
 8008bd8:	58026000 	.word	0x58026000
 8008bdc:	fffff0e0 	.word	0xfffff0e0

08008be0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b085      	sub	sp, #20
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f003 0307 	and.w	r3, r3, #7
 8008bee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8008c20 <__NVIC_SetPriorityGrouping+0x40>)
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008bf6:	68ba      	ldr	r2, [r7, #8]
 8008bf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008c08:	4b06      	ldr	r3, [pc, #24]	@ (8008c24 <__NVIC_SetPriorityGrouping+0x44>)
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008c0e:	4a04      	ldr	r2, [pc, #16]	@ (8008c20 <__NVIC_SetPriorityGrouping+0x40>)
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	60d3      	str	r3, [r2, #12]
}
 8008c14:	bf00      	nop
 8008c16:	3714      	adds	r7, #20
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr
 8008c20:	e000ed00 	.word	0xe000ed00
 8008c24:	05fa0000 	.word	0x05fa0000

08008c28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008c2c:	4b04      	ldr	r3, [pc, #16]	@ (8008c40 <__NVIC_GetPriorityGrouping+0x18>)
 8008c2e:	68db      	ldr	r3, [r3, #12]
 8008c30:	0a1b      	lsrs	r3, r3, #8
 8008c32:	f003 0307 	and.w	r3, r3, #7
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr
 8008c40:	e000ed00 	.word	0xe000ed00

08008c44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008c44:	b480      	push	{r7}
 8008c46:	b083      	sub	sp, #12
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008c4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	db0b      	blt.n	8008c6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008c56:	88fb      	ldrh	r3, [r7, #6]
 8008c58:	f003 021f 	and.w	r2, r3, #31
 8008c5c:	4907      	ldr	r1, [pc, #28]	@ (8008c7c <__NVIC_EnableIRQ+0x38>)
 8008c5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c62:	095b      	lsrs	r3, r3, #5
 8008c64:	2001      	movs	r0, #1
 8008c66:	fa00 f202 	lsl.w	r2, r0, r2
 8008c6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008c6e:	bf00      	nop
 8008c70:	370c      	adds	r7, #12
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	e000e100 	.word	0xe000e100

08008c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008c80:	b480      	push	{r7}
 8008c82:	b083      	sub	sp, #12
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	4603      	mov	r3, r0
 8008c88:	6039      	str	r1, [r7, #0]
 8008c8a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008c8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	db0a      	blt.n	8008caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	b2da      	uxtb	r2, r3
 8008c98:	490c      	ldr	r1, [pc, #48]	@ (8008ccc <__NVIC_SetPriority+0x4c>)
 8008c9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c9e:	0112      	lsls	r2, r2, #4
 8008ca0:	b2d2      	uxtb	r2, r2
 8008ca2:	440b      	add	r3, r1
 8008ca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008ca8:	e00a      	b.n	8008cc0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008caa:	683b      	ldr	r3, [r7, #0]
 8008cac:	b2da      	uxtb	r2, r3
 8008cae:	4908      	ldr	r1, [pc, #32]	@ (8008cd0 <__NVIC_SetPriority+0x50>)
 8008cb0:	88fb      	ldrh	r3, [r7, #6]
 8008cb2:	f003 030f 	and.w	r3, r3, #15
 8008cb6:	3b04      	subs	r3, #4
 8008cb8:	0112      	lsls	r2, r2, #4
 8008cba:	b2d2      	uxtb	r2, r2
 8008cbc:	440b      	add	r3, r1
 8008cbe:	761a      	strb	r2, [r3, #24]
}
 8008cc0:	bf00      	nop
 8008cc2:	370c      	adds	r7, #12
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr
 8008ccc:	e000e100 	.word	0xe000e100
 8008cd0:	e000ed00 	.word	0xe000ed00

08008cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b089      	sub	sp, #36	@ 0x24
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	60b9      	str	r1, [r7, #8]
 8008cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f003 0307 	and.w	r3, r3, #7
 8008ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	f1c3 0307 	rsb	r3, r3, #7
 8008cee:	2b04      	cmp	r3, #4
 8008cf0:	bf28      	it	cs
 8008cf2:	2304      	movcs	r3, #4
 8008cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	3304      	adds	r3, #4
 8008cfa:	2b06      	cmp	r3, #6
 8008cfc:	d902      	bls.n	8008d04 <NVIC_EncodePriority+0x30>
 8008cfe:	69fb      	ldr	r3, [r7, #28]
 8008d00:	3b03      	subs	r3, #3
 8008d02:	e000      	b.n	8008d06 <NVIC_EncodePriority+0x32>
 8008d04:	2300      	movs	r3, #0
 8008d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d08:	f04f 32ff 	mov.w	r2, #4294967295
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008d12:	43da      	mvns	r2, r3
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	401a      	ands	r2, r3
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	fa01 f303 	lsl.w	r3, r1, r3
 8008d26:	43d9      	mvns	r1, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008d2c:	4313      	orrs	r3, r2
         );
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3724      	adds	r7, #36	@ 0x24
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr
	...

08008d3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b082      	sub	sp, #8
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	3b01      	subs	r3, #1
 8008d48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d4c:	d301      	bcc.n	8008d52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008d4e:	2301      	movs	r3, #1
 8008d50:	e00f      	b.n	8008d72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008d52:	4a0a      	ldr	r2, [pc, #40]	@ (8008d7c <SysTick_Config+0x40>)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	3b01      	subs	r3, #1
 8008d58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008d5a:	210f      	movs	r1, #15
 8008d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d60:	f7ff ff8e 	bl	8008c80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008d64:	4b05      	ldr	r3, [pc, #20]	@ (8008d7c <SysTick_Config+0x40>)
 8008d66:	2200      	movs	r2, #0
 8008d68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008d6a:	4b04      	ldr	r3, [pc, #16]	@ (8008d7c <SysTick_Config+0x40>)
 8008d6c:	2207      	movs	r2, #7
 8008d6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008d70:	2300      	movs	r3, #0
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3708      	adds	r7, #8
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	e000e010 	.word	0xe000e010

08008d80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f7ff ff29 	bl	8008be0 <__NVIC_SetPriorityGrouping>
}
 8008d8e:	bf00      	nop
 8008d90:	3708      	adds	r7, #8
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b086      	sub	sp, #24
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	60b9      	str	r1, [r7, #8]
 8008da0:	607a      	str	r2, [r7, #4]
 8008da2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008da4:	f7ff ff40 	bl	8008c28 <__NVIC_GetPriorityGrouping>
 8008da8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008daa:	687a      	ldr	r2, [r7, #4]
 8008dac:	68b9      	ldr	r1, [r7, #8]
 8008dae:	6978      	ldr	r0, [r7, #20]
 8008db0:	f7ff ff90 	bl	8008cd4 <NVIC_EncodePriority>
 8008db4:	4602      	mov	r2, r0
 8008db6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008dba:	4611      	mov	r1, r2
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7ff ff5f 	bl	8008c80 <__NVIC_SetPriority>
}
 8008dc2:	bf00      	nop
 8008dc4:	3718      	adds	r7, #24
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b082      	sub	sp, #8
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008dd4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7ff ff33 	bl	8008c44 <__NVIC_EnableIRQ>
}
 8008dde:	bf00      	nop
 8008de0:	3708      	adds	r7, #8
 8008de2:	46bd      	mov	sp, r7
 8008de4:	bd80      	pop	{r7, pc}

08008de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008de6:	b580      	push	{r7, lr}
 8008de8:	b082      	sub	sp, #8
 8008dea:	af00      	add	r7, sp, #0
 8008dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	f7ff ffa4 	bl	8008d3c <SysTick_Config>
 8008df4:	4603      	mov	r3, r0
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3708      	adds	r7, #8
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
	...

08008e00 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8008e00:	b480      	push	{r7}
 8008e02:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8008e04:	f3bf 8f5f 	dmb	sy
}
 8008e08:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8008e0a:	4b07      	ldr	r3, [pc, #28]	@ (8008e28 <HAL_MPU_Disable+0x28>)
 8008e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0e:	4a06      	ldr	r2, [pc, #24]	@ (8008e28 <HAL_MPU_Disable+0x28>)
 8008e10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e14:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8008e16:	4b05      	ldr	r3, [pc, #20]	@ (8008e2c <HAL_MPU_Disable+0x2c>)
 8008e18:	2200      	movs	r2, #0
 8008e1a:	605a      	str	r2, [r3, #4]
}
 8008e1c:	bf00      	nop
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	e000ed00 	.word	0xe000ed00
 8008e2c:	e000ed90 	.word	0xe000ed90

08008e30 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b083      	sub	sp, #12
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8008e38:	4a0b      	ldr	r2, [pc, #44]	@ (8008e68 <HAL_MPU_Enable+0x38>)
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f043 0301 	orr.w	r3, r3, #1
 8008e40:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8008e42:	4b0a      	ldr	r3, [pc, #40]	@ (8008e6c <HAL_MPU_Enable+0x3c>)
 8008e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e46:	4a09      	ldr	r2, [pc, #36]	@ (8008e6c <HAL_MPU_Enable+0x3c>)
 8008e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e4c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8008e4e:	f3bf 8f4f 	dsb	sy
}
 8008e52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008e54:	f3bf 8f6f 	isb	sy
}
 8008e58:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008e5a:	bf00      	nop
 8008e5c:	370c      	adds	r7, #12
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	e000ed90 	.word	0xe000ed90
 8008e6c:	e000ed00 	.word	0xe000ed00

08008e70 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	785a      	ldrb	r2, [r3, #1]
 8008e7c:	4b1b      	ldr	r3, [pc, #108]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e7e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8008e80:	4b1a      	ldr	r3, [pc, #104]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e82:	691b      	ldr	r3, [r3, #16]
 8008e84:	4a19      	ldr	r2, [pc, #100]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e86:	f023 0301 	bic.w	r3, r3, #1
 8008e8a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008e8c:	4a17      	ldr	r2, [pc, #92]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	7b1b      	ldrb	r3, [r3, #12]
 8008e98:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	7adb      	ldrb	r3, [r3, #11]
 8008e9e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008ea0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	7a9b      	ldrb	r3, [r3, #10]
 8008ea6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008ea8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	7b5b      	ldrb	r3, [r3, #13]
 8008eae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008eb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	7b9b      	ldrb	r3, [r3, #14]
 8008eb6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008eb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	7bdb      	ldrb	r3, [r3, #15]
 8008ebe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008ec0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	7a5b      	ldrb	r3, [r3, #9]
 8008ec6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008ec8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	7a1b      	ldrb	r3, [r3, #8]
 8008ece:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008ed0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8008ed2:	687a      	ldr	r2, [r7, #4]
 8008ed4:	7812      	ldrb	r2, [r2, #0]
 8008ed6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008ed8:	4a04      	ldr	r2, [pc, #16]	@ (8008eec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008eda:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008edc:	6113      	str	r3, [r2, #16]
}
 8008ede:	bf00      	nop
 8008ee0:	370c      	adds	r7, #12
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee8:	4770      	bx	lr
 8008eea:	bf00      	nop
 8008eec:	e000ed90 	.word	0xe000ed90

08008ef0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d101      	bne.n	8008f02 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e014      	b.n	8008f2c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	791b      	ldrb	r3, [r3, #4]
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d105      	bne.n	8008f18 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7f9 faa0 	bl	8002458 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2202      	movs	r2, #2
 8008f1c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2200      	movs	r2, #0
 8008f22:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3708      	adds	r7, #8
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b086      	sub	sp, #24
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	60f8      	str	r0, [r7, #12]
 8008f3c:	60b9      	str	r1, [r7, #8]
 8008f3e:	607a      	str	r2, [r7, #4]
 8008f40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e0a2      	b.n	8009092 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	795b      	ldrb	r3, [r3, #5]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	d101      	bne.n	8008f58 <HAL_DAC_Start_DMA+0x24>
 8008f54:	2302      	movs	r3, #2
 8008f56:	e09c      	b.n	8009092 <HAL_DAC_Start_DMA+0x15e>
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2202      	movs	r2, #2
 8008f62:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8008f64:	68bb      	ldr	r3, [r7, #8]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d129      	bne.n	8008fbe <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	4a4b      	ldr	r2, [pc, #300]	@ (800909c <HAL_DAC_Start_DMA+0x168>)
 8008f70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	689b      	ldr	r3, [r3, #8]
 8008f76:	4a4a      	ldr	r2, [pc, #296]	@ (80090a0 <HAL_DAC_Start_DMA+0x16c>)
 8008f78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	689b      	ldr	r3, [r3, #8]
 8008f7e:	4a49      	ldr	r2, [pc, #292]	@ (80090a4 <HAL_DAC_Start_DMA+0x170>)
 8008f80:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008f90:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8008f92:	6a3b      	ldr	r3, [r7, #32]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d003      	beq.n	8008fa0 <HAL_DAC_Start_DMA+0x6c>
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	2b04      	cmp	r3, #4
 8008f9c:	d005      	beq.n	8008faa <HAL_DAC_Start_DMA+0x76>
 8008f9e:	e009      	b.n	8008fb4 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	3308      	adds	r3, #8
 8008fa6:	613b      	str	r3, [r7, #16]
        break;
 8008fa8:	e033      	b.n	8009012 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	330c      	adds	r3, #12
 8008fb0:	613b      	str	r3, [r7, #16]
        break;
 8008fb2:	e02e      	b.n	8009012 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3310      	adds	r3, #16
 8008fba:	613b      	str	r3, [r7, #16]
        break;
 8008fbc:	e029      	b.n	8009012 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	4a39      	ldr	r2, [pc, #228]	@ (80090a8 <HAL_DAC_Start_DMA+0x174>)
 8008fc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	68db      	ldr	r3, [r3, #12]
 8008fca:	4a38      	ldr	r2, [pc, #224]	@ (80090ac <HAL_DAC_Start_DMA+0x178>)
 8008fcc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	4a37      	ldr	r2, [pc, #220]	@ (80090b0 <HAL_DAC_Start_DMA+0x17c>)
 8008fd4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008fe4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8008fe6:	6a3b      	ldr	r3, [r7, #32]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d003      	beq.n	8008ff4 <HAL_DAC_Start_DMA+0xc0>
 8008fec:	6a3b      	ldr	r3, [r7, #32]
 8008fee:	2b04      	cmp	r3, #4
 8008ff0:	d005      	beq.n	8008ffe <HAL_DAC_Start_DMA+0xca>
 8008ff2:	e009      	b.n	8009008 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3314      	adds	r3, #20
 8008ffa:	613b      	str	r3, [r7, #16]
        break;
 8008ffc:	e009      	b.n	8009012 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	3318      	adds	r3, #24
 8009004:	613b      	str	r3, [r7, #16]
        break;
 8009006:	e004      	b.n	8009012 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	331c      	adds	r3, #28
 800900e:	613b      	str	r3, [r7, #16]
        break;
 8009010:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d111      	bne.n	800903c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009026:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6898      	ldr	r0, [r3, #8]
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	693a      	ldr	r2, [r7, #16]
 8009032:	f000 fd6d 	bl	8009b10 <HAL_DMA_Start_IT>
 8009036:	4603      	mov	r3, r0
 8009038:	75fb      	strb	r3, [r7, #23]
 800903a:	e010      	b.n	800905e <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	681a      	ldr	r2, [r3, #0]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800904a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	68d8      	ldr	r0, [r3, #12]
 8009050:	6879      	ldr	r1, [r7, #4]
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	693a      	ldr	r2, [r7, #16]
 8009056:	f000 fd5b 	bl	8009b10 <HAL_DMA_Start_IT>
 800905a:	4603      	mov	r3, r0
 800905c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2200      	movs	r2, #0
 8009062:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8009064:	7dfb      	ldrb	r3, [r7, #23]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10c      	bne.n	8009084 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	6819      	ldr	r1, [r3, #0]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	f003 0310 	and.w	r3, r3, #16
 8009076:	2201      	movs	r2, #1
 8009078:	409a      	lsls	r2, r3
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	430a      	orrs	r2, r1
 8009080:	601a      	str	r2, [r3, #0]
 8009082:	e005      	b.n	8009090 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	691b      	ldr	r3, [r3, #16]
 8009088:	f043 0204 	orr.w	r2, r3, #4
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8009090:	7dfb      	ldrb	r3, [r7, #23]
}
 8009092:	4618      	mov	r0, r3
 8009094:	3718      	adds	r7, #24
 8009096:	46bd      	mov	sp, r7
 8009098:	bd80      	pop	{r7, pc}
 800909a:	bf00      	nop
 800909c:	0800934d 	.word	0x0800934d
 80090a0:	0800936f 	.word	0x0800936f
 80090a4:	0800938b 	.word	0x0800938b
 80090a8:	080093f5 	.word	0x080093f5
 80090ac:	08009417 	.word	0x08009417
 80090b0:	08009433 	.word	0x08009433

080090b4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80090b4:	b480      	push	{r7}
 80090b6:	b083      	sub	sp, #12
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80090bc:	bf00      	nop
 80090be:	370c      	adds	r7, #12
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b08a      	sub	sp, #40	@ 0x28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80090d4:	2300      	movs	r3, #0
 80090d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d002      	beq.n	80090e6 <HAL_DAC_ConfigChannel+0x1e>
 80090e0:	68bb      	ldr	r3, [r7, #8]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d101      	bne.n	80090ea <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	e12a      	b.n	8009340 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	795b      	ldrb	r3, [r3, #5]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d101      	bne.n	80090f6 <HAL_DAC_ConfigChannel+0x2e>
 80090f2:	2302      	movs	r3, #2
 80090f4:	e124      	b.n	8009340 <HAL_DAC_ConfigChannel+0x278>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2201      	movs	r2, #1
 80090fa:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2202      	movs	r2, #2
 8009100:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009102:	68bb      	ldr	r3, [r7, #8]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b04      	cmp	r3, #4
 8009108:	d17a      	bne.n	8009200 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800910a:	f7fe f9c5 	bl	8007498 <HAL_GetTick>
 800910e:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d13d      	bne.n	8009192 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009116:	e018      	b.n	800914a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009118:	f7fe f9be 	bl	8007498 <HAL_GetTick>
 800911c:	4602      	mov	r2, r0
 800911e:	69fb      	ldr	r3, [r7, #28]
 8009120:	1ad3      	subs	r3, r2, r3
 8009122:	2b01      	cmp	r3, #1
 8009124:	d911      	bls.n	800914a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800912c:	4b86      	ldr	r3, [pc, #536]	@ (8009348 <HAL_DAC_ConfigChannel+0x280>)
 800912e:	4013      	ands	r3, r2
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00a      	beq.n	800914a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	691b      	ldr	r3, [r3, #16]
 8009138:	f043 0208 	orr.w	r2, r3, #8
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	2203      	movs	r2, #3
 8009144:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009146:	2303      	movs	r3, #3
 8009148:	e0fa      	b.n	8009340 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009150:	4b7d      	ldr	r3, [pc, #500]	@ (8009348 <HAL_DAC_ConfigChannel+0x280>)
 8009152:	4013      	ands	r3, r2
 8009154:	2b00      	cmp	r3, #0
 8009156:	d1df      	bne.n	8009118 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	6992      	ldr	r2, [r2, #24]
 8009160:	641a      	str	r2, [r3, #64]	@ 0x40
 8009162:	e020      	b.n	80091a6 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009164:	f7fe f998 	bl	8007498 <HAL_GetTick>
 8009168:	4602      	mov	r2, r0
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	2b01      	cmp	r3, #1
 8009170:	d90f      	bls.n	8009192 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009178:	2b00      	cmp	r3, #0
 800917a:	da0a      	bge.n	8009192 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	f043 0208 	orr.w	r2, r3, #8
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	2203      	movs	r2, #3
 800918c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800918e:	2303      	movs	r3, #3
 8009190:	e0d6      	b.n	8009340 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009198:	2b00      	cmp	r3, #0
 800919a:	dbe3      	blt.n	8009164 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	68ba      	ldr	r2, [r7, #8]
 80091a2:	6992      	ldr	r2, [r2, #24]
 80091a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	f003 0310 	and.w	r3, r3, #16
 80091b2:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80091b6:	fa01 f303 	lsl.w	r3, r1, r3
 80091ba:	43db      	mvns	r3, r3
 80091bc:	ea02 0103 	and.w	r1, r2, r3
 80091c0:	68bb      	ldr	r3, [r7, #8]
 80091c2:	69da      	ldr	r2, [r3, #28]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	f003 0310 	and.w	r3, r3, #16
 80091ca:	409a      	lsls	r2, r3
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	430a      	orrs	r2, r1
 80091d2:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f003 0310 	and.w	r3, r3, #16
 80091e0:	21ff      	movs	r1, #255	@ 0xff
 80091e2:	fa01 f303 	lsl.w	r3, r1, r3
 80091e6:	43db      	mvns	r3, r3
 80091e8:	ea02 0103 	and.w	r1, r2, r3
 80091ec:	68bb      	ldr	r3, [r7, #8]
 80091ee:	6a1a      	ldr	r2, [r3, #32]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f003 0310 	and.w	r3, r3, #16
 80091f6:	409a      	lsls	r2, r3
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	430a      	orrs	r2, r1
 80091fe:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009200:	68bb      	ldr	r3, [r7, #8]
 8009202:	691b      	ldr	r3, [r3, #16]
 8009204:	2b01      	cmp	r3, #1
 8009206:	d11d      	bne.n	8009244 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800920e:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f003 0310 	and.w	r3, r3, #16
 8009216:	221f      	movs	r2, #31
 8009218:	fa02 f303 	lsl.w	r3, r2, r3
 800921c:	43db      	mvns	r3, r3
 800921e:	69ba      	ldr	r2, [r7, #24]
 8009220:	4013      	ands	r3, r2
 8009222:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	695b      	ldr	r3, [r3, #20]
 8009228:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f003 0310 	and.w	r3, r3, #16
 8009230:	697a      	ldr	r2, [r7, #20]
 8009232:	fa02 f303 	lsl.w	r3, r2, r3
 8009236:	69ba      	ldr	r2, [r7, #24]
 8009238:	4313      	orrs	r3, r2
 800923a:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	69ba      	ldr	r2, [r7, #24]
 8009242:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800924a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f003 0310 	and.w	r3, r3, #16
 8009252:	2207      	movs	r2, #7
 8009254:	fa02 f303 	lsl.w	r3, r2, r3
 8009258:	43db      	mvns	r3, r3
 800925a:	69ba      	ldr	r2, [r7, #24]
 800925c:	4013      	ands	r3, r2
 800925e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	2b01      	cmp	r3, #1
 8009266:	d102      	bne.n	800926e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8009268:	2300      	movs	r3, #0
 800926a:	627b      	str	r3, [r7, #36]	@ 0x24
 800926c:	e00f      	b.n	800928e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	2b02      	cmp	r3, #2
 8009274:	d102      	bne.n	800927c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009276:	2301      	movs	r3, #1
 8009278:	627b      	str	r3, [r7, #36]	@ 0x24
 800927a:	e008      	b.n	800928e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800927c:	68bb      	ldr	r3, [r7, #8]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d102      	bne.n	800928a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009284:	2301      	movs	r3, #1
 8009286:	627b      	str	r3, [r7, #36]	@ 0x24
 8009288:	e001      	b.n	800928e <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800928a:	2300      	movs	r3, #0
 800928c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	689b      	ldr	r3, [r3, #8]
 8009296:	4313      	orrs	r3, r2
 8009298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800929a:	4313      	orrs	r3, r2
 800929c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f003 0310 	and.w	r3, r3, #16
 80092a4:	697a      	ldr	r2, [r7, #20]
 80092a6:	fa02 f303 	lsl.w	r3, r2, r3
 80092aa:	69ba      	ldr	r2, [r7, #24]
 80092ac:	4313      	orrs	r3, r2
 80092ae:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	69ba      	ldr	r2, [r7, #24]
 80092b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	6819      	ldr	r1, [r3, #0]
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f003 0310 	and.w	r3, r3, #16
 80092c4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80092c8:	fa02 f303 	lsl.w	r3, r2, r3
 80092cc:	43da      	mvns	r2, r3
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	400a      	ands	r2, r1
 80092d4:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f003 0310 	and.w	r3, r3, #16
 80092e4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80092e8:	fa02 f303 	lsl.w	r3, r2, r3
 80092ec:	43db      	mvns	r3, r3
 80092ee:	69ba      	ldr	r2, [r7, #24]
 80092f0:	4013      	ands	r3, r2
 80092f2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	f003 0310 	and.w	r3, r3, #16
 8009300:	697a      	ldr	r2, [r7, #20]
 8009302:	fa02 f303 	lsl.w	r3, r2, r3
 8009306:	69ba      	ldr	r2, [r7, #24]
 8009308:	4313      	orrs	r3, r2
 800930a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	69ba      	ldr	r2, [r7, #24]
 8009312:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	6819      	ldr	r1, [r3, #0]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f003 0310 	and.w	r3, r3, #16
 8009320:	22c0      	movs	r2, #192	@ 0xc0
 8009322:	fa02 f303 	lsl.w	r3, r2, r3
 8009326:	43da      	mvns	r2, r3
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	400a      	ands	r2, r1
 800932e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2201      	movs	r2, #1
 8009334:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800933c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8009340:	4618      	mov	r0, r3
 8009342:	3728      	adds	r7, #40	@ 0x28
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	20008000 	.word	0x20008000

0800934c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009358:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f7f7 ffb8 	bl	80012d0 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2201      	movs	r2, #1
 8009364:	711a      	strb	r2, [r3, #4]
}
 8009366:	bf00      	nop
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}

0800936e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800936e:	b580      	push	{r7, lr}
 8009370:	b084      	sub	sp, #16
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800937a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f7f7 ff99 	bl	80012b4 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8009382:	bf00      	nop
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800938a:	b580      	push	{r7, lr}
 800938c:	b084      	sub	sp, #16
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009396:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	f043 0204 	orr.w	r2, r3, #4
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f7ff fe85 	bl	80090b4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2201      	movs	r2, #1
 80093ae:	711a      	strb	r2, [r3, #4]
}
 80093b0:	bf00      	nop
 80093b2:	3710      	adds	r7, #16
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b083      	sub	sp, #12
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80093e0:	b480      	push	{r7}
 80093e2:	b083      	sub	sp, #12
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80093e8:	bf00      	nop
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b084      	sub	sp, #16
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009400:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8009402:	68f8      	ldr	r0, [r7, #12]
 8009404:	f7ff ffd8 	bl	80093b8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2201      	movs	r2, #1
 800940c:	711a      	strb	r2, [r3, #4]
}
 800940e:	bf00      	nop
 8009410:	3710      	adds	r7, #16
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b084      	sub	sp, #16
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009422:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	f7ff ffd1 	bl	80093cc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800942a:	bf00      	nop
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}

08009432 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b084      	sub	sp, #16
 8009436:	af00      	add	r7, sp, #0
 8009438:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	f043 0204 	orr.w	r2, r3, #4
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800944c:	68f8      	ldr	r0, [r7, #12]
 800944e:	f7ff ffc7 	bl	80093e0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2201      	movs	r2, #1
 8009456:	711a      	strb	r2, [r3, #4]
}
 8009458:	bf00      	nop
 800945a:	3710      	adds	r7, #16
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b086      	sub	sp, #24
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8009468:	f7fe f816 	bl	8007498 <HAL_GetTick>
 800946c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d101      	bne.n	8009478 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8009474:	2301      	movs	r3, #1
 8009476:	e312      	b.n	8009a9e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a66      	ldr	r2, [pc, #408]	@ (8009618 <HAL_DMA_Init+0x1b8>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d04a      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a65      	ldr	r2, [pc, #404]	@ (800961c <HAL_DMA_Init+0x1bc>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d045      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	4a63      	ldr	r2, [pc, #396]	@ (8009620 <HAL_DMA_Init+0x1c0>)
 8009492:	4293      	cmp	r3, r2
 8009494:	d040      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	4a62      	ldr	r2, [pc, #392]	@ (8009624 <HAL_DMA_Init+0x1c4>)
 800949c:	4293      	cmp	r3, r2
 800949e:	d03b      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	4a60      	ldr	r2, [pc, #384]	@ (8009628 <HAL_DMA_Init+0x1c8>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d036      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a5f      	ldr	r2, [pc, #380]	@ (800962c <HAL_DMA_Init+0x1cc>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d031      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a5d      	ldr	r2, [pc, #372]	@ (8009630 <HAL_DMA_Init+0x1d0>)
 80094ba:	4293      	cmp	r3, r2
 80094bc:	d02c      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a5c      	ldr	r2, [pc, #368]	@ (8009634 <HAL_DMA_Init+0x1d4>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d027      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a5a      	ldr	r2, [pc, #360]	@ (8009638 <HAL_DMA_Init+0x1d8>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d022      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a59      	ldr	r2, [pc, #356]	@ (800963c <HAL_DMA_Init+0x1dc>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d01d      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a57      	ldr	r2, [pc, #348]	@ (8009640 <HAL_DMA_Init+0x1e0>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d018      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a56      	ldr	r2, [pc, #344]	@ (8009644 <HAL_DMA_Init+0x1e4>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d013      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a54      	ldr	r2, [pc, #336]	@ (8009648 <HAL_DMA_Init+0x1e8>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d00e      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a53      	ldr	r2, [pc, #332]	@ (800964c <HAL_DMA_Init+0x1ec>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d009      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	4a51      	ldr	r2, [pc, #324]	@ (8009650 <HAL_DMA_Init+0x1f0>)
 800950a:	4293      	cmp	r3, r2
 800950c:	d004      	beq.n	8009518 <HAL_DMA_Init+0xb8>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	4a50      	ldr	r2, [pc, #320]	@ (8009654 <HAL_DMA_Init+0x1f4>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d101      	bne.n	800951c <HAL_DMA_Init+0xbc>
 8009518:	2301      	movs	r3, #1
 800951a:	e000      	b.n	800951e <HAL_DMA_Init+0xbe>
 800951c:	2300      	movs	r3, #0
 800951e:	2b00      	cmp	r3, #0
 8009520:	f000 813c 	beq.w	800979c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2202      	movs	r2, #2
 8009528:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a37      	ldr	r2, [pc, #220]	@ (8009618 <HAL_DMA_Init+0x1b8>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d04a      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a36      	ldr	r2, [pc, #216]	@ (800961c <HAL_DMA_Init+0x1bc>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d045      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a34      	ldr	r2, [pc, #208]	@ (8009620 <HAL_DMA_Init+0x1c0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d040      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a33      	ldr	r2, [pc, #204]	@ (8009624 <HAL_DMA_Init+0x1c4>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d03b      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a31      	ldr	r2, [pc, #196]	@ (8009628 <HAL_DMA_Init+0x1c8>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d036      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a30      	ldr	r2, [pc, #192]	@ (800962c <HAL_DMA_Init+0x1cc>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d031      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a2e      	ldr	r2, [pc, #184]	@ (8009630 <HAL_DMA_Init+0x1d0>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d02c      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a2d      	ldr	r2, [pc, #180]	@ (8009634 <HAL_DMA_Init+0x1d4>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d027      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a2b      	ldr	r2, [pc, #172]	@ (8009638 <HAL_DMA_Init+0x1d8>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d022      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a2a      	ldr	r2, [pc, #168]	@ (800963c <HAL_DMA_Init+0x1dc>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d01d      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4a28      	ldr	r2, [pc, #160]	@ (8009640 <HAL_DMA_Init+0x1e0>)
 800959e:	4293      	cmp	r3, r2
 80095a0:	d018      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	4a27      	ldr	r2, [pc, #156]	@ (8009644 <HAL_DMA_Init+0x1e4>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d013      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a25      	ldr	r2, [pc, #148]	@ (8009648 <HAL_DMA_Init+0x1e8>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d00e      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a24      	ldr	r2, [pc, #144]	@ (800964c <HAL_DMA_Init+0x1ec>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d009      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	4a22      	ldr	r2, [pc, #136]	@ (8009650 <HAL_DMA_Init+0x1f0>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d004      	beq.n	80095d4 <HAL_DMA_Init+0x174>
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	4a21      	ldr	r2, [pc, #132]	@ (8009654 <HAL_DMA_Init+0x1f4>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d108      	bne.n	80095e6 <HAL_DMA_Init+0x186>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681a      	ldr	r2, [r3, #0]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f022 0201 	bic.w	r2, r2, #1
 80095e2:	601a      	str	r2, [r3, #0]
 80095e4:	e007      	b.n	80095f6 <HAL_DMA_Init+0x196>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	681a      	ldr	r2, [r3, #0]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f022 0201 	bic.w	r2, r2, #1
 80095f4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80095f6:	e02f      	b.n	8009658 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80095f8:	f7fd ff4e 	bl	8007498 <HAL_GetTick>
 80095fc:	4602      	mov	r2, r0
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	1ad3      	subs	r3, r2, r3
 8009602:	2b05      	cmp	r3, #5
 8009604:	d928      	bls.n	8009658 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2220      	movs	r2, #32
 800960a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2203      	movs	r2, #3
 8009610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8009614:	2301      	movs	r3, #1
 8009616:	e242      	b.n	8009a9e <HAL_DMA_Init+0x63e>
 8009618:	40020010 	.word	0x40020010
 800961c:	40020028 	.word	0x40020028
 8009620:	40020040 	.word	0x40020040
 8009624:	40020058 	.word	0x40020058
 8009628:	40020070 	.word	0x40020070
 800962c:	40020088 	.word	0x40020088
 8009630:	400200a0 	.word	0x400200a0
 8009634:	400200b8 	.word	0x400200b8
 8009638:	40020410 	.word	0x40020410
 800963c:	40020428 	.word	0x40020428
 8009640:	40020440 	.word	0x40020440
 8009644:	40020458 	.word	0x40020458
 8009648:	40020470 	.word	0x40020470
 800964c:	40020488 	.word	0x40020488
 8009650:	400204a0 	.word	0x400204a0
 8009654:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	f003 0301 	and.w	r3, r3, #1
 8009662:	2b00      	cmp	r3, #0
 8009664:	d1c8      	bne.n	80095f8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800966e:	697a      	ldr	r2, [r7, #20]
 8009670:	4b83      	ldr	r3, [pc, #524]	@ (8009880 <HAL_DMA_Init+0x420>)
 8009672:	4013      	ands	r3, r2
 8009674:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800967e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	691b      	ldr	r3, [r3, #16]
 8009684:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800968a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	699b      	ldr	r3, [r3, #24]
 8009690:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009696:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6a1b      	ldr	r3, [r3, #32]
 800969c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096a8:	2b04      	cmp	r3, #4
 80096aa:	d107      	bne.n	80096bc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096b4:	4313      	orrs	r3, r2
 80096b6:	697a      	ldr	r2, [r7, #20]
 80096b8:	4313      	orrs	r3, r2
 80096ba:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	685b      	ldr	r3, [r3, #4]
 80096c0:	2b28      	cmp	r3, #40	@ 0x28
 80096c2:	d903      	bls.n	80096cc <HAL_DMA_Init+0x26c>
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80096ca:	d91f      	bls.n	800970c <HAL_DMA_Init+0x2ac>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	685b      	ldr	r3, [r3, #4]
 80096d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80096d2:	d903      	bls.n	80096dc <HAL_DMA_Init+0x27c>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	2b42      	cmp	r3, #66	@ 0x42
 80096da:	d917      	bls.n	800970c <HAL_DMA_Init+0x2ac>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	2b46      	cmp	r3, #70	@ 0x46
 80096e2:	d903      	bls.n	80096ec <HAL_DMA_Init+0x28c>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	685b      	ldr	r3, [r3, #4]
 80096e8:	2b48      	cmp	r3, #72	@ 0x48
 80096ea:	d90f      	bls.n	800970c <HAL_DMA_Init+0x2ac>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	685b      	ldr	r3, [r3, #4]
 80096f0:	2b4e      	cmp	r3, #78	@ 0x4e
 80096f2:	d903      	bls.n	80096fc <HAL_DMA_Init+0x29c>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	2b52      	cmp	r3, #82	@ 0x52
 80096fa:	d907      	bls.n	800970c <HAL_DMA_Init+0x2ac>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	2b73      	cmp	r3, #115	@ 0x73
 8009702:	d905      	bls.n	8009710 <HAL_DMA_Init+0x2b0>
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	685b      	ldr	r3, [r3, #4]
 8009708:	2b77      	cmp	r3, #119	@ 0x77
 800970a:	d801      	bhi.n	8009710 <HAL_DMA_Init+0x2b0>
 800970c:	2301      	movs	r3, #1
 800970e:	e000      	b.n	8009712 <HAL_DMA_Init+0x2b2>
 8009710:	2300      	movs	r3, #0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d003      	beq.n	800971e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8009716:	697b      	ldr	r3, [r7, #20]
 8009718:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800971c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	695b      	ldr	r3, [r3, #20]
 800972c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	f023 0307 	bic.w	r3, r3, #7
 8009734:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800973a:	697a      	ldr	r2, [r7, #20]
 800973c:	4313      	orrs	r3, r2
 800973e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009744:	2b04      	cmp	r3, #4
 8009746:	d117      	bne.n	8009778 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800974c:	697a      	ldr	r2, [r7, #20]
 800974e:	4313      	orrs	r3, r2
 8009750:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00e      	beq.n	8009778 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f001 fdca 	bl	800b2f4 <DMA_CheckFifoParam>
 8009760:	4603      	mov	r3, r0
 8009762:	2b00      	cmp	r3, #0
 8009764:	d008      	beq.n	8009778 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2240      	movs	r2, #64	@ 0x40
 800976a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2201      	movs	r2, #1
 8009770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	e192      	b.n	8009a9e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	697a      	ldr	r2, [r7, #20]
 800977e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f001 fd05 	bl	800b190 <DMA_CalcBaseAndBitshift>
 8009786:	4603      	mov	r3, r0
 8009788:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800978e:	f003 031f 	and.w	r3, r3, #31
 8009792:	223f      	movs	r2, #63	@ 0x3f
 8009794:	409a      	lsls	r2, r3
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	609a      	str	r2, [r3, #8]
 800979a:	e0c8      	b.n	800992e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a38      	ldr	r2, [pc, #224]	@ (8009884 <HAL_DMA_Init+0x424>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d022      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	4a37      	ldr	r2, [pc, #220]	@ (8009888 <HAL_DMA_Init+0x428>)
 80097ac:	4293      	cmp	r3, r2
 80097ae:	d01d      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a35      	ldr	r2, [pc, #212]	@ (800988c <HAL_DMA_Init+0x42c>)
 80097b6:	4293      	cmp	r3, r2
 80097b8:	d018      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4a34      	ldr	r2, [pc, #208]	@ (8009890 <HAL_DMA_Init+0x430>)
 80097c0:	4293      	cmp	r3, r2
 80097c2:	d013      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4a32      	ldr	r2, [pc, #200]	@ (8009894 <HAL_DMA_Init+0x434>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d00e      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a31      	ldr	r2, [pc, #196]	@ (8009898 <HAL_DMA_Init+0x438>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d009      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a2f      	ldr	r2, [pc, #188]	@ (800989c <HAL_DMA_Init+0x43c>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d004      	beq.n	80097ec <HAL_DMA_Init+0x38c>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a2e      	ldr	r2, [pc, #184]	@ (80098a0 <HAL_DMA_Init+0x440>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d101      	bne.n	80097f0 <HAL_DMA_Init+0x390>
 80097ec:	2301      	movs	r3, #1
 80097ee:	e000      	b.n	80097f2 <HAL_DMA_Init+0x392>
 80097f0:	2300      	movs	r3, #0
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	f000 8092 	beq.w	800991c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a21      	ldr	r2, [pc, #132]	@ (8009884 <HAL_DMA_Init+0x424>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d021      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a20      	ldr	r2, [pc, #128]	@ (8009888 <HAL_DMA_Init+0x428>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d01c      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a1e      	ldr	r2, [pc, #120]	@ (800988c <HAL_DMA_Init+0x42c>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d017      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a1d      	ldr	r2, [pc, #116]	@ (8009890 <HAL_DMA_Init+0x430>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d012      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a1b      	ldr	r2, [pc, #108]	@ (8009894 <HAL_DMA_Init+0x434>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d00d      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a1a      	ldr	r2, [pc, #104]	@ (8009898 <HAL_DMA_Init+0x438>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d008      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a18      	ldr	r2, [pc, #96]	@ (800989c <HAL_DMA_Init+0x43c>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d003      	beq.n	8009846 <HAL_DMA_Init+0x3e6>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a17      	ldr	r2, [pc, #92]	@ (80098a0 <HAL_DMA_Init+0x440>)
 8009844:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2202      	movs	r2, #2
 800984a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800985e:	697a      	ldr	r2, [r7, #20]
 8009860:	4b10      	ldr	r3, [pc, #64]	@ (80098a4 <HAL_DMA_Init+0x444>)
 8009862:	4013      	ands	r3, r2
 8009864:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	2b40      	cmp	r3, #64	@ 0x40
 800986c:	d01c      	beq.n	80098a8 <HAL_DMA_Init+0x448>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	2b80      	cmp	r3, #128	@ 0x80
 8009874:	d102      	bne.n	800987c <HAL_DMA_Init+0x41c>
 8009876:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800987a:	e016      	b.n	80098aa <HAL_DMA_Init+0x44a>
 800987c:	2300      	movs	r3, #0
 800987e:	e014      	b.n	80098aa <HAL_DMA_Init+0x44a>
 8009880:	fe10803f 	.word	0xfe10803f
 8009884:	58025408 	.word	0x58025408
 8009888:	5802541c 	.word	0x5802541c
 800988c:	58025430 	.word	0x58025430
 8009890:	58025444 	.word	0x58025444
 8009894:	58025458 	.word	0x58025458
 8009898:	5802546c 	.word	0x5802546c
 800989c:	58025480 	.word	0x58025480
 80098a0:	58025494 	.word	0x58025494
 80098a4:	fffe000f 	.word	0xfffe000f
 80098a8:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80098aa:	687a      	ldr	r2, [r7, #4]
 80098ac:	68d2      	ldr	r2, [r2, #12]
 80098ae:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80098b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	691b      	ldr	r3, [r3, #16]
 80098b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80098b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	695b      	ldr	r3, [r3, #20]
 80098be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80098c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	699b      	ldr	r3, [r3, #24]
 80098c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80098c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	69db      	ldr	r3, [r3, #28]
 80098ce:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80098d0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6a1b      	ldr	r3, [r3, #32]
 80098d6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80098d8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80098da:	697a      	ldr	r2, [r7, #20]
 80098dc:	4313      	orrs	r3, r2
 80098de:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	697a      	ldr	r2, [r7, #20]
 80098e6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	461a      	mov	r2, r3
 80098ee:	4b6e      	ldr	r3, [pc, #440]	@ (8009aa8 <HAL_DMA_Init+0x648>)
 80098f0:	4413      	add	r3, r2
 80098f2:	4a6e      	ldr	r2, [pc, #440]	@ (8009aac <HAL_DMA_Init+0x64c>)
 80098f4:	fba2 2303 	umull	r2, r3, r2, r3
 80098f8:	091b      	lsrs	r3, r3, #4
 80098fa:	009a      	lsls	r2, r3, #2
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f001 fc45 	bl	800b190 <DMA_CalcBaseAndBitshift>
 8009906:	4603      	mov	r3, r0
 8009908:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800990e:	f003 031f 	and.w	r3, r3, #31
 8009912:	2201      	movs	r2, #1
 8009914:	409a      	lsls	r2, r3
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	605a      	str	r2, [r3, #4]
 800991a:	e008      	b.n	800992e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2240      	movs	r2, #64	@ 0x40
 8009920:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2203      	movs	r2, #3
 8009926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	e0b7      	b.n	8009a9e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	4a5f      	ldr	r2, [pc, #380]	@ (8009ab0 <HAL_DMA_Init+0x650>)
 8009934:	4293      	cmp	r3, r2
 8009936:	d072      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	4a5d      	ldr	r2, [pc, #372]	@ (8009ab4 <HAL_DMA_Init+0x654>)
 800993e:	4293      	cmp	r3, r2
 8009940:	d06d      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a5c      	ldr	r2, [pc, #368]	@ (8009ab8 <HAL_DMA_Init+0x658>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d068      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a5a      	ldr	r2, [pc, #360]	@ (8009abc <HAL_DMA_Init+0x65c>)
 8009952:	4293      	cmp	r3, r2
 8009954:	d063      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	4a59      	ldr	r2, [pc, #356]	@ (8009ac0 <HAL_DMA_Init+0x660>)
 800995c:	4293      	cmp	r3, r2
 800995e:	d05e      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	4a57      	ldr	r2, [pc, #348]	@ (8009ac4 <HAL_DMA_Init+0x664>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d059      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4a56      	ldr	r2, [pc, #344]	@ (8009ac8 <HAL_DMA_Init+0x668>)
 8009970:	4293      	cmp	r3, r2
 8009972:	d054      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	4a54      	ldr	r2, [pc, #336]	@ (8009acc <HAL_DMA_Init+0x66c>)
 800997a:	4293      	cmp	r3, r2
 800997c:	d04f      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4a53      	ldr	r2, [pc, #332]	@ (8009ad0 <HAL_DMA_Init+0x670>)
 8009984:	4293      	cmp	r3, r2
 8009986:	d04a      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	4a51      	ldr	r2, [pc, #324]	@ (8009ad4 <HAL_DMA_Init+0x674>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d045      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	4a50      	ldr	r2, [pc, #320]	@ (8009ad8 <HAL_DMA_Init+0x678>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d040      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a4e      	ldr	r2, [pc, #312]	@ (8009adc <HAL_DMA_Init+0x67c>)
 80099a2:	4293      	cmp	r3, r2
 80099a4:	d03b      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4a4d      	ldr	r2, [pc, #308]	@ (8009ae0 <HAL_DMA_Init+0x680>)
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d036      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	4a4b      	ldr	r2, [pc, #300]	@ (8009ae4 <HAL_DMA_Init+0x684>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d031      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	4a4a      	ldr	r2, [pc, #296]	@ (8009ae8 <HAL_DMA_Init+0x688>)
 80099c0:	4293      	cmp	r3, r2
 80099c2:	d02c      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	4a48      	ldr	r2, [pc, #288]	@ (8009aec <HAL_DMA_Init+0x68c>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d027      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4a47      	ldr	r2, [pc, #284]	@ (8009af0 <HAL_DMA_Init+0x690>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d022      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	4a45      	ldr	r2, [pc, #276]	@ (8009af4 <HAL_DMA_Init+0x694>)
 80099de:	4293      	cmp	r3, r2
 80099e0:	d01d      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	4a44      	ldr	r2, [pc, #272]	@ (8009af8 <HAL_DMA_Init+0x698>)
 80099e8:	4293      	cmp	r3, r2
 80099ea:	d018      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	4a42      	ldr	r2, [pc, #264]	@ (8009afc <HAL_DMA_Init+0x69c>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d013      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	4a41      	ldr	r2, [pc, #260]	@ (8009b00 <HAL_DMA_Init+0x6a0>)
 80099fc:	4293      	cmp	r3, r2
 80099fe:	d00e      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a3f      	ldr	r2, [pc, #252]	@ (8009b04 <HAL_DMA_Init+0x6a4>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d009      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a3e      	ldr	r2, [pc, #248]	@ (8009b08 <HAL_DMA_Init+0x6a8>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d004      	beq.n	8009a1e <HAL_DMA_Init+0x5be>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a3c      	ldr	r2, [pc, #240]	@ (8009b0c <HAL_DMA_Init+0x6ac>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d101      	bne.n	8009a22 <HAL_DMA_Init+0x5c2>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e000      	b.n	8009a24 <HAL_DMA_Init+0x5c4>
 8009a22:	2300      	movs	r3, #0
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d032      	beq.n	8009a8e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f001 fcdf 	bl	800b3ec <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	2b80      	cmp	r3, #128	@ 0x80
 8009a34:	d102      	bne.n	8009a3c <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	2200      	movs	r2, #0
 8009a3a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	685a      	ldr	r2, [r3, #4]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a44:	b2d2      	uxtb	r2, r2
 8009a46:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009a50:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	685b      	ldr	r3, [r3, #4]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d010      	beq.n	8009a7c <HAL_DMA_Init+0x61c>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	685b      	ldr	r3, [r3, #4]
 8009a5e:	2b08      	cmp	r3, #8
 8009a60:	d80c      	bhi.n	8009a7c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f001 fd5c 	bl	800b520 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a6c:	2200      	movs	r2, #0
 8009a6e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009a78:	605a      	str	r2, [r3, #4]
 8009a7a:	e008      	b.n	8009a8e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2201      	movs	r2, #1
 8009a98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3718      	adds	r7, #24
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
 8009aa6:	bf00      	nop
 8009aa8:	a7fdabf8 	.word	0xa7fdabf8
 8009aac:	cccccccd 	.word	0xcccccccd
 8009ab0:	40020010 	.word	0x40020010
 8009ab4:	40020028 	.word	0x40020028
 8009ab8:	40020040 	.word	0x40020040
 8009abc:	40020058 	.word	0x40020058
 8009ac0:	40020070 	.word	0x40020070
 8009ac4:	40020088 	.word	0x40020088
 8009ac8:	400200a0 	.word	0x400200a0
 8009acc:	400200b8 	.word	0x400200b8
 8009ad0:	40020410 	.word	0x40020410
 8009ad4:	40020428 	.word	0x40020428
 8009ad8:	40020440 	.word	0x40020440
 8009adc:	40020458 	.word	0x40020458
 8009ae0:	40020470 	.word	0x40020470
 8009ae4:	40020488 	.word	0x40020488
 8009ae8:	400204a0 	.word	0x400204a0
 8009aec:	400204b8 	.word	0x400204b8
 8009af0:	58025408 	.word	0x58025408
 8009af4:	5802541c 	.word	0x5802541c
 8009af8:	58025430 	.word	0x58025430
 8009afc:	58025444 	.word	0x58025444
 8009b00:	58025458 	.word	0x58025458
 8009b04:	5802546c 	.word	0x5802546c
 8009b08:	58025480 	.word	0x58025480
 8009b0c:	58025494 	.word	0x58025494

08009b10 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b086      	sub	sp, #24
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	607a      	str	r2, [r7, #4]
 8009b1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b1e:	2300      	movs	r3, #0
 8009b20:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d101      	bne.n	8009b2c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8009b28:	2301      	movs	r3, #1
 8009b2a:	e226      	b.n	8009f7a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8009b32:	2b01      	cmp	r3, #1
 8009b34:	d101      	bne.n	8009b3a <HAL_DMA_Start_IT+0x2a>
 8009b36:	2302      	movs	r3, #2
 8009b38:	e21f      	b.n	8009f7a <HAL_DMA_Start_IT+0x46a>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	f040 820a 	bne.w	8009f64 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	2202      	movs	r2, #2
 8009b54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a68      	ldr	r2, [pc, #416]	@ (8009d04 <HAL_DMA_Start_IT+0x1f4>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d04a      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a66      	ldr	r2, [pc, #408]	@ (8009d08 <HAL_DMA_Start_IT+0x1f8>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d045      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a65      	ldr	r2, [pc, #404]	@ (8009d0c <HAL_DMA_Start_IT+0x1fc>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d040      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a63      	ldr	r2, [pc, #396]	@ (8009d10 <HAL_DMA_Start_IT+0x200>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d03b      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a62      	ldr	r2, [pc, #392]	@ (8009d14 <HAL_DMA_Start_IT+0x204>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d036      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a60      	ldr	r2, [pc, #384]	@ (8009d18 <HAL_DMA_Start_IT+0x208>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d031      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a5f      	ldr	r2, [pc, #380]	@ (8009d1c <HAL_DMA_Start_IT+0x20c>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d02c      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a5d      	ldr	r2, [pc, #372]	@ (8009d20 <HAL_DMA_Start_IT+0x210>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d027      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a5c      	ldr	r2, [pc, #368]	@ (8009d24 <HAL_DMA_Start_IT+0x214>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d022      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a5a      	ldr	r2, [pc, #360]	@ (8009d28 <HAL_DMA_Start_IT+0x218>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d01d      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a59      	ldr	r2, [pc, #356]	@ (8009d2c <HAL_DMA_Start_IT+0x21c>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d018      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a57      	ldr	r2, [pc, #348]	@ (8009d30 <HAL_DMA_Start_IT+0x220>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d013      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a56      	ldr	r2, [pc, #344]	@ (8009d34 <HAL_DMA_Start_IT+0x224>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d00e      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a54      	ldr	r2, [pc, #336]	@ (8009d38 <HAL_DMA_Start_IT+0x228>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d009      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a53      	ldr	r2, [pc, #332]	@ (8009d3c <HAL_DMA_Start_IT+0x22c>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d004      	beq.n	8009bfe <HAL_DMA_Start_IT+0xee>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4a51      	ldr	r2, [pc, #324]	@ (8009d40 <HAL_DMA_Start_IT+0x230>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d108      	bne.n	8009c10 <HAL_DMA_Start_IT+0x100>
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f022 0201 	bic.w	r2, r2, #1
 8009c0c:	601a      	str	r2, [r3, #0]
 8009c0e:	e007      	b.n	8009c20 <HAL_DMA_Start_IT+0x110>
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f022 0201 	bic.w	r2, r2, #1
 8009c1e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	68b9      	ldr	r1, [r7, #8]
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f001 f906 	bl	800ae38 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a34      	ldr	r2, [pc, #208]	@ (8009d04 <HAL_DMA_Start_IT+0x1f4>)
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d04a      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	4a33      	ldr	r2, [pc, #204]	@ (8009d08 <HAL_DMA_Start_IT+0x1f8>)
 8009c3c:	4293      	cmp	r3, r2
 8009c3e:	d045      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a31      	ldr	r2, [pc, #196]	@ (8009d0c <HAL_DMA_Start_IT+0x1fc>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d040      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a30      	ldr	r2, [pc, #192]	@ (8009d10 <HAL_DMA_Start_IT+0x200>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d03b      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a2e      	ldr	r2, [pc, #184]	@ (8009d14 <HAL_DMA_Start_IT+0x204>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d036      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	4a2d      	ldr	r2, [pc, #180]	@ (8009d18 <HAL_DMA_Start_IT+0x208>)
 8009c64:	4293      	cmp	r3, r2
 8009c66:	d031      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a2b      	ldr	r2, [pc, #172]	@ (8009d1c <HAL_DMA_Start_IT+0x20c>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d02c      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	4a2a      	ldr	r2, [pc, #168]	@ (8009d20 <HAL_DMA_Start_IT+0x210>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d027      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a28      	ldr	r2, [pc, #160]	@ (8009d24 <HAL_DMA_Start_IT+0x214>)
 8009c82:	4293      	cmp	r3, r2
 8009c84:	d022      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	4a27      	ldr	r2, [pc, #156]	@ (8009d28 <HAL_DMA_Start_IT+0x218>)
 8009c8c:	4293      	cmp	r3, r2
 8009c8e:	d01d      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	4a25      	ldr	r2, [pc, #148]	@ (8009d2c <HAL_DMA_Start_IT+0x21c>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d018      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a24      	ldr	r2, [pc, #144]	@ (8009d30 <HAL_DMA_Start_IT+0x220>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	d013      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	4a22      	ldr	r2, [pc, #136]	@ (8009d34 <HAL_DMA_Start_IT+0x224>)
 8009caa:	4293      	cmp	r3, r2
 8009cac:	d00e      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a21      	ldr	r2, [pc, #132]	@ (8009d38 <HAL_DMA_Start_IT+0x228>)
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	d009      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	4a1f      	ldr	r2, [pc, #124]	@ (8009d3c <HAL_DMA_Start_IT+0x22c>)
 8009cbe:	4293      	cmp	r3, r2
 8009cc0:	d004      	beq.n	8009ccc <HAL_DMA_Start_IT+0x1bc>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4a1e      	ldr	r2, [pc, #120]	@ (8009d40 <HAL_DMA_Start_IT+0x230>)
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d101      	bne.n	8009cd0 <HAL_DMA_Start_IT+0x1c0>
 8009ccc:	2301      	movs	r3, #1
 8009cce:	e000      	b.n	8009cd2 <HAL_DMA_Start_IT+0x1c2>
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d036      	beq.n	8009d44 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f023 021e 	bic.w	r2, r3, #30
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f042 0216 	orr.w	r2, r2, #22
 8009ce8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d03e      	beq.n	8009d70 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	681a      	ldr	r2, [r3, #0]
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f042 0208 	orr.w	r2, r2, #8
 8009d00:	601a      	str	r2, [r3, #0]
 8009d02:	e035      	b.n	8009d70 <HAL_DMA_Start_IT+0x260>
 8009d04:	40020010 	.word	0x40020010
 8009d08:	40020028 	.word	0x40020028
 8009d0c:	40020040 	.word	0x40020040
 8009d10:	40020058 	.word	0x40020058
 8009d14:	40020070 	.word	0x40020070
 8009d18:	40020088 	.word	0x40020088
 8009d1c:	400200a0 	.word	0x400200a0
 8009d20:	400200b8 	.word	0x400200b8
 8009d24:	40020410 	.word	0x40020410
 8009d28:	40020428 	.word	0x40020428
 8009d2c:	40020440 	.word	0x40020440
 8009d30:	40020458 	.word	0x40020458
 8009d34:	40020470 	.word	0x40020470
 8009d38:	40020488 	.word	0x40020488
 8009d3c:	400204a0 	.word	0x400204a0
 8009d40:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f023 020e 	bic.w	r2, r3, #14
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	f042 020a 	orr.w	r2, r2, #10
 8009d56:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d007      	beq.n	8009d70 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	681a      	ldr	r2, [r3, #0]
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	f042 0204 	orr.w	r2, r2, #4
 8009d6e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a83      	ldr	r2, [pc, #524]	@ (8009f84 <HAL_DMA_Start_IT+0x474>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d072      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a82      	ldr	r2, [pc, #520]	@ (8009f88 <HAL_DMA_Start_IT+0x478>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d06d      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a80      	ldr	r2, [pc, #512]	@ (8009f8c <HAL_DMA_Start_IT+0x47c>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d068      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4a7f      	ldr	r2, [pc, #508]	@ (8009f90 <HAL_DMA_Start_IT+0x480>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d063      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a7d      	ldr	r2, [pc, #500]	@ (8009f94 <HAL_DMA_Start_IT+0x484>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d05e      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a7c      	ldr	r2, [pc, #496]	@ (8009f98 <HAL_DMA_Start_IT+0x488>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d059      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a7a      	ldr	r2, [pc, #488]	@ (8009f9c <HAL_DMA_Start_IT+0x48c>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d054      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4a79      	ldr	r2, [pc, #484]	@ (8009fa0 <HAL_DMA_Start_IT+0x490>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d04f      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	4a77      	ldr	r2, [pc, #476]	@ (8009fa4 <HAL_DMA_Start_IT+0x494>)
 8009dc6:	4293      	cmp	r3, r2
 8009dc8:	d04a      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	4a76      	ldr	r2, [pc, #472]	@ (8009fa8 <HAL_DMA_Start_IT+0x498>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	d045      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a74      	ldr	r2, [pc, #464]	@ (8009fac <HAL_DMA_Start_IT+0x49c>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d040      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	4a73      	ldr	r2, [pc, #460]	@ (8009fb0 <HAL_DMA_Start_IT+0x4a0>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d03b      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	4a71      	ldr	r2, [pc, #452]	@ (8009fb4 <HAL_DMA_Start_IT+0x4a4>)
 8009dee:	4293      	cmp	r3, r2
 8009df0:	d036      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4a70      	ldr	r2, [pc, #448]	@ (8009fb8 <HAL_DMA_Start_IT+0x4a8>)
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d031      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	4a6e      	ldr	r2, [pc, #440]	@ (8009fbc <HAL_DMA_Start_IT+0x4ac>)
 8009e02:	4293      	cmp	r3, r2
 8009e04:	d02c      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a6d      	ldr	r2, [pc, #436]	@ (8009fc0 <HAL_DMA_Start_IT+0x4b0>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d027      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	4a6b      	ldr	r2, [pc, #428]	@ (8009fc4 <HAL_DMA_Start_IT+0x4b4>)
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d022      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	4a6a      	ldr	r2, [pc, #424]	@ (8009fc8 <HAL_DMA_Start_IT+0x4b8>)
 8009e20:	4293      	cmp	r3, r2
 8009e22:	d01d      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a68      	ldr	r2, [pc, #416]	@ (8009fcc <HAL_DMA_Start_IT+0x4bc>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d018      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a67      	ldr	r2, [pc, #412]	@ (8009fd0 <HAL_DMA_Start_IT+0x4c0>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d013      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	4a65      	ldr	r2, [pc, #404]	@ (8009fd4 <HAL_DMA_Start_IT+0x4c4>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d00e      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	4a64      	ldr	r2, [pc, #400]	@ (8009fd8 <HAL_DMA_Start_IT+0x4c8>)
 8009e48:	4293      	cmp	r3, r2
 8009e4a:	d009      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a62      	ldr	r2, [pc, #392]	@ (8009fdc <HAL_DMA_Start_IT+0x4cc>)
 8009e52:	4293      	cmp	r3, r2
 8009e54:	d004      	beq.n	8009e60 <HAL_DMA_Start_IT+0x350>
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	4a61      	ldr	r2, [pc, #388]	@ (8009fe0 <HAL_DMA_Start_IT+0x4d0>)
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	d101      	bne.n	8009e64 <HAL_DMA_Start_IT+0x354>
 8009e60:	2301      	movs	r3, #1
 8009e62:	e000      	b.n	8009e66 <HAL_DMA_Start_IT+0x356>
 8009e64:	2300      	movs	r3, #0
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d01a      	beq.n	8009ea0 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d007      	beq.n	8009e88 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e7c:	681a      	ldr	r2, [r3, #0]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e86:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d007      	beq.n	8009ea0 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e94:	681a      	ldr	r2, [r3, #0]
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e9a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009e9e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	4a37      	ldr	r2, [pc, #220]	@ (8009f84 <HAL_DMA_Start_IT+0x474>)
 8009ea6:	4293      	cmp	r3, r2
 8009ea8:	d04a      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	4a36      	ldr	r2, [pc, #216]	@ (8009f88 <HAL_DMA_Start_IT+0x478>)
 8009eb0:	4293      	cmp	r3, r2
 8009eb2:	d045      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	4a34      	ldr	r2, [pc, #208]	@ (8009f8c <HAL_DMA_Start_IT+0x47c>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d040      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a33      	ldr	r2, [pc, #204]	@ (8009f90 <HAL_DMA_Start_IT+0x480>)
 8009ec4:	4293      	cmp	r3, r2
 8009ec6:	d03b      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	4a31      	ldr	r2, [pc, #196]	@ (8009f94 <HAL_DMA_Start_IT+0x484>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d036      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4a30      	ldr	r2, [pc, #192]	@ (8009f98 <HAL_DMA_Start_IT+0x488>)
 8009ed8:	4293      	cmp	r3, r2
 8009eda:	d031      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4a2e      	ldr	r2, [pc, #184]	@ (8009f9c <HAL_DMA_Start_IT+0x48c>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d02c      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a2d      	ldr	r2, [pc, #180]	@ (8009fa0 <HAL_DMA_Start_IT+0x490>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d027      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8009fa4 <HAL_DMA_Start_IT+0x494>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d022      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a2a      	ldr	r2, [pc, #168]	@ (8009fa8 <HAL_DMA_Start_IT+0x498>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d01d      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	4a28      	ldr	r2, [pc, #160]	@ (8009fac <HAL_DMA_Start_IT+0x49c>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d018      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	4a27      	ldr	r2, [pc, #156]	@ (8009fb0 <HAL_DMA_Start_IT+0x4a0>)
 8009f14:	4293      	cmp	r3, r2
 8009f16:	d013      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	4a25      	ldr	r2, [pc, #148]	@ (8009fb4 <HAL_DMA_Start_IT+0x4a4>)
 8009f1e:	4293      	cmp	r3, r2
 8009f20:	d00e      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	4a24      	ldr	r2, [pc, #144]	@ (8009fb8 <HAL_DMA_Start_IT+0x4a8>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d009      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a22      	ldr	r2, [pc, #136]	@ (8009fbc <HAL_DMA_Start_IT+0x4ac>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d004      	beq.n	8009f40 <HAL_DMA_Start_IT+0x430>
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a21      	ldr	r2, [pc, #132]	@ (8009fc0 <HAL_DMA_Start_IT+0x4b0>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d108      	bne.n	8009f52 <HAL_DMA_Start_IT+0x442>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f042 0201 	orr.w	r2, r2, #1
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	e012      	b.n	8009f78 <HAL_DMA_Start_IT+0x468>
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	681a      	ldr	r2, [r3, #0]
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	f042 0201 	orr.w	r2, r2, #1
 8009f60:	601a      	str	r2, [r3, #0]
 8009f62:	e009      	b.n	8009f78 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009f6a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009f78:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f7a:	4618      	mov	r0, r3
 8009f7c:	3718      	adds	r7, #24
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	bd80      	pop	{r7, pc}
 8009f82:	bf00      	nop
 8009f84:	40020010 	.word	0x40020010
 8009f88:	40020028 	.word	0x40020028
 8009f8c:	40020040 	.word	0x40020040
 8009f90:	40020058 	.word	0x40020058
 8009f94:	40020070 	.word	0x40020070
 8009f98:	40020088 	.word	0x40020088
 8009f9c:	400200a0 	.word	0x400200a0
 8009fa0:	400200b8 	.word	0x400200b8
 8009fa4:	40020410 	.word	0x40020410
 8009fa8:	40020428 	.word	0x40020428
 8009fac:	40020440 	.word	0x40020440
 8009fb0:	40020458 	.word	0x40020458
 8009fb4:	40020470 	.word	0x40020470
 8009fb8:	40020488 	.word	0x40020488
 8009fbc:	400204a0 	.word	0x400204a0
 8009fc0:	400204b8 	.word	0x400204b8
 8009fc4:	58025408 	.word	0x58025408
 8009fc8:	5802541c 	.word	0x5802541c
 8009fcc:	58025430 	.word	0x58025430
 8009fd0:	58025444 	.word	0x58025444
 8009fd4:	58025458 	.word	0x58025458
 8009fd8:	5802546c 	.word	0x5802546c
 8009fdc:	58025480 	.word	0x58025480
 8009fe0:	58025494 	.word	0x58025494

08009fe4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009fe4:	b580      	push	{r7, lr}
 8009fe6:	b08a      	sub	sp, #40	@ 0x28
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009fec:	2300      	movs	r3, #0
 8009fee:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009ff0:	4b67      	ldr	r3, [pc, #412]	@ (800a190 <HAL_DMA_IRQHandler+0x1ac>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a67      	ldr	r2, [pc, #412]	@ (800a194 <HAL_DMA_IRQHandler+0x1b0>)
 8009ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8009ffa:	0a9b      	lsrs	r3, r3, #10
 8009ffc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a002:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a008:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800a00a:	6a3b      	ldr	r3, [r7, #32]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 800a010:	69fb      	ldr	r3, [r7, #28]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	4a5f      	ldr	r2, [pc, #380]	@ (800a198 <HAL_DMA_IRQHandler+0x1b4>)
 800a01c:	4293      	cmp	r3, r2
 800a01e:	d04a      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a5d      	ldr	r2, [pc, #372]	@ (800a19c <HAL_DMA_IRQHandler+0x1b8>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d045      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	4a5c      	ldr	r2, [pc, #368]	@ (800a1a0 <HAL_DMA_IRQHandler+0x1bc>)
 800a030:	4293      	cmp	r3, r2
 800a032:	d040      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a5a      	ldr	r2, [pc, #360]	@ (800a1a4 <HAL_DMA_IRQHandler+0x1c0>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d03b      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a59      	ldr	r2, [pc, #356]	@ (800a1a8 <HAL_DMA_IRQHandler+0x1c4>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d036      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a57      	ldr	r2, [pc, #348]	@ (800a1ac <HAL_DMA_IRQHandler+0x1c8>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d031      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a56      	ldr	r2, [pc, #344]	@ (800a1b0 <HAL_DMA_IRQHandler+0x1cc>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d02c      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a54      	ldr	r2, [pc, #336]	@ (800a1b4 <HAL_DMA_IRQHandler+0x1d0>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d027      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a53      	ldr	r2, [pc, #332]	@ (800a1b8 <HAL_DMA_IRQHandler+0x1d4>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d022      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a51      	ldr	r2, [pc, #324]	@ (800a1bc <HAL_DMA_IRQHandler+0x1d8>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d01d      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a50      	ldr	r2, [pc, #320]	@ (800a1c0 <HAL_DMA_IRQHandler+0x1dc>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d018      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	4a4e      	ldr	r2, [pc, #312]	@ (800a1c4 <HAL_DMA_IRQHandler+0x1e0>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d013      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	4a4d      	ldr	r2, [pc, #308]	@ (800a1c8 <HAL_DMA_IRQHandler+0x1e4>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d00e      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	4a4b      	ldr	r2, [pc, #300]	@ (800a1cc <HAL_DMA_IRQHandler+0x1e8>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d009      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a4a      	ldr	r2, [pc, #296]	@ (800a1d0 <HAL_DMA_IRQHandler+0x1ec>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d004      	beq.n	800a0b6 <HAL_DMA_IRQHandler+0xd2>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	4a48      	ldr	r2, [pc, #288]	@ (800a1d4 <HAL_DMA_IRQHandler+0x1f0>)
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	d101      	bne.n	800a0ba <HAL_DMA_IRQHandler+0xd6>
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	e000      	b.n	800a0bc <HAL_DMA_IRQHandler+0xd8>
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	f000 842b 	beq.w	800a918 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0c6:	f003 031f 	and.w	r3, r3, #31
 800a0ca:	2208      	movs	r2, #8
 800a0cc:	409a      	lsls	r2, r3
 800a0ce:	69bb      	ldr	r3, [r7, #24]
 800a0d0:	4013      	ands	r3, r2
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	f000 80a2 	beq.w	800a21c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a2e      	ldr	r2, [pc, #184]	@ (800a198 <HAL_DMA_IRQHandler+0x1b4>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d04a      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a2d      	ldr	r2, [pc, #180]	@ (800a19c <HAL_DMA_IRQHandler+0x1b8>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d045      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a2b      	ldr	r2, [pc, #172]	@ (800a1a0 <HAL_DMA_IRQHandler+0x1bc>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d040      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a2a      	ldr	r2, [pc, #168]	@ (800a1a4 <HAL_DMA_IRQHandler+0x1c0>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d03b      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a28      	ldr	r2, [pc, #160]	@ (800a1a8 <HAL_DMA_IRQHandler+0x1c4>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d036      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a27      	ldr	r2, [pc, #156]	@ (800a1ac <HAL_DMA_IRQHandler+0x1c8>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d031      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a25      	ldr	r2, [pc, #148]	@ (800a1b0 <HAL_DMA_IRQHandler+0x1cc>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d02c      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4a24      	ldr	r2, [pc, #144]	@ (800a1b4 <HAL_DMA_IRQHandler+0x1d0>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d027      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a22      	ldr	r2, [pc, #136]	@ (800a1b8 <HAL_DMA_IRQHandler+0x1d4>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d022      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a21      	ldr	r2, [pc, #132]	@ (800a1bc <HAL_DMA_IRQHandler+0x1d8>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d01d      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	4a1f      	ldr	r2, [pc, #124]	@ (800a1c0 <HAL_DMA_IRQHandler+0x1dc>)
 800a142:	4293      	cmp	r3, r2
 800a144:	d018      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	4a1e      	ldr	r2, [pc, #120]	@ (800a1c4 <HAL_DMA_IRQHandler+0x1e0>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d013      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a1c      	ldr	r2, [pc, #112]	@ (800a1c8 <HAL_DMA_IRQHandler+0x1e4>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d00e      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	4a1b      	ldr	r2, [pc, #108]	@ (800a1cc <HAL_DMA_IRQHandler+0x1e8>)
 800a160:	4293      	cmp	r3, r2
 800a162:	d009      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	4a19      	ldr	r2, [pc, #100]	@ (800a1d0 <HAL_DMA_IRQHandler+0x1ec>)
 800a16a:	4293      	cmp	r3, r2
 800a16c:	d004      	beq.n	800a178 <HAL_DMA_IRQHandler+0x194>
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	4a18      	ldr	r2, [pc, #96]	@ (800a1d4 <HAL_DMA_IRQHandler+0x1f0>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d12f      	bne.n	800a1d8 <HAL_DMA_IRQHandler+0x1f4>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	f003 0304 	and.w	r3, r3, #4
 800a182:	2b00      	cmp	r3, #0
 800a184:	bf14      	ite	ne
 800a186:	2301      	movne	r3, #1
 800a188:	2300      	moveq	r3, #0
 800a18a:	b2db      	uxtb	r3, r3
 800a18c:	e02e      	b.n	800a1ec <HAL_DMA_IRQHandler+0x208>
 800a18e:	bf00      	nop
 800a190:	24000000 	.word	0x24000000
 800a194:	1b4e81b5 	.word	0x1b4e81b5
 800a198:	40020010 	.word	0x40020010
 800a19c:	40020028 	.word	0x40020028
 800a1a0:	40020040 	.word	0x40020040
 800a1a4:	40020058 	.word	0x40020058
 800a1a8:	40020070 	.word	0x40020070
 800a1ac:	40020088 	.word	0x40020088
 800a1b0:	400200a0 	.word	0x400200a0
 800a1b4:	400200b8 	.word	0x400200b8
 800a1b8:	40020410 	.word	0x40020410
 800a1bc:	40020428 	.word	0x40020428
 800a1c0:	40020440 	.word	0x40020440
 800a1c4:	40020458 	.word	0x40020458
 800a1c8:	40020470 	.word	0x40020470
 800a1cc:	40020488 	.word	0x40020488
 800a1d0:	400204a0 	.word	0x400204a0
 800a1d4:	400204b8 	.word	0x400204b8
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 0308 	and.w	r3, r3, #8
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	bf14      	ite	ne
 800a1e6:	2301      	movne	r3, #1
 800a1e8:	2300      	moveq	r3, #0
 800a1ea:	b2db      	uxtb	r3, r3
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d015      	beq.n	800a21c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	681a      	ldr	r2, [r3, #0]
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f022 0204 	bic.w	r2, r2, #4
 800a1fe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a204:	f003 031f 	and.w	r3, r3, #31
 800a208:	2208      	movs	r2, #8
 800a20a:	409a      	lsls	r2, r3
 800a20c:	6a3b      	ldr	r3, [r7, #32]
 800a20e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a214:	f043 0201 	orr.w	r2, r3, #1
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a220:	f003 031f 	and.w	r3, r3, #31
 800a224:	69ba      	ldr	r2, [r7, #24]
 800a226:	fa22 f303 	lsr.w	r3, r2, r3
 800a22a:	f003 0301 	and.w	r3, r3, #1
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d06e      	beq.n	800a310 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	4a69      	ldr	r2, [pc, #420]	@ (800a3dc <HAL_DMA_IRQHandler+0x3f8>)
 800a238:	4293      	cmp	r3, r2
 800a23a:	d04a      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4a67      	ldr	r2, [pc, #412]	@ (800a3e0 <HAL_DMA_IRQHandler+0x3fc>)
 800a242:	4293      	cmp	r3, r2
 800a244:	d045      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	4a66      	ldr	r2, [pc, #408]	@ (800a3e4 <HAL_DMA_IRQHandler+0x400>)
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d040      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a64      	ldr	r2, [pc, #400]	@ (800a3e8 <HAL_DMA_IRQHandler+0x404>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d03b      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4a63      	ldr	r2, [pc, #396]	@ (800a3ec <HAL_DMA_IRQHandler+0x408>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d036      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	4a61      	ldr	r2, [pc, #388]	@ (800a3f0 <HAL_DMA_IRQHandler+0x40c>)
 800a26a:	4293      	cmp	r3, r2
 800a26c:	d031      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	4a60      	ldr	r2, [pc, #384]	@ (800a3f4 <HAL_DMA_IRQHandler+0x410>)
 800a274:	4293      	cmp	r3, r2
 800a276:	d02c      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	4a5e      	ldr	r2, [pc, #376]	@ (800a3f8 <HAL_DMA_IRQHandler+0x414>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d027      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a5d      	ldr	r2, [pc, #372]	@ (800a3fc <HAL_DMA_IRQHandler+0x418>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d022      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	4a5b      	ldr	r2, [pc, #364]	@ (800a400 <HAL_DMA_IRQHandler+0x41c>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d01d      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a5a      	ldr	r2, [pc, #360]	@ (800a404 <HAL_DMA_IRQHandler+0x420>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d018      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a58      	ldr	r2, [pc, #352]	@ (800a408 <HAL_DMA_IRQHandler+0x424>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d013      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4a57      	ldr	r2, [pc, #348]	@ (800a40c <HAL_DMA_IRQHandler+0x428>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d00e      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4a55      	ldr	r2, [pc, #340]	@ (800a410 <HAL_DMA_IRQHandler+0x42c>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d009      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	4a54      	ldr	r2, [pc, #336]	@ (800a414 <HAL_DMA_IRQHandler+0x430>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d004      	beq.n	800a2d2 <HAL_DMA_IRQHandler+0x2ee>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a52      	ldr	r2, [pc, #328]	@ (800a418 <HAL_DMA_IRQHandler+0x434>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d10a      	bne.n	800a2e8 <HAL_DMA_IRQHandler+0x304>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	695b      	ldr	r3, [r3, #20]
 800a2d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	bf14      	ite	ne
 800a2e0:	2301      	movne	r3, #1
 800a2e2:	2300      	moveq	r3, #0
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	e003      	b.n	800a2f0 <HAL_DMA_IRQHandler+0x30c>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d00d      	beq.n	800a310 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2f8:	f003 031f 	and.w	r3, r3, #31
 800a2fc:	2201      	movs	r2, #1
 800a2fe:	409a      	lsls	r2, r3
 800a300:	6a3b      	ldr	r3, [r7, #32]
 800a302:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a308:	f043 0202 	orr.w	r2, r3, #2
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a314:	f003 031f 	and.w	r3, r3, #31
 800a318:	2204      	movs	r2, #4
 800a31a:	409a      	lsls	r2, r3
 800a31c:	69bb      	ldr	r3, [r7, #24]
 800a31e:	4013      	ands	r3, r2
 800a320:	2b00      	cmp	r3, #0
 800a322:	f000 808f 	beq.w	800a444 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	4a2c      	ldr	r2, [pc, #176]	@ (800a3dc <HAL_DMA_IRQHandler+0x3f8>)
 800a32c:	4293      	cmp	r3, r2
 800a32e:	d04a      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a2a      	ldr	r2, [pc, #168]	@ (800a3e0 <HAL_DMA_IRQHandler+0x3fc>)
 800a336:	4293      	cmp	r3, r2
 800a338:	d045      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	4a29      	ldr	r2, [pc, #164]	@ (800a3e4 <HAL_DMA_IRQHandler+0x400>)
 800a340:	4293      	cmp	r3, r2
 800a342:	d040      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	4a27      	ldr	r2, [pc, #156]	@ (800a3e8 <HAL_DMA_IRQHandler+0x404>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d03b      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	4a26      	ldr	r2, [pc, #152]	@ (800a3ec <HAL_DMA_IRQHandler+0x408>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d036      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a24      	ldr	r2, [pc, #144]	@ (800a3f0 <HAL_DMA_IRQHandler+0x40c>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d031      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	4a23      	ldr	r2, [pc, #140]	@ (800a3f4 <HAL_DMA_IRQHandler+0x410>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	d02c      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	4a21      	ldr	r2, [pc, #132]	@ (800a3f8 <HAL_DMA_IRQHandler+0x414>)
 800a372:	4293      	cmp	r3, r2
 800a374:	d027      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	4a20      	ldr	r2, [pc, #128]	@ (800a3fc <HAL_DMA_IRQHandler+0x418>)
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d022      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a1e      	ldr	r2, [pc, #120]	@ (800a400 <HAL_DMA_IRQHandler+0x41c>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d01d      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	4a1d      	ldr	r2, [pc, #116]	@ (800a404 <HAL_DMA_IRQHandler+0x420>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d018      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a1b      	ldr	r2, [pc, #108]	@ (800a408 <HAL_DMA_IRQHandler+0x424>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d013      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a1a      	ldr	r2, [pc, #104]	@ (800a40c <HAL_DMA_IRQHandler+0x428>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d00e      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a18      	ldr	r2, [pc, #96]	@ (800a410 <HAL_DMA_IRQHandler+0x42c>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d009      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a17      	ldr	r2, [pc, #92]	@ (800a414 <HAL_DMA_IRQHandler+0x430>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d004      	beq.n	800a3c6 <HAL_DMA_IRQHandler+0x3e2>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4a15      	ldr	r2, [pc, #84]	@ (800a418 <HAL_DMA_IRQHandler+0x434>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d12a      	bne.n	800a41c <HAL_DMA_IRQHandler+0x438>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	f003 0302 	and.w	r3, r3, #2
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	bf14      	ite	ne
 800a3d4:	2301      	movne	r3, #1
 800a3d6:	2300      	moveq	r3, #0
 800a3d8:	b2db      	uxtb	r3, r3
 800a3da:	e023      	b.n	800a424 <HAL_DMA_IRQHandler+0x440>
 800a3dc:	40020010 	.word	0x40020010
 800a3e0:	40020028 	.word	0x40020028
 800a3e4:	40020040 	.word	0x40020040
 800a3e8:	40020058 	.word	0x40020058
 800a3ec:	40020070 	.word	0x40020070
 800a3f0:	40020088 	.word	0x40020088
 800a3f4:	400200a0 	.word	0x400200a0
 800a3f8:	400200b8 	.word	0x400200b8
 800a3fc:	40020410 	.word	0x40020410
 800a400:	40020428 	.word	0x40020428
 800a404:	40020440 	.word	0x40020440
 800a408:	40020458 	.word	0x40020458
 800a40c:	40020470 	.word	0x40020470
 800a410:	40020488 	.word	0x40020488
 800a414:	400204a0 	.word	0x400204a0
 800a418:	400204b8 	.word	0x400204b8
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	2300      	movs	r3, #0
 800a424:	2b00      	cmp	r3, #0
 800a426:	d00d      	beq.n	800a444 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a42c:	f003 031f 	and.w	r3, r3, #31
 800a430:	2204      	movs	r2, #4
 800a432:	409a      	lsls	r2, r3
 800a434:	6a3b      	ldr	r3, [r7, #32]
 800a436:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a43c:	f043 0204 	orr.w	r2, r3, #4
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a448:	f003 031f 	and.w	r3, r3, #31
 800a44c:	2210      	movs	r2, #16
 800a44e:	409a      	lsls	r2, r3
 800a450:	69bb      	ldr	r3, [r7, #24]
 800a452:	4013      	ands	r3, r2
 800a454:	2b00      	cmp	r3, #0
 800a456:	f000 80a6 	beq.w	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	4a85      	ldr	r2, [pc, #532]	@ (800a674 <HAL_DMA_IRQHandler+0x690>)
 800a460:	4293      	cmp	r3, r2
 800a462:	d04a      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	4a83      	ldr	r2, [pc, #524]	@ (800a678 <HAL_DMA_IRQHandler+0x694>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d045      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	4a82      	ldr	r2, [pc, #520]	@ (800a67c <HAL_DMA_IRQHandler+0x698>)
 800a474:	4293      	cmp	r3, r2
 800a476:	d040      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a80      	ldr	r2, [pc, #512]	@ (800a680 <HAL_DMA_IRQHandler+0x69c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d03b      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	4a7f      	ldr	r2, [pc, #508]	@ (800a684 <HAL_DMA_IRQHandler+0x6a0>)
 800a488:	4293      	cmp	r3, r2
 800a48a:	d036      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	4a7d      	ldr	r2, [pc, #500]	@ (800a688 <HAL_DMA_IRQHandler+0x6a4>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d031      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	4a7c      	ldr	r2, [pc, #496]	@ (800a68c <HAL_DMA_IRQHandler+0x6a8>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d02c      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a7a      	ldr	r2, [pc, #488]	@ (800a690 <HAL_DMA_IRQHandler+0x6ac>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d027      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	4a79      	ldr	r2, [pc, #484]	@ (800a694 <HAL_DMA_IRQHandler+0x6b0>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d022      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a77      	ldr	r2, [pc, #476]	@ (800a698 <HAL_DMA_IRQHandler+0x6b4>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d01d      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a76      	ldr	r2, [pc, #472]	@ (800a69c <HAL_DMA_IRQHandler+0x6b8>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d018      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a74      	ldr	r2, [pc, #464]	@ (800a6a0 <HAL_DMA_IRQHandler+0x6bc>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d013      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a73      	ldr	r2, [pc, #460]	@ (800a6a4 <HAL_DMA_IRQHandler+0x6c0>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d00e      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	4a71      	ldr	r2, [pc, #452]	@ (800a6a8 <HAL_DMA_IRQHandler+0x6c4>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d009      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a70      	ldr	r2, [pc, #448]	@ (800a6ac <HAL_DMA_IRQHandler+0x6c8>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d004      	beq.n	800a4fa <HAL_DMA_IRQHandler+0x516>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	4a6e      	ldr	r2, [pc, #440]	@ (800a6b0 <HAL_DMA_IRQHandler+0x6cc>)
 800a4f6:	4293      	cmp	r3, r2
 800a4f8:	d10a      	bne.n	800a510 <HAL_DMA_IRQHandler+0x52c>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f003 0308 	and.w	r3, r3, #8
 800a504:	2b00      	cmp	r3, #0
 800a506:	bf14      	ite	ne
 800a508:	2301      	movne	r3, #1
 800a50a:	2300      	moveq	r3, #0
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	e009      	b.n	800a524 <HAL_DMA_IRQHandler+0x540>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	f003 0304 	and.w	r3, r3, #4
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	bf14      	ite	ne
 800a51e:	2301      	movne	r3, #1
 800a520:	2300      	moveq	r3, #0
 800a522:	b2db      	uxtb	r3, r3
 800a524:	2b00      	cmp	r3, #0
 800a526:	d03e      	beq.n	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a52c:	f003 031f 	and.w	r3, r3, #31
 800a530:	2210      	movs	r2, #16
 800a532:	409a      	lsls	r2, r3
 800a534:	6a3b      	ldr	r3, [r7, #32]
 800a536:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a542:	2b00      	cmp	r3, #0
 800a544:	d018      	beq.n	800a578 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a550:	2b00      	cmp	r3, #0
 800a552:	d108      	bne.n	800a566 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d024      	beq.n	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a560:	6878      	ldr	r0, [r7, #4]
 800a562:	4798      	blx	r3
 800a564:	e01f      	b.n	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d01b      	beq.n	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	4798      	blx	r3
 800a576:	e016      	b.n	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a582:	2b00      	cmp	r3, #0
 800a584:	d107      	bne.n	800a596 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f022 0208 	bic.w	r2, r2, #8
 800a594:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d003      	beq.n	800a5a6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5aa:	f003 031f 	and.w	r3, r3, #31
 800a5ae:	2220      	movs	r2, #32
 800a5b0:	409a      	lsls	r2, r3
 800a5b2:	69bb      	ldr	r3, [r7, #24]
 800a5b4:	4013      	ands	r3, r2
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	f000 8110 	beq.w	800a7dc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	4a2c      	ldr	r2, [pc, #176]	@ (800a674 <HAL_DMA_IRQHandler+0x690>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d04a      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	4a2b      	ldr	r2, [pc, #172]	@ (800a678 <HAL_DMA_IRQHandler+0x694>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d045      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	4a29      	ldr	r2, [pc, #164]	@ (800a67c <HAL_DMA_IRQHandler+0x698>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d040      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a28      	ldr	r2, [pc, #160]	@ (800a680 <HAL_DMA_IRQHandler+0x69c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d03b      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a26      	ldr	r2, [pc, #152]	@ (800a684 <HAL_DMA_IRQHandler+0x6a0>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d036      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	4a25      	ldr	r2, [pc, #148]	@ (800a688 <HAL_DMA_IRQHandler+0x6a4>)
 800a5f4:	4293      	cmp	r3, r2
 800a5f6:	d031      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	4a23      	ldr	r2, [pc, #140]	@ (800a68c <HAL_DMA_IRQHandler+0x6a8>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d02c      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	4a22      	ldr	r2, [pc, #136]	@ (800a690 <HAL_DMA_IRQHandler+0x6ac>)
 800a608:	4293      	cmp	r3, r2
 800a60a:	d027      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	4a20      	ldr	r2, [pc, #128]	@ (800a694 <HAL_DMA_IRQHandler+0x6b0>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d022      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a1f      	ldr	r2, [pc, #124]	@ (800a698 <HAL_DMA_IRQHandler+0x6b4>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d01d      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4a1d      	ldr	r2, [pc, #116]	@ (800a69c <HAL_DMA_IRQHandler+0x6b8>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d018      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	4a1c      	ldr	r2, [pc, #112]	@ (800a6a0 <HAL_DMA_IRQHandler+0x6bc>)
 800a630:	4293      	cmp	r3, r2
 800a632:	d013      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a1a      	ldr	r2, [pc, #104]	@ (800a6a4 <HAL_DMA_IRQHandler+0x6c0>)
 800a63a:	4293      	cmp	r3, r2
 800a63c:	d00e      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	4a19      	ldr	r2, [pc, #100]	@ (800a6a8 <HAL_DMA_IRQHandler+0x6c4>)
 800a644:	4293      	cmp	r3, r2
 800a646:	d009      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a17      	ldr	r2, [pc, #92]	@ (800a6ac <HAL_DMA_IRQHandler+0x6c8>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d004      	beq.n	800a65c <HAL_DMA_IRQHandler+0x678>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a16      	ldr	r2, [pc, #88]	@ (800a6b0 <HAL_DMA_IRQHandler+0x6cc>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d12b      	bne.n	800a6b4 <HAL_DMA_IRQHandler+0x6d0>
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	f003 0310 	and.w	r3, r3, #16
 800a666:	2b00      	cmp	r3, #0
 800a668:	bf14      	ite	ne
 800a66a:	2301      	movne	r3, #1
 800a66c:	2300      	moveq	r3, #0
 800a66e:	b2db      	uxtb	r3, r3
 800a670:	e02a      	b.n	800a6c8 <HAL_DMA_IRQHandler+0x6e4>
 800a672:	bf00      	nop
 800a674:	40020010 	.word	0x40020010
 800a678:	40020028 	.word	0x40020028
 800a67c:	40020040 	.word	0x40020040
 800a680:	40020058 	.word	0x40020058
 800a684:	40020070 	.word	0x40020070
 800a688:	40020088 	.word	0x40020088
 800a68c:	400200a0 	.word	0x400200a0
 800a690:	400200b8 	.word	0x400200b8
 800a694:	40020410 	.word	0x40020410
 800a698:	40020428 	.word	0x40020428
 800a69c:	40020440 	.word	0x40020440
 800a6a0:	40020458 	.word	0x40020458
 800a6a4:	40020470 	.word	0x40020470
 800a6a8:	40020488 	.word	0x40020488
 800a6ac:	400204a0 	.word	0x400204a0
 800a6b0:	400204b8 	.word	0x400204b8
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	f003 0302 	and.w	r3, r3, #2
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	bf14      	ite	ne
 800a6c2:	2301      	movne	r3, #1
 800a6c4:	2300      	moveq	r3, #0
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f000 8087 	beq.w	800a7dc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a6d2:	f003 031f 	and.w	r3, r3, #31
 800a6d6:	2220      	movs	r2, #32
 800a6d8:	409a      	lsls	r2, r3
 800a6da:	6a3b      	ldr	r3, [r7, #32]
 800a6dc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	2b04      	cmp	r3, #4
 800a6e8:	d139      	bne.n	800a75e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	681a      	ldr	r2, [r3, #0]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f022 0216 	bic.w	r2, r2, #22
 800a6f8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	695a      	ldr	r2, [r3, #20]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a708:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d103      	bne.n	800a71a <HAL_DMA_IRQHandler+0x736>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a716:	2b00      	cmp	r3, #0
 800a718:	d007      	beq.n	800a72a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	681a      	ldr	r2, [r3, #0]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f022 0208 	bic.w	r2, r2, #8
 800a728:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a72e:	f003 031f 	and.w	r3, r3, #31
 800a732:	223f      	movs	r2, #63	@ 0x3f
 800a734:	409a      	lsls	r2, r3
 800a736:	6a3b      	ldr	r3, [r7, #32]
 800a738:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2201      	movs	r2, #1
 800a73e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a74e:	2b00      	cmp	r3, #0
 800a750:	f000 834a 	beq.w	800ade8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	4798      	blx	r3
          }
          return;
 800a75c:	e344      	b.n	800ade8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d018      	beq.n	800a79e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a776:	2b00      	cmp	r3, #0
 800a778:	d108      	bne.n	800a78c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d02c      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	4798      	blx	r3
 800a78a:	e027      	b.n	800a7dc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a790:	2b00      	cmp	r3, #0
 800a792:	d023      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a798:	6878      	ldr	r0, [r7, #4]
 800a79a:	4798      	blx	r3
 800a79c:	e01e      	b.n	800a7dc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d10f      	bne.n	800a7cc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	f022 0210 	bic.w	r2, r2, #16
 800a7ba:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2201      	movs	r2, #1
 800a7c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	2200      	movs	r2, #0
 800a7c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d003      	beq.n	800a7dc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	f000 8306 	beq.w	800adf2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7ea:	f003 0301 	and.w	r3, r3, #1
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	f000 8088 	beq.w	800a904 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2204      	movs	r2, #4
 800a7f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a7a      	ldr	r2, [pc, #488]	@ (800a9ec <HAL_DMA_IRQHandler+0xa08>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d04a      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4a79      	ldr	r2, [pc, #484]	@ (800a9f0 <HAL_DMA_IRQHandler+0xa0c>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d045      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a77      	ldr	r2, [pc, #476]	@ (800a9f4 <HAL_DMA_IRQHandler+0xa10>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d040      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	4a76      	ldr	r2, [pc, #472]	@ (800a9f8 <HAL_DMA_IRQHandler+0xa14>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d03b      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4a74      	ldr	r2, [pc, #464]	@ (800a9fc <HAL_DMA_IRQHandler+0xa18>)
 800a82a:	4293      	cmp	r3, r2
 800a82c:	d036      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	4a73      	ldr	r2, [pc, #460]	@ (800aa00 <HAL_DMA_IRQHandler+0xa1c>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d031      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	4a71      	ldr	r2, [pc, #452]	@ (800aa04 <HAL_DMA_IRQHandler+0xa20>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d02c      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4a70      	ldr	r2, [pc, #448]	@ (800aa08 <HAL_DMA_IRQHandler+0xa24>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d027      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	4a6e      	ldr	r2, [pc, #440]	@ (800aa0c <HAL_DMA_IRQHandler+0xa28>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d022      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	4a6d      	ldr	r2, [pc, #436]	@ (800aa10 <HAL_DMA_IRQHandler+0xa2c>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d01d      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	4a6b      	ldr	r2, [pc, #428]	@ (800aa14 <HAL_DMA_IRQHandler+0xa30>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d018      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4a6a      	ldr	r2, [pc, #424]	@ (800aa18 <HAL_DMA_IRQHandler+0xa34>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d013      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	4a68      	ldr	r2, [pc, #416]	@ (800aa1c <HAL_DMA_IRQHandler+0xa38>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d00e      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	4a67      	ldr	r2, [pc, #412]	@ (800aa20 <HAL_DMA_IRQHandler+0xa3c>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d009      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a65      	ldr	r2, [pc, #404]	@ (800aa24 <HAL_DMA_IRQHandler+0xa40>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d004      	beq.n	800a89c <HAL_DMA_IRQHandler+0x8b8>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	4a64      	ldr	r2, [pc, #400]	@ (800aa28 <HAL_DMA_IRQHandler+0xa44>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d108      	bne.n	800a8ae <HAL_DMA_IRQHandler+0x8ca>
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	681a      	ldr	r2, [r3, #0]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f022 0201 	bic.w	r2, r2, #1
 800a8aa:	601a      	str	r2, [r3, #0]
 800a8ac:	e007      	b.n	800a8be <HAL_DMA_IRQHandler+0x8da>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f022 0201 	bic.w	r2, r2, #1
 800a8bc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	60fb      	str	r3, [r7, #12]
 800a8c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d307      	bcc.n	800a8da <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f003 0301 	and.w	r3, r3, #1
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d1f2      	bne.n	800a8be <HAL_DMA_IRQHandler+0x8da>
 800a8d8:	e000      	b.n	800a8dc <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a8da:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	f003 0301 	and.w	r3, r3, #1
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d004      	beq.n	800a8f4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	2203      	movs	r2, #3
 800a8ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800a8f2:	e003      	b.n	800a8fc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2200      	movs	r2, #0
 800a900:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a908:	2b00      	cmp	r3, #0
 800a90a:	f000 8272 	beq.w	800adf2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a912:	6878      	ldr	r0, [r7, #4]
 800a914:	4798      	blx	r3
 800a916:	e26c      	b.n	800adf2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	4a43      	ldr	r2, [pc, #268]	@ (800aa2c <HAL_DMA_IRQHandler+0xa48>)
 800a91e:	4293      	cmp	r3, r2
 800a920:	d022      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	4a42      	ldr	r2, [pc, #264]	@ (800aa30 <HAL_DMA_IRQHandler+0xa4c>)
 800a928:	4293      	cmp	r3, r2
 800a92a:	d01d      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	4a40      	ldr	r2, [pc, #256]	@ (800aa34 <HAL_DMA_IRQHandler+0xa50>)
 800a932:	4293      	cmp	r3, r2
 800a934:	d018      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4a3f      	ldr	r2, [pc, #252]	@ (800aa38 <HAL_DMA_IRQHandler+0xa54>)
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d013      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	4a3d      	ldr	r2, [pc, #244]	@ (800aa3c <HAL_DMA_IRQHandler+0xa58>)
 800a946:	4293      	cmp	r3, r2
 800a948:	d00e      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	4a3c      	ldr	r2, [pc, #240]	@ (800aa40 <HAL_DMA_IRQHandler+0xa5c>)
 800a950:	4293      	cmp	r3, r2
 800a952:	d009      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4a3a      	ldr	r2, [pc, #232]	@ (800aa44 <HAL_DMA_IRQHandler+0xa60>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d004      	beq.n	800a968 <HAL_DMA_IRQHandler+0x984>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	4a39      	ldr	r2, [pc, #228]	@ (800aa48 <HAL_DMA_IRQHandler+0xa64>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d101      	bne.n	800a96c <HAL_DMA_IRQHandler+0x988>
 800a968:	2301      	movs	r3, #1
 800a96a:	e000      	b.n	800a96e <HAL_DMA_IRQHandler+0x98a>
 800a96c:	2300      	movs	r3, #0
 800a96e:	2b00      	cmp	r3, #0
 800a970:	f000 823f 	beq.w	800adf2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a980:	f003 031f 	and.w	r3, r3, #31
 800a984:	2204      	movs	r2, #4
 800a986:	409a      	lsls	r2, r3
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	4013      	ands	r3, r2
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	f000 80cd 	beq.w	800ab2c <HAL_DMA_IRQHandler+0xb48>
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	f003 0304 	and.w	r3, r3, #4
 800a998:	2b00      	cmp	r3, #0
 800a99a:	f000 80c7 	beq.w	800ab2c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9a2:	f003 031f 	and.w	r3, r3, #31
 800a9a6:	2204      	movs	r2, #4
 800a9a8:	409a      	lsls	r2, r3
 800a9aa:	69fb      	ldr	r3, [r7, #28]
 800a9ac:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d049      	beq.n	800aa4c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a9b8:	693b      	ldr	r3, [r7, #16]
 800a9ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d109      	bne.n	800a9d6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	f000 8210 	beq.w	800adec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9d0:	6878      	ldr	r0, [r7, #4]
 800a9d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a9d4:	e20a      	b.n	800adec <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	f000 8206 	beq.w	800adec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a9e8:	e200      	b.n	800adec <HAL_DMA_IRQHandler+0xe08>
 800a9ea:	bf00      	nop
 800a9ec:	40020010 	.word	0x40020010
 800a9f0:	40020028 	.word	0x40020028
 800a9f4:	40020040 	.word	0x40020040
 800a9f8:	40020058 	.word	0x40020058
 800a9fc:	40020070 	.word	0x40020070
 800aa00:	40020088 	.word	0x40020088
 800aa04:	400200a0 	.word	0x400200a0
 800aa08:	400200b8 	.word	0x400200b8
 800aa0c:	40020410 	.word	0x40020410
 800aa10:	40020428 	.word	0x40020428
 800aa14:	40020440 	.word	0x40020440
 800aa18:	40020458 	.word	0x40020458
 800aa1c:	40020470 	.word	0x40020470
 800aa20:	40020488 	.word	0x40020488
 800aa24:	400204a0 	.word	0x400204a0
 800aa28:	400204b8 	.word	0x400204b8
 800aa2c:	58025408 	.word	0x58025408
 800aa30:	5802541c 	.word	0x5802541c
 800aa34:	58025430 	.word	0x58025430
 800aa38:	58025444 	.word	0x58025444
 800aa3c:	58025458 	.word	0x58025458
 800aa40:	5802546c 	.word	0x5802546c
 800aa44:	58025480 	.word	0x58025480
 800aa48:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800aa4c:	693b      	ldr	r3, [r7, #16]
 800aa4e:	f003 0320 	and.w	r3, r3, #32
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d160      	bne.n	800ab18 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	4a7f      	ldr	r2, [pc, #508]	@ (800ac58 <HAL_DMA_IRQHandler+0xc74>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d04a      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4a7d      	ldr	r2, [pc, #500]	@ (800ac5c <HAL_DMA_IRQHandler+0xc78>)
 800aa66:	4293      	cmp	r3, r2
 800aa68:	d045      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	4a7c      	ldr	r2, [pc, #496]	@ (800ac60 <HAL_DMA_IRQHandler+0xc7c>)
 800aa70:	4293      	cmp	r3, r2
 800aa72:	d040      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	4a7a      	ldr	r2, [pc, #488]	@ (800ac64 <HAL_DMA_IRQHandler+0xc80>)
 800aa7a:	4293      	cmp	r3, r2
 800aa7c:	d03b      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	4a79      	ldr	r2, [pc, #484]	@ (800ac68 <HAL_DMA_IRQHandler+0xc84>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d036      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	4a77      	ldr	r2, [pc, #476]	@ (800ac6c <HAL_DMA_IRQHandler+0xc88>)
 800aa8e:	4293      	cmp	r3, r2
 800aa90:	d031      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4a76      	ldr	r2, [pc, #472]	@ (800ac70 <HAL_DMA_IRQHandler+0xc8c>)
 800aa98:	4293      	cmp	r3, r2
 800aa9a:	d02c      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	4a74      	ldr	r2, [pc, #464]	@ (800ac74 <HAL_DMA_IRQHandler+0xc90>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d027      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	4a73      	ldr	r2, [pc, #460]	@ (800ac78 <HAL_DMA_IRQHandler+0xc94>)
 800aaac:	4293      	cmp	r3, r2
 800aaae:	d022      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	4a71      	ldr	r2, [pc, #452]	@ (800ac7c <HAL_DMA_IRQHandler+0xc98>)
 800aab6:	4293      	cmp	r3, r2
 800aab8:	d01d      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	4a70      	ldr	r2, [pc, #448]	@ (800ac80 <HAL_DMA_IRQHandler+0xc9c>)
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d018      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a6e      	ldr	r2, [pc, #440]	@ (800ac84 <HAL_DMA_IRQHandler+0xca0>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d013      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4a6d      	ldr	r2, [pc, #436]	@ (800ac88 <HAL_DMA_IRQHandler+0xca4>)
 800aad4:	4293      	cmp	r3, r2
 800aad6:	d00e      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a6b      	ldr	r2, [pc, #428]	@ (800ac8c <HAL_DMA_IRQHandler+0xca8>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	d009      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	4a6a      	ldr	r2, [pc, #424]	@ (800ac90 <HAL_DMA_IRQHandler+0xcac>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d004      	beq.n	800aaf6 <HAL_DMA_IRQHandler+0xb12>
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	4a68      	ldr	r2, [pc, #416]	@ (800ac94 <HAL_DMA_IRQHandler+0xcb0>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d108      	bne.n	800ab08 <HAL_DMA_IRQHandler+0xb24>
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f022 0208 	bic.w	r2, r2, #8
 800ab04:	601a      	str	r2, [r3, #0]
 800ab06:	e007      	b.n	800ab18 <HAL_DMA_IRQHandler+0xb34>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f022 0204 	bic.w	r2, r2, #4
 800ab16:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	f000 8165 	beq.w	800adec <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ab2a:	e15f      	b.n	800adec <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab30:	f003 031f 	and.w	r3, r3, #31
 800ab34:	2202      	movs	r2, #2
 800ab36:	409a      	lsls	r2, r3
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	4013      	ands	r3, r2
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f000 80c5 	beq.w	800accc <HAL_DMA_IRQHandler+0xce8>
 800ab42:	693b      	ldr	r3, [r7, #16]
 800ab44:	f003 0302 	and.w	r3, r3, #2
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f000 80bf 	beq.w	800accc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab52:	f003 031f 	and.w	r3, r3, #31
 800ab56:	2202      	movs	r2, #2
 800ab58:	409a      	lsls	r2, r3
 800ab5a:	69fb      	ldr	r3, [r7, #28]
 800ab5c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ab5e:	693b      	ldr	r3, [r7, #16]
 800ab60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d018      	beq.n	800ab9a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	d109      	bne.n	800ab86 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	f000 813a 	beq.w	800adf0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ab84:	e134      	b.n	800adf0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	f000 8130 	beq.w	800adf0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab94:	6878      	ldr	r0, [r7, #4]
 800ab96:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ab98:	e12a      	b.n	800adf0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800ab9a:	693b      	ldr	r3, [r7, #16]
 800ab9c:	f003 0320 	and.w	r3, r3, #32
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	f040 8089 	bne.w	800acb8 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	4a2b      	ldr	r2, [pc, #172]	@ (800ac58 <HAL_DMA_IRQHandler+0xc74>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d04a      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4a29      	ldr	r2, [pc, #164]	@ (800ac5c <HAL_DMA_IRQHandler+0xc78>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d045      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a28      	ldr	r2, [pc, #160]	@ (800ac60 <HAL_DMA_IRQHandler+0xc7c>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d040      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	4a26      	ldr	r2, [pc, #152]	@ (800ac64 <HAL_DMA_IRQHandler+0xc80>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d03b      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	4a25      	ldr	r2, [pc, #148]	@ (800ac68 <HAL_DMA_IRQHandler+0xc84>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d036      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	4a23      	ldr	r2, [pc, #140]	@ (800ac6c <HAL_DMA_IRQHandler+0xc88>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d031      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	4a22      	ldr	r2, [pc, #136]	@ (800ac70 <HAL_DMA_IRQHandler+0xc8c>)
 800abe8:	4293      	cmp	r3, r2
 800abea:	d02c      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4a20      	ldr	r2, [pc, #128]	@ (800ac74 <HAL_DMA_IRQHandler+0xc90>)
 800abf2:	4293      	cmp	r3, r2
 800abf4:	d027      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4a1f      	ldr	r2, [pc, #124]	@ (800ac78 <HAL_DMA_IRQHandler+0xc94>)
 800abfc:	4293      	cmp	r3, r2
 800abfe:	d022      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	4a1d      	ldr	r2, [pc, #116]	@ (800ac7c <HAL_DMA_IRQHandler+0xc98>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d01d      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	4a1c      	ldr	r2, [pc, #112]	@ (800ac80 <HAL_DMA_IRQHandler+0xc9c>)
 800ac10:	4293      	cmp	r3, r2
 800ac12:	d018      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	4a1a      	ldr	r2, [pc, #104]	@ (800ac84 <HAL_DMA_IRQHandler+0xca0>)
 800ac1a:	4293      	cmp	r3, r2
 800ac1c:	d013      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	4a19      	ldr	r2, [pc, #100]	@ (800ac88 <HAL_DMA_IRQHandler+0xca4>)
 800ac24:	4293      	cmp	r3, r2
 800ac26:	d00e      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	4a17      	ldr	r2, [pc, #92]	@ (800ac8c <HAL_DMA_IRQHandler+0xca8>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d009      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a16      	ldr	r2, [pc, #88]	@ (800ac90 <HAL_DMA_IRQHandler+0xcac>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d004      	beq.n	800ac46 <HAL_DMA_IRQHandler+0xc62>
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	4a14      	ldr	r2, [pc, #80]	@ (800ac94 <HAL_DMA_IRQHandler+0xcb0>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d128      	bne.n	800ac98 <HAL_DMA_IRQHandler+0xcb4>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	681a      	ldr	r2, [r3, #0]
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f022 0214 	bic.w	r2, r2, #20
 800ac54:	601a      	str	r2, [r3, #0]
 800ac56:	e027      	b.n	800aca8 <HAL_DMA_IRQHandler+0xcc4>
 800ac58:	40020010 	.word	0x40020010
 800ac5c:	40020028 	.word	0x40020028
 800ac60:	40020040 	.word	0x40020040
 800ac64:	40020058 	.word	0x40020058
 800ac68:	40020070 	.word	0x40020070
 800ac6c:	40020088 	.word	0x40020088
 800ac70:	400200a0 	.word	0x400200a0
 800ac74:	400200b8 	.word	0x400200b8
 800ac78:	40020410 	.word	0x40020410
 800ac7c:	40020428 	.word	0x40020428
 800ac80:	40020440 	.word	0x40020440
 800ac84:	40020458 	.word	0x40020458
 800ac88:	40020470 	.word	0x40020470
 800ac8c:	40020488 	.word	0x40020488
 800ac90:	400204a0 	.word	0x400204a0
 800ac94:	400204b8 	.word	0x400204b8
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	681a      	ldr	r2, [r3, #0]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f022 020a 	bic.w	r2, r2, #10
 800aca6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	2201      	movs	r2, #1
 800acac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	f000 8097 	beq.w	800adf0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800acca:	e091      	b.n	800adf0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acd0:	f003 031f 	and.w	r3, r3, #31
 800acd4:	2208      	movs	r2, #8
 800acd6:	409a      	lsls	r2, r3
 800acd8:	697b      	ldr	r3, [r7, #20]
 800acda:	4013      	ands	r3, r2
 800acdc:	2b00      	cmp	r3, #0
 800acde:	f000 8088 	beq.w	800adf2 <HAL_DMA_IRQHandler+0xe0e>
 800ace2:	693b      	ldr	r3, [r7, #16]
 800ace4:	f003 0308 	and.w	r3, r3, #8
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f000 8082 	beq.w	800adf2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	4a41      	ldr	r2, [pc, #260]	@ (800adf8 <HAL_DMA_IRQHandler+0xe14>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d04a      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	4a3f      	ldr	r2, [pc, #252]	@ (800adfc <HAL_DMA_IRQHandler+0xe18>)
 800acfe:	4293      	cmp	r3, r2
 800ad00:	d045      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	4a3e      	ldr	r2, [pc, #248]	@ (800ae00 <HAL_DMA_IRQHandler+0xe1c>)
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d040      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4a3c      	ldr	r2, [pc, #240]	@ (800ae04 <HAL_DMA_IRQHandler+0xe20>)
 800ad12:	4293      	cmp	r3, r2
 800ad14:	d03b      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	4a3b      	ldr	r2, [pc, #236]	@ (800ae08 <HAL_DMA_IRQHandler+0xe24>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d036      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4a39      	ldr	r2, [pc, #228]	@ (800ae0c <HAL_DMA_IRQHandler+0xe28>)
 800ad26:	4293      	cmp	r3, r2
 800ad28:	d031      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	4a38      	ldr	r2, [pc, #224]	@ (800ae10 <HAL_DMA_IRQHandler+0xe2c>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d02c      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	4a36      	ldr	r2, [pc, #216]	@ (800ae14 <HAL_DMA_IRQHandler+0xe30>)
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d027      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a35      	ldr	r2, [pc, #212]	@ (800ae18 <HAL_DMA_IRQHandler+0xe34>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d022      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	4a33      	ldr	r2, [pc, #204]	@ (800ae1c <HAL_DMA_IRQHandler+0xe38>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d01d      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	4a32      	ldr	r2, [pc, #200]	@ (800ae20 <HAL_DMA_IRQHandler+0xe3c>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d018      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	4a30      	ldr	r2, [pc, #192]	@ (800ae24 <HAL_DMA_IRQHandler+0xe40>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d013      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	4a2f      	ldr	r2, [pc, #188]	@ (800ae28 <HAL_DMA_IRQHandler+0xe44>)
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	d00e      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4a2d      	ldr	r2, [pc, #180]	@ (800ae2c <HAL_DMA_IRQHandler+0xe48>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d009      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	4a2c      	ldr	r2, [pc, #176]	@ (800ae30 <HAL_DMA_IRQHandler+0xe4c>)
 800ad80:	4293      	cmp	r3, r2
 800ad82:	d004      	beq.n	800ad8e <HAL_DMA_IRQHandler+0xdaa>
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	4a2a      	ldr	r2, [pc, #168]	@ (800ae34 <HAL_DMA_IRQHandler+0xe50>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d108      	bne.n	800ada0 <HAL_DMA_IRQHandler+0xdbc>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	681a      	ldr	r2, [r3, #0]
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f022 021c 	bic.w	r2, r2, #28
 800ad9c:	601a      	str	r2, [r3, #0]
 800ad9e:	e007      	b.n	800adb0 <HAL_DMA_IRQHandler+0xdcc>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	681a      	ldr	r2, [r3, #0]
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	f022 020e 	bic.w	r2, r2, #14
 800adae:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800adb4:	f003 031f 	and.w	r3, r3, #31
 800adb8:	2201      	movs	r2, #1
 800adba:	409a      	lsls	r2, r3
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2201      	movs	r2, #1
 800adc4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	2201      	movs	r2, #1
 800adca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	2200      	movs	r2, #0
 800add2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800adda:	2b00      	cmp	r3, #0
 800addc:	d009      	beq.n	800adf2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	4798      	blx	r3
 800ade6:	e004      	b.n	800adf2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800ade8:	bf00      	nop
 800adea:	e002      	b.n	800adf2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800adec:	bf00      	nop
 800adee:	e000      	b.n	800adf2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800adf0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800adf2:	3728      	adds	r7, #40	@ 0x28
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}
 800adf8:	40020010 	.word	0x40020010
 800adfc:	40020028 	.word	0x40020028
 800ae00:	40020040 	.word	0x40020040
 800ae04:	40020058 	.word	0x40020058
 800ae08:	40020070 	.word	0x40020070
 800ae0c:	40020088 	.word	0x40020088
 800ae10:	400200a0 	.word	0x400200a0
 800ae14:	400200b8 	.word	0x400200b8
 800ae18:	40020410 	.word	0x40020410
 800ae1c:	40020428 	.word	0x40020428
 800ae20:	40020440 	.word	0x40020440
 800ae24:	40020458 	.word	0x40020458
 800ae28:	40020470 	.word	0x40020470
 800ae2c:	40020488 	.word	0x40020488
 800ae30:	400204a0 	.word	0x400204a0
 800ae34:	400204b8 	.word	0x400204b8

0800ae38 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800ae38:	b480      	push	{r7}
 800ae3a:	b087      	sub	sp, #28
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	60f8      	str	r0, [r7, #12]
 800ae40:	60b9      	str	r1, [r7, #8]
 800ae42:	607a      	str	r2, [r7, #4]
 800ae44:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae4a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae50:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4a7f      	ldr	r2, [pc, #508]	@ (800b054 <DMA_SetConfig+0x21c>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d072      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a7d      	ldr	r2, [pc, #500]	@ (800b058 <DMA_SetConfig+0x220>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d06d      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a7c      	ldr	r2, [pc, #496]	@ (800b05c <DMA_SetConfig+0x224>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d068      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a7a      	ldr	r2, [pc, #488]	@ (800b060 <DMA_SetConfig+0x228>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d063      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a79      	ldr	r2, [pc, #484]	@ (800b064 <DMA_SetConfig+0x22c>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d05e      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	4a77      	ldr	r2, [pc, #476]	@ (800b068 <DMA_SetConfig+0x230>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d059      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4a76      	ldr	r2, [pc, #472]	@ (800b06c <DMA_SetConfig+0x234>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d054      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a74      	ldr	r2, [pc, #464]	@ (800b070 <DMA_SetConfig+0x238>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d04f      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a73      	ldr	r2, [pc, #460]	@ (800b074 <DMA_SetConfig+0x23c>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d04a      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a71      	ldr	r2, [pc, #452]	@ (800b078 <DMA_SetConfig+0x240>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d045      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a70      	ldr	r2, [pc, #448]	@ (800b07c <DMA_SetConfig+0x244>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d040      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a6e      	ldr	r2, [pc, #440]	@ (800b080 <DMA_SetConfig+0x248>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d03b      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a6d      	ldr	r2, [pc, #436]	@ (800b084 <DMA_SetConfig+0x24c>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d036      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a6b      	ldr	r2, [pc, #428]	@ (800b088 <DMA_SetConfig+0x250>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d031      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a6a      	ldr	r2, [pc, #424]	@ (800b08c <DMA_SetConfig+0x254>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d02c      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a68      	ldr	r2, [pc, #416]	@ (800b090 <DMA_SetConfig+0x258>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d027      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a67      	ldr	r2, [pc, #412]	@ (800b094 <DMA_SetConfig+0x25c>)
 800aef8:	4293      	cmp	r3, r2
 800aefa:	d022      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	4a65      	ldr	r2, [pc, #404]	@ (800b098 <DMA_SetConfig+0x260>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d01d      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	4a64      	ldr	r2, [pc, #400]	@ (800b09c <DMA_SetConfig+0x264>)
 800af0c:	4293      	cmp	r3, r2
 800af0e:	d018      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	4a62      	ldr	r2, [pc, #392]	@ (800b0a0 <DMA_SetConfig+0x268>)
 800af16:	4293      	cmp	r3, r2
 800af18:	d013      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4a61      	ldr	r2, [pc, #388]	@ (800b0a4 <DMA_SetConfig+0x26c>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d00e      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4a5f      	ldr	r2, [pc, #380]	@ (800b0a8 <DMA_SetConfig+0x270>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d009      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4a5e      	ldr	r2, [pc, #376]	@ (800b0ac <DMA_SetConfig+0x274>)
 800af34:	4293      	cmp	r3, r2
 800af36:	d004      	beq.n	800af42 <DMA_SetConfig+0x10a>
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a5c      	ldr	r2, [pc, #368]	@ (800b0b0 <DMA_SetConfig+0x278>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d101      	bne.n	800af46 <DMA_SetConfig+0x10e>
 800af42:	2301      	movs	r3, #1
 800af44:	e000      	b.n	800af48 <DMA_SetConfig+0x110>
 800af46:	2300      	movs	r3, #0
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d00d      	beq.n	800af68 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800af50:	68fa      	ldr	r2, [r7, #12]
 800af52:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800af54:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d004      	beq.n	800af68 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800af62:	68fa      	ldr	r2, [r7, #12]
 800af64:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800af66:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a39      	ldr	r2, [pc, #228]	@ (800b054 <DMA_SetConfig+0x21c>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d04a      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	4a38      	ldr	r2, [pc, #224]	@ (800b058 <DMA_SetConfig+0x220>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d045      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	4a36      	ldr	r2, [pc, #216]	@ (800b05c <DMA_SetConfig+0x224>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d040      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a35      	ldr	r2, [pc, #212]	@ (800b060 <DMA_SetConfig+0x228>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d03b      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a33      	ldr	r2, [pc, #204]	@ (800b064 <DMA_SetConfig+0x22c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d036      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	4a32      	ldr	r2, [pc, #200]	@ (800b068 <DMA_SetConfig+0x230>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d031      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a30      	ldr	r2, [pc, #192]	@ (800b06c <DMA_SetConfig+0x234>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d02c      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a2f      	ldr	r2, [pc, #188]	@ (800b070 <DMA_SetConfig+0x238>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d027      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a2d      	ldr	r2, [pc, #180]	@ (800b074 <DMA_SetConfig+0x23c>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d022      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a2c      	ldr	r2, [pc, #176]	@ (800b078 <DMA_SetConfig+0x240>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d01d      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a2a      	ldr	r2, [pc, #168]	@ (800b07c <DMA_SetConfig+0x244>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d018      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	4a29      	ldr	r2, [pc, #164]	@ (800b080 <DMA_SetConfig+0x248>)
 800afdc:	4293      	cmp	r3, r2
 800afde:	d013      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4a27      	ldr	r2, [pc, #156]	@ (800b084 <DMA_SetConfig+0x24c>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d00e      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	4a26      	ldr	r2, [pc, #152]	@ (800b088 <DMA_SetConfig+0x250>)
 800aff0:	4293      	cmp	r3, r2
 800aff2:	d009      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a24      	ldr	r2, [pc, #144]	@ (800b08c <DMA_SetConfig+0x254>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d004      	beq.n	800b008 <DMA_SetConfig+0x1d0>
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a23      	ldr	r2, [pc, #140]	@ (800b090 <DMA_SetConfig+0x258>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d101      	bne.n	800b00c <DMA_SetConfig+0x1d4>
 800b008:	2301      	movs	r3, #1
 800b00a:	e000      	b.n	800b00e <DMA_SetConfig+0x1d6>
 800b00c:	2300      	movs	r3, #0
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d059      	beq.n	800b0c6 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b016:	f003 031f 	and.w	r3, r3, #31
 800b01a:	223f      	movs	r2, #63	@ 0x3f
 800b01c:	409a      	lsls	r2, r3
 800b01e:	697b      	ldr	r3, [r7, #20]
 800b020:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	681a      	ldr	r2, [r3, #0]
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b030:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	683a      	ldr	r2, [r7, #0]
 800b038:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	2b40      	cmp	r3, #64	@ 0x40
 800b040:	d138      	bne.n	800b0b4 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	687a      	ldr	r2, [r7, #4]
 800b048:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	68ba      	ldr	r2, [r7, #8]
 800b050:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800b052:	e086      	b.n	800b162 <DMA_SetConfig+0x32a>
 800b054:	40020010 	.word	0x40020010
 800b058:	40020028 	.word	0x40020028
 800b05c:	40020040 	.word	0x40020040
 800b060:	40020058 	.word	0x40020058
 800b064:	40020070 	.word	0x40020070
 800b068:	40020088 	.word	0x40020088
 800b06c:	400200a0 	.word	0x400200a0
 800b070:	400200b8 	.word	0x400200b8
 800b074:	40020410 	.word	0x40020410
 800b078:	40020428 	.word	0x40020428
 800b07c:	40020440 	.word	0x40020440
 800b080:	40020458 	.word	0x40020458
 800b084:	40020470 	.word	0x40020470
 800b088:	40020488 	.word	0x40020488
 800b08c:	400204a0 	.word	0x400204a0
 800b090:	400204b8 	.word	0x400204b8
 800b094:	58025408 	.word	0x58025408
 800b098:	5802541c 	.word	0x5802541c
 800b09c:	58025430 	.word	0x58025430
 800b0a0:	58025444 	.word	0x58025444
 800b0a4:	58025458 	.word	0x58025458
 800b0a8:	5802546c 	.word	0x5802546c
 800b0ac:	58025480 	.word	0x58025480
 800b0b0:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	68ba      	ldr	r2, [r7, #8]
 800b0ba:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	60da      	str	r2, [r3, #12]
}
 800b0c4:	e04d      	b.n	800b162 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4a29      	ldr	r2, [pc, #164]	@ (800b170 <DMA_SetConfig+0x338>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d022      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4a27      	ldr	r2, [pc, #156]	@ (800b174 <DMA_SetConfig+0x33c>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d01d      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a26      	ldr	r2, [pc, #152]	@ (800b178 <DMA_SetConfig+0x340>)
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d018      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4a24      	ldr	r2, [pc, #144]	@ (800b17c <DMA_SetConfig+0x344>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d013      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a23      	ldr	r2, [pc, #140]	@ (800b180 <DMA_SetConfig+0x348>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d00e      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a21      	ldr	r2, [pc, #132]	@ (800b184 <DMA_SetConfig+0x34c>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d009      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a20      	ldr	r2, [pc, #128]	@ (800b188 <DMA_SetConfig+0x350>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d004      	beq.n	800b116 <DMA_SetConfig+0x2de>
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	4a1e      	ldr	r2, [pc, #120]	@ (800b18c <DMA_SetConfig+0x354>)
 800b112:	4293      	cmp	r3, r2
 800b114:	d101      	bne.n	800b11a <DMA_SetConfig+0x2e2>
 800b116:	2301      	movs	r3, #1
 800b118:	e000      	b.n	800b11c <DMA_SetConfig+0x2e4>
 800b11a:	2300      	movs	r3, #0
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d020      	beq.n	800b162 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b124:	f003 031f 	and.w	r3, r3, #31
 800b128:	2201      	movs	r2, #1
 800b12a:	409a      	lsls	r2, r3
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	683a      	ldr	r2, [r7, #0]
 800b136:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	689b      	ldr	r3, [r3, #8]
 800b13c:	2b40      	cmp	r3, #64	@ 0x40
 800b13e:	d108      	bne.n	800b152 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	687a      	ldr	r2, [r7, #4]
 800b146:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	68ba      	ldr	r2, [r7, #8]
 800b14e:	60da      	str	r2, [r3, #12]
}
 800b150:	e007      	b.n	800b162 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	68ba      	ldr	r2, [r7, #8]
 800b158:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	687a      	ldr	r2, [r7, #4]
 800b160:	60da      	str	r2, [r3, #12]
}
 800b162:	bf00      	nop
 800b164:	371c      	adds	r7, #28
 800b166:	46bd      	mov	sp, r7
 800b168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b16c:	4770      	bx	lr
 800b16e:	bf00      	nop
 800b170:	58025408 	.word	0x58025408
 800b174:	5802541c 	.word	0x5802541c
 800b178:	58025430 	.word	0x58025430
 800b17c:	58025444 	.word	0x58025444
 800b180:	58025458 	.word	0x58025458
 800b184:	5802546c 	.word	0x5802546c
 800b188:	58025480 	.word	0x58025480
 800b18c:	58025494 	.word	0x58025494

0800b190 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b190:	b480      	push	{r7}
 800b192:	b085      	sub	sp, #20
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4a42      	ldr	r2, [pc, #264]	@ (800b2a8 <DMA_CalcBaseAndBitshift+0x118>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d04a      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	4a41      	ldr	r2, [pc, #260]	@ (800b2ac <DMA_CalcBaseAndBitshift+0x11c>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d045      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	4a3f      	ldr	r2, [pc, #252]	@ (800b2b0 <DMA_CalcBaseAndBitshift+0x120>)
 800b1b2:	4293      	cmp	r3, r2
 800b1b4:	d040      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	4a3e      	ldr	r2, [pc, #248]	@ (800b2b4 <DMA_CalcBaseAndBitshift+0x124>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d03b      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a3c      	ldr	r2, [pc, #240]	@ (800b2b8 <DMA_CalcBaseAndBitshift+0x128>)
 800b1c6:	4293      	cmp	r3, r2
 800b1c8:	d036      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	4a3b      	ldr	r2, [pc, #236]	@ (800b2bc <DMA_CalcBaseAndBitshift+0x12c>)
 800b1d0:	4293      	cmp	r3, r2
 800b1d2:	d031      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	4a39      	ldr	r2, [pc, #228]	@ (800b2c0 <DMA_CalcBaseAndBitshift+0x130>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d02c      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	4a38      	ldr	r2, [pc, #224]	@ (800b2c4 <DMA_CalcBaseAndBitshift+0x134>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d027      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	4a36      	ldr	r2, [pc, #216]	@ (800b2c8 <DMA_CalcBaseAndBitshift+0x138>)
 800b1ee:	4293      	cmp	r3, r2
 800b1f0:	d022      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	4a35      	ldr	r2, [pc, #212]	@ (800b2cc <DMA_CalcBaseAndBitshift+0x13c>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d01d      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	4a33      	ldr	r2, [pc, #204]	@ (800b2d0 <DMA_CalcBaseAndBitshift+0x140>)
 800b202:	4293      	cmp	r3, r2
 800b204:	d018      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	4a32      	ldr	r2, [pc, #200]	@ (800b2d4 <DMA_CalcBaseAndBitshift+0x144>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d013      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	4a30      	ldr	r2, [pc, #192]	@ (800b2d8 <DMA_CalcBaseAndBitshift+0x148>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d00e      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	4a2f      	ldr	r2, [pc, #188]	@ (800b2dc <DMA_CalcBaseAndBitshift+0x14c>)
 800b220:	4293      	cmp	r3, r2
 800b222:	d009      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	4a2d      	ldr	r2, [pc, #180]	@ (800b2e0 <DMA_CalcBaseAndBitshift+0x150>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d004      	beq.n	800b238 <DMA_CalcBaseAndBitshift+0xa8>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	4a2c      	ldr	r2, [pc, #176]	@ (800b2e4 <DMA_CalcBaseAndBitshift+0x154>)
 800b234:	4293      	cmp	r3, r2
 800b236:	d101      	bne.n	800b23c <DMA_CalcBaseAndBitshift+0xac>
 800b238:	2301      	movs	r3, #1
 800b23a:	e000      	b.n	800b23e <DMA_CalcBaseAndBitshift+0xae>
 800b23c:	2300      	movs	r3, #0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d024      	beq.n	800b28c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	b2db      	uxtb	r3, r3
 800b248:	3b10      	subs	r3, #16
 800b24a:	4a27      	ldr	r2, [pc, #156]	@ (800b2e8 <DMA_CalcBaseAndBitshift+0x158>)
 800b24c:	fba2 2303 	umull	r2, r3, r2, r3
 800b250:	091b      	lsrs	r3, r3, #4
 800b252:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	f003 0307 	and.w	r3, r3, #7
 800b25a:	4a24      	ldr	r2, [pc, #144]	@ (800b2ec <DMA_CalcBaseAndBitshift+0x15c>)
 800b25c:	5cd3      	ldrb	r3, [r2, r3]
 800b25e:	461a      	mov	r2, r3
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	2b03      	cmp	r3, #3
 800b268:	d908      	bls.n	800b27c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	461a      	mov	r2, r3
 800b270:	4b1f      	ldr	r3, [pc, #124]	@ (800b2f0 <DMA_CalcBaseAndBitshift+0x160>)
 800b272:	4013      	ands	r3, r2
 800b274:	1d1a      	adds	r2, r3, #4
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	659a      	str	r2, [r3, #88]	@ 0x58
 800b27a:	e00d      	b.n	800b298 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	461a      	mov	r2, r3
 800b282:	4b1b      	ldr	r3, [pc, #108]	@ (800b2f0 <DMA_CalcBaseAndBitshift+0x160>)
 800b284:	4013      	ands	r3, r2
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	6593      	str	r3, [r2, #88]	@ 0x58
 800b28a:	e005      	b.n	800b298 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800b29c:	4618      	mov	r0, r3
 800b29e:	3714      	adds	r7, #20
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a6:	4770      	bx	lr
 800b2a8:	40020010 	.word	0x40020010
 800b2ac:	40020028 	.word	0x40020028
 800b2b0:	40020040 	.word	0x40020040
 800b2b4:	40020058 	.word	0x40020058
 800b2b8:	40020070 	.word	0x40020070
 800b2bc:	40020088 	.word	0x40020088
 800b2c0:	400200a0 	.word	0x400200a0
 800b2c4:	400200b8 	.word	0x400200b8
 800b2c8:	40020410 	.word	0x40020410
 800b2cc:	40020428 	.word	0x40020428
 800b2d0:	40020440 	.word	0x40020440
 800b2d4:	40020458 	.word	0x40020458
 800b2d8:	40020470 	.word	0x40020470
 800b2dc:	40020488 	.word	0x40020488
 800b2e0:	400204a0 	.word	0x400204a0
 800b2e4:	400204b8 	.word	0x400204b8
 800b2e8:	aaaaaaab 	.word	0xaaaaaaab
 800b2ec:	0801e314 	.word	0x0801e314
 800b2f0:	fffffc00 	.word	0xfffffc00

0800b2f4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b085      	sub	sp, #20
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	699b      	ldr	r3, [r3, #24]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d120      	bne.n	800b34a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b30c:	2b03      	cmp	r3, #3
 800b30e:	d858      	bhi.n	800b3c2 <DMA_CheckFifoParam+0xce>
 800b310:	a201      	add	r2, pc, #4	@ (adr r2, 800b318 <DMA_CheckFifoParam+0x24>)
 800b312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b316:	bf00      	nop
 800b318:	0800b329 	.word	0x0800b329
 800b31c:	0800b33b 	.word	0x0800b33b
 800b320:	0800b329 	.word	0x0800b329
 800b324:	0800b3c3 	.word	0x0800b3c3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b32c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b330:	2b00      	cmp	r3, #0
 800b332:	d048      	beq.n	800b3c6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800b334:	2301      	movs	r3, #1
 800b336:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b338:	e045      	b.n	800b3c6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b33e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b342:	d142      	bne.n	800b3ca <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800b344:	2301      	movs	r3, #1
 800b346:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b348:	e03f      	b.n	800b3ca <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	699b      	ldr	r3, [r3, #24]
 800b34e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b352:	d123      	bne.n	800b39c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b358:	2b03      	cmp	r3, #3
 800b35a:	d838      	bhi.n	800b3ce <DMA_CheckFifoParam+0xda>
 800b35c:	a201      	add	r2, pc, #4	@ (adr r2, 800b364 <DMA_CheckFifoParam+0x70>)
 800b35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b362:	bf00      	nop
 800b364:	0800b375 	.word	0x0800b375
 800b368:	0800b37b 	.word	0x0800b37b
 800b36c:	0800b375 	.word	0x0800b375
 800b370:	0800b38d 	.word	0x0800b38d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800b374:	2301      	movs	r3, #1
 800b376:	73fb      	strb	r3, [r7, #15]
        break;
 800b378:	e030      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b382:	2b00      	cmp	r3, #0
 800b384:	d025      	beq.n	800b3d2 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800b386:	2301      	movs	r3, #1
 800b388:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b38a:	e022      	b.n	800b3d2 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b390:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b394:	d11f      	bne.n	800b3d6 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800b396:	2301      	movs	r3, #1
 800b398:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b39a:	e01c      	b.n	800b3d6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3a0:	2b02      	cmp	r3, #2
 800b3a2:	d902      	bls.n	800b3aa <DMA_CheckFifoParam+0xb6>
 800b3a4:	2b03      	cmp	r3, #3
 800b3a6:	d003      	beq.n	800b3b0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800b3a8:	e018      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	73fb      	strb	r3, [r7, #15]
        break;
 800b3ae:	e015      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d00e      	beq.n	800b3da <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800b3bc:	2301      	movs	r3, #1
 800b3be:	73fb      	strb	r3, [r7, #15]
    break;
 800b3c0:	e00b      	b.n	800b3da <DMA_CheckFifoParam+0xe6>
        break;
 800b3c2:	bf00      	nop
 800b3c4:	e00a      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        break;
 800b3c6:	bf00      	nop
 800b3c8:	e008      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        break;
 800b3ca:	bf00      	nop
 800b3cc:	e006      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        break;
 800b3ce:	bf00      	nop
 800b3d0:	e004      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        break;
 800b3d2:	bf00      	nop
 800b3d4:	e002      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
        break;
 800b3d6:	bf00      	nop
 800b3d8:	e000      	b.n	800b3dc <DMA_CheckFifoParam+0xe8>
    break;
 800b3da:	bf00      	nop
    }
  }

  return status;
 800b3dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	3714      	adds	r7, #20
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e8:	4770      	bx	lr
 800b3ea:	bf00      	nop

0800b3ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b3ec:	b480      	push	{r7}
 800b3ee:	b085      	sub	sp, #20
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	4a38      	ldr	r2, [pc, #224]	@ (800b4e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800b400:	4293      	cmp	r3, r2
 800b402:	d022      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	4a36      	ldr	r2, [pc, #216]	@ (800b4e4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800b40a:	4293      	cmp	r3, r2
 800b40c:	d01d      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	4a35      	ldr	r2, [pc, #212]	@ (800b4e8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800b414:	4293      	cmp	r3, r2
 800b416:	d018      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	4a33      	ldr	r2, [pc, #204]	@ (800b4ec <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d013      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	4a32      	ldr	r2, [pc, #200]	@ (800b4f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800b428:	4293      	cmp	r3, r2
 800b42a:	d00e      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	4a30      	ldr	r2, [pc, #192]	@ (800b4f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800b432:	4293      	cmp	r3, r2
 800b434:	d009      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	4a2f      	ldr	r2, [pc, #188]	@ (800b4f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800b43c:	4293      	cmp	r3, r2
 800b43e:	d004      	beq.n	800b44a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	4a2d      	ldr	r2, [pc, #180]	@ (800b4fc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800b446:	4293      	cmp	r3, r2
 800b448:	d101      	bne.n	800b44e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800b44a:	2301      	movs	r3, #1
 800b44c:	e000      	b.n	800b450 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800b44e:	2300      	movs	r3, #0
 800b450:	2b00      	cmp	r3, #0
 800b452:	d01a      	beq.n	800b48a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	b2db      	uxtb	r3, r3
 800b45a:	3b08      	subs	r3, #8
 800b45c:	4a28      	ldr	r2, [pc, #160]	@ (800b500 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800b45e:	fba2 2303 	umull	r2, r3, r2, r3
 800b462:	091b      	lsrs	r3, r3, #4
 800b464:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800b466:	68fa      	ldr	r2, [r7, #12]
 800b468:	4b26      	ldr	r3, [pc, #152]	@ (800b504 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800b46a:	4413      	add	r3, r2
 800b46c:	009b      	lsls	r3, r3, #2
 800b46e:	461a      	mov	r2, r3
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a24      	ldr	r2, [pc, #144]	@ (800b508 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800b478:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	f003 031f 	and.w	r3, r3, #31
 800b480:	2201      	movs	r2, #1
 800b482:	409a      	lsls	r2, r3
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800b488:	e024      	b.n	800b4d4 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	b2db      	uxtb	r3, r3
 800b490:	3b10      	subs	r3, #16
 800b492:	4a1e      	ldr	r2, [pc, #120]	@ (800b50c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800b494:	fba2 2303 	umull	r2, r3, r2, r3
 800b498:	091b      	lsrs	r3, r3, #4
 800b49a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	4a1c      	ldr	r2, [pc, #112]	@ (800b510 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800b4a0:	4293      	cmp	r3, r2
 800b4a2:	d806      	bhi.n	800b4b2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800b4a4:	68bb      	ldr	r3, [r7, #8]
 800b4a6:	4a1b      	ldr	r2, [pc, #108]	@ (800b514 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800b4a8:	4293      	cmp	r3, r2
 800b4aa:	d902      	bls.n	800b4b2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	3308      	adds	r3, #8
 800b4b0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800b4b2:	68fa      	ldr	r2, [r7, #12]
 800b4b4:	4b18      	ldr	r3, [pc, #96]	@ (800b518 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800b4b6:	4413      	add	r3, r2
 800b4b8:	009b      	lsls	r3, r3, #2
 800b4ba:	461a      	mov	r2, r3
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	4a16      	ldr	r2, [pc, #88]	@ (800b51c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800b4c4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	f003 031f 	and.w	r3, r3, #31
 800b4cc:	2201      	movs	r2, #1
 800b4ce:	409a      	lsls	r2, r3
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b4d4:	bf00      	nop
 800b4d6:	3714      	adds	r7, #20
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4de:	4770      	bx	lr
 800b4e0:	58025408 	.word	0x58025408
 800b4e4:	5802541c 	.word	0x5802541c
 800b4e8:	58025430 	.word	0x58025430
 800b4ec:	58025444 	.word	0x58025444
 800b4f0:	58025458 	.word	0x58025458
 800b4f4:	5802546c 	.word	0x5802546c
 800b4f8:	58025480 	.word	0x58025480
 800b4fc:	58025494 	.word	0x58025494
 800b500:	cccccccd 	.word	0xcccccccd
 800b504:	16009600 	.word	0x16009600
 800b508:	58025880 	.word	0x58025880
 800b50c:	aaaaaaab 	.word	0xaaaaaaab
 800b510:	400204b8 	.word	0x400204b8
 800b514:	4002040f 	.word	0x4002040f
 800b518:	10008200 	.word	0x10008200
 800b51c:	40020880 	.word	0x40020880

0800b520 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b520:	b480      	push	{r7}
 800b522:	b085      	sub	sp, #20
 800b524:	af00      	add	r7, sp, #0
 800b526:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	685b      	ldr	r3, [r3, #4]
 800b52c:	b2db      	uxtb	r3, r3
 800b52e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	2b00      	cmp	r3, #0
 800b534:	d04a      	beq.n	800b5cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	2b08      	cmp	r3, #8
 800b53a:	d847      	bhi.n	800b5cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	4a25      	ldr	r2, [pc, #148]	@ (800b5d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800b542:	4293      	cmp	r3, r2
 800b544:	d022      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	4a24      	ldr	r2, [pc, #144]	@ (800b5dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800b54c:	4293      	cmp	r3, r2
 800b54e:	d01d      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	4a22      	ldr	r2, [pc, #136]	@ (800b5e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800b556:	4293      	cmp	r3, r2
 800b558:	d018      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	4a21      	ldr	r2, [pc, #132]	@ (800b5e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800b560:	4293      	cmp	r3, r2
 800b562:	d013      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	4a1f      	ldr	r2, [pc, #124]	@ (800b5e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800b56a:	4293      	cmp	r3, r2
 800b56c:	d00e      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	4a1e      	ldr	r2, [pc, #120]	@ (800b5ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d009      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	4a1c      	ldr	r2, [pc, #112]	@ (800b5f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800b57e:	4293      	cmp	r3, r2
 800b580:	d004      	beq.n	800b58c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4a1b      	ldr	r2, [pc, #108]	@ (800b5f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800b588:	4293      	cmp	r3, r2
 800b58a:	d101      	bne.n	800b590 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800b58c:	2301      	movs	r3, #1
 800b58e:	e000      	b.n	800b592 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800b590:	2300      	movs	r3, #0
 800b592:	2b00      	cmp	r3, #0
 800b594:	d00a      	beq.n	800b5ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	4b17      	ldr	r3, [pc, #92]	@ (800b5f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800b59a:	4413      	add	r3, r2
 800b59c:	009b      	lsls	r3, r3, #2
 800b59e:	461a      	mov	r2, r3
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	4a15      	ldr	r2, [pc, #84]	@ (800b5fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800b5a8:	671a      	str	r2, [r3, #112]	@ 0x70
 800b5aa:	e009      	b.n	800b5c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b5ac:	68fa      	ldr	r2, [r7, #12]
 800b5ae:	4b14      	ldr	r3, [pc, #80]	@ (800b600 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800b5b0:	4413      	add	r3, r2
 800b5b2:	009b      	lsls	r3, r3, #2
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	4a11      	ldr	r2, [pc, #68]	@ (800b604 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800b5be:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	3b01      	subs	r3, #1
 800b5c4:	2201      	movs	r2, #1
 800b5c6:	409a      	lsls	r2, r3
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800b5cc:	bf00      	nop
 800b5ce:	3714      	adds	r7, #20
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr
 800b5d8:	58025408 	.word	0x58025408
 800b5dc:	5802541c 	.word	0x5802541c
 800b5e0:	58025430 	.word	0x58025430
 800b5e4:	58025444 	.word	0x58025444
 800b5e8:	58025458 	.word	0x58025458
 800b5ec:	5802546c 	.word	0x5802546c
 800b5f0:	58025480 	.word	0x58025480
 800b5f4:	58025494 	.word	0x58025494
 800b5f8:	1600963f 	.word	0x1600963f
 800b5fc:	58025940 	.word	0x58025940
 800b600:	1000823f 	.word	0x1000823f
 800b604:	40020940 	.word	0x40020940

0800b608 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b608:	b480      	push	{r7}
 800b60a:	b089      	sub	sp, #36	@ 0x24
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b612:	2300      	movs	r3, #0
 800b614:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b616:	4b86      	ldr	r3, [pc, #536]	@ (800b830 <HAL_GPIO_Init+0x228>)
 800b618:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b61a:	e18c      	b.n	800b936 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b61c:	683b      	ldr	r3, [r7, #0]
 800b61e:	681a      	ldr	r2, [r3, #0]
 800b620:	2101      	movs	r1, #1
 800b622:	69fb      	ldr	r3, [r7, #28]
 800b624:	fa01 f303 	lsl.w	r3, r1, r3
 800b628:	4013      	ands	r3, r2
 800b62a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	f000 817e 	beq.w	800b930 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	685b      	ldr	r3, [r3, #4]
 800b638:	f003 0303 	and.w	r3, r3, #3
 800b63c:	2b01      	cmp	r3, #1
 800b63e:	d005      	beq.n	800b64c <HAL_GPIO_Init+0x44>
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	685b      	ldr	r3, [r3, #4]
 800b644:	f003 0303 	and.w	r3, r3, #3
 800b648:	2b02      	cmp	r3, #2
 800b64a:	d130      	bne.n	800b6ae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	689b      	ldr	r3, [r3, #8]
 800b650:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	005b      	lsls	r3, r3, #1
 800b656:	2203      	movs	r2, #3
 800b658:	fa02 f303 	lsl.w	r3, r2, r3
 800b65c:	43db      	mvns	r3, r3
 800b65e:	69ba      	ldr	r2, [r7, #24]
 800b660:	4013      	ands	r3, r2
 800b662:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	68da      	ldr	r2, [r3, #12]
 800b668:	69fb      	ldr	r3, [r7, #28]
 800b66a:	005b      	lsls	r3, r3, #1
 800b66c:	fa02 f303 	lsl.w	r3, r2, r3
 800b670:	69ba      	ldr	r2, [r7, #24]
 800b672:	4313      	orrs	r3, r2
 800b674:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	69ba      	ldr	r2, [r7, #24]
 800b67a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	685b      	ldr	r3, [r3, #4]
 800b680:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b682:	2201      	movs	r2, #1
 800b684:	69fb      	ldr	r3, [r7, #28]
 800b686:	fa02 f303 	lsl.w	r3, r2, r3
 800b68a:	43db      	mvns	r3, r3
 800b68c:	69ba      	ldr	r2, [r7, #24]
 800b68e:	4013      	ands	r3, r2
 800b690:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	091b      	lsrs	r3, r3, #4
 800b698:	f003 0201 	and.w	r2, r3, #1
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	fa02 f303 	lsl.w	r3, r2, r3
 800b6a2:	69ba      	ldr	r2, [r7, #24]
 800b6a4:	4313      	orrs	r3, r2
 800b6a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	69ba      	ldr	r2, [r7, #24]
 800b6ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b6ae:	683b      	ldr	r3, [r7, #0]
 800b6b0:	685b      	ldr	r3, [r3, #4]
 800b6b2:	f003 0303 	and.w	r3, r3, #3
 800b6b6:	2b03      	cmp	r3, #3
 800b6b8:	d017      	beq.n	800b6ea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	68db      	ldr	r3, [r3, #12]
 800b6be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b6c0:	69fb      	ldr	r3, [r7, #28]
 800b6c2:	005b      	lsls	r3, r3, #1
 800b6c4:	2203      	movs	r2, #3
 800b6c6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6ca:	43db      	mvns	r3, r3
 800b6cc:	69ba      	ldr	r2, [r7, #24]
 800b6ce:	4013      	ands	r3, r2
 800b6d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b6d2:	683b      	ldr	r3, [r7, #0]
 800b6d4:	689a      	ldr	r2, [r3, #8]
 800b6d6:	69fb      	ldr	r3, [r7, #28]
 800b6d8:	005b      	lsls	r3, r3, #1
 800b6da:	fa02 f303 	lsl.w	r3, r2, r3
 800b6de:	69ba      	ldr	r2, [r7, #24]
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	69ba      	ldr	r2, [r7, #24]
 800b6e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	685b      	ldr	r3, [r3, #4]
 800b6ee:	f003 0303 	and.w	r3, r3, #3
 800b6f2:	2b02      	cmp	r3, #2
 800b6f4:	d123      	bne.n	800b73e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b6f6:	69fb      	ldr	r3, [r7, #28]
 800b6f8:	08da      	lsrs	r2, r3, #3
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	3208      	adds	r2, #8
 800b6fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b702:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	009b      	lsls	r3, r3, #2
 800b70c:	220f      	movs	r2, #15
 800b70e:	fa02 f303 	lsl.w	r3, r2, r3
 800b712:	43db      	mvns	r3, r3
 800b714:	69ba      	ldr	r2, [r7, #24]
 800b716:	4013      	ands	r3, r2
 800b718:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	691a      	ldr	r2, [r3, #16]
 800b71e:	69fb      	ldr	r3, [r7, #28]
 800b720:	f003 0307 	and.w	r3, r3, #7
 800b724:	009b      	lsls	r3, r3, #2
 800b726:	fa02 f303 	lsl.w	r3, r2, r3
 800b72a:	69ba      	ldr	r2, [r7, #24]
 800b72c:	4313      	orrs	r3, r2
 800b72e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b730:	69fb      	ldr	r3, [r7, #28]
 800b732:	08da      	lsrs	r2, r3, #3
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	3208      	adds	r2, #8
 800b738:	69b9      	ldr	r1, [r7, #24]
 800b73a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	005b      	lsls	r3, r3, #1
 800b748:	2203      	movs	r2, #3
 800b74a:	fa02 f303 	lsl.w	r3, r2, r3
 800b74e:	43db      	mvns	r3, r3
 800b750:	69ba      	ldr	r2, [r7, #24]
 800b752:	4013      	ands	r3, r2
 800b754:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	685b      	ldr	r3, [r3, #4]
 800b75a:	f003 0203 	and.w	r2, r3, #3
 800b75e:	69fb      	ldr	r3, [r7, #28]
 800b760:	005b      	lsls	r3, r3, #1
 800b762:	fa02 f303 	lsl.w	r3, r2, r3
 800b766:	69ba      	ldr	r2, [r7, #24]
 800b768:	4313      	orrs	r3, r2
 800b76a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	69ba      	ldr	r2, [r7, #24]
 800b770:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	f000 80d8 	beq.w	800b930 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b780:	4b2c      	ldr	r3, [pc, #176]	@ (800b834 <HAL_GPIO_Init+0x22c>)
 800b782:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b786:	4a2b      	ldr	r2, [pc, #172]	@ (800b834 <HAL_GPIO_Init+0x22c>)
 800b788:	f043 0302 	orr.w	r3, r3, #2
 800b78c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b790:	4b28      	ldr	r3, [pc, #160]	@ (800b834 <HAL_GPIO_Init+0x22c>)
 800b792:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b796:	f003 0302 	and.w	r3, r3, #2
 800b79a:	60fb      	str	r3, [r7, #12]
 800b79c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b79e:	4a26      	ldr	r2, [pc, #152]	@ (800b838 <HAL_GPIO_Init+0x230>)
 800b7a0:	69fb      	ldr	r3, [r7, #28]
 800b7a2:	089b      	lsrs	r3, r3, #2
 800b7a4:	3302      	adds	r3, #2
 800b7a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b7ac:	69fb      	ldr	r3, [r7, #28]
 800b7ae:	f003 0303 	and.w	r3, r3, #3
 800b7b2:	009b      	lsls	r3, r3, #2
 800b7b4:	220f      	movs	r2, #15
 800b7b6:	fa02 f303 	lsl.w	r3, r2, r3
 800b7ba:	43db      	mvns	r3, r3
 800b7bc:	69ba      	ldr	r2, [r7, #24]
 800b7be:	4013      	ands	r3, r2
 800b7c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b83c <HAL_GPIO_Init+0x234>)
 800b7c6:	4293      	cmp	r3, r2
 800b7c8:	d04a      	beq.n	800b860 <HAL_GPIO_Init+0x258>
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	4a1c      	ldr	r2, [pc, #112]	@ (800b840 <HAL_GPIO_Init+0x238>)
 800b7ce:	4293      	cmp	r3, r2
 800b7d0:	d02b      	beq.n	800b82a <HAL_GPIO_Init+0x222>
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	4a1b      	ldr	r2, [pc, #108]	@ (800b844 <HAL_GPIO_Init+0x23c>)
 800b7d6:	4293      	cmp	r3, r2
 800b7d8:	d025      	beq.n	800b826 <HAL_GPIO_Init+0x21e>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	4a1a      	ldr	r2, [pc, #104]	@ (800b848 <HAL_GPIO_Init+0x240>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d01f      	beq.n	800b822 <HAL_GPIO_Init+0x21a>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	4a19      	ldr	r2, [pc, #100]	@ (800b84c <HAL_GPIO_Init+0x244>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d019      	beq.n	800b81e <HAL_GPIO_Init+0x216>
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	4a18      	ldr	r2, [pc, #96]	@ (800b850 <HAL_GPIO_Init+0x248>)
 800b7ee:	4293      	cmp	r3, r2
 800b7f0:	d013      	beq.n	800b81a <HAL_GPIO_Init+0x212>
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	4a17      	ldr	r2, [pc, #92]	@ (800b854 <HAL_GPIO_Init+0x24c>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d00d      	beq.n	800b816 <HAL_GPIO_Init+0x20e>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	4a16      	ldr	r2, [pc, #88]	@ (800b858 <HAL_GPIO_Init+0x250>)
 800b7fe:	4293      	cmp	r3, r2
 800b800:	d007      	beq.n	800b812 <HAL_GPIO_Init+0x20a>
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	4a15      	ldr	r2, [pc, #84]	@ (800b85c <HAL_GPIO_Init+0x254>)
 800b806:	4293      	cmp	r3, r2
 800b808:	d101      	bne.n	800b80e <HAL_GPIO_Init+0x206>
 800b80a:	2309      	movs	r3, #9
 800b80c:	e029      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b80e:	230a      	movs	r3, #10
 800b810:	e027      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b812:	2307      	movs	r3, #7
 800b814:	e025      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b816:	2306      	movs	r3, #6
 800b818:	e023      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b81a:	2305      	movs	r3, #5
 800b81c:	e021      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b81e:	2304      	movs	r3, #4
 800b820:	e01f      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b822:	2303      	movs	r3, #3
 800b824:	e01d      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b826:	2302      	movs	r3, #2
 800b828:	e01b      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b82a:	2301      	movs	r3, #1
 800b82c:	e019      	b.n	800b862 <HAL_GPIO_Init+0x25a>
 800b82e:	bf00      	nop
 800b830:	58000080 	.word	0x58000080
 800b834:	58024400 	.word	0x58024400
 800b838:	58000400 	.word	0x58000400
 800b83c:	58020000 	.word	0x58020000
 800b840:	58020400 	.word	0x58020400
 800b844:	58020800 	.word	0x58020800
 800b848:	58020c00 	.word	0x58020c00
 800b84c:	58021000 	.word	0x58021000
 800b850:	58021400 	.word	0x58021400
 800b854:	58021800 	.word	0x58021800
 800b858:	58021c00 	.word	0x58021c00
 800b85c:	58022400 	.word	0x58022400
 800b860:	2300      	movs	r3, #0
 800b862:	69fa      	ldr	r2, [r7, #28]
 800b864:	f002 0203 	and.w	r2, r2, #3
 800b868:	0092      	lsls	r2, r2, #2
 800b86a:	4093      	lsls	r3, r2
 800b86c:	69ba      	ldr	r2, [r7, #24]
 800b86e:	4313      	orrs	r3, r2
 800b870:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b872:	4938      	ldr	r1, [pc, #224]	@ (800b954 <HAL_GPIO_Init+0x34c>)
 800b874:	69fb      	ldr	r3, [r7, #28]
 800b876:	089b      	lsrs	r3, r3, #2
 800b878:	3302      	adds	r3, #2
 800b87a:	69ba      	ldr	r2, [r7, #24]
 800b87c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b880:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	43db      	mvns	r3, r3
 800b88c:	69ba      	ldr	r2, [r7, #24]
 800b88e:	4013      	ands	r3, r2
 800b890:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	685b      	ldr	r3, [r3, #4]
 800b896:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d003      	beq.n	800b8a6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b89e:	69ba      	ldr	r2, [r7, #24]
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	4313      	orrs	r3, r2
 800b8a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b8a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8aa:	69bb      	ldr	r3, [r7, #24]
 800b8ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b8ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8b2:	685b      	ldr	r3, [r3, #4]
 800b8b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b8b6:	693b      	ldr	r3, [r7, #16]
 800b8b8:	43db      	mvns	r3, r3
 800b8ba:	69ba      	ldr	r2, [r7, #24]
 800b8bc:	4013      	ands	r3, r2
 800b8be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b8c0:	683b      	ldr	r3, [r7, #0]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d003      	beq.n	800b8d4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800b8cc:	69ba      	ldr	r2, [r7, #24]
 800b8ce:	693b      	ldr	r3, [r7, #16]
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b8d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b8d8:	69bb      	ldr	r3, [r7, #24]
 800b8da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	685b      	ldr	r3, [r3, #4]
 800b8e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	43db      	mvns	r3, r3
 800b8e6:	69ba      	ldr	r2, [r7, #24]
 800b8e8:	4013      	ands	r3, r2
 800b8ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	685b      	ldr	r3, [r3, #4]
 800b8f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d003      	beq.n	800b900 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800b8f8:	69ba      	ldr	r2, [r7, #24]
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b900:	697b      	ldr	r3, [r7, #20]
 800b902:	69ba      	ldr	r2, [r7, #24]
 800b904:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b906:	697b      	ldr	r3, [r7, #20]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	43db      	mvns	r3, r3
 800b910:	69ba      	ldr	r2, [r7, #24]
 800b912:	4013      	ands	r3, r2
 800b914:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b916:	683b      	ldr	r3, [r7, #0]
 800b918:	685b      	ldr	r3, [r3, #4]
 800b91a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d003      	beq.n	800b92a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800b922:	69ba      	ldr	r2, [r7, #24]
 800b924:	693b      	ldr	r3, [r7, #16]
 800b926:	4313      	orrs	r3, r2
 800b928:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	69ba      	ldr	r2, [r7, #24]
 800b92e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	3301      	adds	r3, #1
 800b934:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	681a      	ldr	r2, [r3, #0]
 800b93a:	69fb      	ldr	r3, [r7, #28]
 800b93c:	fa22 f303 	lsr.w	r3, r2, r3
 800b940:	2b00      	cmp	r3, #0
 800b942:	f47f ae6b 	bne.w	800b61c <HAL_GPIO_Init+0x14>
  }
}
 800b946:	bf00      	nop
 800b948:	bf00      	nop
 800b94a:	3724      	adds	r7, #36	@ 0x24
 800b94c:	46bd      	mov	sp, r7
 800b94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b952:	4770      	bx	lr
 800b954:	58000400 	.word	0x58000400

0800b958 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b958:	b480      	push	{r7}
 800b95a:	b085      	sub	sp, #20
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	6078      	str	r0, [r7, #4]
 800b960:	460b      	mov	r3, r1
 800b962:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	691a      	ldr	r2, [r3, #16]
 800b968:	887b      	ldrh	r3, [r7, #2]
 800b96a:	4013      	ands	r3, r2
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d002      	beq.n	800b976 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b970:	2301      	movs	r3, #1
 800b972:	73fb      	strb	r3, [r7, #15]
 800b974:	e001      	b.n	800b97a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b976:	2300      	movs	r3, #0
 800b978:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b97a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3714      	adds	r7, #20
 800b980:	46bd      	mov	sp, r7
 800b982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b986:	4770      	bx	lr

0800b988 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	460b      	mov	r3, r1
 800b992:	807b      	strh	r3, [r7, #2]
 800b994:	4613      	mov	r3, r2
 800b996:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b998:	787b      	ldrb	r3, [r7, #1]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d003      	beq.n	800b9a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b99e:	887a      	ldrh	r2, [r7, #2]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b9a4:	e003      	b.n	800b9ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b9a6:	887b      	ldrh	r3, [r7, #2]
 800b9a8:	041a      	lsls	r2, r3, #16
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	619a      	str	r2, [r3, #24]
}
 800b9ae:	bf00      	nop
 800b9b0:	370c      	adds	r7, #12
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b8:	4770      	bx	lr

0800b9ba <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b082      	sub	sp, #8
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800b9c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9c8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b9cc:	88fb      	ldrh	r3, [r7, #6]
 800b9ce:	4013      	ands	r3, r2
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d008      	beq.n	800b9e6 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b9d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b9d8:	88fb      	ldrh	r3, [r7, #6]
 800b9da:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b9de:	88fb      	ldrh	r3, [r7, #6]
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	f7f5 fc83 	bl	80012ec <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800b9e6:	bf00      	nop
 800b9e8:	3708      	adds	r7, #8
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
	...

0800b9f0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b082      	sub	sp, #8
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d101      	bne.n	800ba02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	e08b      	b.n	800bb1a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba08:	b2db      	uxtb	r3, r3
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d106      	bne.n	800ba1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2200      	movs	r2, #0
 800ba12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	f7f6 fdcc 	bl	80025b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2224      	movs	r2, #36	@ 0x24
 800ba20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	681a      	ldr	r2, [r3, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	f022 0201 	bic.w	r2, r2, #1
 800ba32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	685a      	ldr	r2, [r3, #4]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800ba40:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	689a      	ldr	r2, [r3, #8]
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ba50:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	68db      	ldr	r3, [r3, #12]
 800ba56:	2b01      	cmp	r3, #1
 800ba58:	d107      	bne.n	800ba6a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	689a      	ldr	r2, [r3, #8]
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ba66:	609a      	str	r2, [r3, #8]
 800ba68:	e006      	b.n	800ba78 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	689a      	ldr	r2, [r3, #8]
 800ba6e:	687b      	ldr	r3, [r7, #4]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800ba76:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	68db      	ldr	r3, [r3, #12]
 800ba7c:	2b02      	cmp	r3, #2
 800ba7e:	d108      	bne.n	800ba92 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	685a      	ldr	r2, [r3, #4]
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ba8e:	605a      	str	r2, [r3, #4]
 800ba90:	e007      	b.n	800baa2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	685a      	ldr	r2, [r3, #4]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800baa0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	6859      	ldr	r1, [r3, #4]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681a      	ldr	r2, [r3, #0]
 800baac:	4b1d      	ldr	r3, [pc, #116]	@ (800bb24 <HAL_I2C_Init+0x134>)
 800baae:	430b      	orrs	r3, r1
 800bab0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	68da      	ldr	r2, [r3, #12]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800bac0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	691a      	ldr	r2, [r3, #16]
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	695b      	ldr	r3, [r3, #20]
 800baca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	699b      	ldr	r3, [r3, #24]
 800bad2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	430a      	orrs	r2, r1
 800bada:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	69d9      	ldr	r1, [r3, #28]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6a1a      	ldr	r2, [r3, #32]
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	430a      	orrs	r2, r1
 800baea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	681a      	ldr	r2, [r3, #0]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f042 0201 	orr.w	r2, r2, #1
 800bafa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2200      	movs	r2, #0
 800bb00:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	2220      	movs	r2, #32
 800bb06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2200      	movs	r2, #0
 800bb14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800bb18:	2300      	movs	r3, #0
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	3708      	adds	r7, #8
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}
 800bb22:	bf00      	nop
 800bb24:	02008000 	.word	0x02008000

0800bb28 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b083      	sub	sp, #12
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
 800bb30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bb38:	b2db      	uxtb	r3, r3
 800bb3a:	2b20      	cmp	r3, #32
 800bb3c:	d138      	bne.n	800bbb0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bb44:	2b01      	cmp	r3, #1
 800bb46:	d101      	bne.n	800bb4c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800bb48:	2302      	movs	r3, #2
 800bb4a:	e032      	b.n	800bbb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	2201      	movs	r2, #1
 800bb50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2224      	movs	r2, #36	@ 0x24
 800bb58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	681a      	ldr	r2, [r3, #0]
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	f022 0201 	bic.w	r2, r2, #1
 800bb6a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	681a      	ldr	r2, [r3, #0]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800bb7a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	6819      	ldr	r1, [r3, #0]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	683a      	ldr	r2, [r7, #0]
 800bb88:	430a      	orrs	r2, r1
 800bb8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f042 0201 	orr.w	r2, r2, #1
 800bb9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	2220      	movs	r2, #32
 800bba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2200      	movs	r2, #0
 800bba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bbac:	2300      	movs	r3, #0
 800bbae:	e000      	b.n	800bbb2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bbb0:	2302      	movs	r3, #2
  }
}
 800bbb2:	4618      	mov	r0, r3
 800bbb4:	370c      	adds	r7, #12
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbbc:	4770      	bx	lr

0800bbbe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800bbbe:	b480      	push	{r7}
 800bbc0:	b085      	sub	sp, #20
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
 800bbc6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bbce:	b2db      	uxtb	r3, r3
 800bbd0:	2b20      	cmp	r3, #32
 800bbd2:	d139      	bne.n	800bc48 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800bbda:	2b01      	cmp	r3, #1
 800bbdc:	d101      	bne.n	800bbe2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800bbde:	2302      	movs	r3, #2
 800bbe0:	e033      	b.n	800bc4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	2201      	movs	r2, #1
 800bbe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	2224      	movs	r2, #36	@ 0x24
 800bbee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	681a      	ldr	r2, [r3, #0]
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f022 0201 	bic.w	r2, r2, #1
 800bc00:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bc10:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	021b      	lsls	r3, r3, #8
 800bc16:	68fa      	ldr	r2, [r7, #12]
 800bc18:	4313      	orrs	r3, r2
 800bc1a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	68fa      	ldr	r2, [r7, #12]
 800bc22:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	681a      	ldr	r2, [r3, #0]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f042 0201 	orr.w	r2, r2, #1
 800bc32:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2220      	movs	r2, #32
 800bc38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bc44:	2300      	movs	r3, #0
 800bc46:	e000      	b.n	800bc4a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bc48:	2302      	movs	r3, #2
  }
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3714      	adds	r7, #20
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc54:	4770      	bx	lr

0800bc56 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bc56:	b580      	push	{r7, lr}
 800bc58:	b086      	sub	sp, #24
 800bc5a:	af02      	add	r7, sp, #8
 800bc5c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d101      	bne.n	800bc68 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bc64:	2301      	movs	r3, #1
 800bc66:	e0fe      	b.n	800be66 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bc6e:	b2db      	uxtb	r3, r3
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d106      	bne.n	800bc82 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2200      	movs	r2, #0
 800bc78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f00c fb5f 	bl	8018340 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	2203      	movs	r2, #3
 800bc86:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f008 ff1b 	bl	8014aca <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	6818      	ldr	r0, [r3, #0]
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	7c1a      	ldrb	r2, [r3, #16]
 800bc9c:	f88d 2000 	strb.w	r2, [sp]
 800bca0:	3304      	adds	r3, #4
 800bca2:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bca4:	f008 fdec 	bl	8014880 <USB_CoreInit>
 800bca8:	4603      	mov	r3, r0
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d005      	beq.n	800bcba <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2202      	movs	r2, #2
 800bcb2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	e0d5      	b.n	800be66 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	2100      	movs	r1, #0
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	f008 ff13 	bl	8014aec <USB_SetCurrentMode>
 800bcc6:	4603      	mov	r3, r0
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d005      	beq.n	800bcd8 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	2202      	movs	r2, #2
 800bcd0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bcd4:	2301      	movs	r3, #1
 800bcd6:	e0c6      	b.n	800be66 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcd8:	2300      	movs	r3, #0
 800bcda:	73fb      	strb	r3, [r7, #15]
 800bcdc:	e04a      	b.n	800bd74 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bcde:	7bfa      	ldrb	r2, [r7, #15]
 800bce0:	6879      	ldr	r1, [r7, #4]
 800bce2:	4613      	mov	r3, r2
 800bce4:	00db      	lsls	r3, r3, #3
 800bce6:	4413      	add	r3, r2
 800bce8:	009b      	lsls	r3, r3, #2
 800bcea:	440b      	add	r3, r1
 800bcec:	3315      	adds	r3, #21
 800bcee:	2201      	movs	r2, #1
 800bcf0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bcf2:	7bfa      	ldrb	r2, [r7, #15]
 800bcf4:	6879      	ldr	r1, [r7, #4]
 800bcf6:	4613      	mov	r3, r2
 800bcf8:	00db      	lsls	r3, r3, #3
 800bcfa:	4413      	add	r3, r2
 800bcfc:	009b      	lsls	r3, r3, #2
 800bcfe:	440b      	add	r3, r1
 800bd00:	3314      	adds	r3, #20
 800bd02:	7bfa      	ldrb	r2, [r7, #15]
 800bd04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bd06:	7bfa      	ldrb	r2, [r7, #15]
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
 800bd0a:	b298      	uxth	r0, r3
 800bd0c:	6879      	ldr	r1, [r7, #4]
 800bd0e:	4613      	mov	r3, r2
 800bd10:	00db      	lsls	r3, r3, #3
 800bd12:	4413      	add	r3, r2
 800bd14:	009b      	lsls	r3, r3, #2
 800bd16:	440b      	add	r3, r1
 800bd18:	332e      	adds	r3, #46	@ 0x2e
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bd1e:	7bfa      	ldrb	r2, [r7, #15]
 800bd20:	6879      	ldr	r1, [r7, #4]
 800bd22:	4613      	mov	r3, r2
 800bd24:	00db      	lsls	r3, r3, #3
 800bd26:	4413      	add	r3, r2
 800bd28:	009b      	lsls	r3, r3, #2
 800bd2a:	440b      	add	r3, r1
 800bd2c:	3318      	adds	r3, #24
 800bd2e:	2200      	movs	r2, #0
 800bd30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bd32:	7bfa      	ldrb	r2, [r7, #15]
 800bd34:	6879      	ldr	r1, [r7, #4]
 800bd36:	4613      	mov	r3, r2
 800bd38:	00db      	lsls	r3, r3, #3
 800bd3a:	4413      	add	r3, r2
 800bd3c:	009b      	lsls	r3, r3, #2
 800bd3e:	440b      	add	r3, r1
 800bd40:	331c      	adds	r3, #28
 800bd42:	2200      	movs	r2, #0
 800bd44:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bd46:	7bfa      	ldrb	r2, [r7, #15]
 800bd48:	6879      	ldr	r1, [r7, #4]
 800bd4a:	4613      	mov	r3, r2
 800bd4c:	00db      	lsls	r3, r3, #3
 800bd4e:	4413      	add	r3, r2
 800bd50:	009b      	lsls	r3, r3, #2
 800bd52:	440b      	add	r3, r1
 800bd54:	3320      	adds	r3, #32
 800bd56:	2200      	movs	r2, #0
 800bd58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bd5a:	7bfa      	ldrb	r2, [r7, #15]
 800bd5c:	6879      	ldr	r1, [r7, #4]
 800bd5e:	4613      	mov	r3, r2
 800bd60:	00db      	lsls	r3, r3, #3
 800bd62:	4413      	add	r3, r2
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	440b      	add	r3, r1
 800bd68:	3324      	adds	r3, #36	@ 0x24
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd6e:	7bfb      	ldrb	r3, [r7, #15]
 800bd70:	3301      	adds	r3, #1
 800bd72:	73fb      	strb	r3, [r7, #15]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	791b      	ldrb	r3, [r3, #4]
 800bd78:	7bfa      	ldrb	r2, [r7, #15]
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d3af      	bcc.n	800bcde <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bd7e:	2300      	movs	r3, #0
 800bd80:	73fb      	strb	r3, [r7, #15]
 800bd82:	e044      	b.n	800be0e <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bd84:	7bfa      	ldrb	r2, [r7, #15]
 800bd86:	6879      	ldr	r1, [r7, #4]
 800bd88:	4613      	mov	r3, r2
 800bd8a:	00db      	lsls	r3, r3, #3
 800bd8c:	4413      	add	r3, r2
 800bd8e:	009b      	lsls	r3, r3, #2
 800bd90:	440b      	add	r3, r1
 800bd92:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bd96:	2200      	movs	r2, #0
 800bd98:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bd9a:	7bfa      	ldrb	r2, [r7, #15]
 800bd9c:	6879      	ldr	r1, [r7, #4]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	00db      	lsls	r3, r3, #3
 800bda2:	4413      	add	r3, r2
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	440b      	add	r3, r1
 800bda8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bdac:	7bfa      	ldrb	r2, [r7, #15]
 800bdae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bdb0:	7bfa      	ldrb	r2, [r7, #15]
 800bdb2:	6879      	ldr	r1, [r7, #4]
 800bdb4:	4613      	mov	r3, r2
 800bdb6:	00db      	lsls	r3, r3, #3
 800bdb8:	4413      	add	r3, r2
 800bdba:	009b      	lsls	r3, r3, #2
 800bdbc:	440b      	add	r3, r1
 800bdbe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bdc6:	7bfa      	ldrb	r2, [r7, #15]
 800bdc8:	6879      	ldr	r1, [r7, #4]
 800bdca:	4613      	mov	r3, r2
 800bdcc:	00db      	lsls	r3, r3, #3
 800bdce:	4413      	add	r3, r2
 800bdd0:	009b      	lsls	r3, r3, #2
 800bdd2:	440b      	add	r3, r1
 800bdd4:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bdd8:	2200      	movs	r2, #0
 800bdda:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bddc:	7bfa      	ldrb	r2, [r7, #15]
 800bdde:	6879      	ldr	r1, [r7, #4]
 800bde0:	4613      	mov	r3, r2
 800bde2:	00db      	lsls	r3, r3, #3
 800bde4:	4413      	add	r3, r2
 800bde6:	009b      	lsls	r3, r3, #2
 800bde8:	440b      	add	r3, r1
 800bdea:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bdee:	2200      	movs	r2, #0
 800bdf0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bdf2:	7bfa      	ldrb	r2, [r7, #15]
 800bdf4:	6879      	ldr	r1, [r7, #4]
 800bdf6:	4613      	mov	r3, r2
 800bdf8:	00db      	lsls	r3, r3, #3
 800bdfa:	4413      	add	r3, r2
 800bdfc:	009b      	lsls	r3, r3, #2
 800bdfe:	440b      	add	r3, r1
 800be00:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800be04:	2200      	movs	r2, #0
 800be06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800be08:	7bfb      	ldrb	r3, [r7, #15]
 800be0a:	3301      	adds	r3, #1
 800be0c:	73fb      	strb	r3, [r7, #15]
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	791b      	ldrb	r3, [r3, #4]
 800be12:	7bfa      	ldrb	r2, [r7, #15]
 800be14:	429a      	cmp	r2, r3
 800be16:	d3b5      	bcc.n	800bd84 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6818      	ldr	r0, [r3, #0]
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	7c1a      	ldrb	r2, [r3, #16]
 800be20:	f88d 2000 	strb.w	r2, [sp]
 800be24:	3304      	adds	r3, #4
 800be26:	cb0e      	ldmia	r3, {r1, r2, r3}
 800be28:	f008 feac 	bl	8014b84 <USB_DevInit>
 800be2c:	4603      	mov	r3, r0
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d005      	beq.n	800be3e <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2202      	movs	r2, #2
 800be36:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800be3a:	2301      	movs	r3, #1
 800be3c:	e013      	b.n	800be66 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	2200      	movs	r2, #0
 800be42:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	2201      	movs	r2, #1
 800be48:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	7b1b      	ldrb	r3, [r3, #12]
 800be50:	2b01      	cmp	r3, #1
 800be52:	d102      	bne.n	800be5a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f001 f96d 	bl	800d134 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	4618      	mov	r0, r3
 800be60:	f009 feeb 	bl	8015c3a <USB_DevDisconnect>

  return HAL_OK;
 800be64:	2300      	movs	r3, #0
}
 800be66:	4618      	mov	r0, r3
 800be68:	3710      	adds	r7, #16
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}

0800be6e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800be6e:	b580      	push	{r7, lr}
 800be70:	b084      	sub	sp, #16
 800be72:	af00      	add	r7, sp, #0
 800be74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800be82:	2b01      	cmp	r3, #1
 800be84:	d101      	bne.n	800be8a <HAL_PCD_Start+0x1c>
 800be86:	2302      	movs	r3, #2
 800be88:	e022      	b.n	800bed0 <HAL_PCD_Start+0x62>
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2201      	movs	r2, #1
 800be8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	68db      	ldr	r3, [r3, #12]
 800be96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d009      	beq.n	800beb2 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bea2:	2b01      	cmp	r3, #1
 800bea4:	d105      	bne.n	800beb2 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800beaa:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	4618      	mov	r0, r3
 800beb8:	f008 fdf6 	bl	8014aa8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	4618      	mov	r0, r3
 800bec2:	f009 fe99 	bl	8015bf8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2200      	movs	r2, #0
 800beca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bece:	2300      	movs	r3, #0
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	3710      	adds	r7, #16
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bed8:	b590      	push	{r4, r7, lr}
 800beda:	b08d      	sub	sp, #52	@ 0x34
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bee6:	6a3b      	ldr	r3, [r7, #32]
 800bee8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	4618      	mov	r0, r3
 800bef0:	f009 ff57 	bl	8015da2 <USB_GetMode>
 800bef4:	4603      	mov	r3, r0
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f040 84b9 	bne.w	800c86e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	4618      	mov	r0, r3
 800bf02:	f009 febb 	bl	8015c7c <USB_ReadInterrupts>
 800bf06:	4603      	mov	r3, r0
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	f000 84af 	beq.w	800c86c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800bf0e:	69fb      	ldr	r3, [r7, #28]
 800bf10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf14:	689b      	ldr	r3, [r3, #8]
 800bf16:	0a1b      	lsrs	r3, r3, #8
 800bf18:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	4618      	mov	r0, r3
 800bf28:	f009 fea8 	bl	8015c7c <USB_ReadInterrupts>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	f003 0302 	and.w	r3, r3, #2
 800bf32:	2b02      	cmp	r3, #2
 800bf34:	d107      	bne.n	800bf46 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	695a      	ldr	r2, [r3, #20]
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	f002 0202 	and.w	r2, r2, #2
 800bf44:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	f009 fe96 	bl	8015c7c <USB_ReadInterrupts>
 800bf50:	4603      	mov	r3, r0
 800bf52:	f003 0310 	and.w	r3, r3, #16
 800bf56:	2b10      	cmp	r3, #16
 800bf58:	d161      	bne.n	800c01e <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	699a      	ldr	r2, [r3, #24]
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	f022 0210 	bic.w	r2, r2, #16
 800bf68:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800bf6a:	6a3b      	ldr	r3, [r7, #32]
 800bf6c:	6a1b      	ldr	r3, [r3, #32]
 800bf6e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800bf70:	69bb      	ldr	r3, [r7, #24]
 800bf72:	f003 020f 	and.w	r2, r3, #15
 800bf76:	4613      	mov	r3, r2
 800bf78:	00db      	lsls	r3, r3, #3
 800bf7a:	4413      	add	r3, r2
 800bf7c:	009b      	lsls	r3, r3, #2
 800bf7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	4413      	add	r3, r2
 800bf86:	3304      	adds	r3, #4
 800bf88:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800bf8a:	69bb      	ldr	r3, [r7, #24]
 800bf8c:	0c5b      	lsrs	r3, r3, #17
 800bf8e:	f003 030f 	and.w	r3, r3, #15
 800bf92:	2b02      	cmp	r3, #2
 800bf94:	d124      	bne.n	800bfe0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800bf96:	69ba      	ldr	r2, [r7, #24]
 800bf98:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800bf9c:	4013      	ands	r3, r2
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d035      	beq.n	800c00e <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800bfa6:	69bb      	ldr	r3, [r7, #24]
 800bfa8:	091b      	lsrs	r3, r3, #4
 800bfaa:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bfac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bfb0:	b29b      	uxth	r3, r3
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	6a38      	ldr	r0, [r7, #32]
 800bfb6:	f009 fccd 	bl	8015954 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bfba:	697b      	ldr	r3, [r7, #20]
 800bfbc:	68da      	ldr	r2, [r3, #12]
 800bfbe:	69bb      	ldr	r3, [r7, #24]
 800bfc0:	091b      	lsrs	r3, r3, #4
 800bfc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bfc6:	441a      	add	r2, r3
 800bfc8:	697b      	ldr	r3, [r7, #20]
 800bfca:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bfcc:	697b      	ldr	r3, [r7, #20]
 800bfce:	695a      	ldr	r2, [r3, #20]
 800bfd0:	69bb      	ldr	r3, [r7, #24]
 800bfd2:	091b      	lsrs	r3, r3, #4
 800bfd4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bfd8:	441a      	add	r2, r3
 800bfda:	697b      	ldr	r3, [r7, #20]
 800bfdc:	615a      	str	r2, [r3, #20]
 800bfde:	e016      	b.n	800c00e <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bfe0:	69bb      	ldr	r3, [r7, #24]
 800bfe2:	0c5b      	lsrs	r3, r3, #17
 800bfe4:	f003 030f 	and.w	r3, r3, #15
 800bfe8:	2b06      	cmp	r3, #6
 800bfea:	d110      	bne.n	800c00e <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bff2:	2208      	movs	r2, #8
 800bff4:	4619      	mov	r1, r3
 800bff6:	6a38      	ldr	r0, [r7, #32]
 800bff8:	f009 fcac 	bl	8015954 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bffc:	697b      	ldr	r3, [r7, #20]
 800bffe:	695a      	ldr	r2, [r3, #20]
 800c000:	69bb      	ldr	r3, [r7, #24]
 800c002:	091b      	lsrs	r3, r3, #4
 800c004:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c008:	441a      	add	r2, r3
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	681b      	ldr	r3, [r3, #0]
 800c012:	699a      	ldr	r2, [r3, #24]
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	f042 0210 	orr.w	r2, r2, #16
 800c01c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	4618      	mov	r0, r3
 800c024:	f009 fe2a 	bl	8015c7c <USB_ReadInterrupts>
 800c028:	4603      	mov	r3, r0
 800c02a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800c02e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c032:	f040 80a7 	bne.w	800c184 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800c036:	2300      	movs	r3, #0
 800c038:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	4618      	mov	r0, r3
 800c040:	f009 fe2f 	bl	8015ca2 <USB_ReadDevAllOutEpInterrupt>
 800c044:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800c046:	e099      	b.n	800c17c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800c048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c04a:	f003 0301 	and.w	r3, r3, #1
 800c04e:	2b00      	cmp	r3, #0
 800c050:	f000 808e 	beq.w	800c170 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c05a:	b2d2      	uxtb	r2, r2
 800c05c:	4611      	mov	r1, r2
 800c05e:	4618      	mov	r0, r3
 800c060:	f009 fe53 	bl	8015d0a <USB_ReadDevOutEPInterrupt>
 800c064:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	f003 0301 	and.w	r3, r3, #1
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d00c      	beq.n	800c08a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800c070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c072:	015a      	lsls	r2, r3, #5
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	4413      	add	r3, r2
 800c078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c07c:	461a      	mov	r2, r3
 800c07e:	2301      	movs	r3, #1
 800c080:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800c082:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 fecf 	bl	800ce28 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800c08a:	693b      	ldr	r3, [r7, #16]
 800c08c:	f003 0308 	and.w	r3, r3, #8
 800c090:	2b00      	cmp	r3, #0
 800c092:	d00c      	beq.n	800c0ae <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800c094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c096:	015a      	lsls	r2, r3, #5
 800c098:	69fb      	ldr	r3, [r7, #28]
 800c09a:	4413      	add	r3, r2
 800c09c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	2308      	movs	r3, #8
 800c0a4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800c0a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 ffa5 	bl	800cff8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	f003 0310 	and.w	r3, r3, #16
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d008      	beq.n	800c0ca <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800c0b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ba:	015a      	lsls	r2, r3, #5
 800c0bc:	69fb      	ldr	r3, [r7, #28]
 800c0be:	4413      	add	r3, r2
 800c0c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0c4:	461a      	mov	r2, r3
 800c0c6:	2310      	movs	r3, #16
 800c0c8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	f003 0302 	and.w	r3, r3, #2
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d030      	beq.n	800c136 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800c0d4:	6a3b      	ldr	r3, [r7, #32]
 800c0d6:	695b      	ldr	r3, [r3, #20]
 800c0d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0dc:	2b80      	cmp	r3, #128	@ 0x80
 800c0de:	d109      	bne.n	800c0f4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800c0e0:	69fb      	ldr	r3, [r7, #28]
 800c0e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	69fa      	ldr	r2, [r7, #28]
 800c0ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c0f2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800c0f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0f6:	4613      	mov	r3, r2
 800c0f8:	00db      	lsls	r3, r3, #3
 800c0fa:	4413      	add	r3, r2
 800c0fc:	009b      	lsls	r3, r3, #2
 800c0fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c102:	687a      	ldr	r2, [r7, #4]
 800c104:	4413      	add	r3, r2
 800c106:	3304      	adds	r3, #4
 800c108:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	78db      	ldrb	r3, [r3, #3]
 800c10e:	2b01      	cmp	r3, #1
 800c110:	d108      	bne.n	800c124 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	2200      	movs	r2, #0
 800c116:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800c118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c11a:	b2db      	uxtb	r3, r3
 800c11c:	4619      	mov	r1, r3
 800c11e:	6878      	ldr	r0, [r7, #4]
 800c120:	f00c fa06 	bl	8018530 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800c124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c126:	015a      	lsls	r2, r3, #5
 800c128:	69fb      	ldr	r3, [r7, #28]
 800c12a:	4413      	add	r3, r2
 800c12c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c130:	461a      	mov	r2, r3
 800c132:	2302      	movs	r3, #2
 800c134:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	f003 0320 	and.w	r3, r3, #32
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d008      	beq.n	800c152 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c142:	015a      	lsls	r2, r3, #5
 800c144:	69fb      	ldr	r3, [r7, #28]
 800c146:	4413      	add	r3, r2
 800c148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c14c:	461a      	mov	r2, r3
 800c14e:	2320      	movs	r3, #32
 800c150:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c152:	693b      	ldr	r3, [r7, #16]
 800c154:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d009      	beq.n	800c170 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c15e:	015a      	lsls	r2, r3, #5
 800c160:	69fb      	ldr	r3, [r7, #28]
 800c162:	4413      	add	r3, r2
 800c164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c168:	461a      	mov	r2, r3
 800c16a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c16e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c172:	3301      	adds	r3, #1
 800c174:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c178:	085b      	lsrs	r3, r3, #1
 800c17a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c17c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c17e:	2b00      	cmp	r3, #0
 800c180:	f47f af62 	bne.w	800c048 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	4618      	mov	r0, r3
 800c18a:	f009 fd77 	bl	8015c7c <USB_ReadInterrupts>
 800c18e:	4603      	mov	r3, r0
 800c190:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c194:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c198:	f040 80db 	bne.w	800c352 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f009 fd98 	bl	8015cd6 <USB_ReadDevAllInEpInterrupt>
 800c1a6:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c1ac:	e0cd      	b.n	800c34a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1b0:	f003 0301 	and.w	r3, r3, #1
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	f000 80c2 	beq.w	800c33e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1c0:	b2d2      	uxtb	r2, r2
 800c1c2:	4611      	mov	r1, r2
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f009 fdbe 	bl	8015d46 <USB_ReadDevInEPInterrupt>
 800c1ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c1cc:	693b      	ldr	r3, [r7, #16]
 800c1ce:	f003 0301 	and.w	r3, r3, #1
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d057      	beq.n	800c286 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d8:	f003 030f 	and.w	r3, r3, #15
 800c1dc:	2201      	movs	r2, #1
 800c1de:	fa02 f303 	lsl.w	r3, r2, r3
 800c1e2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c1e4:	69fb      	ldr	r3, [r7, #28]
 800c1e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	43db      	mvns	r3, r3
 800c1f0:	69f9      	ldr	r1, [r7, #28]
 800c1f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c1f6:	4013      	ands	r3, r2
 800c1f8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1fc:	015a      	lsls	r2, r3, #5
 800c1fe:	69fb      	ldr	r3, [r7, #28]
 800c200:	4413      	add	r3, r2
 800c202:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c206:	461a      	mov	r2, r3
 800c208:	2301      	movs	r3, #1
 800c20a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	799b      	ldrb	r3, [r3, #6]
 800c210:	2b01      	cmp	r3, #1
 800c212:	d132      	bne.n	800c27a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c214:	6879      	ldr	r1, [r7, #4]
 800c216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c218:	4613      	mov	r3, r2
 800c21a:	00db      	lsls	r3, r3, #3
 800c21c:	4413      	add	r3, r2
 800c21e:	009b      	lsls	r3, r3, #2
 800c220:	440b      	add	r3, r1
 800c222:	3320      	adds	r3, #32
 800c224:	6819      	ldr	r1, [r3, #0]
 800c226:	6878      	ldr	r0, [r7, #4]
 800c228:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c22a:	4613      	mov	r3, r2
 800c22c:	00db      	lsls	r3, r3, #3
 800c22e:	4413      	add	r3, r2
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	4403      	add	r3, r0
 800c234:	331c      	adds	r3, #28
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	4419      	add	r1, r3
 800c23a:	6878      	ldr	r0, [r7, #4]
 800c23c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c23e:	4613      	mov	r3, r2
 800c240:	00db      	lsls	r3, r3, #3
 800c242:	4413      	add	r3, r2
 800c244:	009b      	lsls	r3, r3, #2
 800c246:	4403      	add	r3, r0
 800c248:	3320      	adds	r3, #32
 800c24a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d113      	bne.n	800c27a <HAL_PCD_IRQHandler+0x3a2>
 800c252:	6879      	ldr	r1, [r7, #4]
 800c254:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c256:	4613      	mov	r3, r2
 800c258:	00db      	lsls	r3, r3, #3
 800c25a:	4413      	add	r3, r2
 800c25c:	009b      	lsls	r3, r3, #2
 800c25e:	440b      	add	r3, r1
 800c260:	3324      	adds	r3, #36	@ 0x24
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d108      	bne.n	800c27a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	6818      	ldr	r0, [r3, #0]
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c272:	461a      	mov	r2, r3
 800c274:	2101      	movs	r1, #1
 800c276:	f009 fdc7 	bl	8015e08 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c27c:	b2db      	uxtb	r3, r3
 800c27e:	4619      	mov	r1, r3
 800c280:	6878      	ldr	r0, [r7, #4]
 800c282:	f00c f8d0 	bl	8018426 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c286:	693b      	ldr	r3, [r7, #16]
 800c288:	f003 0308 	and.w	r3, r3, #8
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d008      	beq.n	800c2a2 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c292:	015a      	lsls	r2, r3, #5
 800c294:	69fb      	ldr	r3, [r7, #28]
 800c296:	4413      	add	r3, r2
 800c298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c29c:	461a      	mov	r2, r3
 800c29e:	2308      	movs	r3, #8
 800c2a0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	f003 0310 	and.w	r3, r3, #16
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d008      	beq.n	800c2be <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c2ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ae:	015a      	lsls	r2, r3, #5
 800c2b0:	69fb      	ldr	r3, [r7, #28]
 800c2b2:	4413      	add	r3, r2
 800c2b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2b8:	461a      	mov	r2, r3
 800c2ba:	2310      	movs	r3, #16
 800c2bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c2be:	693b      	ldr	r3, [r7, #16]
 800c2c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d008      	beq.n	800c2da <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ca:	015a      	lsls	r2, r3, #5
 800c2cc:	69fb      	ldr	r3, [r7, #28]
 800c2ce:	4413      	add	r3, r2
 800c2d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2d4:	461a      	mov	r2, r3
 800c2d6:	2340      	movs	r3, #64	@ 0x40
 800c2d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c2da:	693b      	ldr	r3, [r7, #16]
 800c2dc:	f003 0302 	and.w	r3, r3, #2
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d023      	beq.n	800c32c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c2e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c2e6:	6a38      	ldr	r0, [r7, #32]
 800c2e8:	f008 fdaa 	bl	8014e40 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c2ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2ee:	4613      	mov	r3, r2
 800c2f0:	00db      	lsls	r3, r3, #3
 800c2f2:	4413      	add	r3, r2
 800c2f4:	009b      	lsls	r3, r3, #2
 800c2f6:	3310      	adds	r3, #16
 800c2f8:	687a      	ldr	r2, [r7, #4]
 800c2fa:	4413      	add	r3, r2
 800c2fc:	3304      	adds	r3, #4
 800c2fe:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c300:	697b      	ldr	r3, [r7, #20]
 800c302:	78db      	ldrb	r3, [r3, #3]
 800c304:	2b01      	cmp	r3, #1
 800c306:	d108      	bne.n	800c31a <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c308:	697b      	ldr	r3, [r7, #20]
 800c30a:	2200      	movs	r2, #0
 800c30c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c310:	b2db      	uxtb	r3, r3
 800c312:	4619      	mov	r1, r3
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f00c f91d 	bl	8018554 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c31a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c31c:	015a      	lsls	r2, r3, #5
 800c31e:	69fb      	ldr	r3, [r7, #28]
 800c320:	4413      	add	r3, r2
 800c322:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c326:	461a      	mov	r2, r3
 800c328:	2302      	movs	r3, #2
 800c32a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c32c:	693b      	ldr	r3, [r7, #16]
 800c32e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c332:	2b00      	cmp	r3, #0
 800c334:	d003      	beq.n	800c33e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c336:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c338:	6878      	ldr	r0, [r7, #4]
 800c33a:	f000 fce8 	bl	800cd0e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c340:	3301      	adds	r3, #1
 800c342:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c346:	085b      	lsrs	r3, r3, #1
 800c348:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	f47f af2e 	bne.w	800c1ae <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	4618      	mov	r0, r3
 800c358:	f009 fc90 	bl	8015c7c <USB_ReadInterrupts>
 800c35c:	4603      	mov	r3, r0
 800c35e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c362:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c366:	d122      	bne.n	800c3ae <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c368:	69fb      	ldr	r3, [r7, #28]
 800c36a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c36e:	685b      	ldr	r3, [r3, #4]
 800c370:	69fa      	ldr	r2, [r7, #28]
 800c372:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c376:	f023 0301 	bic.w	r3, r3, #1
 800c37a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c382:	2b01      	cmp	r3, #1
 800c384:	d108      	bne.n	800c398 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	2200      	movs	r2, #0
 800c38a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c38e:	2100      	movs	r1, #0
 800c390:	6878      	ldr	r0, [r7, #4]
 800c392:	f000 fef3 	bl	800d17c <HAL_PCDEx_LPM_Callback>
 800c396:	e002      	b.n	800c39e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c398:	6878      	ldr	r0, [r7, #4]
 800c39a:	f00c f8bb 	bl	8018514 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	695a      	ldr	r2, [r3, #20]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c3ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	f009 fc62 	bl	8015c7c <USB_ReadInterrupts>
 800c3b8:	4603      	mov	r3, r0
 800c3ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c3be:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c3c2:	d112      	bne.n	800c3ea <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c3c4:	69fb      	ldr	r3, [r7, #28]
 800c3c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3ca:	689b      	ldr	r3, [r3, #8]
 800c3cc:	f003 0301 	and.w	r3, r3, #1
 800c3d0:	2b01      	cmp	r3, #1
 800c3d2:	d102      	bne.n	800c3da <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c3d4:	6878      	ldr	r0, [r7, #4]
 800c3d6:	f00c f877 	bl	80184c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	695a      	ldr	r2, [r3, #20]
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c3e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f009 fc44 	bl	8015c7c <USB_ReadInterrupts>
 800c3f4:	4603      	mov	r3, r0
 800c3f6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c3fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c3fe:	d121      	bne.n	800c444 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	695a      	ldr	r2, [r3, #20]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c40e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c416:	2b00      	cmp	r3, #0
 800c418:	d111      	bne.n	800c43e <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2201      	movs	r2, #1
 800c41e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c428:	089b      	lsrs	r3, r3, #2
 800c42a:	f003 020f 	and.w	r2, r3, #15
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c434:	2101      	movs	r1, #1
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 fea0 	bl	800d17c <HAL_PCDEx_LPM_Callback>
 800c43c:	e002      	b.n	800c444 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f00c f842 	bl	80184c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	4618      	mov	r0, r3
 800c44a:	f009 fc17 	bl	8015c7c <USB_ReadInterrupts>
 800c44e:	4603      	mov	r3, r0
 800c450:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c458:	f040 80b7 	bne.w	800c5ca <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c45c:	69fb      	ldr	r3, [r7, #28]
 800c45e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c462:	685b      	ldr	r3, [r3, #4]
 800c464:	69fa      	ldr	r2, [r7, #28]
 800c466:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c46a:	f023 0301 	bic.w	r3, r3, #1
 800c46e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	2110      	movs	r1, #16
 800c476:	4618      	mov	r0, r3
 800c478:	f008 fce2 	bl	8014e40 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c47c:	2300      	movs	r3, #0
 800c47e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c480:	e046      	b.n	800c510 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c484:	015a      	lsls	r2, r3, #5
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	4413      	add	r3, r2
 800c48a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c48e:	461a      	mov	r2, r3
 800c490:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c494:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c498:	015a      	lsls	r2, r3, #5
 800c49a:	69fb      	ldr	r3, [r7, #28]
 800c49c:	4413      	add	r3, r2
 800c49e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4a6:	0151      	lsls	r1, r2, #5
 800c4a8:	69fa      	ldr	r2, [r7, #28]
 800c4aa:	440a      	add	r2, r1
 800c4ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c4b4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c4b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4b8:	015a      	lsls	r2, r3, #5
 800c4ba:	69fb      	ldr	r3, [r7, #28]
 800c4bc:	4413      	add	r3, r2
 800c4be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c4c8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c4ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4cc:	015a      	lsls	r2, r3, #5
 800c4ce:	69fb      	ldr	r3, [r7, #28]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4da:	0151      	lsls	r1, r2, #5
 800c4dc:	69fa      	ldr	r2, [r7, #28]
 800c4de:	440a      	add	r2, r1
 800c4e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c4e4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c4e8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c4ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ec:	015a      	lsls	r2, r3, #5
 800c4ee:	69fb      	ldr	r3, [r7, #28]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4fa:	0151      	lsls	r1, r2, #5
 800c4fc:	69fa      	ldr	r2, [r7, #28]
 800c4fe:	440a      	add	r2, r1
 800c500:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c504:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c508:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c50c:	3301      	adds	r3, #1
 800c50e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	791b      	ldrb	r3, [r3, #4]
 800c514:	461a      	mov	r2, r3
 800c516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c518:	4293      	cmp	r3, r2
 800c51a:	d3b2      	bcc.n	800c482 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c51c:	69fb      	ldr	r3, [r7, #28]
 800c51e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c522:	69db      	ldr	r3, [r3, #28]
 800c524:	69fa      	ldr	r2, [r7, #28]
 800c526:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c52a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c52e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	7bdb      	ldrb	r3, [r3, #15]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d016      	beq.n	800c566 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c538:	69fb      	ldr	r3, [r7, #28]
 800c53a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c53e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c542:	69fa      	ldr	r2, [r7, #28]
 800c544:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c548:	f043 030b 	orr.w	r3, r3, #11
 800c54c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c558:	69fa      	ldr	r2, [r7, #28]
 800c55a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c55e:	f043 030b 	orr.w	r3, r3, #11
 800c562:	6453      	str	r3, [r2, #68]	@ 0x44
 800c564:	e015      	b.n	800c592 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c566:	69fb      	ldr	r3, [r7, #28]
 800c568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c56c:	695a      	ldr	r2, [r3, #20]
 800c56e:	69fb      	ldr	r3, [r7, #28]
 800c570:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c574:	4619      	mov	r1, r3
 800c576:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c57a:	4313      	orrs	r3, r2
 800c57c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c57e:	69fb      	ldr	r3, [r7, #28]
 800c580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c584:	691b      	ldr	r3, [r3, #16]
 800c586:	69fa      	ldr	r2, [r7, #28]
 800c588:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c58c:	f043 030b 	orr.w	r3, r3, #11
 800c590:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c592:	69fb      	ldr	r3, [r7, #28]
 800c594:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	69fa      	ldr	r2, [r7, #28]
 800c59c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c5a0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c5a4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	6818      	ldr	r0, [r3, #0]
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	f009 fc27 	bl	8015e08 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	695a      	ldr	r2, [r3, #20]
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c5c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	4618      	mov	r0, r3
 800c5d0:	f009 fb54 	bl	8015c7c <USB_ReadInterrupts>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c5da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c5de:	d123      	bne.n	800c628 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	f009 fbeb 	bl	8015dc0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	f008 fc9f 	bl	8014f32 <USB_GetDevSpeed>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	461a      	mov	r2, r3
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681c      	ldr	r4, [r3, #0]
 800c600:	f001 fd1c 	bl	800e03c <HAL_RCC_GetHCLKFreq>
 800c604:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c60a:	461a      	mov	r2, r3
 800c60c:	4620      	mov	r0, r4
 800c60e:	f008 f9a9 	bl	8014964 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f00b ff2f 	bl	8018476 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	695a      	ldr	r2, [r3, #20]
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c626:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	4618      	mov	r0, r3
 800c62e:	f009 fb25 	bl	8015c7c <USB_ReadInterrupts>
 800c632:	4603      	mov	r3, r0
 800c634:	f003 0308 	and.w	r3, r3, #8
 800c638:	2b08      	cmp	r3, #8
 800c63a:	d10a      	bne.n	800c652 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c63c:	6878      	ldr	r0, [r7, #4]
 800c63e:	f00b ff0c 	bl	801845a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	695a      	ldr	r2, [r3, #20]
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	f002 0208 	and.w	r2, r2, #8
 800c650:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	4618      	mov	r0, r3
 800c658:	f009 fb10 	bl	8015c7c <USB_ReadInterrupts>
 800c65c:	4603      	mov	r3, r0
 800c65e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c662:	2b80      	cmp	r3, #128	@ 0x80
 800c664:	d123      	bne.n	800c6ae <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c666:	6a3b      	ldr	r3, [r7, #32]
 800c668:	699b      	ldr	r3, [r3, #24]
 800c66a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c66e:	6a3b      	ldr	r3, [r7, #32]
 800c670:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c672:	2301      	movs	r3, #1
 800c674:	627b      	str	r3, [r7, #36]	@ 0x24
 800c676:	e014      	b.n	800c6a2 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c678:	6879      	ldr	r1, [r7, #4]
 800c67a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c67c:	4613      	mov	r3, r2
 800c67e:	00db      	lsls	r3, r3, #3
 800c680:	4413      	add	r3, r2
 800c682:	009b      	lsls	r3, r3, #2
 800c684:	440b      	add	r3, r1
 800c686:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c68a:	781b      	ldrb	r3, [r3, #0]
 800c68c:	2b01      	cmp	r3, #1
 800c68e:	d105      	bne.n	800c69c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c692:	b2db      	uxtb	r3, r3
 800c694:	4619      	mov	r1, r3
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 fb08 	bl	800ccac <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c69e:	3301      	adds	r3, #1
 800c6a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	791b      	ldrb	r3, [r3, #4]
 800c6a6:	461a      	mov	r2, r3
 800c6a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6aa:	4293      	cmp	r3, r2
 800c6ac:	d3e4      	bcc.n	800c678 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	f009 fae2 	bl	8015c7c <USB_ReadInterrupts>
 800c6b8:	4603      	mov	r3, r0
 800c6ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c6be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c6c2:	d13c      	bne.n	800c73e <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6c8:	e02b      	b.n	800c722 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6cc:	015a      	lsls	r2, r3, #5
 800c6ce:	69fb      	ldr	r3, [r7, #28]
 800c6d0:	4413      	add	r3, r2
 800c6d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c6da:	6879      	ldr	r1, [r7, #4]
 800c6dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6de:	4613      	mov	r3, r2
 800c6e0:	00db      	lsls	r3, r3, #3
 800c6e2:	4413      	add	r3, r2
 800c6e4:	009b      	lsls	r3, r3, #2
 800c6e6:	440b      	add	r3, r1
 800c6e8:	3318      	adds	r3, #24
 800c6ea:	781b      	ldrb	r3, [r3, #0]
 800c6ec:	2b01      	cmp	r3, #1
 800c6ee:	d115      	bne.n	800c71c <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c6f0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	da12      	bge.n	800c71c <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c6f6:	6879      	ldr	r1, [r7, #4]
 800c6f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6fa:	4613      	mov	r3, r2
 800c6fc:	00db      	lsls	r3, r3, #3
 800c6fe:	4413      	add	r3, r2
 800c700:	009b      	lsls	r3, r3, #2
 800c702:	440b      	add	r3, r1
 800c704:	3317      	adds	r3, #23
 800c706:	2201      	movs	r2, #1
 800c708:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c70a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c70c:	b2db      	uxtb	r3, r3
 800c70e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c712:	b2db      	uxtb	r3, r3
 800c714:	4619      	mov	r1, r3
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f000 fac8 	bl	800ccac <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c71c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c71e:	3301      	adds	r3, #1
 800c720:	627b      	str	r3, [r7, #36]	@ 0x24
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	791b      	ldrb	r3, [r3, #4]
 800c726:	461a      	mov	r2, r3
 800c728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d3cd      	bcc.n	800c6ca <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	695a      	ldr	r2, [r3, #20]
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c73c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	4618      	mov	r0, r3
 800c744:	f009 fa9a 	bl	8015c7c <USB_ReadInterrupts>
 800c748:	4603      	mov	r3, r0
 800c74a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c74e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c752:	d156      	bne.n	800c802 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c754:	2301      	movs	r3, #1
 800c756:	627b      	str	r3, [r7, #36]	@ 0x24
 800c758:	e045      	b.n	800c7e6 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c75a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c75c:	015a      	lsls	r2, r3, #5
 800c75e:	69fb      	ldr	r3, [r7, #28]
 800c760:	4413      	add	r3, r2
 800c762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c76a:	6879      	ldr	r1, [r7, #4]
 800c76c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c76e:	4613      	mov	r3, r2
 800c770:	00db      	lsls	r3, r3, #3
 800c772:	4413      	add	r3, r2
 800c774:	009b      	lsls	r3, r3, #2
 800c776:	440b      	add	r3, r1
 800c778:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c77c:	781b      	ldrb	r3, [r3, #0]
 800c77e:	2b01      	cmp	r3, #1
 800c780:	d12e      	bne.n	800c7e0 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c782:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c784:	2b00      	cmp	r3, #0
 800c786:	da2b      	bge.n	800c7e0 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c788:	69bb      	ldr	r3, [r7, #24]
 800c78a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c794:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c798:	429a      	cmp	r2, r3
 800c79a:	d121      	bne.n	800c7e0 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c79c:	6879      	ldr	r1, [r7, #4]
 800c79e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7a0:	4613      	mov	r3, r2
 800c7a2:	00db      	lsls	r3, r3, #3
 800c7a4:	4413      	add	r3, r2
 800c7a6:	009b      	lsls	r3, r3, #2
 800c7a8:	440b      	add	r3, r1
 800c7aa:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c7ae:	2201      	movs	r2, #1
 800c7b0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c7b2:	6a3b      	ldr	r3, [r7, #32]
 800c7b4:	699b      	ldr	r3, [r3, #24]
 800c7b6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c7ba:	6a3b      	ldr	r3, [r7, #32]
 800c7bc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c7be:	6a3b      	ldr	r3, [r7, #32]
 800c7c0:	695b      	ldr	r3, [r3, #20]
 800c7c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d10a      	bne.n	800c7e0 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c7ca:	69fb      	ldr	r3, [r7, #28]
 800c7cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c7d0:	685b      	ldr	r3, [r3, #4]
 800c7d2:	69fa      	ldr	r2, [r7, #28]
 800c7d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c7d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c7dc:	6053      	str	r3, [r2, #4]
            break;
 800c7de:	e008      	b.n	800c7f2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c7e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	791b      	ldrb	r3, [r3, #4]
 800c7ea:	461a      	mov	r2, r3
 800c7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ee:	4293      	cmp	r3, r2
 800c7f0:	d3b3      	bcc.n	800c75a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	695a      	ldr	r2, [r3, #20]
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	4618      	mov	r0, r3
 800c808:	f009 fa38 	bl	8015c7c <USB_ReadInterrupts>
 800c80c:	4603      	mov	r3, r0
 800c80e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c812:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c816:	d10a      	bne.n	800c82e <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c818:	6878      	ldr	r0, [r7, #4]
 800c81a:	f00b fead 	bl	8018578 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	695a      	ldr	r2, [r3, #20]
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c82c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	4618      	mov	r0, r3
 800c834:	f009 fa22 	bl	8015c7c <USB_ReadInterrupts>
 800c838:	4603      	mov	r3, r0
 800c83a:	f003 0304 	and.w	r3, r3, #4
 800c83e:	2b04      	cmp	r3, #4
 800c840:	d115      	bne.n	800c86e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	685b      	ldr	r3, [r3, #4]
 800c848:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c84a:	69bb      	ldr	r3, [r7, #24]
 800c84c:	f003 0304 	and.w	r3, r3, #4
 800c850:	2b00      	cmp	r3, #0
 800c852:	d002      	beq.n	800c85a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c854:	6878      	ldr	r0, [r7, #4]
 800c856:	f00b fe9d 	bl	8018594 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	6859      	ldr	r1, [r3, #4]
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	69ba      	ldr	r2, [r7, #24]
 800c866:	430a      	orrs	r2, r1
 800c868:	605a      	str	r2, [r3, #4]
 800c86a:	e000      	b.n	800c86e <HAL_PCD_IRQHandler+0x996>
      return;
 800c86c:	bf00      	nop
    }
  }
}
 800c86e:	3734      	adds	r7, #52	@ 0x34
 800c870:	46bd      	mov	sp, r7
 800c872:	bd90      	pop	{r4, r7, pc}

0800c874 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c874:	b580      	push	{r7, lr}
 800c876:	b082      	sub	sp, #8
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
 800c87c:	460b      	mov	r3, r1
 800c87e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c886:	2b01      	cmp	r3, #1
 800c888:	d101      	bne.n	800c88e <HAL_PCD_SetAddress+0x1a>
 800c88a:	2302      	movs	r3, #2
 800c88c:	e012      	b.n	800c8b4 <HAL_PCD_SetAddress+0x40>
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	2201      	movs	r2, #1
 800c892:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	78fa      	ldrb	r2, [r7, #3]
 800c89a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	78fa      	ldrb	r2, [r7, #3]
 800c8a2:	4611      	mov	r1, r2
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f009 f981 	bl	8015bac <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c8b2:	2300      	movs	r3, #0
}
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	3708      	adds	r7, #8
 800c8b8:	46bd      	mov	sp, r7
 800c8ba:	bd80      	pop	{r7, pc}

0800c8bc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c8bc:	b580      	push	{r7, lr}
 800c8be:	b084      	sub	sp, #16
 800c8c0:	af00      	add	r7, sp, #0
 800c8c2:	6078      	str	r0, [r7, #4]
 800c8c4:	4608      	mov	r0, r1
 800c8c6:	4611      	mov	r1, r2
 800c8c8:	461a      	mov	r2, r3
 800c8ca:	4603      	mov	r3, r0
 800c8cc:	70fb      	strb	r3, [r7, #3]
 800c8ce:	460b      	mov	r3, r1
 800c8d0:	803b      	strh	r3, [r7, #0]
 800c8d2:	4613      	mov	r3, r2
 800c8d4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c8da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	da0f      	bge.n	800c902 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c8e2:	78fb      	ldrb	r3, [r7, #3]
 800c8e4:	f003 020f 	and.w	r2, r3, #15
 800c8e8:	4613      	mov	r3, r2
 800c8ea:	00db      	lsls	r3, r3, #3
 800c8ec:	4413      	add	r3, r2
 800c8ee:	009b      	lsls	r3, r3, #2
 800c8f0:	3310      	adds	r3, #16
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	4413      	add	r3, r2
 800c8f6:	3304      	adds	r3, #4
 800c8f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	2201      	movs	r2, #1
 800c8fe:	705a      	strb	r2, [r3, #1]
 800c900:	e00f      	b.n	800c922 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c902:	78fb      	ldrb	r3, [r7, #3]
 800c904:	f003 020f 	and.w	r2, r3, #15
 800c908:	4613      	mov	r3, r2
 800c90a:	00db      	lsls	r3, r3, #3
 800c90c:	4413      	add	r3, r2
 800c90e:	009b      	lsls	r3, r3, #2
 800c910:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c914:	687a      	ldr	r2, [r7, #4]
 800c916:	4413      	add	r3, r2
 800c918:	3304      	adds	r3, #4
 800c91a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	2200      	movs	r2, #0
 800c920:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c922:	78fb      	ldrb	r3, [r7, #3]
 800c924:	f003 030f 	and.w	r3, r3, #15
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800c92e:	883a      	ldrh	r2, [r7, #0]
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	78ba      	ldrb	r2, [r7, #2]
 800c938:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	785b      	ldrb	r3, [r3, #1]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d004      	beq.n	800c94c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	781b      	ldrb	r3, [r3, #0]
 800c946:	461a      	mov	r2, r3
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c94c:	78bb      	ldrb	r3, [r7, #2]
 800c94e:	2b02      	cmp	r3, #2
 800c950:	d102      	bne.n	800c958 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	2200      	movs	r2, #0
 800c956:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c95e:	2b01      	cmp	r3, #1
 800c960:	d101      	bne.n	800c966 <HAL_PCD_EP_Open+0xaa>
 800c962:	2302      	movs	r3, #2
 800c964:	e00e      	b.n	800c984 <HAL_PCD_EP_Open+0xc8>
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2201      	movs	r2, #1
 800c96a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	68f9      	ldr	r1, [r7, #12]
 800c974:	4618      	mov	r0, r3
 800c976:	f008 fb01 	bl	8014f7c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	2200      	movs	r2, #0
 800c97e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c982:	7afb      	ldrb	r3, [r7, #11]
}
 800c984:	4618      	mov	r0, r3
 800c986:	3710      	adds	r7, #16
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}

0800c98c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b084      	sub	sp, #16
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
 800c994:	460b      	mov	r3, r1
 800c996:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c998:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	da0f      	bge.n	800c9c0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9a0:	78fb      	ldrb	r3, [r7, #3]
 800c9a2:	f003 020f 	and.w	r2, r3, #15
 800c9a6:	4613      	mov	r3, r2
 800c9a8:	00db      	lsls	r3, r3, #3
 800c9aa:	4413      	add	r3, r2
 800c9ac:	009b      	lsls	r3, r3, #2
 800c9ae:	3310      	adds	r3, #16
 800c9b0:	687a      	ldr	r2, [r7, #4]
 800c9b2:	4413      	add	r3, r2
 800c9b4:	3304      	adds	r3, #4
 800c9b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	2201      	movs	r2, #1
 800c9bc:	705a      	strb	r2, [r3, #1]
 800c9be:	e00f      	b.n	800c9e0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c9c0:	78fb      	ldrb	r3, [r7, #3]
 800c9c2:	f003 020f 	and.w	r2, r3, #15
 800c9c6:	4613      	mov	r3, r2
 800c9c8:	00db      	lsls	r3, r3, #3
 800c9ca:	4413      	add	r3, r2
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	4413      	add	r3, r2
 800c9d6:	3304      	adds	r3, #4
 800c9d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	2200      	movs	r2, #0
 800c9de:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c9e0:	78fb      	ldrb	r3, [r7, #3]
 800c9e2:	f003 030f 	and.w	r3, r3, #15
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	d101      	bne.n	800c9fa <HAL_PCD_EP_Close+0x6e>
 800c9f6:	2302      	movs	r3, #2
 800c9f8:	e00e      	b.n	800ca18 <HAL_PCD_EP_Close+0x8c>
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	2201      	movs	r2, #1
 800c9fe:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	681b      	ldr	r3, [r3, #0]
 800ca06:	68f9      	ldr	r1, [r7, #12]
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f008 fb3f 	bl	801508c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2200      	movs	r2, #0
 800ca12:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800ca16:	2300      	movs	r3, #0
}
 800ca18:	4618      	mov	r0, r3
 800ca1a:	3710      	adds	r7, #16
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}

0800ca20 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b086      	sub	sp, #24
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	60f8      	str	r0, [r7, #12]
 800ca28:	607a      	str	r2, [r7, #4]
 800ca2a:	603b      	str	r3, [r7, #0]
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ca30:	7afb      	ldrb	r3, [r7, #11]
 800ca32:	f003 020f 	and.w	r2, r3, #15
 800ca36:	4613      	mov	r3, r2
 800ca38:	00db      	lsls	r3, r3, #3
 800ca3a:	4413      	add	r3, r2
 800ca3c:	009b      	lsls	r3, r3, #2
 800ca3e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	4413      	add	r3, r2
 800ca46:	3304      	adds	r3, #4
 800ca48:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ca4a:	697b      	ldr	r3, [r7, #20]
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800ca50:	697b      	ldr	r3, [r7, #20]
 800ca52:	683a      	ldr	r2, [r7, #0]
 800ca54:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800ca56:	697b      	ldr	r3, [r7, #20]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800ca5c:	697b      	ldr	r3, [r7, #20]
 800ca5e:	2200      	movs	r2, #0
 800ca60:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca62:	7afb      	ldrb	r3, [r7, #11]
 800ca64:	f003 030f 	and.w	r3, r3, #15
 800ca68:	b2da      	uxtb	r2, r3
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	799b      	ldrb	r3, [r3, #6]
 800ca72:	2b01      	cmp	r3, #1
 800ca74:	d102      	bne.n	800ca7c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	697b      	ldr	r3, [r7, #20]
 800ca7a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800ca7c:	68fb      	ldr	r3, [r7, #12]
 800ca7e:	6818      	ldr	r0, [r3, #0]
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	799b      	ldrb	r3, [r3, #6]
 800ca84:	461a      	mov	r2, r3
 800ca86:	6979      	ldr	r1, [r7, #20]
 800ca88:	f008 fbdc 	bl	8015244 <USB_EPStartXfer>

  return HAL_OK;
 800ca8c:	2300      	movs	r3, #0
}
 800ca8e:	4618      	mov	r0, r3
 800ca90:	3718      	adds	r7, #24
 800ca92:	46bd      	mov	sp, r7
 800ca94:	bd80      	pop	{r7, pc}

0800ca96 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800ca96:	b480      	push	{r7}
 800ca98:	b083      	sub	sp, #12
 800ca9a:	af00      	add	r7, sp, #0
 800ca9c:	6078      	str	r0, [r7, #4]
 800ca9e:	460b      	mov	r3, r1
 800caa0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800caa2:	78fb      	ldrb	r3, [r7, #3]
 800caa4:	f003 020f 	and.w	r2, r3, #15
 800caa8:	6879      	ldr	r1, [r7, #4]
 800caaa:	4613      	mov	r3, r2
 800caac:	00db      	lsls	r3, r3, #3
 800caae:	4413      	add	r3, r2
 800cab0:	009b      	lsls	r3, r3, #2
 800cab2:	440b      	add	r3, r1
 800cab4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800cab8:	681b      	ldr	r3, [r3, #0]
}
 800caba:	4618      	mov	r0, r3
 800cabc:	370c      	adds	r7, #12
 800cabe:	46bd      	mov	sp, r7
 800cac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac4:	4770      	bx	lr

0800cac6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b086      	sub	sp, #24
 800caca:	af00      	add	r7, sp, #0
 800cacc:	60f8      	str	r0, [r7, #12]
 800cace:	607a      	str	r2, [r7, #4]
 800cad0:	603b      	str	r3, [r7, #0]
 800cad2:	460b      	mov	r3, r1
 800cad4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cad6:	7afb      	ldrb	r3, [r7, #11]
 800cad8:	f003 020f 	and.w	r2, r3, #15
 800cadc:	4613      	mov	r3, r2
 800cade:	00db      	lsls	r3, r3, #3
 800cae0:	4413      	add	r3, r2
 800cae2:	009b      	lsls	r3, r3, #2
 800cae4:	3310      	adds	r3, #16
 800cae6:	68fa      	ldr	r2, [r7, #12]
 800cae8:	4413      	add	r3, r2
 800caea:	3304      	adds	r3, #4
 800caec:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800caee:	697b      	ldr	r3, [r7, #20]
 800caf0:	687a      	ldr	r2, [r7, #4]
 800caf2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800caf4:	697b      	ldr	r3, [r7, #20]
 800caf6:	683a      	ldr	r2, [r7, #0]
 800caf8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	2200      	movs	r2, #0
 800cafe:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	2201      	movs	r2, #1
 800cb04:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb06:	7afb      	ldrb	r3, [r7, #11]
 800cb08:	f003 030f 	and.w	r3, r3, #15
 800cb0c:	b2da      	uxtb	r2, r3
 800cb0e:	697b      	ldr	r3, [r7, #20]
 800cb10:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	799b      	ldrb	r3, [r3, #6]
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d102      	bne.n	800cb20 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800cb1a:	687a      	ldr	r2, [r7, #4]
 800cb1c:	697b      	ldr	r3, [r7, #20]
 800cb1e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	6818      	ldr	r0, [r3, #0]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	799b      	ldrb	r3, [r3, #6]
 800cb28:	461a      	mov	r2, r3
 800cb2a:	6979      	ldr	r1, [r7, #20]
 800cb2c:	f008 fb8a 	bl	8015244 <USB_EPStartXfer>

  return HAL_OK;
 800cb30:	2300      	movs	r3, #0
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3718      	adds	r7, #24
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}

0800cb3a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb3a:	b580      	push	{r7, lr}
 800cb3c:	b084      	sub	sp, #16
 800cb3e:	af00      	add	r7, sp, #0
 800cb40:	6078      	str	r0, [r7, #4]
 800cb42:	460b      	mov	r3, r1
 800cb44:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800cb46:	78fb      	ldrb	r3, [r7, #3]
 800cb48:	f003 030f 	and.w	r3, r3, #15
 800cb4c:	687a      	ldr	r2, [r7, #4]
 800cb4e:	7912      	ldrb	r2, [r2, #4]
 800cb50:	4293      	cmp	r3, r2
 800cb52:	d901      	bls.n	800cb58 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800cb54:	2301      	movs	r3, #1
 800cb56:	e04f      	b.n	800cbf8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cb58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	da0f      	bge.n	800cb80 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb60:	78fb      	ldrb	r3, [r7, #3]
 800cb62:	f003 020f 	and.w	r2, r3, #15
 800cb66:	4613      	mov	r3, r2
 800cb68:	00db      	lsls	r3, r3, #3
 800cb6a:	4413      	add	r3, r2
 800cb6c:	009b      	lsls	r3, r3, #2
 800cb6e:	3310      	adds	r3, #16
 800cb70:	687a      	ldr	r2, [r7, #4]
 800cb72:	4413      	add	r3, r2
 800cb74:	3304      	adds	r3, #4
 800cb76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2201      	movs	r2, #1
 800cb7c:	705a      	strb	r2, [r3, #1]
 800cb7e:	e00d      	b.n	800cb9c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800cb80:	78fa      	ldrb	r2, [r7, #3]
 800cb82:	4613      	mov	r3, r2
 800cb84:	00db      	lsls	r3, r3, #3
 800cb86:	4413      	add	r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	4413      	add	r3, r2
 800cb92:	3304      	adds	r3, #4
 800cb94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	2200      	movs	r2, #0
 800cb9a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	2201      	movs	r2, #1
 800cba0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cba2:	78fb      	ldrb	r3, [r7, #3]
 800cba4:	f003 030f 	and.w	r3, r3, #15
 800cba8:	b2da      	uxtb	r2, r3
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cbb4:	2b01      	cmp	r3, #1
 800cbb6:	d101      	bne.n	800cbbc <HAL_PCD_EP_SetStall+0x82>
 800cbb8:	2302      	movs	r3, #2
 800cbba:	e01d      	b.n	800cbf8 <HAL_PCD_EP_SetStall+0xbe>
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2201      	movs	r2, #1
 800cbc0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	68f9      	ldr	r1, [r7, #12]
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f008 ff1a 	bl	8015a04 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800cbd0:	78fb      	ldrb	r3, [r7, #3]
 800cbd2:	f003 030f 	and.w	r3, r3, #15
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d109      	bne.n	800cbee <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	6818      	ldr	r0, [r3, #0]
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	7999      	ldrb	r1, [r3, #6]
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cbe8:	461a      	mov	r2, r3
 800cbea:	f009 f90d 	bl	8015e08 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	2200      	movs	r2, #0
 800cbf2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cbf6:	2300      	movs	r3, #0
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	3710      	adds	r7, #16
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	bd80      	pop	{r7, pc}

0800cc00 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	b084      	sub	sp, #16
 800cc04:	af00      	add	r7, sp, #0
 800cc06:	6078      	str	r0, [r7, #4]
 800cc08:	460b      	mov	r3, r1
 800cc0a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cc0c:	78fb      	ldrb	r3, [r7, #3]
 800cc0e:	f003 030f 	and.w	r3, r3, #15
 800cc12:	687a      	ldr	r2, [r7, #4]
 800cc14:	7912      	ldrb	r2, [r2, #4]
 800cc16:	4293      	cmp	r3, r2
 800cc18:	d901      	bls.n	800cc1e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cc1a:	2301      	movs	r3, #1
 800cc1c:	e042      	b.n	800cca4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cc1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	da0f      	bge.n	800cc46 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cc26:	78fb      	ldrb	r3, [r7, #3]
 800cc28:	f003 020f 	and.w	r2, r3, #15
 800cc2c:	4613      	mov	r3, r2
 800cc2e:	00db      	lsls	r3, r3, #3
 800cc30:	4413      	add	r3, r2
 800cc32:	009b      	lsls	r3, r3, #2
 800cc34:	3310      	adds	r3, #16
 800cc36:	687a      	ldr	r2, [r7, #4]
 800cc38:	4413      	add	r3, r2
 800cc3a:	3304      	adds	r3, #4
 800cc3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	2201      	movs	r2, #1
 800cc42:	705a      	strb	r2, [r3, #1]
 800cc44:	e00f      	b.n	800cc66 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cc46:	78fb      	ldrb	r3, [r7, #3]
 800cc48:	f003 020f 	and.w	r2, r3, #15
 800cc4c:	4613      	mov	r3, r2
 800cc4e:	00db      	lsls	r3, r3, #3
 800cc50:	4413      	add	r3, r2
 800cc52:	009b      	lsls	r3, r3, #2
 800cc54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cc58:	687a      	ldr	r2, [r7, #4]
 800cc5a:	4413      	add	r3, r2
 800cc5c:	3304      	adds	r3, #4
 800cc5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	2200      	movs	r2, #0
 800cc64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cc66:	68fb      	ldr	r3, [r7, #12]
 800cc68:	2200      	movs	r2, #0
 800cc6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cc6c:	78fb      	ldrb	r3, [r7, #3]
 800cc6e:	f003 030f 	and.w	r3, r3, #15
 800cc72:	b2da      	uxtb	r2, r3
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cc7e:	2b01      	cmp	r3, #1
 800cc80:	d101      	bne.n	800cc86 <HAL_PCD_EP_ClrStall+0x86>
 800cc82:	2302      	movs	r3, #2
 800cc84:	e00e      	b.n	800cca4 <HAL_PCD_EP_ClrStall+0xa4>
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2201      	movs	r2, #1
 800cc8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	681b      	ldr	r3, [r3, #0]
 800cc92:	68f9      	ldr	r1, [r7, #12]
 800cc94:	4618      	mov	r0, r3
 800cc96:	f008 ff23 	bl	8015ae0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cca2:	2300      	movs	r3, #0
}
 800cca4:	4618      	mov	r0, r3
 800cca6:	3710      	adds	r7, #16
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	bd80      	pop	{r7, pc}

0800ccac <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b084      	sub	sp, #16
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
 800ccb4:	460b      	mov	r3, r1
 800ccb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800ccb8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	da0c      	bge.n	800ccda <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ccc0:	78fb      	ldrb	r3, [r7, #3]
 800ccc2:	f003 020f 	and.w	r2, r3, #15
 800ccc6:	4613      	mov	r3, r2
 800ccc8:	00db      	lsls	r3, r3, #3
 800ccca:	4413      	add	r3, r2
 800cccc:	009b      	lsls	r3, r3, #2
 800ccce:	3310      	adds	r3, #16
 800ccd0:	687a      	ldr	r2, [r7, #4]
 800ccd2:	4413      	add	r3, r2
 800ccd4:	3304      	adds	r3, #4
 800ccd6:	60fb      	str	r3, [r7, #12]
 800ccd8:	e00c      	b.n	800ccf4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800ccda:	78fb      	ldrb	r3, [r7, #3]
 800ccdc:	f003 020f 	and.w	r2, r3, #15
 800cce0:	4613      	mov	r3, r2
 800cce2:	00db      	lsls	r3, r3, #3
 800cce4:	4413      	add	r3, r2
 800cce6:	009b      	lsls	r3, r3, #2
 800cce8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ccec:	687a      	ldr	r2, [r7, #4]
 800ccee:	4413      	add	r3, r2
 800ccf0:	3304      	adds	r3, #4
 800ccf2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	68f9      	ldr	r1, [r7, #12]
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f008 fd42 	bl	8015784 <USB_EPStopXfer>
 800cd00:	4603      	mov	r3, r0
 800cd02:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cd04:	7afb      	ldrb	r3, [r7, #11]
}
 800cd06:	4618      	mov	r0, r3
 800cd08:	3710      	adds	r7, #16
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}

0800cd0e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cd0e:	b580      	push	{r7, lr}
 800cd10:	b08a      	sub	sp, #40	@ 0x28
 800cd12:	af02      	add	r7, sp, #8
 800cd14:	6078      	str	r0, [r7, #4]
 800cd16:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd1e:	697b      	ldr	r3, [r7, #20]
 800cd20:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cd22:	683a      	ldr	r2, [r7, #0]
 800cd24:	4613      	mov	r3, r2
 800cd26:	00db      	lsls	r3, r3, #3
 800cd28:	4413      	add	r3, r2
 800cd2a:	009b      	lsls	r3, r3, #2
 800cd2c:	3310      	adds	r3, #16
 800cd2e:	687a      	ldr	r2, [r7, #4]
 800cd30:	4413      	add	r3, r2
 800cd32:	3304      	adds	r3, #4
 800cd34:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	695a      	ldr	r2, [r3, #20]
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	691b      	ldr	r3, [r3, #16]
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	d901      	bls.n	800cd46 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cd42:	2301      	movs	r3, #1
 800cd44:	e06b      	b.n	800ce1e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	691a      	ldr	r2, [r3, #16]
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	695b      	ldr	r3, [r3, #20]
 800cd4e:	1ad3      	subs	r3, r2, r3
 800cd50:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	689b      	ldr	r3, [r3, #8]
 800cd56:	69fa      	ldr	r2, [r7, #28]
 800cd58:	429a      	cmp	r2, r3
 800cd5a:	d902      	bls.n	800cd62 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	689b      	ldr	r3, [r3, #8]
 800cd60:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cd62:	69fb      	ldr	r3, [r7, #28]
 800cd64:	3303      	adds	r3, #3
 800cd66:	089b      	lsrs	r3, r3, #2
 800cd68:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cd6a:	e02a      	b.n	800cdc2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	691a      	ldr	r2, [r3, #16]
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	695b      	ldr	r3, [r3, #20]
 800cd74:	1ad3      	subs	r3, r2, r3
 800cd76:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	689b      	ldr	r3, [r3, #8]
 800cd7c:	69fa      	ldr	r2, [r7, #28]
 800cd7e:	429a      	cmp	r2, r3
 800cd80:	d902      	bls.n	800cd88 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	689b      	ldr	r3, [r3, #8]
 800cd86:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cd88:	69fb      	ldr	r3, [r7, #28]
 800cd8a:	3303      	adds	r3, #3
 800cd8c:	089b      	lsrs	r3, r3, #2
 800cd8e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	68d9      	ldr	r1, [r3, #12]
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	b2da      	uxtb	r2, r3
 800cd98:	69fb      	ldr	r3, [r7, #28]
 800cd9a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cda0:	9300      	str	r3, [sp, #0]
 800cda2:	4603      	mov	r3, r0
 800cda4:	6978      	ldr	r0, [r7, #20]
 800cda6:	f008 fd97 	bl	80158d8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	68da      	ldr	r2, [r3, #12]
 800cdae:	69fb      	ldr	r3, [r7, #28]
 800cdb0:	441a      	add	r2, r3
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	695a      	ldr	r2, [r3, #20]
 800cdba:	69fb      	ldr	r3, [r7, #28]
 800cdbc:	441a      	add	r2, r3
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	015a      	lsls	r2, r3, #5
 800cdc6:	693b      	ldr	r3, [r7, #16]
 800cdc8:	4413      	add	r3, r2
 800cdca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cdce:	699b      	ldr	r3, [r3, #24]
 800cdd0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cdd2:	69ba      	ldr	r2, [r7, #24]
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d809      	bhi.n	800cdec <PCD_WriteEmptyTxFifo+0xde>
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	695a      	ldr	r2, [r3, #20]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d203      	bcs.n	800cdec <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	691b      	ldr	r3, [r3, #16]
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	d1bf      	bne.n	800cd6c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	691a      	ldr	r2, [r3, #16]
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	695b      	ldr	r3, [r3, #20]
 800cdf4:	429a      	cmp	r2, r3
 800cdf6:	d811      	bhi.n	800ce1c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800cdf8:	683b      	ldr	r3, [r7, #0]
 800cdfa:	f003 030f 	and.w	r3, r3, #15
 800cdfe:	2201      	movs	r2, #1
 800ce00:	fa02 f303 	lsl.w	r3, r2, r3
 800ce04:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ce06:	693b      	ldr	r3, [r7, #16]
 800ce08:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ce0e:	68bb      	ldr	r3, [r7, #8]
 800ce10:	43db      	mvns	r3, r3
 800ce12:	6939      	ldr	r1, [r7, #16]
 800ce14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ce18:	4013      	ands	r3, r2
 800ce1a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	3720      	adds	r7, #32
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bd80      	pop	{r7, pc}
	...

0800ce28 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b088      	sub	sp, #32
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
 800ce30:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce38:	69fb      	ldr	r3, [r7, #28]
 800ce3a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ce3c:	69fb      	ldr	r3, [r7, #28]
 800ce3e:	333c      	adds	r3, #60	@ 0x3c
 800ce40:	3304      	adds	r3, #4
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ce46:	683b      	ldr	r3, [r7, #0]
 800ce48:	015a      	lsls	r2, r3, #5
 800ce4a:	69bb      	ldr	r3, [r7, #24]
 800ce4c:	4413      	add	r3, r2
 800ce4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce52:	689b      	ldr	r3, [r3, #8]
 800ce54:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	799b      	ldrb	r3, [r3, #6]
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	d17b      	bne.n	800cf56 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800ce5e:	693b      	ldr	r3, [r7, #16]
 800ce60:	f003 0308 	and.w	r3, r3, #8
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d015      	beq.n	800ce94 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ce68:	697b      	ldr	r3, [r7, #20]
 800ce6a:	4a61      	ldr	r2, [pc, #388]	@ (800cff0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	f240 80b9 	bls.w	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	f000 80b3 	beq.w	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ce7e:	683b      	ldr	r3, [r7, #0]
 800ce80:	015a      	lsls	r2, r3, #5
 800ce82:	69bb      	ldr	r3, [r7, #24]
 800ce84:	4413      	add	r3, r2
 800ce86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce90:	6093      	str	r3, [r2, #8]
 800ce92:	e0a7      	b.n	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	f003 0320 	and.w	r3, r3, #32
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d009      	beq.n	800ceb2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	015a      	lsls	r2, r3, #5
 800cea2:	69bb      	ldr	r3, [r7, #24]
 800cea4:	4413      	add	r3, r2
 800cea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceaa:	461a      	mov	r2, r3
 800ceac:	2320      	movs	r3, #32
 800ceae:	6093      	str	r3, [r2, #8]
 800ceb0:	e098      	b.n	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800ceb2:	693b      	ldr	r3, [r7, #16]
 800ceb4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	f040 8093 	bne.w	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	4a4b      	ldr	r2, [pc, #300]	@ (800cff0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d90f      	bls.n	800cee6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cec6:	693b      	ldr	r3, [r7, #16]
 800cec8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d00a      	beq.n	800cee6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	015a      	lsls	r2, r3, #5
 800ced4:	69bb      	ldr	r3, [r7, #24]
 800ced6:	4413      	add	r3, r2
 800ced8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cedc:	461a      	mov	r2, r3
 800cede:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cee2:	6093      	str	r3, [r2, #8]
 800cee4:	e07e      	b.n	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800cee6:	683a      	ldr	r2, [r7, #0]
 800cee8:	4613      	mov	r3, r2
 800ceea:	00db      	lsls	r3, r3, #3
 800ceec:	4413      	add	r3, r2
 800ceee:	009b      	lsls	r3, r3, #2
 800cef0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cef4:	687a      	ldr	r2, [r7, #4]
 800cef6:	4413      	add	r3, r2
 800cef8:	3304      	adds	r3, #4
 800cefa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	6a1a      	ldr	r2, [r3, #32]
 800cf00:	683b      	ldr	r3, [r7, #0]
 800cf02:	0159      	lsls	r1, r3, #5
 800cf04:	69bb      	ldr	r3, [r7, #24]
 800cf06:	440b      	add	r3, r1
 800cf08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf0c:	691b      	ldr	r3, [r3, #16]
 800cf0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf12:	1ad2      	subs	r2, r2, r3
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d114      	bne.n	800cf48 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	691b      	ldr	r3, [r3, #16]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d109      	bne.n	800cf3a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6818      	ldr	r0, [r3, #0]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf30:	461a      	mov	r2, r3
 800cf32:	2101      	movs	r1, #1
 800cf34:	f008 ff68 	bl	8015e08 <USB_EP0_OutStart>
 800cf38:	e006      	b.n	800cf48 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	68da      	ldr	r2, [r3, #12]
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	695b      	ldr	r3, [r3, #20]
 800cf42:	441a      	add	r2, r3
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	b2db      	uxtb	r3, r3
 800cf4c:	4619      	mov	r1, r3
 800cf4e:	6878      	ldr	r0, [r7, #4]
 800cf50:	f00b fa4e 	bl	80183f0 <HAL_PCD_DataOutStageCallback>
 800cf54:	e046      	b.n	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	4a26      	ldr	r2, [pc, #152]	@ (800cff4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d124      	bne.n	800cfa8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800cf5e:	693b      	ldr	r3, [r7, #16]
 800cf60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d00a      	beq.n	800cf7e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	015a      	lsls	r2, r3, #5
 800cf6c:	69bb      	ldr	r3, [r7, #24]
 800cf6e:	4413      	add	r3, r2
 800cf70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf74:	461a      	mov	r2, r3
 800cf76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf7a:	6093      	str	r3, [r2, #8]
 800cf7c:	e032      	b.n	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	f003 0320 	and.w	r3, r3, #32
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d008      	beq.n	800cf9a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	015a      	lsls	r2, r3, #5
 800cf8c:	69bb      	ldr	r3, [r7, #24]
 800cf8e:	4413      	add	r3, r2
 800cf90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf94:	461a      	mov	r2, r3
 800cf96:	2320      	movs	r3, #32
 800cf98:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cf9a:	683b      	ldr	r3, [r7, #0]
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	4619      	mov	r1, r3
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f00b fa25 	bl	80183f0 <HAL_PCD_DataOutStageCallback>
 800cfa6:	e01d      	b.n	800cfe4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d114      	bne.n	800cfd8 <PCD_EP_OutXfrComplete_int+0x1b0>
 800cfae:	6879      	ldr	r1, [r7, #4]
 800cfb0:	683a      	ldr	r2, [r7, #0]
 800cfb2:	4613      	mov	r3, r2
 800cfb4:	00db      	lsls	r3, r3, #3
 800cfb6:	4413      	add	r3, r2
 800cfb8:	009b      	lsls	r3, r3, #2
 800cfba:	440b      	add	r3, r1
 800cfbc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800cfc0:	681b      	ldr	r3, [r3, #0]
 800cfc2:	2b00      	cmp	r3, #0
 800cfc4:	d108      	bne.n	800cfd8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	6818      	ldr	r0, [r3, #0]
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	2100      	movs	r1, #0
 800cfd4:	f008 ff18 	bl	8015e08 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	b2db      	uxtb	r3, r3
 800cfdc:	4619      	mov	r1, r3
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f00b fa06 	bl	80183f0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cfe4:	2300      	movs	r3, #0
}
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	3720      	adds	r7, #32
 800cfea:	46bd      	mov	sp, r7
 800cfec:	bd80      	pop	{r7, pc}
 800cfee:	bf00      	nop
 800cff0:	4f54300a 	.word	0x4f54300a
 800cff4:	4f54310a 	.word	0x4f54310a

0800cff8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b086      	sub	sp, #24
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
 800d000:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	333c      	adds	r3, #60	@ 0x3c
 800d010:	3304      	adds	r3, #4
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800d016:	683b      	ldr	r3, [r7, #0]
 800d018:	015a      	lsls	r2, r3, #5
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	4413      	add	r3, r2
 800d01e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d022:	689b      	ldr	r3, [r3, #8]
 800d024:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	4a15      	ldr	r2, [pc, #84]	@ (800d080 <PCD_EP_OutSetupPacket_int+0x88>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d90e      	bls.n	800d04c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800d02e:	68bb      	ldr	r3, [r7, #8]
 800d030:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800d034:	2b00      	cmp	r3, #0
 800d036:	d009      	beq.n	800d04c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	015a      	lsls	r2, r3, #5
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	4413      	add	r3, r2
 800d040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d044:	461a      	mov	r2, r3
 800d046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d04a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800d04c:	6878      	ldr	r0, [r7, #4]
 800d04e:	f00b f9bd 	bl	80183cc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	4a0a      	ldr	r2, [pc, #40]	@ (800d080 <PCD_EP_OutSetupPacket_int+0x88>)
 800d056:	4293      	cmp	r3, r2
 800d058:	d90c      	bls.n	800d074 <PCD_EP_OutSetupPacket_int+0x7c>
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	799b      	ldrb	r3, [r3, #6]
 800d05e:	2b01      	cmp	r3, #1
 800d060:	d108      	bne.n	800d074 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	6818      	ldr	r0, [r3, #0]
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d06c:	461a      	mov	r2, r3
 800d06e:	2101      	movs	r1, #1
 800d070:	f008 feca 	bl	8015e08 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800d074:	2300      	movs	r3, #0
}
 800d076:	4618      	mov	r0, r3
 800d078:	3718      	adds	r7, #24
 800d07a:	46bd      	mov	sp, r7
 800d07c:	bd80      	pop	{r7, pc}
 800d07e:	bf00      	nop
 800d080:	4f54300a 	.word	0x4f54300a

0800d084 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800d084:	b480      	push	{r7}
 800d086:	b085      	sub	sp, #20
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
 800d08c:	460b      	mov	r3, r1
 800d08e:	70fb      	strb	r3, [r7, #3]
 800d090:	4613      	mov	r3, r2
 800d092:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d09a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800d09c:	78fb      	ldrb	r3, [r7, #3]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d107      	bne.n	800d0b2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800d0a2:	883b      	ldrh	r3, [r7, #0]
 800d0a4:	0419      	lsls	r1, r3, #16
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	681b      	ldr	r3, [r3, #0]
 800d0aa:	68ba      	ldr	r2, [r7, #8]
 800d0ac:	430a      	orrs	r2, r1
 800d0ae:	629a      	str	r2, [r3, #40]	@ 0x28
 800d0b0:	e028      	b.n	800d104 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0b8:	0c1b      	lsrs	r3, r3, #16
 800d0ba:	68ba      	ldr	r2, [r7, #8]
 800d0bc:	4413      	add	r3, r2
 800d0be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	73fb      	strb	r3, [r7, #15]
 800d0c4:	e00d      	b.n	800d0e2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	7bfb      	ldrb	r3, [r7, #15]
 800d0cc:	3340      	adds	r3, #64	@ 0x40
 800d0ce:	009b      	lsls	r3, r3, #2
 800d0d0:	4413      	add	r3, r2
 800d0d2:	685b      	ldr	r3, [r3, #4]
 800d0d4:	0c1b      	lsrs	r3, r3, #16
 800d0d6:	68ba      	ldr	r2, [r7, #8]
 800d0d8:	4413      	add	r3, r2
 800d0da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800d0dc:	7bfb      	ldrb	r3, [r7, #15]
 800d0de:	3301      	adds	r3, #1
 800d0e0:	73fb      	strb	r3, [r7, #15]
 800d0e2:	7bfa      	ldrb	r2, [r7, #15]
 800d0e4:	78fb      	ldrb	r3, [r7, #3]
 800d0e6:	3b01      	subs	r3, #1
 800d0e8:	429a      	cmp	r2, r3
 800d0ea:	d3ec      	bcc.n	800d0c6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800d0ec:	883b      	ldrh	r3, [r7, #0]
 800d0ee:	0418      	lsls	r0, r3, #16
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6819      	ldr	r1, [r3, #0]
 800d0f4:	78fb      	ldrb	r3, [r7, #3]
 800d0f6:	3b01      	subs	r3, #1
 800d0f8:	68ba      	ldr	r2, [r7, #8]
 800d0fa:	4302      	orrs	r2, r0
 800d0fc:	3340      	adds	r3, #64	@ 0x40
 800d0fe:	009b      	lsls	r3, r3, #2
 800d100:	440b      	add	r3, r1
 800d102:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800d104:	2300      	movs	r3, #0
}
 800d106:	4618      	mov	r0, r3
 800d108:	3714      	adds	r7, #20
 800d10a:	46bd      	mov	sp, r7
 800d10c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d110:	4770      	bx	lr

0800d112 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800d112:	b480      	push	{r7}
 800d114:	b083      	sub	sp, #12
 800d116:	af00      	add	r7, sp, #0
 800d118:	6078      	str	r0, [r7, #4]
 800d11a:	460b      	mov	r3, r1
 800d11c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	887a      	ldrh	r2, [r7, #2]
 800d124:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800d126:	2300      	movs	r3, #0
}
 800d128:	4618      	mov	r0, r3
 800d12a:	370c      	adds	r7, #12
 800d12c:	46bd      	mov	sp, r7
 800d12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d132:	4770      	bx	lr

0800d134 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d134:	b480      	push	{r7}
 800d136:	b085      	sub	sp, #20
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	2201      	movs	r2, #1
 800d146:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	2200      	movs	r2, #0
 800d14e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	699b      	ldr	r3, [r3, #24]
 800d156:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d162:	4b05      	ldr	r3, [pc, #20]	@ (800d178 <HAL_PCDEx_ActivateLPM+0x44>)
 800d164:	4313      	orrs	r3, r2
 800d166:	68fa      	ldr	r2, [r7, #12]
 800d168:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d16a:	2300      	movs	r3, #0
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3714      	adds	r7, #20
 800d170:	46bd      	mov	sp, r7
 800d172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d176:	4770      	bx	lr
 800d178:	10000003 	.word	0x10000003

0800d17c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d17c:	b480      	push	{r7}
 800d17e:	b083      	sub	sp, #12
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	460b      	mov	r3, r1
 800d186:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d188:	bf00      	nop
 800d18a:	370c      	adds	r7, #12
 800d18c:	46bd      	mov	sp, r7
 800d18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d192:	4770      	bx	lr

0800d194 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d194:	b580      	push	{r7, lr}
 800d196:	b084      	sub	sp, #16
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d19c:	4b19      	ldr	r3, [pc, #100]	@ (800d204 <HAL_PWREx_ConfigSupply+0x70>)
 800d19e:	68db      	ldr	r3, [r3, #12]
 800d1a0:	f003 0304 	and.w	r3, r3, #4
 800d1a4:	2b04      	cmp	r3, #4
 800d1a6:	d00a      	beq.n	800d1be <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d1a8:	4b16      	ldr	r3, [pc, #88]	@ (800d204 <HAL_PWREx_ConfigSupply+0x70>)
 800d1aa:	68db      	ldr	r3, [r3, #12]
 800d1ac:	f003 0307 	and.w	r3, r3, #7
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	429a      	cmp	r2, r3
 800d1b4:	d001      	beq.n	800d1ba <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d1b6:	2301      	movs	r3, #1
 800d1b8:	e01f      	b.n	800d1fa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	e01d      	b.n	800d1fa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d1be:	4b11      	ldr	r3, [pc, #68]	@ (800d204 <HAL_PWREx_ConfigSupply+0x70>)
 800d1c0:	68db      	ldr	r3, [r3, #12]
 800d1c2:	f023 0207 	bic.w	r2, r3, #7
 800d1c6:	490f      	ldr	r1, [pc, #60]	@ (800d204 <HAL_PWREx_ConfigSupply+0x70>)
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d1ce:	f7fa f963 	bl	8007498 <HAL_GetTick>
 800d1d2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d1d4:	e009      	b.n	800d1ea <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d1d6:	f7fa f95f 	bl	8007498 <HAL_GetTick>
 800d1da:	4602      	mov	r2, r0
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	1ad3      	subs	r3, r2, r3
 800d1e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d1e4:	d901      	bls.n	800d1ea <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	e007      	b.n	800d1fa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d1ea:	4b06      	ldr	r3, [pc, #24]	@ (800d204 <HAL_PWREx_ConfigSupply+0x70>)
 800d1ec:	685b      	ldr	r3, [r3, #4]
 800d1ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d1f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d1f6:	d1ee      	bne.n	800d1d6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d1f8:	2300      	movs	r3, #0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	58024800 	.word	0x58024800

0800d208 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d208:	b480      	push	{r7}
 800d20a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d20c:	4b05      	ldr	r3, [pc, #20]	@ (800d224 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d20e:	68db      	ldr	r3, [r3, #12]
 800d210:	4a04      	ldr	r2, [pc, #16]	@ (800d224 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d212:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d216:	60d3      	str	r3, [r2, #12]
}
 800d218:	bf00      	nop
 800d21a:	46bd      	mov	sp, r7
 800d21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d220:	4770      	bx	lr
 800d222:	bf00      	nop
 800d224:	58024800 	.word	0x58024800

0800d228 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b08c      	sub	sp, #48	@ 0x30
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d101      	bne.n	800d23a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d236:	2301      	movs	r3, #1
 800d238:	e3c8      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	f003 0301 	and.w	r3, r3, #1
 800d242:	2b00      	cmp	r3, #0
 800d244:	f000 8087 	beq.w	800d356 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d248:	4b88      	ldr	r3, [pc, #544]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d24a:	691b      	ldr	r3, [r3, #16]
 800d24c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d250:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d252:	4b86      	ldr	r3, [pc, #536]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d256:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d25a:	2b10      	cmp	r3, #16
 800d25c:	d007      	beq.n	800d26e <HAL_RCC_OscConfig+0x46>
 800d25e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d260:	2b18      	cmp	r3, #24
 800d262:	d110      	bne.n	800d286 <HAL_RCC_OscConfig+0x5e>
 800d264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d266:	f003 0303 	and.w	r3, r3, #3
 800d26a:	2b02      	cmp	r3, #2
 800d26c:	d10b      	bne.n	800d286 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d26e:	4b7f      	ldr	r3, [pc, #508]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d276:	2b00      	cmp	r3, #0
 800d278:	d06c      	beq.n	800d354 <HAL_RCC_OscConfig+0x12c>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	685b      	ldr	r3, [r3, #4]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d168      	bne.n	800d354 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800d282:	2301      	movs	r3, #1
 800d284:	e3a2      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	685b      	ldr	r3, [r3, #4]
 800d28a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d28e:	d106      	bne.n	800d29e <HAL_RCC_OscConfig+0x76>
 800d290:	4b76      	ldr	r3, [pc, #472]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	4a75      	ldr	r2, [pc, #468]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d29a:	6013      	str	r3, [r2, #0]
 800d29c:	e02e      	b.n	800d2fc <HAL_RCC_OscConfig+0xd4>
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	685b      	ldr	r3, [r3, #4]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d10c      	bne.n	800d2c0 <HAL_RCC_OscConfig+0x98>
 800d2a6:	4b71      	ldr	r3, [pc, #452]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	4a70      	ldr	r2, [pc, #448]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d2b0:	6013      	str	r3, [r2, #0]
 800d2b2:	4b6e      	ldr	r3, [pc, #440]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	4a6d      	ldr	r2, [pc, #436]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d2bc:	6013      	str	r3, [r2, #0]
 800d2be:	e01d      	b.n	800d2fc <HAL_RCC_OscConfig+0xd4>
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	685b      	ldr	r3, [r3, #4]
 800d2c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d2c8:	d10c      	bne.n	800d2e4 <HAL_RCC_OscConfig+0xbc>
 800d2ca:	4b68      	ldr	r3, [pc, #416]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	4a67      	ldr	r2, [pc, #412]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d2d4:	6013      	str	r3, [r2, #0]
 800d2d6:	4b65      	ldr	r3, [pc, #404]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	4a64      	ldr	r2, [pc, #400]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d2e0:	6013      	str	r3, [r2, #0]
 800d2e2:	e00b      	b.n	800d2fc <HAL_RCC_OscConfig+0xd4>
 800d2e4:	4b61      	ldr	r3, [pc, #388]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	4a60      	ldr	r2, [pc, #384]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d2ee:	6013      	str	r3, [r2, #0]
 800d2f0:	4b5e      	ldr	r3, [pc, #376]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4a5d      	ldr	r2, [pc, #372]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d2f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d2fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	685b      	ldr	r3, [r3, #4]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d013      	beq.n	800d32c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d304:	f7fa f8c8 	bl	8007498 <HAL_GetTick>
 800d308:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d30a:	e008      	b.n	800d31e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d30c:	f7fa f8c4 	bl	8007498 <HAL_GetTick>
 800d310:	4602      	mov	r2, r0
 800d312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d314:	1ad3      	subs	r3, r2, r3
 800d316:	2b64      	cmp	r3, #100	@ 0x64
 800d318:	d901      	bls.n	800d31e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800d31a:	2303      	movs	r3, #3
 800d31c:	e356      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d31e:	4b53      	ldr	r3, [pc, #332]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d326:	2b00      	cmp	r3, #0
 800d328:	d0f0      	beq.n	800d30c <HAL_RCC_OscConfig+0xe4>
 800d32a:	e014      	b.n	800d356 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d32c:	f7fa f8b4 	bl	8007498 <HAL_GetTick>
 800d330:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d332:	e008      	b.n	800d346 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d334:	f7fa f8b0 	bl	8007498 <HAL_GetTick>
 800d338:	4602      	mov	r2, r0
 800d33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33c:	1ad3      	subs	r3, r2, r3
 800d33e:	2b64      	cmp	r3, #100	@ 0x64
 800d340:	d901      	bls.n	800d346 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800d342:	2303      	movs	r3, #3
 800d344:	e342      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d346:	4b49      	ldr	r3, [pc, #292]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d1f0      	bne.n	800d334 <HAL_RCC_OscConfig+0x10c>
 800d352:	e000      	b.n	800d356 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d354:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f003 0302 	and.w	r3, r3, #2
 800d35e:	2b00      	cmp	r3, #0
 800d360:	f000 808c 	beq.w	800d47c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d364:	4b41      	ldr	r3, [pc, #260]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d366:	691b      	ldr	r3, [r3, #16]
 800d368:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d36c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d36e:	4b3f      	ldr	r3, [pc, #252]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d372:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d374:	6a3b      	ldr	r3, [r7, #32]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d007      	beq.n	800d38a <HAL_RCC_OscConfig+0x162>
 800d37a:	6a3b      	ldr	r3, [r7, #32]
 800d37c:	2b18      	cmp	r3, #24
 800d37e:	d137      	bne.n	800d3f0 <HAL_RCC_OscConfig+0x1c8>
 800d380:	69fb      	ldr	r3, [r7, #28]
 800d382:	f003 0303 	and.w	r3, r3, #3
 800d386:	2b00      	cmp	r3, #0
 800d388:	d132      	bne.n	800d3f0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d38a:	4b38      	ldr	r3, [pc, #224]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f003 0304 	and.w	r3, r3, #4
 800d392:	2b00      	cmp	r3, #0
 800d394:	d005      	beq.n	800d3a2 <HAL_RCC_OscConfig+0x17a>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	68db      	ldr	r3, [r3, #12]
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d101      	bne.n	800d3a2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800d39e:	2301      	movs	r3, #1
 800d3a0:	e314      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d3a2:	4b32      	ldr	r3, [pc, #200]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f023 0219 	bic.w	r2, r3, #25
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	68db      	ldr	r3, [r3, #12]
 800d3ae:	492f      	ldr	r1, [pc, #188]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d3b0:	4313      	orrs	r3, r2
 800d3b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3b4:	f7fa f870 	bl	8007498 <HAL_GetTick>
 800d3b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d3ba:	e008      	b.n	800d3ce <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d3bc:	f7fa f86c 	bl	8007498 <HAL_GetTick>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c4:	1ad3      	subs	r3, r2, r3
 800d3c6:	2b02      	cmp	r3, #2
 800d3c8:	d901      	bls.n	800d3ce <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800d3ca:	2303      	movs	r3, #3
 800d3cc:	e2fe      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d3ce:	4b27      	ldr	r3, [pc, #156]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	f003 0304 	and.w	r3, r3, #4
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d0f0      	beq.n	800d3bc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d3da:	4b24      	ldr	r3, [pc, #144]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d3dc:	685b      	ldr	r3, [r3, #4]
 800d3de:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	691b      	ldr	r3, [r3, #16]
 800d3e6:	061b      	lsls	r3, r3, #24
 800d3e8:	4920      	ldr	r1, [pc, #128]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d3ee:	e045      	b.n	800d47c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	68db      	ldr	r3, [r3, #12]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d026      	beq.n	800d446 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d3f8:	4b1c      	ldr	r3, [pc, #112]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	f023 0219 	bic.w	r2, r3, #25
 800d400:	687b      	ldr	r3, [r7, #4]
 800d402:	68db      	ldr	r3, [r3, #12]
 800d404:	4919      	ldr	r1, [pc, #100]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d406:	4313      	orrs	r3, r2
 800d408:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d40a:	f7fa f845 	bl	8007498 <HAL_GetTick>
 800d40e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d410:	e008      	b.n	800d424 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d412:	f7fa f841 	bl	8007498 <HAL_GetTick>
 800d416:	4602      	mov	r2, r0
 800d418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d41a:	1ad3      	subs	r3, r2, r3
 800d41c:	2b02      	cmp	r3, #2
 800d41e:	d901      	bls.n	800d424 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800d420:	2303      	movs	r3, #3
 800d422:	e2d3      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d424:	4b11      	ldr	r3, [pc, #68]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	f003 0304 	and.w	r3, r3, #4
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d0f0      	beq.n	800d412 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d430:	4b0e      	ldr	r3, [pc, #56]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	691b      	ldr	r3, [r3, #16]
 800d43c:	061b      	lsls	r3, r3, #24
 800d43e:	490b      	ldr	r1, [pc, #44]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d440:	4313      	orrs	r3, r2
 800d442:	604b      	str	r3, [r1, #4]
 800d444:	e01a      	b.n	800d47c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d446:	4b09      	ldr	r3, [pc, #36]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	4a08      	ldr	r2, [pc, #32]	@ (800d46c <HAL_RCC_OscConfig+0x244>)
 800d44c:	f023 0301 	bic.w	r3, r3, #1
 800d450:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d452:	f7fa f821 	bl	8007498 <HAL_GetTick>
 800d456:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d458:	e00a      	b.n	800d470 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d45a:	f7fa f81d 	bl	8007498 <HAL_GetTick>
 800d45e:	4602      	mov	r2, r0
 800d460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d462:	1ad3      	subs	r3, r2, r3
 800d464:	2b02      	cmp	r3, #2
 800d466:	d903      	bls.n	800d470 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800d468:	2303      	movs	r3, #3
 800d46a:	e2af      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
 800d46c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d470:	4b96      	ldr	r3, [pc, #600]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f003 0304 	and.w	r3, r3, #4
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1ee      	bne.n	800d45a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f003 0310 	and.w	r3, r3, #16
 800d484:	2b00      	cmp	r3, #0
 800d486:	d06a      	beq.n	800d55e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d488:	4b90      	ldr	r3, [pc, #576]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d48a:	691b      	ldr	r3, [r3, #16]
 800d48c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d490:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d492:	4b8e      	ldr	r3, [pc, #568]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d496:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d498:	69bb      	ldr	r3, [r7, #24]
 800d49a:	2b08      	cmp	r3, #8
 800d49c:	d007      	beq.n	800d4ae <HAL_RCC_OscConfig+0x286>
 800d49e:	69bb      	ldr	r3, [r7, #24]
 800d4a0:	2b18      	cmp	r3, #24
 800d4a2:	d11b      	bne.n	800d4dc <HAL_RCC_OscConfig+0x2b4>
 800d4a4:	697b      	ldr	r3, [r7, #20]
 800d4a6:	f003 0303 	and.w	r3, r3, #3
 800d4aa:	2b01      	cmp	r3, #1
 800d4ac:	d116      	bne.n	800d4dc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d4ae:	4b87      	ldr	r3, [pc, #540]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d005      	beq.n	800d4c6 <HAL_RCC_OscConfig+0x29e>
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	69db      	ldr	r3, [r3, #28]
 800d4be:	2b80      	cmp	r3, #128	@ 0x80
 800d4c0:	d001      	beq.n	800d4c6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800d4c2:	2301      	movs	r3, #1
 800d4c4:	e282      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d4c6:	4b81      	ldr	r3, [pc, #516]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d4c8:	68db      	ldr	r3, [r3, #12]
 800d4ca:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	6a1b      	ldr	r3, [r3, #32]
 800d4d2:	061b      	lsls	r3, r3, #24
 800d4d4:	497d      	ldr	r1, [pc, #500]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d4d6:	4313      	orrs	r3, r2
 800d4d8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d4da:	e040      	b.n	800d55e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	69db      	ldr	r3, [r3, #28]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d023      	beq.n	800d52c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d4e4:	4b79      	ldr	r3, [pc, #484]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	4a78      	ldr	r2, [pc, #480]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d4ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d4f0:	f7f9 ffd2 	bl	8007498 <HAL_GetTick>
 800d4f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d4f6:	e008      	b.n	800d50a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d4f8:	f7f9 ffce 	bl	8007498 <HAL_GetTick>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d500:	1ad3      	subs	r3, r2, r3
 800d502:	2b02      	cmp	r3, #2
 800d504:	d901      	bls.n	800d50a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d506:	2303      	movs	r3, #3
 800d508:	e260      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d50a:	4b70      	ldr	r3, [pc, #448]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d512:	2b00      	cmp	r3, #0
 800d514:	d0f0      	beq.n	800d4f8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d516:	4b6d      	ldr	r3, [pc, #436]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6a1b      	ldr	r3, [r3, #32]
 800d522:	061b      	lsls	r3, r3, #24
 800d524:	4969      	ldr	r1, [pc, #420]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d526:	4313      	orrs	r3, r2
 800d528:	60cb      	str	r3, [r1, #12]
 800d52a:	e018      	b.n	800d55e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d52c:	4b67      	ldr	r3, [pc, #412]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	4a66      	ldr	r2, [pc, #408]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d532:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d538:	f7f9 ffae 	bl	8007498 <HAL_GetTick>
 800d53c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d53e:	e008      	b.n	800d552 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d540:	f7f9 ffaa 	bl	8007498 <HAL_GetTick>
 800d544:	4602      	mov	r2, r0
 800d546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d548:	1ad3      	subs	r3, r2, r3
 800d54a:	2b02      	cmp	r3, #2
 800d54c:	d901      	bls.n	800d552 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800d54e:	2303      	movs	r3, #3
 800d550:	e23c      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d552:	4b5e      	ldr	r3, [pc, #376]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d1f0      	bne.n	800d540 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f003 0308 	and.w	r3, r3, #8
 800d566:	2b00      	cmp	r3, #0
 800d568:	d036      	beq.n	800d5d8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	695b      	ldr	r3, [r3, #20]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d019      	beq.n	800d5a6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d572:	4b56      	ldr	r3, [pc, #344]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d574:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d576:	4a55      	ldr	r2, [pc, #340]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d578:	f043 0301 	orr.w	r3, r3, #1
 800d57c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d57e:	f7f9 ff8b 	bl	8007498 <HAL_GetTick>
 800d582:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d584:	e008      	b.n	800d598 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d586:	f7f9 ff87 	bl	8007498 <HAL_GetTick>
 800d58a:	4602      	mov	r2, r0
 800d58c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d58e:	1ad3      	subs	r3, r2, r3
 800d590:	2b02      	cmp	r3, #2
 800d592:	d901      	bls.n	800d598 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800d594:	2303      	movs	r3, #3
 800d596:	e219      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d598:	4b4c      	ldr	r3, [pc, #304]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d59a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d59c:	f003 0302 	and.w	r3, r3, #2
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d0f0      	beq.n	800d586 <HAL_RCC_OscConfig+0x35e>
 800d5a4:	e018      	b.n	800d5d8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d5a6:	4b49      	ldr	r3, [pc, #292]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d5a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5aa:	4a48      	ldr	r2, [pc, #288]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d5ac:	f023 0301 	bic.w	r3, r3, #1
 800d5b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d5b2:	f7f9 ff71 	bl	8007498 <HAL_GetTick>
 800d5b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d5b8:	e008      	b.n	800d5cc <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d5ba:	f7f9 ff6d 	bl	8007498 <HAL_GetTick>
 800d5be:	4602      	mov	r2, r0
 800d5c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5c2:	1ad3      	subs	r3, r2, r3
 800d5c4:	2b02      	cmp	r3, #2
 800d5c6:	d901      	bls.n	800d5cc <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800d5c8:	2303      	movs	r3, #3
 800d5ca:	e1ff      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d5cc:	4b3f      	ldr	r3, [pc, #252]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d5ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5d0:	f003 0302 	and.w	r3, r3, #2
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d1f0      	bne.n	800d5ba <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	f003 0320 	and.w	r3, r3, #32
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d036      	beq.n	800d652 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	699b      	ldr	r3, [r3, #24]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d019      	beq.n	800d620 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d5ec:	4b37      	ldr	r3, [pc, #220]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	4a36      	ldr	r2, [pc, #216]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d5f2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d5f6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d5f8:	f7f9 ff4e 	bl	8007498 <HAL_GetTick>
 800d5fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d5fe:	e008      	b.n	800d612 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d600:	f7f9 ff4a 	bl	8007498 <HAL_GetTick>
 800d604:	4602      	mov	r2, r0
 800d606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d608:	1ad3      	subs	r3, r2, r3
 800d60a:	2b02      	cmp	r3, #2
 800d60c:	d901      	bls.n	800d612 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800d60e:	2303      	movs	r3, #3
 800d610:	e1dc      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d612:	4b2e      	ldr	r3, [pc, #184]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d0f0      	beq.n	800d600 <HAL_RCC_OscConfig+0x3d8>
 800d61e:	e018      	b.n	800d652 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d620:	4b2a      	ldr	r3, [pc, #168]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	4a29      	ldr	r2, [pc, #164]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d626:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d62a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d62c:	f7f9 ff34 	bl	8007498 <HAL_GetTick>
 800d630:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d632:	e008      	b.n	800d646 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d634:	f7f9 ff30 	bl	8007498 <HAL_GetTick>
 800d638:	4602      	mov	r2, r0
 800d63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63c:	1ad3      	subs	r3, r2, r3
 800d63e:	2b02      	cmp	r3, #2
 800d640:	d901      	bls.n	800d646 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800d642:	2303      	movs	r3, #3
 800d644:	e1c2      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d646:	4b21      	ldr	r3, [pc, #132]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d1f0      	bne.n	800d634 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	f003 0304 	and.w	r3, r3, #4
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	f000 8086 	beq.w	800d76c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d660:	4b1b      	ldr	r3, [pc, #108]	@ (800d6d0 <HAL_RCC_OscConfig+0x4a8>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	4a1a      	ldr	r2, [pc, #104]	@ (800d6d0 <HAL_RCC_OscConfig+0x4a8>)
 800d666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d66a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d66c:	f7f9 ff14 	bl	8007498 <HAL_GetTick>
 800d670:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d672:	e008      	b.n	800d686 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d674:	f7f9 ff10 	bl	8007498 <HAL_GetTick>
 800d678:	4602      	mov	r2, r0
 800d67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d67c:	1ad3      	subs	r3, r2, r3
 800d67e:	2b64      	cmp	r3, #100	@ 0x64
 800d680:	d901      	bls.n	800d686 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800d682:	2303      	movs	r3, #3
 800d684:	e1a2      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d686:	4b12      	ldr	r3, [pc, #72]	@ (800d6d0 <HAL_RCC_OscConfig+0x4a8>)
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d0f0      	beq.n	800d674 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	689b      	ldr	r3, [r3, #8]
 800d696:	2b01      	cmp	r3, #1
 800d698:	d106      	bne.n	800d6a8 <HAL_RCC_OscConfig+0x480>
 800d69a:	4b0c      	ldr	r3, [pc, #48]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d69c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d69e:	4a0b      	ldr	r2, [pc, #44]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d6a0:	f043 0301 	orr.w	r3, r3, #1
 800d6a4:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6a6:	e032      	b.n	800d70e <HAL_RCC_OscConfig+0x4e6>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	689b      	ldr	r3, [r3, #8]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d111      	bne.n	800d6d4 <HAL_RCC_OscConfig+0x4ac>
 800d6b0:	4b06      	ldr	r3, [pc, #24]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d6b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6b4:	4a05      	ldr	r2, [pc, #20]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d6b6:	f023 0301 	bic.w	r3, r3, #1
 800d6ba:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6bc:	4b03      	ldr	r3, [pc, #12]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d6be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6c0:	4a02      	ldr	r2, [pc, #8]	@ (800d6cc <HAL_RCC_OscConfig+0x4a4>)
 800d6c2:	f023 0304 	bic.w	r3, r3, #4
 800d6c6:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6c8:	e021      	b.n	800d70e <HAL_RCC_OscConfig+0x4e6>
 800d6ca:	bf00      	nop
 800d6cc:	58024400 	.word	0x58024400
 800d6d0:	58024800 	.word	0x58024800
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	689b      	ldr	r3, [r3, #8]
 800d6d8:	2b05      	cmp	r3, #5
 800d6da:	d10c      	bne.n	800d6f6 <HAL_RCC_OscConfig+0x4ce>
 800d6dc:	4b83      	ldr	r3, [pc, #524]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d6de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6e0:	4a82      	ldr	r2, [pc, #520]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d6e2:	f043 0304 	orr.w	r3, r3, #4
 800d6e6:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6e8:	4b80      	ldr	r3, [pc, #512]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d6ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6ec:	4a7f      	ldr	r2, [pc, #508]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d6ee:	f043 0301 	orr.w	r3, r3, #1
 800d6f2:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6f4:	e00b      	b.n	800d70e <HAL_RCC_OscConfig+0x4e6>
 800d6f6:	4b7d      	ldr	r3, [pc, #500]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d6f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6fa:	4a7c      	ldr	r2, [pc, #496]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d6fc:	f023 0301 	bic.w	r3, r3, #1
 800d700:	6713      	str	r3, [r2, #112]	@ 0x70
 800d702:	4b7a      	ldr	r3, [pc, #488]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d704:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d706:	4a79      	ldr	r2, [pc, #484]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d708:	f023 0304 	bic.w	r3, r3, #4
 800d70c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	689b      	ldr	r3, [r3, #8]
 800d712:	2b00      	cmp	r3, #0
 800d714:	d015      	beq.n	800d742 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d716:	f7f9 febf 	bl	8007498 <HAL_GetTick>
 800d71a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d71c:	e00a      	b.n	800d734 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d71e:	f7f9 febb 	bl	8007498 <HAL_GetTick>
 800d722:	4602      	mov	r2, r0
 800d724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d726:	1ad3      	subs	r3, r2, r3
 800d728:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d72c:	4293      	cmp	r3, r2
 800d72e:	d901      	bls.n	800d734 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800d730:	2303      	movs	r3, #3
 800d732:	e14b      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d734:	4b6d      	ldr	r3, [pc, #436]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d736:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d738:	f003 0302 	and.w	r3, r3, #2
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d0ee      	beq.n	800d71e <HAL_RCC_OscConfig+0x4f6>
 800d740:	e014      	b.n	800d76c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d742:	f7f9 fea9 	bl	8007498 <HAL_GetTick>
 800d746:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d748:	e00a      	b.n	800d760 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d74a:	f7f9 fea5 	bl	8007498 <HAL_GetTick>
 800d74e:	4602      	mov	r2, r0
 800d750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d752:	1ad3      	subs	r3, r2, r3
 800d754:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d758:	4293      	cmp	r3, r2
 800d75a:	d901      	bls.n	800d760 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800d75c:	2303      	movs	r3, #3
 800d75e:	e135      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d760:	4b62      	ldr	r3, [pc, #392]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d762:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d764:	f003 0302 	and.w	r3, r3, #2
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d1ee      	bne.n	800d74a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d770:	2b00      	cmp	r3, #0
 800d772:	f000 812a 	beq.w	800d9ca <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d776:	4b5d      	ldr	r3, [pc, #372]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d778:	691b      	ldr	r3, [r3, #16]
 800d77a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d77e:	2b18      	cmp	r3, #24
 800d780:	f000 80ba 	beq.w	800d8f8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d788:	2b02      	cmp	r3, #2
 800d78a:	f040 8095 	bne.w	800d8b8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d78e:	4b57      	ldr	r3, [pc, #348]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4a56      	ldr	r2, [pc, #344]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d794:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d798:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d79a:	f7f9 fe7d 	bl	8007498 <HAL_GetTick>
 800d79e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d7a0:	e008      	b.n	800d7b4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d7a2:	f7f9 fe79 	bl	8007498 <HAL_GetTick>
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d7aa:	1ad3      	subs	r3, r2, r3
 800d7ac:	2b02      	cmp	r3, #2
 800d7ae:	d901      	bls.n	800d7b4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800d7b0:	2303      	movs	r3, #3
 800d7b2:	e10b      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d7b4:	4b4d      	ldr	r3, [pc, #308]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d7b6:	681b      	ldr	r3, [r3, #0]
 800d7b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7bc:	2b00      	cmp	r3, #0
 800d7be:	d1f0      	bne.n	800d7a2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d7c0:	4b4a      	ldr	r3, [pc, #296]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d7c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d7c4:	4b4a      	ldr	r3, [pc, #296]	@ (800d8f0 <HAL_RCC_OscConfig+0x6c8>)
 800d7c6:	4013      	ands	r3, r2
 800d7c8:	687a      	ldr	r2, [r7, #4]
 800d7ca:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d7cc:	687a      	ldr	r2, [r7, #4]
 800d7ce:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d7d0:	0112      	lsls	r2, r2, #4
 800d7d2:	430a      	orrs	r2, r1
 800d7d4:	4945      	ldr	r1, [pc, #276]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d7d6:	4313      	orrs	r3, r2
 800d7d8:	628b      	str	r3, [r1, #40]	@ 0x28
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7de:	3b01      	subs	r3, #1
 800d7e0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7e8:	3b01      	subs	r3, #1
 800d7ea:	025b      	lsls	r3, r3, #9
 800d7ec:	b29b      	uxth	r3, r3
 800d7ee:	431a      	orrs	r2, r3
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7f4:	3b01      	subs	r3, #1
 800d7f6:	041b      	lsls	r3, r3, #16
 800d7f8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d7fc:	431a      	orrs	r2, r3
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d802:	3b01      	subs	r3, #1
 800d804:	061b      	lsls	r3, r3, #24
 800d806:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d80a:	4938      	ldr	r1, [pc, #224]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d80c:	4313      	orrs	r3, r2
 800d80e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d810:	4b36      	ldr	r3, [pc, #216]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d814:	4a35      	ldr	r2, [pc, #212]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d816:	f023 0301 	bic.w	r3, r3, #1
 800d81a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d81c:	4b33      	ldr	r3, [pc, #204]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d81e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d820:	4b34      	ldr	r3, [pc, #208]	@ (800d8f4 <HAL_RCC_OscConfig+0x6cc>)
 800d822:	4013      	ands	r3, r2
 800d824:	687a      	ldr	r2, [r7, #4]
 800d826:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d828:	00d2      	lsls	r2, r2, #3
 800d82a:	4930      	ldr	r1, [pc, #192]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d82c:	4313      	orrs	r3, r2
 800d82e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d830:	4b2e      	ldr	r3, [pc, #184]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d834:	f023 020c 	bic.w	r2, r3, #12
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d83c:	492b      	ldr	r1, [pc, #172]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d83e:	4313      	orrs	r3, r2
 800d840:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d842:	4b2a      	ldr	r3, [pc, #168]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d846:	f023 0202 	bic.w	r2, r3, #2
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d84e:	4927      	ldr	r1, [pc, #156]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d850:	4313      	orrs	r3, r2
 800d852:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d854:	4b25      	ldr	r3, [pc, #148]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d858:	4a24      	ldr	r2, [pc, #144]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d85a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d85e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d860:	4b22      	ldr	r3, [pc, #136]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d864:	4a21      	ldr	r2, [pc, #132]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d86a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d86c:	4b1f      	ldr	r3, [pc, #124]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d870:	4a1e      	ldr	r2, [pc, #120]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d872:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d876:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d878:	4b1c      	ldr	r3, [pc, #112]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d87a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d87c:	4a1b      	ldr	r2, [pc, #108]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d87e:	f043 0301 	orr.w	r3, r3, #1
 800d882:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d884:	4b19      	ldr	r3, [pc, #100]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	4a18      	ldr	r2, [pc, #96]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d88a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d88e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d890:	f7f9 fe02 	bl	8007498 <HAL_GetTick>
 800d894:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d896:	e008      	b.n	800d8aa <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d898:	f7f9 fdfe 	bl	8007498 <HAL_GetTick>
 800d89c:	4602      	mov	r2, r0
 800d89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8a0:	1ad3      	subs	r3, r2, r3
 800d8a2:	2b02      	cmp	r3, #2
 800d8a4:	d901      	bls.n	800d8aa <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800d8a6:	2303      	movs	r3, #3
 800d8a8:	e090      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d8aa:	4b10      	ldr	r3, [pc, #64]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d8ac:	681b      	ldr	r3, [r3, #0]
 800d8ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d0f0      	beq.n	800d898 <HAL_RCC_OscConfig+0x670>
 800d8b6:	e088      	b.n	800d9ca <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d8b8:	4b0c      	ldr	r3, [pc, #48]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	4a0b      	ldr	r2, [pc, #44]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d8be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d8c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8c4:	f7f9 fde8 	bl	8007498 <HAL_GetTick>
 800d8c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d8ca:	e008      	b.n	800d8de <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d8cc:	f7f9 fde4 	bl	8007498 <HAL_GetTick>
 800d8d0:	4602      	mov	r2, r0
 800d8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d4:	1ad3      	subs	r3, r2, r3
 800d8d6:	2b02      	cmp	r3, #2
 800d8d8:	d901      	bls.n	800d8de <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800d8da:	2303      	movs	r3, #3
 800d8dc:	e076      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d8de:	4b03      	ldr	r3, [pc, #12]	@ (800d8ec <HAL_RCC_OscConfig+0x6c4>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d1f0      	bne.n	800d8cc <HAL_RCC_OscConfig+0x6a4>
 800d8ea:	e06e      	b.n	800d9ca <HAL_RCC_OscConfig+0x7a2>
 800d8ec:	58024400 	.word	0x58024400
 800d8f0:	fffffc0c 	.word	0xfffffc0c
 800d8f4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d8f8:	4b36      	ldr	r3, [pc, #216]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d8fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8fc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d8fe:	4b35      	ldr	r3, [pc, #212]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d902:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d908:	2b01      	cmp	r3, #1
 800d90a:	d031      	beq.n	800d970 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d90c:	693b      	ldr	r3, [r7, #16]
 800d90e:	f003 0203 	and.w	r2, r3, #3
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d916:	429a      	cmp	r2, r3
 800d918:	d12a      	bne.n	800d970 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d91a:	693b      	ldr	r3, [r7, #16]
 800d91c:	091b      	lsrs	r3, r3, #4
 800d91e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d926:	429a      	cmp	r2, r3
 800d928:	d122      	bne.n	800d970 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d934:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d936:	429a      	cmp	r2, r3
 800d938:	d11a      	bne.n	800d970 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	0a5b      	lsrs	r3, r3, #9
 800d93e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d946:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d948:	429a      	cmp	r2, r3
 800d94a:	d111      	bne.n	800d970 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	0c1b      	lsrs	r3, r3, #16
 800d950:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d958:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d108      	bne.n	800d970 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	0e1b      	lsrs	r3, r3, #24
 800d962:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d96a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d96c:	429a      	cmp	r2, r3
 800d96e:	d001      	beq.n	800d974 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800d970:	2301      	movs	r3, #1
 800d972:	e02b      	b.n	800d9cc <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d974:	4b17      	ldr	r3, [pc, #92]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d978:	08db      	lsrs	r3, r3, #3
 800d97a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d97e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d984:	693a      	ldr	r2, [r7, #16]
 800d986:	429a      	cmp	r2, r3
 800d988:	d01f      	beq.n	800d9ca <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d98a:	4b12      	ldr	r3, [pc, #72]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d98c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d98e:	4a11      	ldr	r2, [pc, #68]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d990:	f023 0301 	bic.w	r3, r3, #1
 800d994:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d996:	f7f9 fd7f 	bl	8007498 <HAL_GetTick>
 800d99a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d99c:	bf00      	nop
 800d99e:	f7f9 fd7b 	bl	8007498 <HAL_GetTick>
 800d9a2:	4602      	mov	r2, r0
 800d9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9a6:	4293      	cmp	r3, r2
 800d9a8:	d0f9      	beq.n	800d99e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d9aa:	4b0a      	ldr	r3, [pc, #40]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d9ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d9ae:	4b0a      	ldr	r3, [pc, #40]	@ (800d9d8 <HAL_RCC_OscConfig+0x7b0>)
 800d9b0:	4013      	ands	r3, r2
 800d9b2:	687a      	ldr	r2, [r7, #4]
 800d9b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d9b6:	00d2      	lsls	r2, r2, #3
 800d9b8:	4906      	ldr	r1, [pc, #24]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d9ba:	4313      	orrs	r3, r2
 800d9bc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d9be:	4b05      	ldr	r3, [pc, #20]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d9c2:	4a04      	ldr	r2, [pc, #16]	@ (800d9d4 <HAL_RCC_OscConfig+0x7ac>)
 800d9c4:	f043 0301 	orr.w	r3, r3, #1
 800d9c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d9ca:	2300      	movs	r3, #0
}
 800d9cc:	4618      	mov	r0, r3
 800d9ce:	3730      	adds	r7, #48	@ 0x30
 800d9d0:	46bd      	mov	sp, r7
 800d9d2:	bd80      	pop	{r7, pc}
 800d9d4:	58024400 	.word	0x58024400
 800d9d8:	ffff0007 	.word	0xffff0007

0800d9dc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d9dc:	b580      	push	{r7, lr}
 800d9de:	b086      	sub	sp, #24
 800d9e0:	af00      	add	r7, sp, #0
 800d9e2:	6078      	str	r0, [r7, #4]
 800d9e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d101      	bne.n	800d9f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	e19c      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d9f0:	4b8a      	ldr	r3, [pc, #552]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	f003 030f 	and.w	r3, r3, #15
 800d9f8:	683a      	ldr	r2, [r7, #0]
 800d9fa:	429a      	cmp	r2, r3
 800d9fc:	d910      	bls.n	800da20 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d9fe:	4b87      	ldr	r3, [pc, #540]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f023 020f 	bic.w	r2, r3, #15
 800da06:	4985      	ldr	r1, [pc, #532]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	4313      	orrs	r3, r2
 800da0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800da0e:	4b83      	ldr	r3, [pc, #524]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	f003 030f 	and.w	r3, r3, #15
 800da16:	683a      	ldr	r2, [r7, #0]
 800da18:	429a      	cmp	r2, r3
 800da1a:	d001      	beq.n	800da20 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800da1c:	2301      	movs	r3, #1
 800da1e:	e184      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	f003 0304 	and.w	r3, r3, #4
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d010      	beq.n	800da4e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	691a      	ldr	r2, [r3, #16]
 800da30:	4b7b      	ldr	r3, [pc, #492]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da32:	699b      	ldr	r3, [r3, #24]
 800da34:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da38:	429a      	cmp	r2, r3
 800da3a:	d908      	bls.n	800da4e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800da3c:	4b78      	ldr	r3, [pc, #480]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da3e:	699b      	ldr	r3, [r3, #24]
 800da40:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	691b      	ldr	r3, [r3, #16]
 800da48:	4975      	ldr	r1, [pc, #468]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da4a:	4313      	orrs	r3, r2
 800da4c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	f003 0308 	and.w	r3, r3, #8
 800da56:	2b00      	cmp	r3, #0
 800da58:	d010      	beq.n	800da7c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	695a      	ldr	r2, [r3, #20]
 800da5e:	4b70      	ldr	r3, [pc, #448]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da60:	69db      	ldr	r3, [r3, #28]
 800da62:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da66:	429a      	cmp	r2, r3
 800da68:	d908      	bls.n	800da7c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800da6a:	4b6d      	ldr	r3, [pc, #436]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da6c:	69db      	ldr	r3, [r3, #28]
 800da6e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	695b      	ldr	r3, [r3, #20]
 800da76:	496a      	ldr	r1, [pc, #424]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da78:	4313      	orrs	r3, r2
 800da7a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	f003 0310 	and.w	r3, r3, #16
 800da84:	2b00      	cmp	r3, #0
 800da86:	d010      	beq.n	800daaa <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	699a      	ldr	r2, [r3, #24]
 800da8c:	4b64      	ldr	r3, [pc, #400]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da8e:	69db      	ldr	r3, [r3, #28]
 800da90:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800da94:	429a      	cmp	r2, r3
 800da96:	d908      	bls.n	800daaa <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800da98:	4b61      	ldr	r3, [pc, #388]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800da9a:	69db      	ldr	r3, [r3, #28]
 800da9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	699b      	ldr	r3, [r3, #24]
 800daa4:	495e      	ldr	r1, [pc, #376]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800daa6:	4313      	orrs	r3, r2
 800daa8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	f003 0320 	and.w	r3, r3, #32
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d010      	beq.n	800dad8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	69da      	ldr	r2, [r3, #28]
 800daba:	4b59      	ldr	r3, [pc, #356]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dabc:	6a1b      	ldr	r3, [r3, #32]
 800dabe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dac2:	429a      	cmp	r2, r3
 800dac4:	d908      	bls.n	800dad8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800dac6:	4b56      	ldr	r3, [pc, #344]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dac8:	6a1b      	ldr	r3, [r3, #32]
 800daca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	69db      	ldr	r3, [r3, #28]
 800dad2:	4953      	ldr	r1, [pc, #332]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dad4:	4313      	orrs	r3, r2
 800dad6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	f003 0302 	and.w	r3, r3, #2
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d010      	beq.n	800db06 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	68da      	ldr	r2, [r3, #12]
 800dae8:	4b4d      	ldr	r3, [pc, #308]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800daea:	699b      	ldr	r3, [r3, #24]
 800daec:	f003 030f 	and.w	r3, r3, #15
 800daf0:	429a      	cmp	r2, r3
 800daf2:	d908      	bls.n	800db06 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800daf4:	4b4a      	ldr	r3, [pc, #296]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800daf6:	699b      	ldr	r3, [r3, #24]
 800daf8:	f023 020f 	bic.w	r2, r3, #15
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	68db      	ldr	r3, [r3, #12]
 800db00:	4947      	ldr	r1, [pc, #284]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db02:	4313      	orrs	r3, r2
 800db04:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	f003 0301 	and.w	r3, r3, #1
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d055      	beq.n	800dbbe <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800db12:	4b43      	ldr	r3, [pc, #268]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db14:	699b      	ldr	r3, [r3, #24]
 800db16:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	689b      	ldr	r3, [r3, #8]
 800db1e:	4940      	ldr	r1, [pc, #256]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db20:	4313      	orrs	r3, r2
 800db22:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	685b      	ldr	r3, [r3, #4]
 800db28:	2b02      	cmp	r3, #2
 800db2a:	d107      	bne.n	800db3c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800db2c:	4b3c      	ldr	r3, [pc, #240]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db34:	2b00      	cmp	r3, #0
 800db36:	d121      	bne.n	800db7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db38:	2301      	movs	r3, #1
 800db3a:	e0f6      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	685b      	ldr	r3, [r3, #4]
 800db40:	2b03      	cmp	r3, #3
 800db42:	d107      	bne.n	800db54 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800db44:	4b36      	ldr	r3, [pc, #216]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d115      	bne.n	800db7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db50:	2301      	movs	r3, #1
 800db52:	e0ea      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	685b      	ldr	r3, [r3, #4]
 800db58:	2b01      	cmp	r3, #1
 800db5a:	d107      	bne.n	800db6c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800db5c:	4b30      	ldr	r3, [pc, #192]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db64:	2b00      	cmp	r3, #0
 800db66:	d109      	bne.n	800db7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db68:	2301      	movs	r3, #1
 800db6a:	e0de      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800db6c:	4b2c      	ldr	r3, [pc, #176]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f003 0304 	and.w	r3, r3, #4
 800db74:	2b00      	cmp	r3, #0
 800db76:	d101      	bne.n	800db7c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db78:	2301      	movs	r3, #1
 800db7a:	e0d6      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800db7c:	4b28      	ldr	r3, [pc, #160]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db7e:	691b      	ldr	r3, [r3, #16]
 800db80:	f023 0207 	bic.w	r2, r3, #7
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	4925      	ldr	r1, [pc, #148]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800db8a:	4313      	orrs	r3, r2
 800db8c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db8e:	f7f9 fc83 	bl	8007498 <HAL_GetTick>
 800db92:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db94:	e00a      	b.n	800dbac <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800db96:	f7f9 fc7f 	bl	8007498 <HAL_GetTick>
 800db9a:	4602      	mov	r2, r0
 800db9c:	697b      	ldr	r3, [r7, #20]
 800db9e:	1ad3      	subs	r3, r2, r3
 800dba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dba4:	4293      	cmp	r3, r2
 800dba6:	d901      	bls.n	800dbac <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800dba8:	2303      	movs	r3, #3
 800dbaa:	e0be      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dbac:	4b1c      	ldr	r3, [pc, #112]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dbae:	691b      	ldr	r3, [r3, #16]
 800dbb0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	685b      	ldr	r3, [r3, #4]
 800dbb8:	00db      	lsls	r3, r3, #3
 800dbba:	429a      	cmp	r2, r3
 800dbbc:	d1eb      	bne.n	800db96 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f003 0302 	and.w	r3, r3, #2
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d010      	beq.n	800dbec <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	68da      	ldr	r2, [r3, #12]
 800dbce:	4b14      	ldr	r3, [pc, #80]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dbd0:	699b      	ldr	r3, [r3, #24]
 800dbd2:	f003 030f 	and.w	r3, r3, #15
 800dbd6:	429a      	cmp	r2, r3
 800dbd8:	d208      	bcs.n	800dbec <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dbda:	4b11      	ldr	r3, [pc, #68]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dbdc:	699b      	ldr	r3, [r3, #24]
 800dbde:	f023 020f 	bic.w	r2, r3, #15
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	68db      	ldr	r3, [r3, #12]
 800dbe6:	490e      	ldr	r1, [pc, #56]	@ (800dc20 <HAL_RCC_ClockConfig+0x244>)
 800dbe8:	4313      	orrs	r3, r2
 800dbea:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dbec:	4b0b      	ldr	r3, [pc, #44]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	f003 030f 	and.w	r3, r3, #15
 800dbf4:	683a      	ldr	r2, [r7, #0]
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d214      	bcs.n	800dc24 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dbfa:	4b08      	ldr	r3, [pc, #32]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800dbfc:	681b      	ldr	r3, [r3, #0]
 800dbfe:	f023 020f 	bic.w	r2, r3, #15
 800dc02:	4906      	ldr	r1, [pc, #24]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800dc04:	683b      	ldr	r3, [r7, #0]
 800dc06:	4313      	orrs	r3, r2
 800dc08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dc0a:	4b04      	ldr	r3, [pc, #16]	@ (800dc1c <HAL_RCC_ClockConfig+0x240>)
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	f003 030f 	and.w	r3, r3, #15
 800dc12:	683a      	ldr	r2, [r7, #0]
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d005      	beq.n	800dc24 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800dc18:	2301      	movs	r3, #1
 800dc1a:	e086      	b.n	800dd2a <HAL_RCC_ClockConfig+0x34e>
 800dc1c:	52002000 	.word	0x52002000
 800dc20:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	f003 0304 	and.w	r3, r3, #4
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d010      	beq.n	800dc52 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	691a      	ldr	r2, [r3, #16]
 800dc34:	4b3f      	ldr	r3, [pc, #252]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc36:	699b      	ldr	r3, [r3, #24]
 800dc38:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc3c:	429a      	cmp	r2, r3
 800dc3e:	d208      	bcs.n	800dc52 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800dc40:	4b3c      	ldr	r3, [pc, #240]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc42:	699b      	ldr	r3, [r3, #24]
 800dc44:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	691b      	ldr	r3, [r3, #16]
 800dc4c:	4939      	ldr	r1, [pc, #228]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc4e:	4313      	orrs	r3, r2
 800dc50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	f003 0308 	and.w	r3, r3, #8
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d010      	beq.n	800dc80 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	695a      	ldr	r2, [r3, #20]
 800dc62:	4b34      	ldr	r3, [pc, #208]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc64:	69db      	ldr	r3, [r3, #28]
 800dc66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d208      	bcs.n	800dc80 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800dc6e:	4b31      	ldr	r3, [pc, #196]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc70:	69db      	ldr	r3, [r3, #28]
 800dc72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	695b      	ldr	r3, [r3, #20]
 800dc7a:	492e      	ldr	r1, [pc, #184]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc7c:	4313      	orrs	r3, r2
 800dc7e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	f003 0310 	and.w	r3, r3, #16
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d010      	beq.n	800dcae <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	699a      	ldr	r2, [r3, #24]
 800dc90:	4b28      	ldr	r3, [pc, #160]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc92:	69db      	ldr	r3, [r3, #28]
 800dc94:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d208      	bcs.n	800dcae <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800dc9c:	4b25      	ldr	r3, [pc, #148]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dc9e:	69db      	ldr	r3, [r3, #28]
 800dca0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	699b      	ldr	r3, [r3, #24]
 800dca8:	4922      	ldr	r1, [pc, #136]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dcaa:	4313      	orrs	r3, r2
 800dcac:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	f003 0320 	and.w	r3, r3, #32
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d010      	beq.n	800dcdc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	69da      	ldr	r2, [r3, #28]
 800dcbe:	4b1d      	ldr	r3, [pc, #116]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dcc0:	6a1b      	ldr	r3, [r3, #32]
 800dcc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d208      	bcs.n	800dcdc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800dcca:	4b1a      	ldr	r3, [pc, #104]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dccc:	6a1b      	ldr	r3, [r3, #32]
 800dcce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	69db      	ldr	r3, [r3, #28]
 800dcd6:	4917      	ldr	r1, [pc, #92]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dcd8:	4313      	orrs	r3, r2
 800dcda:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800dcdc:	f000 f834 	bl	800dd48 <HAL_RCC_GetSysClockFreq>
 800dce0:	4602      	mov	r2, r0
 800dce2:	4b14      	ldr	r3, [pc, #80]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dce4:	699b      	ldr	r3, [r3, #24]
 800dce6:	0a1b      	lsrs	r3, r3, #8
 800dce8:	f003 030f 	and.w	r3, r3, #15
 800dcec:	4912      	ldr	r1, [pc, #72]	@ (800dd38 <HAL_RCC_ClockConfig+0x35c>)
 800dcee:	5ccb      	ldrb	r3, [r1, r3]
 800dcf0:	f003 031f 	and.w	r3, r3, #31
 800dcf4:	fa22 f303 	lsr.w	r3, r2, r3
 800dcf8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dcfa:	4b0e      	ldr	r3, [pc, #56]	@ (800dd34 <HAL_RCC_ClockConfig+0x358>)
 800dcfc:	699b      	ldr	r3, [r3, #24]
 800dcfe:	f003 030f 	and.w	r3, r3, #15
 800dd02:	4a0d      	ldr	r2, [pc, #52]	@ (800dd38 <HAL_RCC_ClockConfig+0x35c>)
 800dd04:	5cd3      	ldrb	r3, [r2, r3]
 800dd06:	f003 031f 	and.w	r3, r3, #31
 800dd0a:	693a      	ldr	r2, [r7, #16]
 800dd0c:	fa22 f303 	lsr.w	r3, r2, r3
 800dd10:	4a0a      	ldr	r2, [pc, #40]	@ (800dd3c <HAL_RCC_ClockConfig+0x360>)
 800dd12:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dd14:	4a0a      	ldr	r2, [pc, #40]	@ (800dd40 <HAL_RCC_ClockConfig+0x364>)
 800dd16:	693b      	ldr	r3, [r7, #16]
 800dd18:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800dd1a:	4b0a      	ldr	r3, [pc, #40]	@ (800dd44 <HAL_RCC_ClockConfig+0x368>)
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	4618      	mov	r0, r3
 800dd20:	f7f9 fb70 	bl	8007404 <HAL_InitTick>
 800dd24:	4603      	mov	r3, r0
 800dd26:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800dd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	3718      	adds	r7, #24
 800dd2e:	46bd      	mov	sp, r7
 800dd30:	bd80      	pop	{r7, pc}
 800dd32:	bf00      	nop
 800dd34:	58024400 	.word	0x58024400
 800dd38:	0801da1c 	.word	0x0801da1c
 800dd3c:	24000004 	.word	0x24000004
 800dd40:	24000000 	.word	0x24000000
 800dd44:	24000038 	.word	0x24000038

0800dd48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dd48:	b480      	push	{r7}
 800dd4a:	b089      	sub	sp, #36	@ 0x24
 800dd4c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dd4e:	4bb3      	ldr	r3, [pc, #716]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd50:	691b      	ldr	r3, [r3, #16]
 800dd52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dd56:	2b18      	cmp	r3, #24
 800dd58:	f200 8155 	bhi.w	800e006 <HAL_RCC_GetSysClockFreq+0x2be>
 800dd5c:	a201      	add	r2, pc, #4	@ (adr r2, 800dd64 <HAL_RCC_GetSysClockFreq+0x1c>)
 800dd5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd62:	bf00      	nop
 800dd64:	0800ddc9 	.word	0x0800ddc9
 800dd68:	0800e007 	.word	0x0800e007
 800dd6c:	0800e007 	.word	0x0800e007
 800dd70:	0800e007 	.word	0x0800e007
 800dd74:	0800e007 	.word	0x0800e007
 800dd78:	0800e007 	.word	0x0800e007
 800dd7c:	0800e007 	.word	0x0800e007
 800dd80:	0800e007 	.word	0x0800e007
 800dd84:	0800ddef 	.word	0x0800ddef
 800dd88:	0800e007 	.word	0x0800e007
 800dd8c:	0800e007 	.word	0x0800e007
 800dd90:	0800e007 	.word	0x0800e007
 800dd94:	0800e007 	.word	0x0800e007
 800dd98:	0800e007 	.word	0x0800e007
 800dd9c:	0800e007 	.word	0x0800e007
 800dda0:	0800e007 	.word	0x0800e007
 800dda4:	0800ddf5 	.word	0x0800ddf5
 800dda8:	0800e007 	.word	0x0800e007
 800ddac:	0800e007 	.word	0x0800e007
 800ddb0:	0800e007 	.word	0x0800e007
 800ddb4:	0800e007 	.word	0x0800e007
 800ddb8:	0800e007 	.word	0x0800e007
 800ddbc:	0800e007 	.word	0x0800e007
 800ddc0:	0800e007 	.word	0x0800e007
 800ddc4:	0800ddfb 	.word	0x0800ddfb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ddc8:	4b94      	ldr	r3, [pc, #592]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	f003 0320 	and.w	r3, r3, #32
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d009      	beq.n	800dde8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ddd4:	4b91      	ldr	r3, [pc, #580]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	08db      	lsrs	r3, r3, #3
 800ddda:	f003 0303 	and.w	r3, r3, #3
 800ddde:	4a90      	ldr	r2, [pc, #576]	@ (800e020 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dde0:	fa22 f303 	lsr.w	r3, r2, r3
 800dde4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800dde6:	e111      	b.n	800e00c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800dde8:	4b8d      	ldr	r3, [pc, #564]	@ (800e020 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ddea:	61bb      	str	r3, [r7, #24]
      break;
 800ddec:	e10e      	b.n	800e00c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800ddee:	4b8d      	ldr	r3, [pc, #564]	@ (800e024 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ddf0:	61bb      	str	r3, [r7, #24]
      break;
 800ddf2:	e10b      	b.n	800e00c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800ddf4:	4b8c      	ldr	r3, [pc, #560]	@ (800e028 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ddf6:	61bb      	str	r3, [r7, #24]
      break;
 800ddf8:	e108      	b.n	800e00c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ddfa:	4b88      	ldr	r3, [pc, #544]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddfe:	f003 0303 	and.w	r3, r3, #3
 800de02:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800de04:	4b85      	ldr	r3, [pc, #532]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de08:	091b      	lsrs	r3, r3, #4
 800de0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800de0e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800de10:	4b82      	ldr	r3, [pc, #520]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de14:	f003 0301 	and.w	r3, r3, #1
 800de18:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800de1a:	4b80      	ldr	r3, [pc, #512]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de1e:	08db      	lsrs	r3, r3, #3
 800de20:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800de24:	68fa      	ldr	r2, [r7, #12]
 800de26:	fb02 f303 	mul.w	r3, r2, r3
 800de2a:	ee07 3a90 	vmov	s15, r3
 800de2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de32:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	f000 80e1 	beq.w	800e000 <HAL_RCC_GetSysClockFreq+0x2b8>
 800de3e:	697b      	ldr	r3, [r7, #20]
 800de40:	2b02      	cmp	r3, #2
 800de42:	f000 8083 	beq.w	800df4c <HAL_RCC_GetSysClockFreq+0x204>
 800de46:	697b      	ldr	r3, [r7, #20]
 800de48:	2b02      	cmp	r3, #2
 800de4a:	f200 80a1 	bhi.w	800df90 <HAL_RCC_GetSysClockFreq+0x248>
 800de4e:	697b      	ldr	r3, [r7, #20]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d003      	beq.n	800de5c <HAL_RCC_GetSysClockFreq+0x114>
 800de54:	697b      	ldr	r3, [r7, #20]
 800de56:	2b01      	cmp	r3, #1
 800de58:	d056      	beq.n	800df08 <HAL_RCC_GetSysClockFreq+0x1c0>
 800de5a:	e099      	b.n	800df90 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de5c:	4b6f      	ldr	r3, [pc, #444]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	f003 0320 	and.w	r3, r3, #32
 800de64:	2b00      	cmp	r3, #0
 800de66:	d02d      	beq.n	800dec4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de68:	4b6c      	ldr	r3, [pc, #432]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	08db      	lsrs	r3, r3, #3
 800de6e:	f003 0303 	and.w	r3, r3, #3
 800de72:	4a6b      	ldr	r2, [pc, #428]	@ (800e020 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800de74:	fa22 f303 	lsr.w	r3, r2, r3
 800de78:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	ee07 3a90 	vmov	s15, r3
 800de80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	ee07 3a90 	vmov	s15, r3
 800de8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de92:	4b62      	ldr	r3, [pc, #392]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de9a:	ee07 3a90 	vmov	s15, r3
 800de9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dea2:	ed97 6a02 	vldr	s12, [r7, #8]
 800dea6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800e02c <HAL_RCC_GetSysClockFreq+0x2e4>
 800deaa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800deae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800deb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800deb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800deba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800debe:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800dec2:	e087      	b.n	800dfd4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	ee07 3a90 	vmov	s15, r3
 800deca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dece:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800e030 <HAL_RCC_GetSysClockFreq+0x2e8>
 800ded2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ded6:	4b51      	ldr	r3, [pc, #324]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ded8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dede:	ee07 3a90 	vmov	s15, r3
 800dee2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dee6:	ed97 6a02 	vldr	s12, [r7, #8]
 800deea:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800e02c <HAL_RCC_GetSysClockFreq+0x2e4>
 800deee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800def2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800def6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800defa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800defe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df06:	e065      	b.n	800dfd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800df08:	693b      	ldr	r3, [r7, #16]
 800df0a:	ee07 3a90 	vmov	s15, r3
 800df0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df12:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800e034 <HAL_RCC_GetSysClockFreq+0x2ec>
 800df16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df1a:	4b40      	ldr	r3, [pc, #256]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df22:	ee07 3a90 	vmov	s15, r3
 800df26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df2a:	ed97 6a02 	vldr	s12, [r7, #8]
 800df2e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e02c <HAL_RCC_GetSysClockFreq+0x2e4>
 800df32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df42:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df4a:	e043      	b.n	800dfd4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	ee07 3a90 	vmov	s15, r3
 800df52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df56:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800e038 <HAL_RCC_GetSysClockFreq+0x2f0>
 800df5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df5e:	4b2f      	ldr	r3, [pc, #188]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df66:	ee07 3a90 	vmov	s15, r3
 800df6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df6e:	ed97 6a02 	vldr	s12, [r7, #8]
 800df72:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800e02c <HAL_RCC_GetSysClockFreq+0x2e4>
 800df76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df86:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df8e:	e021      	b.n	800dfd4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800df90:	693b      	ldr	r3, [r7, #16]
 800df92:	ee07 3a90 	vmov	s15, r3
 800df96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e034 <HAL_RCC_GetSysClockFreq+0x2ec>
 800df9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dfa2:	4b1e      	ldr	r3, [pc, #120]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dfa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dfaa:	ee07 3a90 	vmov	s15, r3
 800dfae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dfb2:	ed97 6a02 	vldr	s12, [r7, #8]
 800dfb6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800e02c <HAL_RCC_GetSysClockFreq+0x2e4>
 800dfba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dfbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dfc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dfc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dfca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dfd2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800dfd4:	4b11      	ldr	r3, [pc, #68]	@ (800e01c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dfd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfd8:	0a5b      	lsrs	r3, r3, #9
 800dfda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfde:	3301      	adds	r3, #1
 800dfe0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800dfe2:	683b      	ldr	r3, [r7, #0]
 800dfe4:	ee07 3a90 	vmov	s15, r3
 800dfe8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dfec:	edd7 6a07 	vldr	s13, [r7, #28]
 800dff0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dff4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dff8:	ee17 3a90 	vmov	r3, s15
 800dffc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800dffe:	e005      	b.n	800e00c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800e000:	2300      	movs	r3, #0
 800e002:	61bb      	str	r3, [r7, #24]
      break;
 800e004:	e002      	b.n	800e00c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800e006:	4b07      	ldr	r3, [pc, #28]	@ (800e024 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800e008:	61bb      	str	r3, [r7, #24]
      break;
 800e00a:	bf00      	nop
  }

  return sysclockfreq;
 800e00c:	69bb      	ldr	r3, [r7, #24]
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3724      	adds	r7, #36	@ 0x24
 800e012:	46bd      	mov	sp, r7
 800e014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e018:	4770      	bx	lr
 800e01a:	bf00      	nop
 800e01c:	58024400 	.word	0x58024400
 800e020:	03d09000 	.word	0x03d09000
 800e024:	003d0900 	.word	0x003d0900
 800e028:	016e3600 	.word	0x016e3600
 800e02c:	46000000 	.word	0x46000000
 800e030:	4c742400 	.word	0x4c742400
 800e034:	4a742400 	.word	0x4a742400
 800e038:	4bb71b00 	.word	0x4bb71b00

0800e03c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e03c:	b580      	push	{r7, lr}
 800e03e:	b082      	sub	sp, #8
 800e040:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800e042:	f7ff fe81 	bl	800dd48 <HAL_RCC_GetSysClockFreq>
 800e046:	4602      	mov	r2, r0
 800e048:	4b10      	ldr	r3, [pc, #64]	@ (800e08c <HAL_RCC_GetHCLKFreq+0x50>)
 800e04a:	699b      	ldr	r3, [r3, #24]
 800e04c:	0a1b      	lsrs	r3, r3, #8
 800e04e:	f003 030f 	and.w	r3, r3, #15
 800e052:	490f      	ldr	r1, [pc, #60]	@ (800e090 <HAL_RCC_GetHCLKFreq+0x54>)
 800e054:	5ccb      	ldrb	r3, [r1, r3]
 800e056:	f003 031f 	and.w	r3, r3, #31
 800e05a:	fa22 f303 	lsr.w	r3, r2, r3
 800e05e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e060:	4b0a      	ldr	r3, [pc, #40]	@ (800e08c <HAL_RCC_GetHCLKFreq+0x50>)
 800e062:	699b      	ldr	r3, [r3, #24]
 800e064:	f003 030f 	and.w	r3, r3, #15
 800e068:	4a09      	ldr	r2, [pc, #36]	@ (800e090 <HAL_RCC_GetHCLKFreq+0x54>)
 800e06a:	5cd3      	ldrb	r3, [r2, r3]
 800e06c:	f003 031f 	and.w	r3, r3, #31
 800e070:	687a      	ldr	r2, [r7, #4]
 800e072:	fa22 f303 	lsr.w	r3, r2, r3
 800e076:	4a07      	ldr	r2, [pc, #28]	@ (800e094 <HAL_RCC_GetHCLKFreq+0x58>)
 800e078:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e07a:	4a07      	ldr	r2, [pc, #28]	@ (800e098 <HAL_RCC_GetHCLKFreq+0x5c>)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800e080:	4b04      	ldr	r3, [pc, #16]	@ (800e094 <HAL_RCC_GetHCLKFreq+0x58>)
 800e082:	681b      	ldr	r3, [r3, #0]
}
 800e084:	4618      	mov	r0, r3
 800e086:	3708      	adds	r7, #8
 800e088:	46bd      	mov	sp, r7
 800e08a:	bd80      	pop	{r7, pc}
 800e08c:	58024400 	.word	0x58024400
 800e090:	0801da1c 	.word	0x0801da1c
 800e094:	24000004 	.word	0x24000004
 800e098:	24000000 	.word	0x24000000

0800e09c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800e0a0:	f7ff ffcc 	bl	800e03c <HAL_RCC_GetHCLKFreq>
 800e0a4:	4602      	mov	r2, r0
 800e0a6:	4b06      	ldr	r3, [pc, #24]	@ (800e0c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e0a8:	69db      	ldr	r3, [r3, #28]
 800e0aa:	091b      	lsrs	r3, r3, #4
 800e0ac:	f003 0307 	and.w	r3, r3, #7
 800e0b0:	4904      	ldr	r1, [pc, #16]	@ (800e0c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e0b2:	5ccb      	ldrb	r3, [r1, r3]
 800e0b4:	f003 031f 	and.w	r3, r3, #31
 800e0b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800e0bc:	4618      	mov	r0, r3
 800e0be:	bd80      	pop	{r7, pc}
 800e0c0:	58024400 	.word	0x58024400
 800e0c4:	0801da1c 	.word	0x0801da1c

0800e0c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e0c8:	b580      	push	{r7, lr}
 800e0ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e0cc:	f7ff ffb6 	bl	800e03c <HAL_RCC_GetHCLKFreq>
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	4b06      	ldr	r3, [pc, #24]	@ (800e0ec <HAL_RCC_GetPCLK2Freq+0x24>)
 800e0d4:	69db      	ldr	r3, [r3, #28]
 800e0d6:	0a1b      	lsrs	r3, r3, #8
 800e0d8:	f003 0307 	and.w	r3, r3, #7
 800e0dc:	4904      	ldr	r1, [pc, #16]	@ (800e0f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e0de:	5ccb      	ldrb	r3, [r1, r3]
 800e0e0:	f003 031f 	and.w	r3, r3, #31
 800e0e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	58024400 	.word	0x58024400
 800e0f0:	0801da1c 	.word	0x0801da1c

0800e0f4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e0f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0f8:	b0c6      	sub	sp, #280	@ 0x118
 800e0fa:	af00      	add	r7, sp, #0
 800e0fc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e100:	2300      	movs	r3, #0
 800e102:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e106:	2300      	movs	r3, #0
 800e108:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e10c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e114:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e118:	2500      	movs	r5, #0
 800e11a:	ea54 0305 	orrs.w	r3, r4, r5
 800e11e:	d049      	beq.n	800e1b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e120:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e124:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e126:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e12a:	d02f      	beq.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e12c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e130:	d828      	bhi.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e132:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e136:	d01a      	beq.n	800e16e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e138:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e13c:	d822      	bhi.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d003      	beq.n	800e14a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e142:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e146:	d007      	beq.n	800e158 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e148:	e01c      	b.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e14a:	4bab      	ldr	r3, [pc, #684]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e14e:	4aaa      	ldr	r2, [pc, #680]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e154:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e156:	e01a      	b.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e15c:	3308      	adds	r3, #8
 800e15e:	2102      	movs	r1, #2
 800e160:	4618      	mov	r0, r3
 800e162:	f002 fa49 	bl	80105f8 <RCCEx_PLL2_Config>
 800e166:	4603      	mov	r3, r0
 800e168:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e16c:	e00f      	b.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e16e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e172:	3328      	adds	r3, #40	@ 0x28
 800e174:	2102      	movs	r1, #2
 800e176:	4618      	mov	r0, r3
 800e178:	f002 faf0 	bl	801075c <RCCEx_PLL3_Config>
 800e17c:	4603      	mov	r3, r0
 800e17e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e182:	e004      	b.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e184:	2301      	movs	r3, #1
 800e186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e18a:	e000      	b.n	800e18e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e18c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e18e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e192:	2b00      	cmp	r3, #0
 800e194:	d10a      	bne.n	800e1ac <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e196:	4b98      	ldr	r3, [pc, #608]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e198:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e19a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e19e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e1a4:	4a94      	ldr	r2, [pc, #592]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1a6:	430b      	orrs	r3, r1
 800e1a8:	6513      	str	r3, [r2, #80]	@ 0x50
 800e1aa:	e003      	b.n	800e1b4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e1b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e1b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1bc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e1c0:	f04f 0900 	mov.w	r9, #0
 800e1c4:	ea58 0309 	orrs.w	r3, r8, r9
 800e1c8:	d047      	beq.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e1ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1d0:	2b04      	cmp	r3, #4
 800e1d2:	d82a      	bhi.n	800e22a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e1d4:	a201      	add	r2, pc, #4	@ (adr r2, 800e1dc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e1d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1da:	bf00      	nop
 800e1dc:	0800e1f1 	.word	0x0800e1f1
 800e1e0:	0800e1ff 	.word	0x0800e1ff
 800e1e4:	0800e215 	.word	0x0800e215
 800e1e8:	0800e233 	.word	0x0800e233
 800e1ec:	0800e233 	.word	0x0800e233
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1f0:	4b81      	ldr	r3, [pc, #516]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1f4:	4a80      	ldr	r2, [pc, #512]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e1fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1fc:	e01a      	b.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e1fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e202:	3308      	adds	r3, #8
 800e204:	2100      	movs	r1, #0
 800e206:	4618      	mov	r0, r3
 800e208:	f002 f9f6 	bl	80105f8 <RCCEx_PLL2_Config>
 800e20c:	4603      	mov	r3, r0
 800e20e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e212:	e00f      	b.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e218:	3328      	adds	r3, #40	@ 0x28
 800e21a:	2100      	movs	r1, #0
 800e21c:	4618      	mov	r0, r3
 800e21e:	f002 fa9d 	bl	801075c <RCCEx_PLL3_Config>
 800e222:	4603      	mov	r3, r0
 800e224:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e228:	e004      	b.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e22a:	2301      	movs	r3, #1
 800e22c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e230:	e000      	b.n	800e234 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e232:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e234:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d10a      	bne.n	800e252 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e23c:	4b6e      	ldr	r3, [pc, #440]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e23e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e240:	f023 0107 	bic.w	r1, r3, #7
 800e244:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e24a:	4a6b      	ldr	r2, [pc, #428]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e24c:	430b      	orrs	r3, r1
 800e24e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e250:	e003      	b.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e252:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e256:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e25a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e262:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800e266:	f04f 0b00 	mov.w	fp, #0
 800e26a:	ea5a 030b 	orrs.w	r3, sl, fp
 800e26e:	d05b      	beq.n	800e328 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e274:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e278:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e27c:	d03b      	beq.n	800e2f6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800e27e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e282:	d834      	bhi.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e284:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e288:	d037      	beq.n	800e2fa <HAL_RCCEx_PeriphCLKConfig+0x206>
 800e28a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e28e:	d82e      	bhi.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e290:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e294:	d033      	beq.n	800e2fe <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800e296:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e29a:	d828      	bhi.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e29c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e2a0:	d01a      	beq.n	800e2d8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800e2a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e2a6:	d822      	bhi.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d003      	beq.n	800e2b4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800e2ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e2b0:	d007      	beq.n	800e2c2 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800e2b2:	e01c      	b.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e2b4:	4b50      	ldr	r3, [pc, #320]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2b8:	4a4f      	ldr	r2, [pc, #316]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e2be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e2c0:	e01e      	b.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e2c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2c6:	3308      	adds	r3, #8
 800e2c8:	2100      	movs	r1, #0
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f002 f994 	bl	80105f8 <RCCEx_PLL2_Config>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e2d6:	e013      	b.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e2d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2dc:	3328      	adds	r3, #40	@ 0x28
 800e2de:	2100      	movs	r1, #0
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	f002 fa3b 	bl	801075c <RCCEx_PLL3_Config>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e2ec:	e008      	b.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e2ee:	2301      	movs	r3, #1
 800e2f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e2f4:	e004      	b.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e2f6:	bf00      	nop
 800e2f8:	e002      	b.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e2fa:	bf00      	nop
 800e2fc:	e000      	b.n	800e300 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e2fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e300:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e304:	2b00      	cmp	r3, #0
 800e306:	d10b      	bne.n	800e320 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e308:	4b3b      	ldr	r3, [pc, #236]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e30a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e30c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e314:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e318:	4a37      	ldr	r2, [pc, #220]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e31a:	430b      	orrs	r3, r1
 800e31c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e31e:	e003      	b.n	800e328 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e320:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e324:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e330:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e334:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e338:	2300      	movs	r3, #0
 800e33a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e33e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e342:	460b      	mov	r3, r1
 800e344:	4313      	orrs	r3, r2
 800e346:	d05d      	beq.n	800e404 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e348:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e34c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e350:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e354:	d03b      	beq.n	800e3ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800e356:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e35a:	d834      	bhi.n	800e3c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e35c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e360:	d037      	beq.n	800e3d2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800e362:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e366:	d82e      	bhi.n	800e3c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e368:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e36c:	d033      	beq.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800e36e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e372:	d828      	bhi.n	800e3c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e374:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e378:	d01a      	beq.n	800e3b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800e37a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e37e:	d822      	bhi.n	800e3c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e380:	2b00      	cmp	r3, #0
 800e382:	d003      	beq.n	800e38c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800e384:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e388:	d007      	beq.n	800e39a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800e38a:	e01c      	b.n	800e3c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e38c:	4b1a      	ldr	r3, [pc, #104]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e390:	4a19      	ldr	r2, [pc, #100]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e392:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e396:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e398:	e01e      	b.n	800e3d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e39a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e39e:	3308      	adds	r3, #8
 800e3a0:	2100      	movs	r1, #0
 800e3a2:	4618      	mov	r0, r3
 800e3a4:	f002 f928 	bl	80105f8 <RCCEx_PLL2_Config>
 800e3a8:	4603      	mov	r3, r0
 800e3aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e3ae:	e013      	b.n	800e3d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e3b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3b4:	3328      	adds	r3, #40	@ 0x28
 800e3b6:	2100      	movs	r1, #0
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	f002 f9cf 	bl	801075c <RCCEx_PLL3_Config>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e3c4:	e008      	b.n	800e3d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e3c6:	2301      	movs	r3, #1
 800e3c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e3cc:	e004      	b.n	800e3d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e3ce:	bf00      	nop
 800e3d0:	e002      	b.n	800e3d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e3d2:	bf00      	nop
 800e3d4:	e000      	b.n	800e3d8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e3d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d10d      	bne.n	800e3fc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e3e0:	4b05      	ldr	r3, [pc, #20]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e3e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e3e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e3e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3ec:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e3f0:	4a01      	ldr	r2, [pc, #4]	@ (800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e3f2:	430b      	orrs	r3, r1
 800e3f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800e3f6:	e005      	b.n	800e404 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800e3f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e400:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800e404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e40c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e410:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e414:	2300      	movs	r3, #0
 800e416:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e41a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e41e:	460b      	mov	r3, r1
 800e420:	4313      	orrs	r3, r2
 800e422:	d03a      	beq.n	800e49a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800e424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e42a:	2b30      	cmp	r3, #48	@ 0x30
 800e42c:	d01f      	beq.n	800e46e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800e42e:	2b30      	cmp	r3, #48	@ 0x30
 800e430:	d819      	bhi.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e432:	2b20      	cmp	r3, #32
 800e434:	d00c      	beq.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800e436:	2b20      	cmp	r3, #32
 800e438:	d815      	bhi.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d019      	beq.n	800e472 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e43e:	2b10      	cmp	r3, #16
 800e440:	d111      	bne.n	800e466 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e442:	4baa      	ldr	r3, [pc, #680]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e446:	4aa9      	ldr	r2, [pc, #676]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e448:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e44c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e44e:	e011      	b.n	800e474 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e454:	3308      	adds	r3, #8
 800e456:	2102      	movs	r1, #2
 800e458:	4618      	mov	r0, r3
 800e45a:	f002 f8cd 	bl	80105f8 <RCCEx_PLL2_Config>
 800e45e:	4603      	mov	r3, r0
 800e460:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e464:	e006      	b.n	800e474 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e466:	2301      	movs	r3, #1
 800e468:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e46c:	e002      	b.n	800e474 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e46e:	bf00      	nop
 800e470:	e000      	b.n	800e474 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e472:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e474:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d10a      	bne.n	800e492 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800e47c:	4b9b      	ldr	r3, [pc, #620]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e47e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e480:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e48a:	4a98      	ldr	r2, [pc, #608]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e48c:	430b      	orrs	r3, r1
 800e48e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e490:	e003      	b.n	800e49a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e492:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e496:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e49a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4a2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e4a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e4aa:	2300      	movs	r3, #0
 800e4ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e4b0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	4313      	orrs	r3, r2
 800e4b8:	d051      	beq.n	800e55e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e4ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e4c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e4c4:	d035      	beq.n	800e532 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800e4c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e4ca:	d82e      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e4cc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e4d0:	d031      	beq.n	800e536 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800e4d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e4d6:	d828      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e4d8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e4dc:	d01a      	beq.n	800e514 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800e4de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e4e2:	d822      	bhi.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d003      	beq.n	800e4f0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800e4e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e4ec:	d007      	beq.n	800e4fe <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800e4ee:	e01c      	b.n	800e52a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e4f0:	4b7e      	ldr	r3, [pc, #504]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e4f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4f4:	4a7d      	ldr	r2, [pc, #500]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e4f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e4fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e4fc:	e01c      	b.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e4fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e502:	3308      	adds	r3, #8
 800e504:	2100      	movs	r1, #0
 800e506:	4618      	mov	r0, r3
 800e508:	f002 f876 	bl	80105f8 <RCCEx_PLL2_Config>
 800e50c:	4603      	mov	r3, r0
 800e50e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e512:	e011      	b.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e514:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e518:	3328      	adds	r3, #40	@ 0x28
 800e51a:	2100      	movs	r1, #0
 800e51c:	4618      	mov	r0, r3
 800e51e:	f002 f91d 	bl	801075c <RCCEx_PLL3_Config>
 800e522:	4603      	mov	r3, r0
 800e524:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e528:	e006      	b.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e52a:	2301      	movs	r3, #1
 800e52c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e530:	e002      	b.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e532:	bf00      	nop
 800e534:	e000      	b.n	800e538 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e536:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e538:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d10a      	bne.n	800e556 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e540:	4b6a      	ldr	r3, [pc, #424]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e542:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e544:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e54c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e54e:	4a67      	ldr	r2, [pc, #412]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e550:	430b      	orrs	r3, r1
 800e552:	6513      	str	r3, [r2, #80]	@ 0x50
 800e554:	e003      	b.n	800e55e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e556:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e55a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e55e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e566:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e56a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e56e:	2300      	movs	r3, #0
 800e570:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e574:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e578:	460b      	mov	r3, r1
 800e57a:	4313      	orrs	r3, r2
 800e57c:	d053      	beq.n	800e626 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e57e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e584:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e588:	d033      	beq.n	800e5f2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800e58a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e58e:	d82c      	bhi.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e590:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e594:	d02f      	beq.n	800e5f6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800e596:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e59a:	d826      	bhi.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e59c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e5a0:	d02b      	beq.n	800e5fa <HAL_RCCEx_PeriphCLKConfig+0x506>
 800e5a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e5a6:	d820      	bhi.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e5a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e5ac:	d012      	beq.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800e5ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e5b2:	d81a      	bhi.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d022      	beq.n	800e5fe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e5b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e5bc:	d115      	bne.n	800e5ea <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e5be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5c2:	3308      	adds	r3, #8
 800e5c4:	2101      	movs	r1, #1
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	f002 f816 	bl	80105f8 <RCCEx_PLL2_Config>
 800e5cc:	4603      	mov	r3, r0
 800e5ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e5d2:	e015      	b.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e5d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5d8:	3328      	adds	r3, #40	@ 0x28
 800e5da:	2101      	movs	r1, #1
 800e5dc:	4618      	mov	r0, r3
 800e5de:	f002 f8bd 	bl	801075c <RCCEx_PLL3_Config>
 800e5e2:	4603      	mov	r3, r0
 800e5e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e5e8:	e00a      	b.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e5ea:	2301      	movs	r3, #1
 800e5ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e5f0:	e006      	b.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e5f2:	bf00      	nop
 800e5f4:	e004      	b.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e5f6:	bf00      	nop
 800e5f8:	e002      	b.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e5fa:	bf00      	nop
 800e5fc:	e000      	b.n	800e600 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e5fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e600:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e604:	2b00      	cmp	r3, #0
 800e606:	d10a      	bne.n	800e61e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e608:	4b38      	ldr	r3, [pc, #224]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e60a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e60c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e610:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e616:	4a35      	ldr	r2, [pc, #212]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e618:	430b      	orrs	r3, r1
 800e61a:	6513      	str	r3, [r2, #80]	@ 0x50
 800e61c:	e003      	b.n	800e626 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e61e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e622:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e62e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e632:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e636:	2300      	movs	r3, #0
 800e638:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e63c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e640:	460b      	mov	r3, r1
 800e642:	4313      	orrs	r3, r2
 800e644:	d058      	beq.n	800e6f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e64a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e64e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e652:	d033      	beq.n	800e6bc <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800e654:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e658:	d82c      	bhi.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e65a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e65e:	d02f      	beq.n	800e6c0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800e660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e664:	d826      	bhi.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e666:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e66a:	d02b      	beq.n	800e6c4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800e66c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e670:	d820      	bhi.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e672:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e676:	d012      	beq.n	800e69e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800e678:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e67c:	d81a      	bhi.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d022      	beq.n	800e6c8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e682:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e686:	d115      	bne.n	800e6b4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e688:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e68c:	3308      	adds	r3, #8
 800e68e:	2101      	movs	r1, #1
 800e690:	4618      	mov	r0, r3
 800e692:	f001 ffb1 	bl	80105f8 <RCCEx_PLL2_Config>
 800e696:	4603      	mov	r3, r0
 800e698:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e69c:	e015      	b.n	800e6ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e69e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6a2:	3328      	adds	r3, #40	@ 0x28
 800e6a4:	2101      	movs	r1, #1
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	f002 f858 	bl	801075c <RCCEx_PLL3_Config>
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e6b2:	e00a      	b.n	800e6ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e6b4:	2301      	movs	r3, #1
 800e6b6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e6ba:	e006      	b.n	800e6ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e6bc:	bf00      	nop
 800e6be:	e004      	b.n	800e6ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e6c0:	bf00      	nop
 800e6c2:	e002      	b.n	800e6ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e6c4:	bf00      	nop
 800e6c6:	e000      	b.n	800e6ca <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e6c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e6ca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	d10e      	bne.n	800e6f0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e6d2:	4b06      	ldr	r3, [pc, #24]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e6d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e6d6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e6da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6de:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e6e2:	4a02      	ldr	r2, [pc, #8]	@ (800e6ec <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e6e4:	430b      	orrs	r3, r1
 800e6e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800e6e8:	e006      	b.n	800e6f8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800e6ea:	bf00      	nop
 800e6ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e6f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e700:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e704:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e708:	2300      	movs	r3, #0
 800e70a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e70e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e712:	460b      	mov	r3, r1
 800e714:	4313      	orrs	r3, r2
 800e716:	d037      	beq.n	800e788 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e718:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e71c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e71e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e722:	d00e      	beq.n	800e742 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800e724:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e728:	d816      	bhi.n	800e758 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d018      	beq.n	800e760 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800e72e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e732:	d111      	bne.n	800e758 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e734:	4bc4      	ldr	r3, [pc, #784]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e738:	4ac3      	ldr	r2, [pc, #780]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e73a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e73e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e740:	e00f      	b.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e742:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e746:	3308      	adds	r3, #8
 800e748:	2101      	movs	r1, #1
 800e74a:	4618      	mov	r0, r3
 800e74c:	f001 ff54 	bl	80105f8 <RCCEx_PLL2_Config>
 800e750:	4603      	mov	r3, r0
 800e752:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e756:	e004      	b.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e758:	2301      	movs	r3, #1
 800e75a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e75e:	e000      	b.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800e760:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e762:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e766:	2b00      	cmp	r3, #0
 800e768:	d10a      	bne.n	800e780 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e76a:	4bb7      	ldr	r3, [pc, #732]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e76c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e76e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e772:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e776:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e778:	4ab3      	ldr	r2, [pc, #716]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e77a:	430b      	orrs	r3, r1
 800e77c:	6513      	str	r3, [r2, #80]	@ 0x50
 800e77e:	e003      	b.n	800e788 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e784:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e788:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e78c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e790:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e794:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e798:	2300      	movs	r3, #0
 800e79a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e79e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e7a2:	460b      	mov	r3, r1
 800e7a4:	4313      	orrs	r3, r2
 800e7a6:	d039      	beq.n	800e81c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e7a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e7ae:	2b03      	cmp	r3, #3
 800e7b0:	d81c      	bhi.n	800e7ec <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800e7b2:	a201      	add	r2, pc, #4	@ (adr r2, 800e7b8 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800e7b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7b8:	0800e7f5 	.word	0x0800e7f5
 800e7bc:	0800e7c9 	.word	0x0800e7c9
 800e7c0:	0800e7d7 	.word	0x0800e7d7
 800e7c4:	0800e7f5 	.word	0x0800e7f5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e7c8:	4b9f      	ldr	r3, [pc, #636]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7cc:	4a9e      	ldr	r2, [pc, #632]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e7d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e7d4:	e00f      	b.n	800e7f6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e7d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7da:	3308      	adds	r3, #8
 800e7dc:	2102      	movs	r1, #2
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f001 ff0a 	bl	80105f8 <RCCEx_PLL2_Config>
 800e7e4:	4603      	mov	r3, r0
 800e7e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e7ea:	e004      	b.n	800e7f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e7ec:	2301      	movs	r3, #1
 800e7ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e7f2:	e000      	b.n	800e7f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800e7f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e7f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d10a      	bne.n	800e814 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e7fe:	4b92      	ldr	r3, [pc, #584]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e802:	f023 0103 	bic.w	r1, r3, #3
 800e806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e80a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e80c:	4a8e      	ldr	r2, [pc, #568]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e80e:	430b      	orrs	r3, r1
 800e810:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e812:	e003      	b.n	800e81c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e814:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e818:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e824:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e828:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e82c:	2300      	movs	r3, #0
 800e82e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e832:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e836:	460b      	mov	r3, r1
 800e838:	4313      	orrs	r3, r2
 800e83a:	f000 8099 	beq.w	800e970 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e83e:	4b83      	ldr	r3, [pc, #524]	@ (800ea4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	4a82      	ldr	r2, [pc, #520]	@ (800ea4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e844:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e848:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e84a:	f7f8 fe25 	bl	8007498 <HAL_GetTick>
 800e84e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e852:	e00b      	b.n	800e86c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e854:	f7f8 fe20 	bl	8007498 <HAL_GetTick>
 800e858:	4602      	mov	r2, r0
 800e85a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e85e:	1ad3      	subs	r3, r2, r3
 800e860:	2b64      	cmp	r3, #100	@ 0x64
 800e862:	d903      	bls.n	800e86c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800e864:	2303      	movs	r3, #3
 800e866:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e86a:	e005      	b.n	800e878 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e86c:	4b77      	ldr	r3, [pc, #476]	@ (800ea4c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e874:	2b00      	cmp	r3, #0
 800e876:	d0ed      	beq.n	800e854 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800e878:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e87c:	2b00      	cmp	r3, #0
 800e87e:	d173      	bne.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e880:	4b71      	ldr	r3, [pc, #452]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e882:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e888:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e88c:	4053      	eors	r3, r2
 800e88e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e892:	2b00      	cmp	r3, #0
 800e894:	d015      	beq.n	800e8c2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e896:	4b6c      	ldr	r3, [pc, #432]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e89a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e89e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e8a2:	4b69      	ldr	r3, [pc, #420]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e8a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8a6:	4a68      	ldr	r2, [pc, #416]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e8a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e8ac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e8ae:	4b66      	ldr	r3, [pc, #408]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e8b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8b2:	4a65      	ldr	r2, [pc, #404]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e8b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e8b8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e8ba:	4a63      	ldr	r2, [pc, #396]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e8bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800e8c0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e8c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e8c6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e8ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e8ce:	d118      	bne.n	800e902 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e8d0:	f7f8 fde2 	bl	8007498 <HAL_GetTick>
 800e8d4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e8d8:	e00d      	b.n	800e8f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e8da:	f7f8 fddd 	bl	8007498 <HAL_GetTick>
 800e8de:	4602      	mov	r2, r0
 800e8e0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e8e4:	1ad2      	subs	r2, r2, r3
 800e8e6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e8ea:	429a      	cmp	r2, r3
 800e8ec:	d903      	bls.n	800e8f6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800e8ee:	2303      	movs	r3, #3
 800e8f0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800e8f4:	e005      	b.n	800e902 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e8f6:	4b54      	ldr	r3, [pc, #336]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e8f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e8fa:	f003 0302 	and.w	r3, r3, #2
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d0eb      	beq.n	800e8da <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800e902:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e906:	2b00      	cmp	r3, #0
 800e908:	d129      	bne.n	800e95e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e90a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e90e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e912:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e916:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e91a:	d10e      	bne.n	800e93a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800e91c:	4b4a      	ldr	r3, [pc, #296]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e91e:	691b      	ldr	r3, [r3, #16]
 800e920:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e928:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e92c:	091a      	lsrs	r2, r3, #4
 800e92e:	4b48      	ldr	r3, [pc, #288]	@ (800ea50 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800e930:	4013      	ands	r3, r2
 800e932:	4a45      	ldr	r2, [pc, #276]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e934:	430b      	orrs	r3, r1
 800e936:	6113      	str	r3, [r2, #16]
 800e938:	e005      	b.n	800e946 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800e93a:	4b43      	ldr	r3, [pc, #268]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e93c:	691b      	ldr	r3, [r3, #16]
 800e93e:	4a42      	ldr	r2, [pc, #264]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e940:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e944:	6113      	str	r3, [r2, #16]
 800e946:	4b40      	ldr	r3, [pc, #256]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e948:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e94e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e952:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e956:	4a3c      	ldr	r2, [pc, #240]	@ (800ea48 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e958:	430b      	orrs	r3, r1
 800e95a:	6713      	str	r3, [r2, #112]	@ 0x70
 800e95c:	e008      	b.n	800e970 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e95e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e962:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800e966:	e003      	b.n	800e970 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e968:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e96c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e978:	f002 0301 	and.w	r3, r2, #1
 800e97c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e980:	2300      	movs	r3, #0
 800e982:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e986:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e98a:	460b      	mov	r3, r1
 800e98c:	4313      	orrs	r3, r2
 800e98e:	f000 808f 	beq.w	800eab0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e992:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e996:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e998:	2b28      	cmp	r3, #40	@ 0x28
 800e99a:	d871      	bhi.n	800ea80 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800e99c:	a201      	add	r2, pc, #4	@ (adr r2, 800e9a4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800e99e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9a2:	bf00      	nop
 800e9a4:	0800ea89 	.word	0x0800ea89
 800e9a8:	0800ea81 	.word	0x0800ea81
 800e9ac:	0800ea81 	.word	0x0800ea81
 800e9b0:	0800ea81 	.word	0x0800ea81
 800e9b4:	0800ea81 	.word	0x0800ea81
 800e9b8:	0800ea81 	.word	0x0800ea81
 800e9bc:	0800ea81 	.word	0x0800ea81
 800e9c0:	0800ea81 	.word	0x0800ea81
 800e9c4:	0800ea55 	.word	0x0800ea55
 800e9c8:	0800ea81 	.word	0x0800ea81
 800e9cc:	0800ea81 	.word	0x0800ea81
 800e9d0:	0800ea81 	.word	0x0800ea81
 800e9d4:	0800ea81 	.word	0x0800ea81
 800e9d8:	0800ea81 	.word	0x0800ea81
 800e9dc:	0800ea81 	.word	0x0800ea81
 800e9e0:	0800ea81 	.word	0x0800ea81
 800e9e4:	0800ea6b 	.word	0x0800ea6b
 800e9e8:	0800ea81 	.word	0x0800ea81
 800e9ec:	0800ea81 	.word	0x0800ea81
 800e9f0:	0800ea81 	.word	0x0800ea81
 800e9f4:	0800ea81 	.word	0x0800ea81
 800e9f8:	0800ea81 	.word	0x0800ea81
 800e9fc:	0800ea81 	.word	0x0800ea81
 800ea00:	0800ea81 	.word	0x0800ea81
 800ea04:	0800ea89 	.word	0x0800ea89
 800ea08:	0800ea81 	.word	0x0800ea81
 800ea0c:	0800ea81 	.word	0x0800ea81
 800ea10:	0800ea81 	.word	0x0800ea81
 800ea14:	0800ea81 	.word	0x0800ea81
 800ea18:	0800ea81 	.word	0x0800ea81
 800ea1c:	0800ea81 	.word	0x0800ea81
 800ea20:	0800ea81 	.word	0x0800ea81
 800ea24:	0800ea89 	.word	0x0800ea89
 800ea28:	0800ea81 	.word	0x0800ea81
 800ea2c:	0800ea81 	.word	0x0800ea81
 800ea30:	0800ea81 	.word	0x0800ea81
 800ea34:	0800ea81 	.word	0x0800ea81
 800ea38:	0800ea81 	.word	0x0800ea81
 800ea3c:	0800ea81 	.word	0x0800ea81
 800ea40:	0800ea81 	.word	0x0800ea81
 800ea44:	0800ea89 	.word	0x0800ea89
 800ea48:	58024400 	.word	0x58024400
 800ea4c:	58024800 	.word	0x58024800
 800ea50:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ea54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea58:	3308      	adds	r3, #8
 800ea5a:	2101      	movs	r1, #1
 800ea5c:	4618      	mov	r0, r3
 800ea5e:	f001 fdcb 	bl	80105f8 <RCCEx_PLL2_Config>
 800ea62:	4603      	mov	r3, r0
 800ea64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ea68:	e00f      	b.n	800ea8a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ea6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea6e:	3328      	adds	r3, #40	@ 0x28
 800ea70:	2101      	movs	r1, #1
 800ea72:	4618      	mov	r0, r3
 800ea74:	f001 fe72 	bl	801075c <RCCEx_PLL3_Config>
 800ea78:	4603      	mov	r3, r0
 800ea7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800ea7e:	e004      	b.n	800ea8a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea80:	2301      	movs	r3, #1
 800ea82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ea86:	e000      	b.n	800ea8a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800ea88:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	d10a      	bne.n	800eaa8 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800ea92:	4bbf      	ldr	r3, [pc, #764]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ea94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea96:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ea9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eaa0:	4abb      	ldr	r2, [pc, #748]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eaa2:	430b      	orrs	r3, r1
 800eaa4:	6553      	str	r3, [r2, #84]	@ 0x54
 800eaa6:	e003      	b.n	800eab0 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eaa8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eaac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800eab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eab8:	f002 0302 	and.w	r3, r2, #2
 800eabc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800eac0:	2300      	movs	r3, #0
 800eac2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800eac6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800eaca:	460b      	mov	r3, r1
 800eacc:	4313      	orrs	r3, r2
 800eace:	d041      	beq.n	800eb54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ead0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ead4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ead6:	2b05      	cmp	r3, #5
 800ead8:	d824      	bhi.n	800eb24 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800eada:	a201      	add	r2, pc, #4	@ (adr r2, 800eae0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800eadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eae0:	0800eb2d 	.word	0x0800eb2d
 800eae4:	0800eaf9 	.word	0x0800eaf9
 800eae8:	0800eb0f 	.word	0x0800eb0f
 800eaec:	0800eb2d 	.word	0x0800eb2d
 800eaf0:	0800eb2d 	.word	0x0800eb2d
 800eaf4:	0800eb2d 	.word	0x0800eb2d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eaf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eafc:	3308      	adds	r3, #8
 800eafe:	2101      	movs	r1, #1
 800eb00:	4618      	mov	r0, r3
 800eb02:	f001 fd79 	bl	80105f8 <RCCEx_PLL2_Config>
 800eb06:	4603      	mov	r3, r0
 800eb08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800eb0c:	e00f      	b.n	800eb2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eb0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb12:	3328      	adds	r3, #40	@ 0x28
 800eb14:	2101      	movs	r1, #1
 800eb16:	4618      	mov	r0, r3
 800eb18:	f001 fe20 	bl	801075c <RCCEx_PLL3_Config>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800eb22:	e004      	b.n	800eb2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb24:	2301      	movs	r3, #1
 800eb26:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eb2a:	e000      	b.n	800eb2e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800eb2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d10a      	bne.n	800eb4c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800eb36:	4b96      	ldr	r3, [pc, #600]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb3a:	f023 0107 	bic.w	r1, r3, #7
 800eb3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb44:	4a92      	ldr	r2, [pc, #584]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb46:	430b      	orrs	r3, r1
 800eb48:	6553      	str	r3, [r2, #84]	@ 0x54
 800eb4a:	e003      	b.n	800eb54 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800eb54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb5c:	f002 0304 	and.w	r3, r2, #4
 800eb60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800eb64:	2300      	movs	r3, #0
 800eb66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800eb6a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800eb6e:	460b      	mov	r3, r1
 800eb70:	4313      	orrs	r3, r2
 800eb72:	d044      	beq.n	800ebfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800eb74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb7c:	2b05      	cmp	r3, #5
 800eb7e:	d825      	bhi.n	800ebcc <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800eb80:	a201      	add	r2, pc, #4	@ (adr r2, 800eb88 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800eb82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb86:	bf00      	nop
 800eb88:	0800ebd5 	.word	0x0800ebd5
 800eb8c:	0800eba1 	.word	0x0800eba1
 800eb90:	0800ebb7 	.word	0x0800ebb7
 800eb94:	0800ebd5 	.word	0x0800ebd5
 800eb98:	0800ebd5 	.word	0x0800ebd5
 800eb9c:	0800ebd5 	.word	0x0800ebd5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eba4:	3308      	adds	r3, #8
 800eba6:	2101      	movs	r1, #1
 800eba8:	4618      	mov	r0, r3
 800ebaa:	f001 fd25 	bl	80105f8 <RCCEx_PLL2_Config>
 800ebae:	4603      	mov	r3, r0
 800ebb0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ebb4:	e00f      	b.n	800ebd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ebb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebba:	3328      	adds	r3, #40	@ 0x28
 800ebbc:	2101      	movs	r1, #1
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	f001 fdcc 	bl	801075c <RCCEx_PLL3_Config>
 800ebc4:	4603      	mov	r3, r0
 800ebc6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ebca:	e004      	b.n	800ebd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ebcc:	2301      	movs	r3, #1
 800ebce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ebd2:	e000      	b.n	800ebd6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800ebd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ebd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d10b      	bne.n	800ebf6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ebde:	4b6c      	ldr	r3, [pc, #432]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ebe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebe2:	f023 0107 	bic.w	r1, r3, #7
 800ebe6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebee:	4a68      	ldr	r2, [pc, #416]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ebf0:	430b      	orrs	r3, r1
 800ebf2:	6593      	str	r3, [r2, #88]	@ 0x58
 800ebf4:	e003      	b.n	800ebfe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ebf6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ebfa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ebfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec06:	f002 0320 	and.w	r3, r2, #32
 800ec0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ec0e:	2300      	movs	r3, #0
 800ec10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ec14:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ec18:	460b      	mov	r3, r1
 800ec1a:	4313      	orrs	r3, r2
 800ec1c:	d055      	beq.n	800ecca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ec1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ec26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ec2a:	d033      	beq.n	800ec94 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800ec2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ec30:	d82c      	bhi.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ec32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec36:	d02f      	beq.n	800ec98 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800ec38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec3c:	d826      	bhi.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ec3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ec42:	d02b      	beq.n	800ec9c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800ec44:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ec48:	d820      	bhi.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ec4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ec4e:	d012      	beq.n	800ec76 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800ec50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ec54:	d81a      	bhi.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d022      	beq.n	800eca0 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800ec5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ec5e:	d115      	bne.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ec60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec64:	3308      	adds	r3, #8
 800ec66:	2100      	movs	r1, #0
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f001 fcc5 	bl	80105f8 <RCCEx_PLL2_Config>
 800ec6e:	4603      	mov	r3, r0
 800ec70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ec74:	e015      	b.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ec76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec7a:	3328      	adds	r3, #40	@ 0x28
 800ec7c:	2102      	movs	r1, #2
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f001 fd6c 	bl	801075c <RCCEx_PLL3_Config>
 800ec84:	4603      	mov	r3, r0
 800ec86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ec8a:	e00a      	b.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ec92:	e006      	b.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ec94:	bf00      	nop
 800ec96:	e004      	b.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ec98:	bf00      	nop
 800ec9a:	e002      	b.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800ec9c:	bf00      	nop
 800ec9e:	e000      	b.n	800eca2 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800eca0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eca2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eca6:	2b00      	cmp	r3, #0
 800eca8:	d10b      	bne.n	800ecc2 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ecaa:	4b39      	ldr	r3, [pc, #228]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ecac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ecae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ecb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ecba:	4a35      	ldr	r2, [pc, #212]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ecbc:	430b      	orrs	r3, r1
 800ecbe:	6553      	str	r3, [r2, #84]	@ 0x54
 800ecc0:	e003      	b.n	800ecca <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecc2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ecc6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ecca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecd2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ecd6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ecda:	2300      	movs	r3, #0
 800ecdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ece0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ece4:	460b      	mov	r3, r1
 800ece6:	4313      	orrs	r3, r2
 800ece8:	d058      	beq.n	800ed9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ecea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ecf2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ecf6:	d033      	beq.n	800ed60 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800ecf8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ecfc:	d82c      	bhi.n	800ed58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ecfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed02:	d02f      	beq.n	800ed64 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800ed04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed08:	d826      	bhi.n	800ed58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ed0a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed0e:	d02b      	beq.n	800ed68 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800ed10:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed14:	d820      	bhi.n	800ed58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ed16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed1a:	d012      	beq.n	800ed42 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800ed1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed20:	d81a      	bhi.n	800ed58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d022      	beq.n	800ed6c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800ed26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed2a:	d115      	bne.n	800ed58 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ed2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed30:	3308      	adds	r3, #8
 800ed32:	2100      	movs	r1, #0
 800ed34:	4618      	mov	r0, r3
 800ed36:	f001 fc5f 	bl	80105f8 <RCCEx_PLL2_Config>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ed40:	e015      	b.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ed42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed46:	3328      	adds	r3, #40	@ 0x28
 800ed48:	2102      	movs	r1, #2
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f001 fd06 	bl	801075c <RCCEx_PLL3_Config>
 800ed50:	4603      	mov	r3, r0
 800ed52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ed56:	e00a      	b.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed58:	2301      	movs	r3, #1
 800ed5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ed5e:	e006      	b.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ed60:	bf00      	nop
 800ed62:	e004      	b.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ed64:	bf00      	nop
 800ed66:	e002      	b.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ed68:	bf00      	nop
 800ed6a:	e000      	b.n	800ed6e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ed6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed6e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d10e      	bne.n	800ed94 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ed76:	4b06      	ldr	r3, [pc, #24]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ed78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed7a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ed7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed82:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ed86:	4a02      	ldr	r2, [pc, #8]	@ (800ed90 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ed88:	430b      	orrs	r3, r1
 800ed8a:	6593      	str	r3, [r2, #88]	@ 0x58
 800ed8c:	e006      	b.n	800ed9c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800ed8e:	bf00      	nop
 800ed90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ed9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eda4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800eda8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800edac:	2300      	movs	r3, #0
 800edae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800edb2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800edb6:	460b      	mov	r3, r1
 800edb8:	4313      	orrs	r3, r2
 800edba:	d055      	beq.n	800ee68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800edbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edc0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800edc4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800edc8:	d033      	beq.n	800ee32 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800edca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800edce:	d82c      	bhi.n	800ee2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800edd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800edd4:	d02f      	beq.n	800ee36 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800edd6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800edda:	d826      	bhi.n	800ee2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800eddc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ede0:	d02b      	beq.n	800ee3a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800ede2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ede6:	d820      	bhi.n	800ee2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ede8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800edec:	d012      	beq.n	800ee14 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800edee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800edf2:	d81a      	bhi.n	800ee2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d022      	beq.n	800ee3e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800edf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800edfc:	d115      	bne.n	800ee2a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800edfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee02:	3308      	adds	r3, #8
 800ee04:	2100      	movs	r1, #0
 800ee06:	4618      	mov	r0, r3
 800ee08:	f001 fbf6 	bl	80105f8 <RCCEx_PLL2_Config>
 800ee0c:	4603      	mov	r3, r0
 800ee0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ee12:	e015      	b.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ee14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee18:	3328      	adds	r3, #40	@ 0x28
 800ee1a:	2102      	movs	r1, #2
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f001 fc9d 	bl	801075c <RCCEx_PLL3_Config>
 800ee22:	4603      	mov	r3, r0
 800ee24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ee28:	e00a      	b.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee2a:	2301      	movs	r3, #1
 800ee2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ee30:	e006      	b.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ee32:	bf00      	nop
 800ee34:	e004      	b.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ee36:	bf00      	nop
 800ee38:	e002      	b.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ee3a:	bf00      	nop
 800ee3c:	e000      	b.n	800ee40 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ee3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d10b      	bne.n	800ee60 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ee48:	4ba0      	ldr	r3, [pc, #640]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee4c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ee50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee54:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ee58:	4a9c      	ldr	r2, [pc, #624]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee5a:	430b      	orrs	r3, r1
 800ee5c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ee5e:	e003      	b.n	800ee68 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ee64:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800ee68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee70:	f002 0308 	and.w	r3, r2, #8
 800ee74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ee78:	2300      	movs	r3, #0
 800ee7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ee7e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ee82:	460b      	mov	r3, r1
 800ee84:	4313      	orrs	r3, r2
 800ee86:	d01e      	beq.n	800eec6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800ee88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ee94:	d10c      	bne.n	800eeb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ee96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee9a:	3328      	adds	r3, #40	@ 0x28
 800ee9c:	2102      	movs	r1, #2
 800ee9e:	4618      	mov	r0, r3
 800eea0:	f001 fc5c 	bl	801075c <RCCEx_PLL3_Config>
 800eea4:	4603      	mov	r3, r0
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d002      	beq.n	800eeb0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800eeaa:	2301      	movs	r3, #1
 800eeac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800eeb0:	4b86      	ldr	r3, [pc, #536]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eeb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eeb4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800eeb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eebc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eec0:	4a82      	ldr	r2, [pc, #520]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eec2:	430b      	orrs	r3, r1
 800eec4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800eec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eeca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eece:	f002 0310 	and.w	r3, r2, #16
 800eed2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800eed6:	2300      	movs	r3, #0
 800eed8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eedc:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800eee0:	460b      	mov	r3, r1
 800eee2:	4313      	orrs	r3, r2
 800eee4:	d01e      	beq.n	800ef24 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800eee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eeea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800eeee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800eef2:	d10c      	bne.n	800ef0e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800eef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eef8:	3328      	adds	r3, #40	@ 0x28
 800eefa:	2102      	movs	r1, #2
 800eefc:	4618      	mov	r0, r3
 800eefe:	f001 fc2d 	bl	801075c <RCCEx_PLL3_Config>
 800ef02:	4603      	mov	r3, r0
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d002      	beq.n	800ef0e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800ef08:	2301      	movs	r3, #1
 800ef0a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ef0e:	4b6f      	ldr	r3, [pc, #444]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef12:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ef16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ef1e:	4a6b      	ldr	r2, [pc, #428]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef20:	430b      	orrs	r3, r1
 800ef22:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ef24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef2c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800ef30:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ef32:	2300      	movs	r3, #0
 800ef34:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ef36:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800ef3a:	460b      	mov	r3, r1
 800ef3c:	4313      	orrs	r3, r2
 800ef3e:	d03e      	beq.n	800efbe <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ef40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef44:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ef48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ef4c:	d022      	beq.n	800ef94 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800ef4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ef52:	d81b      	bhi.n	800ef8c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d003      	beq.n	800ef60 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800ef58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ef5c:	d00b      	beq.n	800ef76 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800ef5e:	e015      	b.n	800ef8c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ef60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef64:	3308      	adds	r3, #8
 800ef66:	2100      	movs	r1, #0
 800ef68:	4618      	mov	r0, r3
 800ef6a:	f001 fb45 	bl	80105f8 <RCCEx_PLL2_Config>
 800ef6e:	4603      	mov	r3, r0
 800ef70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ef74:	e00f      	b.n	800ef96 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ef76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef7a:	3328      	adds	r3, #40	@ 0x28
 800ef7c:	2102      	movs	r1, #2
 800ef7e:	4618      	mov	r0, r3
 800ef80:	f001 fbec 	bl	801075c <RCCEx_PLL3_Config>
 800ef84:	4603      	mov	r3, r0
 800ef86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ef8a:	e004      	b.n	800ef96 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ef8c:	2301      	movs	r3, #1
 800ef8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ef92:	e000      	b.n	800ef96 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800ef94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d10b      	bne.n	800efb6 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ef9e:	4b4b      	ldr	r3, [pc, #300]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800efa2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800efa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800efae:	4a47      	ldr	r2, [pc, #284]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800efb0:	430b      	orrs	r3, r1
 800efb2:	6593      	str	r3, [r2, #88]	@ 0x58
 800efb4:	e003      	b.n	800efbe <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800efba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800efbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800efca:	673b      	str	r3, [r7, #112]	@ 0x70
 800efcc:	2300      	movs	r3, #0
 800efce:	677b      	str	r3, [r7, #116]	@ 0x74
 800efd0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800efd4:	460b      	mov	r3, r1
 800efd6:	4313      	orrs	r3, r2
 800efd8:	d03b      	beq.n	800f052 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800efda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800efe2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800efe6:	d01f      	beq.n	800f028 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800efe8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800efec:	d818      	bhi.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800efee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eff2:	d003      	beq.n	800effc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800eff4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800eff8:	d007      	beq.n	800f00a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800effa:	e011      	b.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800effc:	4b33      	ldr	r3, [pc, #204]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800effe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f000:	4a32      	ldr	r2, [pc, #200]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f002:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f006:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800f008:	e00f      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f00a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f00e:	3328      	adds	r3, #40	@ 0x28
 800f010:	2101      	movs	r1, #1
 800f012:	4618      	mov	r0, r3
 800f014:	f001 fba2 	bl	801075c <RCCEx_PLL3_Config>
 800f018:	4603      	mov	r3, r0
 800f01a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800f01e:	e004      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f020:	2301      	movs	r3, #1
 800f022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f026:	e000      	b.n	800f02a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800f028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f02a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d10b      	bne.n	800f04a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f032:	4b26      	ldr	r3, [pc, #152]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f036:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f03a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f03e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f042:	4a22      	ldr	r2, [pc, #136]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f044:	430b      	orrs	r3, r1
 800f046:	6553      	str	r3, [r2, #84]	@ 0x54
 800f048:	e003      	b.n	800f052 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f04a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f04e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800f052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f05a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800f05e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f060:	2300      	movs	r3, #0
 800f062:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f064:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f068:	460b      	mov	r3, r1
 800f06a:	4313      	orrs	r3, r2
 800f06c:	d034      	beq.n	800f0d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800f06e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f074:	2b00      	cmp	r3, #0
 800f076:	d003      	beq.n	800f080 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800f078:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f07c:	d007      	beq.n	800f08e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800f07e:	e011      	b.n	800f0a4 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f080:	4b12      	ldr	r3, [pc, #72]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f084:	4a11      	ldr	r2, [pc, #68]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f08a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f08c:	e00e      	b.n	800f0ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f08e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f092:	3308      	adds	r3, #8
 800f094:	2102      	movs	r1, #2
 800f096:	4618      	mov	r0, r3
 800f098:	f001 faae 	bl	80105f8 <RCCEx_PLL2_Config>
 800f09c:	4603      	mov	r3, r0
 800f09e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f0a2:	e003      	b.n	800f0ac <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800f0a4:	2301      	movs	r3, #1
 800f0a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f0aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f0ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d10d      	bne.n	800f0d0 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800f0b4:	4b05      	ldr	r3, [pc, #20]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f0b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f0b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f0bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0c2:	4a02      	ldr	r2, [pc, #8]	@ (800f0cc <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800f0c4:	430b      	orrs	r3, r1
 800f0c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f0c8:	e006      	b.n	800f0d8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800f0ca:	bf00      	nop
 800f0cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0d0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f0d4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f0d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f0e4:	663b      	str	r3, [r7, #96]	@ 0x60
 800f0e6:	2300      	movs	r3, #0
 800f0e8:	667b      	str	r3, [r7, #100]	@ 0x64
 800f0ea:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f0ee:	460b      	mov	r3, r1
 800f0f0:	4313      	orrs	r3, r2
 800f0f2:	d00c      	beq.n	800f10e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f0f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0f8:	3328      	adds	r3, #40	@ 0x28
 800f0fa:	2102      	movs	r1, #2
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f001 fb2d 	bl	801075c <RCCEx_PLL3_Config>
 800f102:	4603      	mov	r3, r0
 800f104:	2b00      	cmp	r3, #0
 800f106:	d002      	beq.n	800f10e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800f108:	2301      	movs	r3, #1
 800f10a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f10e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f116:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f11a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f11c:	2300      	movs	r3, #0
 800f11e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f120:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f124:	460b      	mov	r3, r1
 800f126:	4313      	orrs	r3, r2
 800f128:	d036      	beq.n	800f198 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f12a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f12e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f130:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f134:	d018      	beq.n	800f168 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800f136:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f13a:	d811      	bhi.n	800f160 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f13c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f140:	d014      	beq.n	800f16c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800f142:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f146:	d80b      	bhi.n	800f160 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d011      	beq.n	800f170 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800f14c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f150:	d106      	bne.n	800f160 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f152:	4bb7      	ldr	r3, [pc, #732]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f156:	4ab6      	ldr	r2, [pc, #728]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f158:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f15c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f15e:	e008      	b.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f160:	2301      	movs	r3, #1
 800f162:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f166:	e004      	b.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f168:	bf00      	nop
 800f16a:	e002      	b.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f16c:	bf00      	nop
 800f16e:	e000      	b.n	800f172 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f170:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f172:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f176:	2b00      	cmp	r3, #0
 800f178:	d10a      	bne.n	800f190 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f17a:	4bad      	ldr	r3, [pc, #692]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f17c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f17e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f186:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f188:	4aa9      	ldr	r2, [pc, #676]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f18a:	430b      	orrs	r3, r1
 800f18c:	6553      	str	r3, [r2, #84]	@ 0x54
 800f18e:	e003      	b.n	800f198 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f190:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f194:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f198:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f19c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f1a4:	653b      	str	r3, [r7, #80]	@ 0x50
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800f1aa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f1ae:	460b      	mov	r3, r1
 800f1b0:	4313      	orrs	r3, r2
 800f1b2:	d009      	beq.n	800f1c8 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f1b4:	4b9e      	ldr	r3, [pc, #632]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1b8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f1bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f1c2:	4a9b      	ldr	r2, [pc, #620]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1c4:	430b      	orrs	r3, r1
 800f1c6:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f1c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1d0:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f1d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f1d6:	2300      	movs	r3, #0
 800f1d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f1da:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f1de:	460b      	mov	r3, r1
 800f1e0:	4313      	orrs	r3, r2
 800f1e2:	d009      	beq.n	800f1f8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f1e4:	4b92      	ldr	r3, [pc, #584]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1e8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f1ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f1f2:	4a8f      	ldr	r2, [pc, #572]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f1f4:	430b      	orrs	r3, r1
 800f1f6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f1f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f200:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f204:	643b      	str	r3, [r7, #64]	@ 0x40
 800f206:	2300      	movs	r3, #0
 800f208:	647b      	str	r3, [r7, #68]	@ 0x44
 800f20a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f20e:	460b      	mov	r3, r1
 800f210:	4313      	orrs	r3, r2
 800f212:	d00e      	beq.n	800f232 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f214:	4b86      	ldr	r3, [pc, #536]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f216:	691b      	ldr	r3, [r3, #16]
 800f218:	4a85      	ldr	r2, [pc, #532]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f21a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f21e:	6113      	str	r3, [r2, #16]
 800f220:	4b83      	ldr	r3, [pc, #524]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f222:	6919      	ldr	r1, [r3, #16]
 800f224:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f228:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f22c:	4a80      	ldr	r2, [pc, #512]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f22e:	430b      	orrs	r3, r1
 800f230:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f232:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f23a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f23e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f240:	2300      	movs	r3, #0
 800f242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f244:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f248:	460b      	mov	r3, r1
 800f24a:	4313      	orrs	r3, r2
 800f24c:	d009      	beq.n	800f262 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f24e:	4b78      	ldr	r3, [pc, #480]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f252:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f256:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f25a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f25c:	4a74      	ldr	r2, [pc, #464]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f25e:	430b      	orrs	r3, r1
 800f260:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f262:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f26a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f26e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f270:	2300      	movs	r3, #0
 800f272:	637b      	str	r3, [r7, #52]	@ 0x34
 800f274:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f278:	460b      	mov	r3, r1
 800f27a:	4313      	orrs	r3, r2
 800f27c:	d00a      	beq.n	800f294 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f27e:	4b6c      	ldr	r3, [pc, #432]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f282:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f286:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f28a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f28e:	4a68      	ldr	r2, [pc, #416]	@ (800f430 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f290:	430b      	orrs	r3, r1
 800f292:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f29c:	2100      	movs	r1, #0
 800f29e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f2a0:	f003 0301 	and.w	r3, r3, #1
 800f2a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f2a6:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f2aa:	460b      	mov	r3, r1
 800f2ac:	4313      	orrs	r3, r2
 800f2ae:	d011      	beq.n	800f2d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f2b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2b4:	3308      	adds	r3, #8
 800f2b6:	2100      	movs	r1, #0
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	f001 f99d 	bl	80105f8 <RCCEx_PLL2_Config>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f2c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d003      	beq.n	800f2d4 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f2d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2dc:	2100      	movs	r1, #0
 800f2de:	6239      	str	r1, [r7, #32]
 800f2e0:	f003 0302 	and.w	r3, r3, #2
 800f2e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f2e6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f2ea:	460b      	mov	r3, r1
 800f2ec:	4313      	orrs	r3, r2
 800f2ee:	d011      	beq.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f2f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2f4:	3308      	adds	r3, #8
 800f2f6:	2101      	movs	r1, #1
 800f2f8:	4618      	mov	r0, r3
 800f2fa:	f001 f97d 	bl	80105f8 <RCCEx_PLL2_Config>
 800f2fe:	4603      	mov	r3, r0
 800f300:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f304:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d003      	beq.n	800f314 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f30c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f310:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f314:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f31c:	2100      	movs	r1, #0
 800f31e:	61b9      	str	r1, [r7, #24]
 800f320:	f003 0304 	and.w	r3, r3, #4
 800f324:	61fb      	str	r3, [r7, #28]
 800f326:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f32a:	460b      	mov	r3, r1
 800f32c:	4313      	orrs	r3, r2
 800f32e:	d011      	beq.n	800f354 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f330:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f334:	3308      	adds	r3, #8
 800f336:	2102      	movs	r1, #2
 800f338:	4618      	mov	r0, r3
 800f33a:	f001 f95d 	bl	80105f8 <RCCEx_PLL2_Config>
 800f33e:	4603      	mov	r3, r0
 800f340:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f344:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d003      	beq.n	800f354 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f34c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f350:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f35c:	2100      	movs	r1, #0
 800f35e:	6139      	str	r1, [r7, #16]
 800f360:	f003 0308 	and.w	r3, r3, #8
 800f364:	617b      	str	r3, [r7, #20]
 800f366:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f36a:	460b      	mov	r3, r1
 800f36c:	4313      	orrs	r3, r2
 800f36e:	d011      	beq.n	800f394 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f374:	3328      	adds	r3, #40	@ 0x28
 800f376:	2100      	movs	r1, #0
 800f378:	4618      	mov	r0, r3
 800f37a:	f001 f9ef 	bl	801075c <RCCEx_PLL3_Config>
 800f37e:	4603      	mov	r3, r0
 800f380:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800f384:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d003      	beq.n	800f394 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f38c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f390:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f394:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f39c:	2100      	movs	r1, #0
 800f39e:	60b9      	str	r1, [r7, #8]
 800f3a0:	f003 0310 	and.w	r3, r3, #16
 800f3a4:	60fb      	str	r3, [r7, #12]
 800f3a6:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f3aa:	460b      	mov	r3, r1
 800f3ac:	4313      	orrs	r3, r2
 800f3ae:	d011      	beq.n	800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f3b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f3b4:	3328      	adds	r3, #40	@ 0x28
 800f3b6:	2101      	movs	r1, #1
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f001 f9cf 	bl	801075c <RCCEx_PLL3_Config>
 800f3be:	4603      	mov	r3, r0
 800f3c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f3c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d003      	beq.n	800f3d4 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f3d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f3d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3dc:	2100      	movs	r1, #0
 800f3de:	6039      	str	r1, [r7, #0]
 800f3e0:	f003 0320 	and.w	r3, r3, #32
 800f3e4:	607b      	str	r3, [r7, #4]
 800f3e6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f3ea:	460b      	mov	r3, r1
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	d011      	beq.n	800f414 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f3f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f3f4:	3328      	adds	r3, #40	@ 0x28
 800f3f6:	2102      	movs	r1, #2
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f001 f9af 	bl	801075c <RCCEx_PLL3_Config>
 800f3fe:	4603      	mov	r3, r0
 800f400:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f404:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d003      	beq.n	800f414 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f40c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f410:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800f414:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d101      	bne.n	800f420 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800f41c:	2300      	movs	r3, #0
 800f41e:	e000      	b.n	800f422 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800f420:	2301      	movs	r3, #1
}
 800f422:	4618      	mov	r0, r3
 800f424:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800f428:	46bd      	mov	sp, r7
 800f42a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f42e:	bf00      	nop
 800f430:	58024400 	.word	0x58024400

0800f434 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b090      	sub	sp, #64	@ 0x40
 800f438:	af00      	add	r7, sp, #0
 800f43a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800f43e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f442:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800f446:	430b      	orrs	r3, r1
 800f448:	f040 8094 	bne.w	800f574 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800f44c:	4b9b      	ldr	r3, [pc, #620]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f44e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f450:	f003 0307 	and.w	r3, r3, #7
 800f454:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f458:	2b04      	cmp	r3, #4
 800f45a:	f200 8087 	bhi.w	800f56c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800f45e:	a201      	add	r2, pc, #4	@ (adr r2, 800f464 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800f460:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f464:	0800f479 	.word	0x0800f479
 800f468:	0800f4a1 	.word	0x0800f4a1
 800f46c:	0800f4c9 	.word	0x0800f4c9
 800f470:	0800f565 	.word	0x0800f565
 800f474:	0800f4f1 	.word	0x0800f4f1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f478:	4b90      	ldr	r3, [pc, #576]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f480:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f484:	d108      	bne.n	800f498 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f486:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f48a:	4618      	mov	r0, r3
 800f48c:	f000 ff62 	bl	8010354 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f490:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f492:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f494:	f000 bc93 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f498:	2300      	movs	r3, #0
 800f49a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f49c:	f000 bc8f 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f4a0:	4b86      	ldr	r3, [pc, #536]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4a2:	681b      	ldr	r3, [r3, #0]
 800f4a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f4a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f4ac:	d108      	bne.n	800f4c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f4ae:	f107 0318 	add.w	r3, r7, #24
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f000 fca6 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f4b8:	69bb      	ldr	r3, [r7, #24]
 800f4ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f4bc:	f000 bc7f 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4c4:	f000 bc7b 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f4c8:	4b7c      	ldr	r3, [pc, #496]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f4d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f4d4:	d108      	bne.n	800f4e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f4d6:	f107 030c 	add.w	r3, r7, #12
 800f4da:	4618      	mov	r0, r3
 800f4dc:	f000 fde6 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f4e0:	68fb      	ldr	r3, [r7, #12]
 800f4e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f4e4:	f000 bc6b 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4ec:	f000 bc67 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f4f0:	4b72      	ldr	r3, [pc, #456]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f4f4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f4f8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f4fa:	4b70      	ldr	r3, [pc, #448]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	f003 0304 	and.w	r3, r3, #4
 800f502:	2b04      	cmp	r3, #4
 800f504:	d10c      	bne.n	800f520 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800f506:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d109      	bne.n	800f520 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f50c:	4b6b      	ldr	r3, [pc, #428]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	08db      	lsrs	r3, r3, #3
 800f512:	f003 0303 	and.w	r3, r3, #3
 800f516:	4a6a      	ldr	r2, [pc, #424]	@ (800f6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f518:	fa22 f303 	lsr.w	r3, r2, r3
 800f51c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f51e:	e01f      	b.n	800f560 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f520:	4b66      	ldr	r3, [pc, #408]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f528:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f52c:	d106      	bne.n	800f53c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800f52e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f530:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f534:	d102      	bne.n	800f53c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f536:	4b63      	ldr	r3, [pc, #396]	@ (800f6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f538:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f53a:	e011      	b.n	800f560 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f53c:	4b5f      	ldr	r3, [pc, #380]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f544:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f548:	d106      	bne.n	800f558 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800f54a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f54c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f550:	d102      	bne.n	800f558 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f552:	4b5d      	ldr	r3, [pc, #372]	@ (800f6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f556:	e003      	b.n	800f560 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f558:	2300      	movs	r3, #0
 800f55a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f55c:	f000 bc2f 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f560:	f000 bc2d 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f564:	4b59      	ldr	r3, [pc, #356]	@ (800f6cc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f568:	f000 bc29 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f56c:	2300      	movs	r3, #0
 800f56e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f570:	f000 bc25 	b.w	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800f574:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f578:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800f57c:	430b      	orrs	r3, r1
 800f57e:	f040 80a7 	bne.w	800f6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800f582:	4b4e      	ldr	r3, [pc, #312]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f584:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f586:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800f58a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f58c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f58e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f592:	d054      	beq.n	800f63e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800f594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f596:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f59a:	f200 808b 	bhi.w	800f6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5a0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f5a4:	f000 8083 	beq.w	800f6ae <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800f5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f5ae:	f200 8081 	bhi.w	800f6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f5b8:	d02f      	beq.n	800f61a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800f5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f5c0:	d878      	bhi.n	800f6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d004      	beq.n	800f5d2 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800f5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f5ce:	d012      	beq.n	800f5f6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800f5d0:	e070      	b.n	800f6b4 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f5d2:	4b3a      	ldr	r3, [pc, #232]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f5da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f5de:	d107      	bne.n	800f5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f5e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	f000 feb5 	bl	8010354 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f5ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f5ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f5ee:	e3e6      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f5f4:	e3e3      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f5f6:	4b31      	ldr	r3, [pc, #196]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f5fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f602:	d107      	bne.n	800f614 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f604:	f107 0318 	add.w	r3, r7, #24
 800f608:	4618      	mov	r0, r3
 800f60a:	f000 fbfb 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f60e:	69bb      	ldr	r3, [r7, #24]
 800f610:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f612:	e3d4      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f614:	2300      	movs	r3, #0
 800f616:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f618:	e3d1      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f61a:	4b28      	ldr	r3, [pc, #160]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f622:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f626:	d107      	bne.n	800f638 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f628:	f107 030c 	add.w	r3, r7, #12
 800f62c:	4618      	mov	r0, r3
 800f62e:	f000 fd3d 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f632:	68fb      	ldr	r3, [r7, #12]
 800f634:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f636:	e3c2      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f638:	2300      	movs	r3, #0
 800f63a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f63c:	e3bf      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f63e:	4b1f      	ldr	r3, [pc, #124]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f642:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f646:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f648:	4b1c      	ldr	r3, [pc, #112]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	f003 0304 	and.w	r3, r3, #4
 800f650:	2b04      	cmp	r3, #4
 800f652:	d10c      	bne.n	800f66e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800f654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f656:	2b00      	cmp	r3, #0
 800f658:	d109      	bne.n	800f66e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f65a:	4b18      	ldr	r3, [pc, #96]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	08db      	lsrs	r3, r3, #3
 800f660:	f003 0303 	and.w	r3, r3, #3
 800f664:	4a16      	ldr	r2, [pc, #88]	@ (800f6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f666:	fa22 f303 	lsr.w	r3, r2, r3
 800f66a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f66c:	e01e      	b.n	800f6ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f66e:	4b13      	ldr	r3, [pc, #76]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f67a:	d106      	bne.n	800f68a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800f67c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f67e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f682:	d102      	bne.n	800f68a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f684:	4b0f      	ldr	r3, [pc, #60]	@ (800f6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f688:	e010      	b.n	800f6ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f68a:	4b0c      	ldr	r3, [pc, #48]	@ (800f6bc <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f692:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f696:	d106      	bne.n	800f6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800f698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f69a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f69e:	d102      	bne.n	800f6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f6a0:	4b09      	ldr	r3, [pc, #36]	@ (800f6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f6a4:	e002      	b.n	800f6ac <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f6aa:	e388      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f6ac:	e387      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f6ae:	4b07      	ldr	r3, [pc, #28]	@ (800f6cc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f6b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6b2:	e384      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f6b4:	2300      	movs	r3, #0
 800f6b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6b8:	e381      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f6ba:	bf00      	nop
 800f6bc:	58024400 	.word	0x58024400
 800f6c0:	03d09000 	.word	0x03d09000
 800f6c4:	003d0900 	.word	0x003d0900
 800f6c8:	016e3600 	.word	0x016e3600
 800f6cc:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800f6d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f6d4:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800f6d8:	430b      	orrs	r3, r1
 800f6da:	f040 809c 	bne.w	800f816 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800f6de:	4b9e      	ldr	r3, [pc, #632]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f6e2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800f6e6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f6ee:	d054      	beq.n	800f79a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800f6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f6f6:	f200 808b 	bhi.w	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6fc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f700:	f000 8083 	beq.w	800f80a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800f704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f706:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f70a:	f200 8081 	bhi.w	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f70e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f710:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f714:	d02f      	beq.n	800f776 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800f716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f718:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f71c:	d878      	bhi.n	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f71e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f720:	2b00      	cmp	r3, #0
 800f722:	d004      	beq.n	800f72e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800f724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f726:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f72a:	d012      	beq.n	800f752 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800f72c:	e070      	b.n	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f72e:	4b8a      	ldr	r3, [pc, #552]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f736:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f73a:	d107      	bne.n	800f74c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f73c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f740:	4618      	mov	r0, r3
 800f742:	f000 fe07 	bl	8010354 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f74a:	e338      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f74c:	2300      	movs	r3, #0
 800f74e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f750:	e335      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f752:	4b81      	ldr	r3, [pc, #516]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f75a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f75e:	d107      	bne.n	800f770 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f760:	f107 0318 	add.w	r3, r7, #24
 800f764:	4618      	mov	r0, r3
 800f766:	f000 fb4d 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f76a:	69bb      	ldr	r3, [r7, #24]
 800f76c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f76e:	e326      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f770:	2300      	movs	r3, #0
 800f772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f774:	e323      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f776:	4b78      	ldr	r3, [pc, #480]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f778:	681b      	ldr	r3, [r3, #0]
 800f77a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f77e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f782:	d107      	bne.n	800f794 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f784:	f107 030c 	add.w	r3, r7, #12
 800f788:	4618      	mov	r0, r3
 800f78a:	f000 fc8f 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f792:	e314      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f794:	2300      	movs	r3, #0
 800f796:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f798:	e311      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f79a:	4b6f      	ldr	r3, [pc, #444]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f79c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f79e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f7a2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f7a4:	4b6c      	ldr	r3, [pc, #432]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	f003 0304 	and.w	r3, r3, #4
 800f7ac:	2b04      	cmp	r3, #4
 800f7ae:	d10c      	bne.n	800f7ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800f7b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d109      	bne.n	800f7ca <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f7b6:	4b68      	ldr	r3, [pc, #416]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	08db      	lsrs	r3, r3, #3
 800f7bc:	f003 0303 	and.w	r3, r3, #3
 800f7c0:	4a66      	ldr	r2, [pc, #408]	@ (800f95c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f7c2:	fa22 f303 	lsr.w	r3, r2, r3
 800f7c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f7c8:	e01e      	b.n	800f808 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f7ca:	4b63      	ldr	r3, [pc, #396]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f7d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f7d6:	d106      	bne.n	800f7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800f7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f7de:	d102      	bne.n	800f7e6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f7e0:	4b5f      	ldr	r3, [pc, #380]	@ (800f960 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f7e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f7e4:	e010      	b.n	800f808 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f7e6:	4b5c      	ldr	r3, [pc, #368]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f7ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f7f2:	d106      	bne.n	800f802 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800f7f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f7fa:	d102      	bne.n	800f802 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f7fc:	4b59      	ldr	r3, [pc, #356]	@ (800f964 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f7fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f800:	e002      	b.n	800f808 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f802:	2300      	movs	r3, #0
 800f804:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f806:	e2da      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f808:	e2d9      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f80a:	4b57      	ldr	r3, [pc, #348]	@ (800f968 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f80c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f80e:	e2d6      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f810:	2300      	movs	r3, #0
 800f812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f814:	e2d3      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800f816:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f81a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800f81e:	430b      	orrs	r3, r1
 800f820:	f040 80a7 	bne.w	800f972 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800f824:	4b4c      	ldr	r3, [pc, #304]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f828:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800f82c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f82e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f830:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f834:	d055      	beq.n	800f8e2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800f836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f838:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f83c:	f200 8096 	bhi.w	800f96c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f842:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f846:	f000 8084 	beq.w	800f952 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800f84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f84c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f850:	f200 808c 	bhi.w	800f96c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f856:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f85a:	d030      	beq.n	800f8be <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800f85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f85e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f862:	f200 8083 	bhi.w	800f96c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d004      	beq.n	800f876 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800f86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f86e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f872:	d012      	beq.n	800f89a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800f874:	e07a      	b.n	800f96c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f876:	4b38      	ldr	r3, [pc, #224]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f87e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f882:	d107      	bne.n	800f894 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f884:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f888:	4618      	mov	r0, r3
 800f88a:	f000 fd63 	bl	8010354 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f88e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f890:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f892:	e294      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f894:	2300      	movs	r3, #0
 800f896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f898:	e291      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f89a:	4b2f      	ldr	r3, [pc, #188]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f8a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f8a6:	d107      	bne.n	800f8b8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f8a8:	f107 0318 	add.w	r3, r7, #24
 800f8ac:	4618      	mov	r0, r3
 800f8ae:	f000 faa9 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f8b2:	69bb      	ldr	r3, [r7, #24]
 800f8b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f8b6:	e282      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8bc:	e27f      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f8be:	4b26      	ldr	r3, [pc, #152]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f8c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f8ca:	d107      	bne.n	800f8dc <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f8cc:	f107 030c 	add.w	r3, r7, #12
 800f8d0:	4618      	mov	r0, r3
 800f8d2:	f000 fbeb 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f8da:	e270      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f8dc:	2300      	movs	r3, #0
 800f8de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8e0:	e26d      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f8e2:	4b1d      	ldr	r3, [pc, #116]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f8e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f8e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f8ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f8ec:	4b1a      	ldr	r3, [pc, #104]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	f003 0304 	and.w	r3, r3, #4
 800f8f4:	2b04      	cmp	r3, #4
 800f8f6:	d10c      	bne.n	800f912 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800f8f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d109      	bne.n	800f912 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f8fe:	4b16      	ldr	r3, [pc, #88]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	08db      	lsrs	r3, r3, #3
 800f904:	f003 0303 	and.w	r3, r3, #3
 800f908:	4a14      	ldr	r2, [pc, #80]	@ (800f95c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f90a:	fa22 f303 	lsr.w	r3, r2, r3
 800f90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f910:	e01e      	b.n	800f950 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f912:	4b11      	ldr	r3, [pc, #68]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f91a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f91e:	d106      	bne.n	800f92e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800f920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f922:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f926:	d102      	bne.n	800f92e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f928:	4b0d      	ldr	r3, [pc, #52]	@ (800f960 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f92c:	e010      	b.n	800f950 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f92e:	4b0a      	ldr	r3, [pc, #40]	@ (800f958 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f936:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f93a:	d106      	bne.n	800f94a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800f93c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f93e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f942:	d102      	bne.n	800f94a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f944:	4b07      	ldr	r3, [pc, #28]	@ (800f964 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f946:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f948:	e002      	b.n	800f950 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f94a:	2300      	movs	r3, #0
 800f94c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f94e:	e236      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f950:	e235      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f952:	4b05      	ldr	r3, [pc, #20]	@ (800f968 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f956:	e232      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f958:	58024400 	.word	0x58024400
 800f95c:	03d09000 	.word	0x03d09000
 800f960:	003d0900 	.word	0x003d0900
 800f964:	016e3600 	.word	0x016e3600
 800f968:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800f96c:	2300      	movs	r3, #0
 800f96e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f970:	e225      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800f972:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f976:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800f97a:	430b      	orrs	r3, r1
 800f97c:	f040 8085 	bne.w	800fa8a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800f980:	4b9c      	ldr	r3, [pc, #624]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f982:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f984:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f988:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800f98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f98c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f990:	d06b      	beq.n	800fa6a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800f992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f994:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f998:	d874      	bhi.n	800fa84 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f99a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f99c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f9a0:	d056      	beq.n	800fa50 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800f9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f9a8:	d86c      	bhi.n	800fa84 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f9b0:	d03b      	beq.n	800fa2a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800f9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f9b8:	d864      	bhi.n	800fa84 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f9ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9c0:	d021      	beq.n	800fa06 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800f9c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f9c8:	d85c      	bhi.n	800fa84 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f9ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9cc:	2b00      	cmp	r3, #0
 800f9ce:	d004      	beq.n	800f9da <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800f9d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f9d6:	d004      	beq.n	800f9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800f9d8:	e054      	b.n	800fa84 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800f9da:	f7fe fb5f 	bl	800e09c <HAL_RCC_GetPCLK1Freq>
 800f9de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f9e0:	e1ed      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f9e2:	4b84      	ldr	r3, [pc, #528]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f9ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f9ee:	d107      	bne.n	800fa00 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f9f0:	f107 0318 	add.w	r3, r7, #24
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f000 fa05 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f9fa:	69fb      	ldr	r3, [r7, #28]
 800f9fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f9fe:	e1de      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa00:	2300      	movs	r3, #0
 800fa02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa04:	e1db      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fa06:	4b7b      	ldr	r3, [pc, #492]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fa0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa12:	d107      	bne.n	800fa24 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fa14:	f107 030c 	add.w	r3, r7, #12
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f000 fb47 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fa1e:	693b      	ldr	r3, [r7, #16]
 800fa20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa22:	e1cc      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa24:	2300      	movs	r3, #0
 800fa26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa28:	e1c9      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800fa2a:	4b72      	ldr	r3, [pc, #456]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	f003 0304 	and.w	r3, r3, #4
 800fa32:	2b04      	cmp	r3, #4
 800fa34:	d109      	bne.n	800fa4a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fa36:	4b6f      	ldr	r3, [pc, #444]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	08db      	lsrs	r3, r3, #3
 800fa3c:	f003 0303 	and.w	r3, r3, #3
 800fa40:	4a6d      	ldr	r2, [pc, #436]	@ (800fbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800fa42:	fa22 f303 	lsr.w	r3, r2, r3
 800fa46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa48:	e1b9      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa4e:	e1b6      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800fa50:	4b68      	ldr	r3, [pc, #416]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fa58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa5c:	d102      	bne.n	800fa64 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800fa5e:	4b67      	ldr	r3, [pc, #412]	@ (800fbfc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800fa60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa62:	e1ac      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa64:	2300      	movs	r3, #0
 800fa66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa68:	e1a9      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fa6a:	4b62      	ldr	r3, [pc, #392]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fa72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fa76:	d102      	bne.n	800fa7e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800fa78:	4b61      	ldr	r3, [pc, #388]	@ (800fc00 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800fa7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa7c:	e19f      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa7e:	2300      	movs	r3, #0
 800fa80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa82:	e19c      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800fa84:	2300      	movs	r3, #0
 800fa86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa88:	e199      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800fa8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa8e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800fa92:	430b      	orrs	r3, r1
 800fa94:	d173      	bne.n	800fb7e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800fa96:	4b57      	ldr	r3, [pc, #348]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa9a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800fa9e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800faa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faa2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800faa6:	d02f      	beq.n	800fb08 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800faa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faaa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800faae:	d863      	bhi.n	800fb78 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800fab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d004      	beq.n	800fac0 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800fab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fab8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fabc:	d012      	beq.n	800fae4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800fabe:	e05b      	b.n	800fb78 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fac0:	4b4c      	ldr	r3, [pc, #304]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fac8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800facc:	d107      	bne.n	800fade <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800face:	f107 0318 	add.w	r3, r7, #24
 800fad2:	4618      	mov	r0, r3
 800fad4:	f000 f996 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800fad8:	69bb      	ldr	r3, [r7, #24]
 800fada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fadc:	e16f      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fade:	2300      	movs	r3, #0
 800fae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fae2:	e16c      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fae4:	4b43      	ldr	r3, [pc, #268]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800faec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800faf0:	d107      	bne.n	800fb02 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800faf2:	f107 030c 	add.w	r3, r7, #12
 800faf6:	4618      	mov	r0, r3
 800faf8:	f000 fad8 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800fafc:	697b      	ldr	r3, [r7, #20]
 800fafe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb00:	e15d      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb02:	2300      	movs	r3, #0
 800fb04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb06:	e15a      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800fb08:	4b3a      	ldr	r3, [pc, #232]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb0c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fb10:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800fb12:	4b38      	ldr	r3, [pc, #224]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	f003 0304 	and.w	r3, r3, #4
 800fb1a:	2b04      	cmp	r3, #4
 800fb1c:	d10c      	bne.n	800fb38 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800fb1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d109      	bne.n	800fb38 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fb24:	4b33      	ldr	r3, [pc, #204]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb26:	681b      	ldr	r3, [r3, #0]
 800fb28:	08db      	lsrs	r3, r3, #3
 800fb2a:	f003 0303 	and.w	r3, r3, #3
 800fb2e:	4a32      	ldr	r2, [pc, #200]	@ (800fbf8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800fb30:	fa22 f303 	lsr.w	r3, r2, r3
 800fb34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fb36:	e01e      	b.n	800fb76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800fb38:	4b2e      	ldr	r3, [pc, #184]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fb40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fb44:	d106      	bne.n	800fb54 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800fb46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb4c:	d102      	bne.n	800fb54 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800fb4e:	4b2b      	ldr	r3, [pc, #172]	@ (800fbfc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800fb50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fb52:	e010      	b.n	800fb76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800fb54:	4b27      	ldr	r3, [pc, #156]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb56:	681b      	ldr	r3, [r3, #0]
 800fb58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fb5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fb60:	d106      	bne.n	800fb70 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800fb62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb68:	d102      	bne.n	800fb70 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800fb6a:	4b25      	ldr	r3, [pc, #148]	@ (800fc00 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800fb6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fb6e:	e002      	b.n	800fb76 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800fb70:	2300      	movs	r3, #0
 800fb72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800fb74:	e123      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fb76:	e122      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fb78:	2300      	movs	r3, #0
 800fb7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb7c:	e11f      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800fb7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fb82:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800fb86:	430b      	orrs	r3, r1
 800fb88:	d13c      	bne.n	800fc04 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800fb8a:	4b1a      	ldr	r3, [pc, #104]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fb8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fb8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fb92:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d004      	beq.n	800fba4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800fb9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fba0:	d012      	beq.n	800fbc8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800fba2:	e023      	b.n	800fbec <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fba4:	4b13      	ldr	r3, [pc, #76]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fbac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fbb0:	d107      	bne.n	800fbc2 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fbb2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fbb6:	4618      	mov	r0, r3
 800fbb8:	f000 fbcc 	bl	8010354 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fbbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbc0:	e0fd      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbc6:	e0fa      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fbc8:	4b0a      	ldr	r3, [pc, #40]	@ (800fbf4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fbca:	681b      	ldr	r3, [r3, #0]
 800fbcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fbd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fbd4:	d107      	bne.n	800fbe6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fbd6:	f107 0318 	add.w	r3, r7, #24
 800fbda:	4618      	mov	r0, r3
 800fbdc:	f000 f912 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800fbe0:	6a3b      	ldr	r3, [r7, #32]
 800fbe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbe4:	e0eb      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbea:	e0e8      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fbec:	2300      	movs	r3, #0
 800fbee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbf0:	e0e5      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fbf2:	bf00      	nop
 800fbf4:	58024400 	.word	0x58024400
 800fbf8:	03d09000 	.word	0x03d09000
 800fbfc:	003d0900 	.word	0x003d0900
 800fc00:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800fc04:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc08:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800fc0c:	430b      	orrs	r3, r1
 800fc0e:	f040 8085 	bne.w	800fd1c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800fc12:	4b6d      	ldr	r3, [pc, #436]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc16:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800fc1a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fc1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc1e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc22:	d06b      	beq.n	800fcfc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800fc24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fc2a:	d874      	bhi.n	800fd16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fc2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc32:	d056      	beq.n	800fce2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800fc34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc3a:	d86c      	bhi.n	800fd16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fc3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc42:	d03b      	beq.n	800fcbc <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800fc44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fc4a:	d864      	bhi.n	800fd16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fc4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc52:	d021      	beq.n	800fc98 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800fc54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc5a:	d85c      	bhi.n	800fd16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fc5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc5e:	2b00      	cmp	r3, #0
 800fc60:	d004      	beq.n	800fc6c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800fc62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc68:	d004      	beq.n	800fc74 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800fc6a:	e054      	b.n	800fd16 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800fc6c:	f000 f8b4 	bl	800fdd8 <HAL_RCCEx_GetD3PCLK1Freq>
 800fc70:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fc72:	e0a4      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fc74:	4b54      	ldr	r3, [pc, #336]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fc7c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fc80:	d107      	bne.n	800fc92 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fc82:	f107 0318 	add.w	r3, r7, #24
 800fc86:	4618      	mov	r0, r3
 800fc88:	f000 f8bc 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fc8c:	69fb      	ldr	r3, [r7, #28]
 800fc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc90:	e095      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc92:	2300      	movs	r3, #0
 800fc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc96:	e092      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fc98:	4b4b      	ldr	r3, [pc, #300]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fca4:	d107      	bne.n	800fcb6 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fca6:	f107 030c 	add.w	r3, r7, #12
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f000 f9fe 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fcb0:	693b      	ldr	r3, [r7, #16]
 800fcb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fcb4:	e083      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcb6:	2300      	movs	r3, #0
 800fcb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcba:	e080      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800fcbc:	4b42      	ldr	r3, [pc, #264]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	f003 0304 	and.w	r3, r3, #4
 800fcc4:	2b04      	cmp	r3, #4
 800fcc6:	d109      	bne.n	800fcdc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fcc8:	4b3f      	ldr	r3, [pc, #252]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fcca:	681b      	ldr	r3, [r3, #0]
 800fccc:	08db      	lsrs	r3, r3, #3
 800fcce:	f003 0303 	and.w	r3, r3, #3
 800fcd2:	4a3e      	ldr	r2, [pc, #248]	@ (800fdcc <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800fcd4:	fa22 f303 	lsr.w	r3, r2, r3
 800fcd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fcda:	e070      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcdc:	2300      	movs	r3, #0
 800fcde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fce0:	e06d      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800fce2:	4b39      	ldr	r3, [pc, #228]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fcea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fcee:	d102      	bne.n	800fcf6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800fcf0:	4b37      	ldr	r3, [pc, #220]	@ (800fdd0 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800fcf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fcf4:	e063      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fcfa:	e060      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fcfc:	4b32      	ldr	r3, [pc, #200]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fcfe:	681b      	ldr	r3, [r3, #0]
 800fd00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fd04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fd08:	d102      	bne.n	800fd10 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800fd0a:	4b32      	ldr	r3, [pc, #200]	@ (800fdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fd0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fd0e:	e056      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fd10:	2300      	movs	r3, #0
 800fd12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fd14:	e053      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800fd16:	2300      	movs	r3, #0
 800fd18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fd1a:	e050      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800fd1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd20:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800fd24:	430b      	orrs	r3, r1
 800fd26:	d148      	bne.n	800fdba <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800fd28:	4b27      	ldr	r3, [pc, #156]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fd2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fd30:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fd32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd38:	d02a      	beq.n	800fd90 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800fd3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd3c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fd40:	d838      	bhi.n	800fdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800fd42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd44:	2b00      	cmp	r3, #0
 800fd46:	d004      	beq.n	800fd52 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800fd48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fd4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fd4e:	d00d      	beq.n	800fd6c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800fd50:	e030      	b.n	800fdb4 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fd52:	4b1d      	ldr	r3, [pc, #116]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fd5a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fd5e:	d102      	bne.n	800fd66 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800fd60:	4b1c      	ldr	r3, [pc, #112]	@ (800fdd4 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fd62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fd64:	e02b      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fd66:	2300      	movs	r3, #0
 800fd68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fd6a:	e028      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fd6c:	4b16      	ldr	r3, [pc, #88]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fd74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fd78:	d107      	bne.n	800fd8a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fd7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f000 fae8 	bl	8010354 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fd84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fd88:	e019      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fd8a:	2300      	movs	r3, #0
 800fd8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fd8e:	e016      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fd90:	4b0d      	ldr	r3, [pc, #52]	@ (800fdc8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fd98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fd9c:	d107      	bne.n	800fdae <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fd9e:	f107 0318 	add.w	r3, r7, #24
 800fda2:	4618      	mov	r0, r3
 800fda4:	f000 f82e 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fda8:	69fb      	ldr	r3, [r7, #28]
 800fdaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fdac:	e007      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fdb2:	e004      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fdb8:	e001      	b.n	800fdbe <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800fdba:	2300      	movs	r3, #0
 800fdbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800fdbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	3740      	adds	r7, #64	@ 0x40
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	bd80      	pop	{r7, pc}
 800fdc8:	58024400 	.word	0x58024400
 800fdcc:	03d09000 	.word	0x03d09000
 800fdd0:	003d0900 	.word	0x003d0900
 800fdd4:	016e3600 	.word	0x016e3600

0800fdd8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fddc:	f7fe f92e 	bl	800e03c <HAL_RCC_GetHCLKFreq>
 800fde0:	4602      	mov	r2, r0
 800fde2:	4b06      	ldr	r3, [pc, #24]	@ (800fdfc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fde4:	6a1b      	ldr	r3, [r3, #32]
 800fde6:	091b      	lsrs	r3, r3, #4
 800fde8:	f003 0307 	and.w	r3, r3, #7
 800fdec:	4904      	ldr	r1, [pc, #16]	@ (800fe00 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fdee:	5ccb      	ldrb	r3, [r1, r3]
 800fdf0:	f003 031f 	and.w	r3, r3, #31
 800fdf4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fdf8:	4618      	mov	r0, r3
 800fdfa:	bd80      	pop	{r7, pc}
 800fdfc:	58024400 	.word	0x58024400
 800fe00:	0801da1c 	.word	0x0801da1c

0800fe04 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b089      	sub	sp, #36	@ 0x24
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fe0c:	4ba1      	ldr	r3, [pc, #644]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe10:	f003 0303 	and.w	r3, r3, #3
 800fe14:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fe16:	4b9f      	ldr	r3, [pc, #636]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe1a:	0b1b      	lsrs	r3, r3, #12
 800fe1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fe20:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fe22:	4b9c      	ldr	r3, [pc, #624]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe26:	091b      	lsrs	r3, r3, #4
 800fe28:	f003 0301 	and.w	r3, r3, #1
 800fe2c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fe2e:	4b99      	ldr	r3, [pc, #612]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe32:	08db      	lsrs	r3, r3, #3
 800fe34:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fe38:	693a      	ldr	r2, [r7, #16]
 800fe3a:	fb02 f303 	mul.w	r3, r2, r3
 800fe3e:	ee07 3a90 	vmov	s15, r3
 800fe42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe46:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fe4a:	697b      	ldr	r3, [r7, #20]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	f000 8111 	beq.w	8010074 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fe52:	69bb      	ldr	r3, [r7, #24]
 800fe54:	2b02      	cmp	r3, #2
 800fe56:	f000 8083 	beq.w	800ff60 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fe5a:	69bb      	ldr	r3, [r7, #24]
 800fe5c:	2b02      	cmp	r3, #2
 800fe5e:	f200 80a1 	bhi.w	800ffa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fe62:	69bb      	ldr	r3, [r7, #24]
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d003      	beq.n	800fe70 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fe68:	69bb      	ldr	r3, [r7, #24]
 800fe6a:	2b01      	cmp	r3, #1
 800fe6c:	d056      	beq.n	800ff1c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fe6e:	e099      	b.n	800ffa4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fe70:	4b88      	ldr	r3, [pc, #544]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	f003 0320 	and.w	r3, r3, #32
 800fe78:	2b00      	cmp	r3, #0
 800fe7a:	d02d      	beq.n	800fed8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fe7c:	4b85      	ldr	r3, [pc, #532]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe7e:	681b      	ldr	r3, [r3, #0]
 800fe80:	08db      	lsrs	r3, r3, #3
 800fe82:	f003 0303 	and.w	r3, r3, #3
 800fe86:	4a84      	ldr	r2, [pc, #528]	@ (8010098 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fe88:	fa22 f303 	lsr.w	r3, r2, r3
 800fe8c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe8e:	68bb      	ldr	r3, [r7, #8]
 800fe90:	ee07 3a90 	vmov	s15, r3
 800fe94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe98:	697b      	ldr	r3, [r7, #20]
 800fe9a:	ee07 3a90 	vmov	s15, r3
 800fe9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fea2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fea6:	4b7b      	ldr	r3, [pc, #492]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800feae:	ee07 3a90 	vmov	s15, r3
 800feb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800feb6:	ed97 6a03 	vldr	s12, [r7, #12]
 800feba:	eddf 5a78 	vldr	s11, [pc, #480]	@ 801009c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800febe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fec2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fec6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800feca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fece:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fed2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fed6:	e087      	b.n	800ffe8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	ee07 3a90 	vmov	s15, r3
 800fede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fee2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80100a0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fee6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800feea:	4b6a      	ldr	r3, [pc, #424]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800feec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fef2:	ee07 3a90 	vmov	s15, r3
 800fef6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fefa:	ed97 6a03 	vldr	s12, [r7, #12]
 800fefe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 801009c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ff02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ff06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ff0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ff12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ff1a:	e065      	b.n	800ffe8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ff1c:	697b      	ldr	r3, [r7, #20]
 800ff1e:	ee07 3a90 	vmov	s15, r3
 800ff22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff26:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80100a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ff2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ff2e:	4b59      	ldr	r3, [pc, #356]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff36:	ee07 3a90 	vmov	s15, r3
 800ff3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ff3e:	ed97 6a03 	vldr	s12, [r7, #12]
 800ff42:	eddf 5a56 	vldr	s11, [pc, #344]	@ 801009c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ff46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ff4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ff4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ff56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ff5e:	e043      	b.n	800ffe8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ff60:	697b      	ldr	r3, [r7, #20]
 800ff62:	ee07 3a90 	vmov	s15, r3
 800ff66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff6a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80100a8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ff6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ff72:	4b48      	ldr	r3, [pc, #288]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff7a:	ee07 3a90 	vmov	s15, r3
 800ff7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ff82:	ed97 6a03 	vldr	s12, [r7, #12]
 800ff86:	eddf 5a45 	vldr	s11, [pc, #276]	@ 801009c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ff8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ff8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ff92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ff96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ff9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ff9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ffa2:	e021      	b.n	800ffe8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800ffa4:	697b      	ldr	r3, [r7, #20]
 800ffa6:	ee07 3a90 	vmov	s15, r3
 800ffaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ffae:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80100a4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ffb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ffb6:	4b37      	ldr	r3, [pc, #220]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ffb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ffbe:	ee07 3a90 	vmov	s15, r3
 800ffc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ffc6:	ed97 6a03 	vldr	s12, [r7, #12]
 800ffca:	eddf 5a34 	vldr	s11, [pc, #208]	@ 801009c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ffce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ffd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ffd6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ffda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ffde:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ffe2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ffe6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800ffe8:	4b2a      	ldr	r3, [pc, #168]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ffea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffec:	0a5b      	lsrs	r3, r3, #9
 800ffee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fff2:	ee07 3a90 	vmov	s15, r3
 800fff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fffa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fffe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010002:	edd7 6a07 	vldr	s13, [r7, #28]
 8010006:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801000a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801000e:	ee17 2a90 	vmov	r2, s15
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8010016:	4b1f      	ldr	r3, [pc, #124]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010018:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801001a:	0c1b      	lsrs	r3, r3, #16
 801001c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010020:	ee07 3a90 	vmov	s15, r3
 8010024:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010028:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801002c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010030:	edd7 6a07 	vldr	s13, [r7, #28]
 8010034:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010038:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801003c:	ee17 2a90 	vmov	r2, s15
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8010044:	4b13      	ldr	r3, [pc, #76]	@ (8010094 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8010046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010048:	0e1b      	lsrs	r3, r3, #24
 801004a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801004e:	ee07 3a90 	vmov	s15, r3
 8010052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010056:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801005a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801005e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010066:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801006a:	ee17 2a90 	vmov	r2, s15
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8010072:	e008      	b.n	8010086 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	2200      	movs	r2, #0
 8010078:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	2200      	movs	r2, #0
 801007e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	2200      	movs	r2, #0
 8010084:	609a      	str	r2, [r3, #8]
}
 8010086:	bf00      	nop
 8010088:	3724      	adds	r7, #36	@ 0x24
 801008a:	46bd      	mov	sp, r7
 801008c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010090:	4770      	bx	lr
 8010092:	bf00      	nop
 8010094:	58024400 	.word	0x58024400
 8010098:	03d09000 	.word	0x03d09000
 801009c:	46000000 	.word	0x46000000
 80100a0:	4c742400 	.word	0x4c742400
 80100a4:	4a742400 	.word	0x4a742400
 80100a8:	4bb71b00 	.word	0x4bb71b00

080100ac <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80100ac:	b480      	push	{r7}
 80100ae:	b089      	sub	sp, #36	@ 0x24
 80100b0:	af00      	add	r7, sp, #0
 80100b2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80100b4:	4ba1      	ldr	r3, [pc, #644]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100b8:	f003 0303 	and.w	r3, r3, #3
 80100bc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80100be:	4b9f      	ldr	r3, [pc, #636]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80100c2:	0d1b      	lsrs	r3, r3, #20
 80100c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80100c8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80100ca:	4b9c      	ldr	r3, [pc, #624]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100ce:	0a1b      	lsrs	r3, r3, #8
 80100d0:	f003 0301 	and.w	r3, r3, #1
 80100d4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80100d6:	4b99      	ldr	r3, [pc, #612]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80100da:	08db      	lsrs	r3, r3, #3
 80100dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80100e0:	693a      	ldr	r2, [r7, #16]
 80100e2:	fb02 f303 	mul.w	r3, r2, r3
 80100e6:	ee07 3a90 	vmov	s15, r3
 80100ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100ee:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80100f2:	697b      	ldr	r3, [r7, #20]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	f000 8111 	beq.w	801031c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80100fa:	69bb      	ldr	r3, [r7, #24]
 80100fc:	2b02      	cmp	r3, #2
 80100fe:	f000 8083 	beq.w	8010208 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8010102:	69bb      	ldr	r3, [r7, #24]
 8010104:	2b02      	cmp	r3, #2
 8010106:	f200 80a1 	bhi.w	801024c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 801010a:	69bb      	ldr	r3, [r7, #24]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d003      	beq.n	8010118 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8010110:	69bb      	ldr	r3, [r7, #24]
 8010112:	2b01      	cmp	r3, #1
 8010114:	d056      	beq.n	80101c4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8010116:	e099      	b.n	801024c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010118:	4b88      	ldr	r3, [pc, #544]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	f003 0320 	and.w	r3, r3, #32
 8010120:	2b00      	cmp	r3, #0
 8010122:	d02d      	beq.n	8010180 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8010124:	4b85      	ldr	r3, [pc, #532]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	08db      	lsrs	r3, r3, #3
 801012a:	f003 0303 	and.w	r3, r3, #3
 801012e:	4a84      	ldr	r2, [pc, #528]	@ (8010340 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8010130:	fa22 f303 	lsr.w	r3, r2, r3
 8010134:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010136:	68bb      	ldr	r3, [r7, #8]
 8010138:	ee07 3a90 	vmov	s15, r3
 801013c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010140:	697b      	ldr	r3, [r7, #20]
 8010142:	ee07 3a90 	vmov	s15, r3
 8010146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801014a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801014e:	4b7b      	ldr	r3, [pc, #492]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010156:	ee07 3a90 	vmov	s15, r3
 801015a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801015e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010162:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010344 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010166:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801016a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801016e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010172:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010176:	ee67 7a27 	vmul.f32	s15, s14, s15
 801017a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801017e:	e087      	b.n	8010290 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010180:	697b      	ldr	r3, [r7, #20]
 8010182:	ee07 3a90 	vmov	s15, r3
 8010186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801018a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010348 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801018e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010192:	4b6a      	ldr	r3, [pc, #424]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801019a:	ee07 3a90 	vmov	s15, r3
 801019e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80101a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80101a6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010344 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80101aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80101ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80101b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80101b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80101ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80101be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80101c2:	e065      	b.n	8010290 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80101c4:	697b      	ldr	r3, [r7, #20]
 80101c6:	ee07 3a90 	vmov	s15, r3
 80101ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101ce:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801034c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80101d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80101d6:	4b59      	ldr	r3, [pc, #356]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80101d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80101de:	ee07 3a90 	vmov	s15, r3
 80101e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80101e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80101ea:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010344 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80101ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80101f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80101f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80101fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80101fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010202:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010206:	e043      	b.n	8010290 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010208:	697b      	ldr	r3, [r7, #20]
 801020a:	ee07 3a90 	vmov	s15, r3
 801020e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010212:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010350 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8010216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801021a:	4b48      	ldr	r3, [pc, #288]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801021c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801021e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010222:	ee07 3a90 	vmov	s15, r3
 8010226:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801022a:	ed97 6a03 	vldr	s12, [r7, #12]
 801022e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010344 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010232:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010236:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801023a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801023e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010246:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801024a:	e021      	b.n	8010290 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801024c:	697b      	ldr	r3, [r7, #20]
 801024e:	ee07 3a90 	vmov	s15, r3
 8010252:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010256:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801034c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801025a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801025e:	4b37      	ldr	r3, [pc, #220]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010266:	ee07 3a90 	vmov	s15, r3
 801026a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801026e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010272:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010344 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801027a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801027e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010286:	ee67 7a27 	vmul.f32	s15, s14, s15
 801028a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801028e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8010290:	4b2a      	ldr	r3, [pc, #168]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010294:	0a5b      	lsrs	r3, r3, #9
 8010296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801029a:	ee07 3a90 	vmov	s15, r3
 801029e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80102a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80102aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80102ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80102b6:	ee17 2a90 	vmov	r2, s15
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80102be:	4b1f      	ldr	r3, [pc, #124]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80102c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102c2:	0c1b      	lsrs	r3, r3, #16
 80102c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80102c8:	ee07 3a90 	vmov	s15, r3
 80102cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80102d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80102d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80102dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80102e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80102e4:	ee17 2a90 	vmov	r2, s15
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80102ec:	4b13      	ldr	r3, [pc, #76]	@ (801033c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80102ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80102f0:	0e1b      	lsrs	r3, r3, #24
 80102f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80102f6:	ee07 3a90 	vmov	s15, r3
 80102fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010302:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010306:	edd7 6a07 	vldr	s13, [r7, #28]
 801030a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801030e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010312:	ee17 2a90 	vmov	r2, s15
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 801031a:	e008      	b.n	801032e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 801031c:	687b      	ldr	r3, [r7, #4]
 801031e:	2200      	movs	r2, #0
 8010320:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	2200      	movs	r2, #0
 8010326:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	2200      	movs	r2, #0
 801032c:	609a      	str	r2, [r3, #8]
}
 801032e:	bf00      	nop
 8010330:	3724      	adds	r7, #36	@ 0x24
 8010332:	46bd      	mov	sp, r7
 8010334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010338:	4770      	bx	lr
 801033a:	bf00      	nop
 801033c:	58024400 	.word	0x58024400
 8010340:	03d09000 	.word	0x03d09000
 8010344:	46000000 	.word	0x46000000
 8010348:	4c742400 	.word	0x4c742400
 801034c:	4a742400 	.word	0x4a742400
 8010350:	4bb71b00 	.word	0x4bb71b00

08010354 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8010354:	b480      	push	{r7}
 8010356:	b089      	sub	sp, #36	@ 0x24
 8010358:	af00      	add	r7, sp, #0
 801035a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801035c:	4ba0      	ldr	r3, [pc, #640]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801035e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010360:	f003 0303 	and.w	r3, r3, #3
 8010364:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8010366:	4b9e      	ldr	r3, [pc, #632]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801036a:	091b      	lsrs	r3, r3, #4
 801036c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010370:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8010372:	4b9b      	ldr	r3, [pc, #620]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010376:	f003 0301 	and.w	r3, r3, #1
 801037a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801037c:	4b98      	ldr	r3, [pc, #608]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801037e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010380:	08db      	lsrs	r3, r3, #3
 8010382:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010386:	693a      	ldr	r2, [r7, #16]
 8010388:	fb02 f303 	mul.w	r3, r2, r3
 801038c:	ee07 3a90 	vmov	s15, r3
 8010390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010394:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8010398:	697b      	ldr	r3, [r7, #20]
 801039a:	2b00      	cmp	r3, #0
 801039c:	f000 8111 	beq.w	80105c2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80103a0:	69bb      	ldr	r3, [r7, #24]
 80103a2:	2b02      	cmp	r3, #2
 80103a4:	f000 8083 	beq.w	80104ae <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80103a8:	69bb      	ldr	r3, [r7, #24]
 80103aa:	2b02      	cmp	r3, #2
 80103ac:	f200 80a1 	bhi.w	80104f2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80103b0:	69bb      	ldr	r3, [r7, #24]
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d003      	beq.n	80103be <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80103b6:	69bb      	ldr	r3, [r7, #24]
 80103b8:	2b01      	cmp	r3, #1
 80103ba:	d056      	beq.n	801046a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80103bc:	e099      	b.n	80104f2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80103be:	4b88      	ldr	r3, [pc, #544]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	f003 0320 	and.w	r3, r3, #32
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d02d      	beq.n	8010426 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80103ca:	4b85      	ldr	r3, [pc, #532]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	08db      	lsrs	r3, r3, #3
 80103d0:	f003 0303 	and.w	r3, r3, #3
 80103d4:	4a83      	ldr	r2, [pc, #524]	@ (80105e4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80103d6:	fa22 f303 	lsr.w	r3, r2, r3
 80103da:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80103dc:	68bb      	ldr	r3, [r7, #8]
 80103de:	ee07 3a90 	vmov	s15, r3
 80103e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80103e6:	697b      	ldr	r3, [r7, #20]
 80103e8:	ee07 3a90 	vmov	s15, r3
 80103ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80103f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80103f4:	4b7a      	ldr	r3, [pc, #488]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80103fc:	ee07 3a90 	vmov	s15, r3
 8010400:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010404:	ed97 6a03 	vldr	s12, [r7, #12]
 8010408:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80105e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801040c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010410:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010414:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010418:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801041c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010420:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8010424:	e087      	b.n	8010536 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8010426:	697b      	ldr	r3, [r7, #20]
 8010428:	ee07 3a90 	vmov	s15, r3
 801042c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010430:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80105ec <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010434:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010438:	4b69      	ldr	r3, [pc, #420]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801043a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801043c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010440:	ee07 3a90 	vmov	s15, r3
 8010444:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010448:	ed97 6a03 	vldr	s12, [r7, #12]
 801044c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80105e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010450:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010454:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010458:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801045c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010464:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010468:	e065      	b.n	8010536 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801046a:	697b      	ldr	r3, [r7, #20]
 801046c:	ee07 3a90 	vmov	s15, r3
 8010470:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010474:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80105f0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8010478:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801047c:	4b58      	ldr	r3, [pc, #352]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801047e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010480:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010484:	ee07 3a90 	vmov	s15, r3
 8010488:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801048c:	ed97 6a03 	vldr	s12, [r7, #12]
 8010490:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80105e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010494:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010498:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801049c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80104a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80104a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80104a8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80104ac:	e043      	b.n	8010536 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80104ae:	697b      	ldr	r3, [r7, #20]
 80104b0:	ee07 3a90 	vmov	s15, r3
 80104b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80104b8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80105f4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80104bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80104c0:	4b47      	ldr	r3, [pc, #284]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80104c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80104c8:	ee07 3a90 	vmov	s15, r3
 80104cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80104d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80104d4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80105e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80104d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80104dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80104e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80104e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80104e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80104ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80104f0:	e021      	b.n	8010536 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80104f2:	697b      	ldr	r3, [r7, #20]
 80104f4:	ee07 3a90 	vmov	s15, r3
 80104f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80104fc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80105ec <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8010500:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010504:	4b36      	ldr	r3, [pc, #216]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801050c:	ee07 3a90 	vmov	s15, r3
 8010510:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010514:	ed97 6a03 	vldr	s12, [r7, #12]
 8010518:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80105e8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801051c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010520:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010524:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010528:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801052c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010530:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010534:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8010536:	4b2a      	ldr	r3, [pc, #168]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801053a:	0a5b      	lsrs	r3, r3, #9
 801053c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010540:	ee07 3a90 	vmov	s15, r3
 8010544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010548:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801054c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010550:	edd7 6a07 	vldr	s13, [r7, #28]
 8010554:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801055c:	ee17 2a90 	vmov	r2, s15
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8010564:	4b1e      	ldr	r3, [pc, #120]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010568:	0c1b      	lsrs	r3, r3, #16
 801056a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801056e:	ee07 3a90 	vmov	s15, r3
 8010572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010576:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801057a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801057e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010586:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801058a:	ee17 2a90 	vmov	r2, s15
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8010592:	4b13      	ldr	r3, [pc, #76]	@ (80105e0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010596:	0e1b      	lsrs	r3, r3, #24
 8010598:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801059c:	ee07 3a90 	vmov	s15, r3
 80105a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80105a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80105a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80105ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80105b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80105b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80105b8:	ee17 2a90 	vmov	r2, s15
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80105c0:	e008      	b.n	80105d4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	2200      	movs	r2, #0
 80105c6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	2200      	movs	r2, #0
 80105cc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	2200      	movs	r2, #0
 80105d2:	609a      	str	r2, [r3, #8]
}
 80105d4:	bf00      	nop
 80105d6:	3724      	adds	r7, #36	@ 0x24
 80105d8:	46bd      	mov	sp, r7
 80105da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105de:	4770      	bx	lr
 80105e0:	58024400 	.word	0x58024400
 80105e4:	03d09000 	.word	0x03d09000
 80105e8:	46000000 	.word	0x46000000
 80105ec:	4c742400 	.word	0x4c742400
 80105f0:	4a742400 	.word	0x4a742400
 80105f4:	4bb71b00 	.word	0x4bb71b00

080105f8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b084      	sub	sp, #16
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
 8010600:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010602:	2300      	movs	r3, #0
 8010604:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8010606:	4b53      	ldr	r3, [pc, #332]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801060a:	f003 0303 	and.w	r3, r3, #3
 801060e:	2b03      	cmp	r3, #3
 8010610:	d101      	bne.n	8010616 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8010612:	2301      	movs	r3, #1
 8010614:	e099      	b.n	801074a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8010616:	4b4f      	ldr	r3, [pc, #316]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	4a4e      	ldr	r2, [pc, #312]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801061c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010620:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010622:	f7f6 ff39 	bl	8007498 <HAL_GetTick>
 8010626:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8010628:	e008      	b.n	801063c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801062a:	f7f6 ff35 	bl	8007498 <HAL_GetTick>
 801062e:	4602      	mov	r2, r0
 8010630:	68bb      	ldr	r3, [r7, #8]
 8010632:	1ad3      	subs	r3, r2, r3
 8010634:	2b02      	cmp	r3, #2
 8010636:	d901      	bls.n	801063c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8010638:	2303      	movs	r3, #3
 801063a:	e086      	b.n	801074a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 801063c:	4b45      	ldr	r3, [pc, #276]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010644:	2b00      	cmp	r3, #0
 8010646:	d1f0      	bne.n	801062a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010648:	4b42      	ldr	r3, [pc, #264]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801064a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801064c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	681b      	ldr	r3, [r3, #0]
 8010654:	031b      	lsls	r3, r3, #12
 8010656:	493f      	ldr	r1, [pc, #252]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010658:	4313      	orrs	r3, r2
 801065a:	628b      	str	r3, [r1, #40]	@ 0x28
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	685b      	ldr	r3, [r3, #4]
 8010660:	3b01      	subs	r3, #1
 8010662:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	689b      	ldr	r3, [r3, #8]
 801066a:	3b01      	subs	r3, #1
 801066c:	025b      	lsls	r3, r3, #9
 801066e:	b29b      	uxth	r3, r3
 8010670:	431a      	orrs	r2, r3
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	68db      	ldr	r3, [r3, #12]
 8010676:	3b01      	subs	r3, #1
 8010678:	041b      	lsls	r3, r3, #16
 801067a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801067e:	431a      	orrs	r2, r3
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	691b      	ldr	r3, [r3, #16]
 8010684:	3b01      	subs	r3, #1
 8010686:	061b      	lsls	r3, r3, #24
 8010688:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801068c:	4931      	ldr	r1, [pc, #196]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801068e:	4313      	orrs	r3, r2
 8010690:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8010692:	4b30      	ldr	r3, [pc, #192]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010696:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	695b      	ldr	r3, [r3, #20]
 801069e:	492d      	ldr	r1, [pc, #180]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106a0:	4313      	orrs	r3, r2
 80106a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80106a4:	4b2b      	ldr	r3, [pc, #172]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106a8:	f023 0220 	bic.w	r2, r3, #32
 80106ac:	687b      	ldr	r3, [r7, #4]
 80106ae:	699b      	ldr	r3, [r3, #24]
 80106b0:	4928      	ldr	r1, [pc, #160]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106b2:	4313      	orrs	r3, r2
 80106b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80106b6:	4b27      	ldr	r3, [pc, #156]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106ba:	4a26      	ldr	r2, [pc, #152]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106bc:	f023 0310 	bic.w	r3, r3, #16
 80106c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80106c2:	4b24      	ldr	r3, [pc, #144]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80106c6:	4b24      	ldr	r3, [pc, #144]	@ (8010758 <RCCEx_PLL2_Config+0x160>)
 80106c8:	4013      	ands	r3, r2
 80106ca:	687a      	ldr	r2, [r7, #4]
 80106cc:	69d2      	ldr	r2, [r2, #28]
 80106ce:	00d2      	lsls	r2, r2, #3
 80106d0:	4920      	ldr	r1, [pc, #128]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106d2:	4313      	orrs	r3, r2
 80106d4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80106d6:	4b1f      	ldr	r3, [pc, #124]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106da:	4a1e      	ldr	r2, [pc, #120]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106dc:	f043 0310 	orr.w	r3, r3, #16
 80106e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80106e2:	683b      	ldr	r3, [r7, #0]
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d106      	bne.n	80106f6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80106e8:	4b1a      	ldr	r3, [pc, #104]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106ec:	4a19      	ldr	r2, [pc, #100]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106ee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80106f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80106f4:	e00f      	b.n	8010716 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80106f6:	683b      	ldr	r3, [r7, #0]
 80106f8:	2b01      	cmp	r3, #1
 80106fa:	d106      	bne.n	801070a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80106fc:	4b15      	ldr	r3, [pc, #84]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 80106fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010700:	4a14      	ldr	r2, [pc, #80]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010702:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010706:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010708:	e005      	b.n	8010716 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 801070a:	4b12      	ldr	r3, [pc, #72]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801070c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801070e:	4a11      	ldr	r2, [pc, #68]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010710:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8010714:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8010716:	4b0f      	ldr	r3, [pc, #60]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	4a0e      	ldr	r2, [pc, #56]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801071c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8010720:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010722:	f7f6 feb9 	bl	8007498 <HAL_GetTick>
 8010726:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8010728:	e008      	b.n	801073c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 801072a:	f7f6 feb5 	bl	8007498 <HAL_GetTick>
 801072e:	4602      	mov	r2, r0
 8010730:	68bb      	ldr	r3, [r7, #8]
 8010732:	1ad3      	subs	r3, r2, r3
 8010734:	2b02      	cmp	r3, #2
 8010736:	d901      	bls.n	801073c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8010738:	2303      	movs	r3, #3
 801073a:	e006      	b.n	801074a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 801073c:	4b05      	ldr	r3, [pc, #20]	@ (8010754 <RCCEx_PLL2_Config+0x15c>)
 801073e:	681b      	ldr	r3, [r3, #0]
 8010740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010744:	2b00      	cmp	r3, #0
 8010746:	d0f0      	beq.n	801072a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010748:	7bfb      	ldrb	r3, [r7, #15]
}
 801074a:	4618      	mov	r0, r3
 801074c:	3710      	adds	r7, #16
 801074e:	46bd      	mov	sp, r7
 8010750:	bd80      	pop	{r7, pc}
 8010752:	bf00      	nop
 8010754:	58024400 	.word	0x58024400
 8010758:	ffff0007 	.word	0xffff0007

0801075c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b084      	sub	sp, #16
 8010760:	af00      	add	r7, sp, #0
 8010762:	6078      	str	r0, [r7, #4]
 8010764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010766:	2300      	movs	r3, #0
 8010768:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801076a:	4b53      	ldr	r3, [pc, #332]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801076c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801076e:	f003 0303 	and.w	r3, r3, #3
 8010772:	2b03      	cmp	r3, #3
 8010774:	d101      	bne.n	801077a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8010776:	2301      	movs	r3, #1
 8010778:	e099      	b.n	80108ae <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801077a:	4b4f      	ldr	r3, [pc, #316]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	4a4e      	ldr	r2, [pc, #312]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010780:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010784:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010786:	f7f6 fe87 	bl	8007498 <HAL_GetTick>
 801078a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801078c:	e008      	b.n	80107a0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801078e:	f7f6 fe83 	bl	8007498 <HAL_GetTick>
 8010792:	4602      	mov	r2, r0
 8010794:	68bb      	ldr	r3, [r7, #8]
 8010796:	1ad3      	subs	r3, r2, r3
 8010798:	2b02      	cmp	r3, #2
 801079a:	d901      	bls.n	80107a0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 801079c:	2303      	movs	r3, #3
 801079e:	e086      	b.n	80108ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80107a0:	4b45      	ldr	r3, [pc, #276]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 80107a2:	681b      	ldr	r3, [r3, #0]
 80107a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d1f0      	bne.n	801078e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80107ac:	4b42      	ldr	r3, [pc, #264]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 80107ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107b0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	051b      	lsls	r3, r3, #20
 80107ba:	493f      	ldr	r1, [pc, #252]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 80107bc:	4313      	orrs	r3, r2
 80107be:	628b      	str	r3, [r1, #40]	@ 0x28
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	685b      	ldr	r3, [r3, #4]
 80107c4:	3b01      	subs	r3, #1
 80107c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	689b      	ldr	r3, [r3, #8]
 80107ce:	3b01      	subs	r3, #1
 80107d0:	025b      	lsls	r3, r3, #9
 80107d2:	b29b      	uxth	r3, r3
 80107d4:	431a      	orrs	r2, r3
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	68db      	ldr	r3, [r3, #12]
 80107da:	3b01      	subs	r3, #1
 80107dc:	041b      	lsls	r3, r3, #16
 80107de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80107e2:	431a      	orrs	r2, r3
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	691b      	ldr	r3, [r3, #16]
 80107e8:	3b01      	subs	r3, #1
 80107ea:	061b      	lsls	r3, r3, #24
 80107ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80107f0:	4931      	ldr	r1, [pc, #196]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 80107f2:	4313      	orrs	r3, r2
 80107f4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80107f6:	4b30      	ldr	r3, [pc, #192]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 80107f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	695b      	ldr	r3, [r3, #20]
 8010802:	492d      	ldr	r1, [pc, #180]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010804:	4313      	orrs	r3, r2
 8010806:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8010808:	4b2b      	ldr	r3, [pc, #172]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801080a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801080c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	699b      	ldr	r3, [r3, #24]
 8010814:	4928      	ldr	r1, [pc, #160]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010816:	4313      	orrs	r3, r2
 8010818:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 801081a:	4b27      	ldr	r3, [pc, #156]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801081c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801081e:	4a26      	ldr	r2, [pc, #152]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010820:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010824:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8010826:	4b24      	ldr	r3, [pc, #144]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010828:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801082a:	4b24      	ldr	r3, [pc, #144]	@ (80108bc <RCCEx_PLL3_Config+0x160>)
 801082c:	4013      	ands	r3, r2
 801082e:	687a      	ldr	r2, [r7, #4]
 8010830:	69d2      	ldr	r2, [r2, #28]
 8010832:	00d2      	lsls	r2, r2, #3
 8010834:	4920      	ldr	r1, [pc, #128]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010836:	4313      	orrs	r3, r2
 8010838:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 801083a:	4b1f      	ldr	r3, [pc, #124]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801083c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801083e:	4a1e      	ldr	r2, [pc, #120]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010844:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010846:	683b      	ldr	r3, [r7, #0]
 8010848:	2b00      	cmp	r3, #0
 801084a:	d106      	bne.n	801085a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801084c:	4b1a      	ldr	r3, [pc, #104]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801084e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010850:	4a19      	ldr	r2, [pc, #100]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010852:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010856:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010858:	e00f      	b.n	801087a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801085a:	683b      	ldr	r3, [r7, #0]
 801085c:	2b01      	cmp	r3, #1
 801085e:	d106      	bne.n	801086e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8010860:	4b15      	ldr	r3, [pc, #84]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010864:	4a14      	ldr	r2, [pc, #80]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010866:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801086a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801086c:	e005      	b.n	801087a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801086e:	4b12      	ldr	r3, [pc, #72]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010872:	4a11      	ldr	r2, [pc, #68]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010874:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010878:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801087a:	4b0f      	ldr	r3, [pc, #60]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	4a0e      	ldr	r2, [pc, #56]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 8010880:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010884:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010886:	f7f6 fe07 	bl	8007498 <HAL_GetTick>
 801088a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801088c:	e008      	b.n	80108a0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801088e:	f7f6 fe03 	bl	8007498 <HAL_GetTick>
 8010892:	4602      	mov	r2, r0
 8010894:	68bb      	ldr	r3, [r7, #8]
 8010896:	1ad3      	subs	r3, r2, r3
 8010898:	2b02      	cmp	r3, #2
 801089a:	d901      	bls.n	80108a0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 801089c:	2303      	movs	r3, #3
 801089e:	e006      	b.n	80108ae <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80108a0:	4b05      	ldr	r3, [pc, #20]	@ (80108b8 <RCCEx_PLL3_Config+0x15c>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d0f0      	beq.n	801088e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80108ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80108ae:	4618      	mov	r0, r3
 80108b0:	3710      	adds	r7, #16
 80108b2:	46bd      	mov	sp, r7
 80108b4:	bd80      	pop	{r7, pc}
 80108b6:	bf00      	nop
 80108b8:	58024400 	.word	0x58024400
 80108bc:	ffff0007 	.word	0xffff0007

080108c0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b084      	sub	sp, #16
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d101      	bne.n	80108d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80108ce:	2301      	movs	r3, #1
 80108d0:	e10f      	b.n	8010af2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	2200      	movs	r2, #0
 80108d6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	4a87      	ldr	r2, [pc, #540]	@ (8010afc <HAL_SPI_Init+0x23c>)
 80108de:	4293      	cmp	r3, r2
 80108e0:	d00f      	beq.n	8010902 <HAL_SPI_Init+0x42>
 80108e2:	687b      	ldr	r3, [r7, #4]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	4a86      	ldr	r2, [pc, #536]	@ (8010b00 <HAL_SPI_Init+0x240>)
 80108e8:	4293      	cmp	r3, r2
 80108ea:	d00a      	beq.n	8010902 <HAL_SPI_Init+0x42>
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	4a84      	ldr	r2, [pc, #528]	@ (8010b04 <HAL_SPI_Init+0x244>)
 80108f2:	4293      	cmp	r3, r2
 80108f4:	d005      	beq.n	8010902 <HAL_SPI_Init+0x42>
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	68db      	ldr	r3, [r3, #12]
 80108fa:	2b0f      	cmp	r3, #15
 80108fc:	d901      	bls.n	8010902 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80108fe:	2301      	movs	r3, #1
 8010900:	e0f7      	b.n	8010af2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8010902:	6878      	ldr	r0, [r7, #4]
 8010904:	f000 fef6 	bl	80116f4 <SPI_GetPacketSize>
 8010908:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	681b      	ldr	r3, [r3, #0]
 801090e:	4a7b      	ldr	r2, [pc, #492]	@ (8010afc <HAL_SPI_Init+0x23c>)
 8010910:	4293      	cmp	r3, r2
 8010912:	d00c      	beq.n	801092e <HAL_SPI_Init+0x6e>
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	4a79      	ldr	r2, [pc, #484]	@ (8010b00 <HAL_SPI_Init+0x240>)
 801091a:	4293      	cmp	r3, r2
 801091c:	d007      	beq.n	801092e <HAL_SPI_Init+0x6e>
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	681b      	ldr	r3, [r3, #0]
 8010922:	4a78      	ldr	r2, [pc, #480]	@ (8010b04 <HAL_SPI_Init+0x244>)
 8010924:	4293      	cmp	r3, r2
 8010926:	d002      	beq.n	801092e <HAL_SPI_Init+0x6e>
 8010928:	68fb      	ldr	r3, [r7, #12]
 801092a:	2b08      	cmp	r3, #8
 801092c:	d811      	bhi.n	8010952 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8010932:	4a72      	ldr	r2, [pc, #456]	@ (8010afc <HAL_SPI_Init+0x23c>)
 8010934:	4293      	cmp	r3, r2
 8010936:	d009      	beq.n	801094c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	681b      	ldr	r3, [r3, #0]
 801093c:	4a70      	ldr	r2, [pc, #448]	@ (8010b00 <HAL_SPI_Init+0x240>)
 801093e:	4293      	cmp	r3, r2
 8010940:	d004      	beq.n	801094c <HAL_SPI_Init+0x8c>
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	681b      	ldr	r3, [r3, #0]
 8010946:	4a6f      	ldr	r2, [pc, #444]	@ (8010b04 <HAL_SPI_Init+0x244>)
 8010948:	4293      	cmp	r3, r2
 801094a:	d104      	bne.n	8010956 <HAL_SPI_Init+0x96>
 801094c:	68fb      	ldr	r3, [r7, #12]
 801094e:	2b10      	cmp	r3, #16
 8010950:	d901      	bls.n	8010956 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010952:	2301      	movs	r3, #1
 8010954:	e0cd      	b.n	8010af2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801095c:	b2db      	uxtb	r3, r3
 801095e:	2b00      	cmp	r3, #0
 8010960:	d106      	bne.n	8010970 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	2200      	movs	r2, #0
 8010966:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f7f1 fe8c 	bl	8002688 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	2202      	movs	r2, #2
 8010974:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	681a      	ldr	r2, [r3, #0]
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	f022 0201 	bic.w	r2, r2, #1
 8010986:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	681b      	ldr	r3, [r3, #0]
 801098c:	689b      	ldr	r3, [r3, #8]
 801098e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8010992:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	699b      	ldr	r3, [r3, #24]
 8010998:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801099c:	d119      	bne.n	80109d2 <HAL_SPI_Init+0x112>
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	685b      	ldr	r3, [r3, #4]
 80109a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80109a6:	d103      	bne.n	80109b0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	d008      	beq.n	80109c2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d10c      	bne.n	80109d2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80109bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80109c0:	d107      	bne.n	80109d2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	681a      	ldr	r2, [r3, #0]
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	681b      	ldr	r3, [r3, #0]
 80109cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80109d0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	685b      	ldr	r3, [r3, #4]
 80109d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d00f      	beq.n	80109fe <HAL_SPI_Init+0x13e>
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	68db      	ldr	r3, [r3, #12]
 80109e2:	2b06      	cmp	r3, #6
 80109e4:	d90b      	bls.n	80109fe <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80109e6:	687b      	ldr	r3, [r7, #4]
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	681b      	ldr	r3, [r3, #0]
 80109ec:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	430a      	orrs	r2, r1
 80109fa:	601a      	str	r2, [r3, #0]
 80109fc:	e007      	b.n	8010a0e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	681a      	ldr	r2, [r3, #0]
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010a0c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8010a0e:	687b      	ldr	r3, [r7, #4]
 8010a10:	69da      	ldr	r2, [r3, #28]
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a16:	431a      	orrs	r2, r3
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	431a      	orrs	r2, r3
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a20:	ea42 0103 	orr.w	r1, r2, r3
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	68da      	ldr	r2, [r3, #12]
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	430a      	orrs	r2, r1
 8010a2e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a38:	431a      	orrs	r2, r3
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a3e:	431a      	orrs	r2, r3
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	699b      	ldr	r3, [r3, #24]
 8010a44:	431a      	orrs	r2, r3
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	691b      	ldr	r3, [r3, #16]
 8010a4a:	431a      	orrs	r2, r3
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	695b      	ldr	r3, [r3, #20]
 8010a50:	431a      	orrs	r2, r3
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	6a1b      	ldr	r3, [r3, #32]
 8010a56:	431a      	orrs	r2, r3
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	685b      	ldr	r3, [r3, #4]
 8010a5c:	431a      	orrs	r2, r3
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a62:	431a      	orrs	r2, r3
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	689b      	ldr	r3, [r3, #8]
 8010a68:	431a      	orrs	r2, r3
 8010a6a:	687b      	ldr	r3, [r7, #4]
 8010a6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010a6e:	ea42 0103 	orr.w	r1, r2, r3
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	681b      	ldr	r3, [r3, #0]
 8010a7a:	430a      	orrs	r2, r1
 8010a7c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	685b      	ldr	r3, [r3, #4]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d113      	bne.n	8010aae <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	689b      	ldr	r3, [r3, #8]
 8010a8c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010a98:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	689b      	ldr	r3, [r3, #8]
 8010aa0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8010aa4:	687b      	ldr	r3, [r7, #4]
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8010aac:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	f022 0201 	bic.w	r2, r2, #1
 8010abc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	685b      	ldr	r3, [r3, #4]
 8010ac2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d00a      	beq.n	8010ae0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8010aca:	687b      	ldr	r3, [r7, #4]
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	68db      	ldr	r3, [r3, #12]
 8010ad0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010ad8:	687b      	ldr	r3, [r7, #4]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	430a      	orrs	r2, r1
 8010ade:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	2200      	movs	r2, #0
 8010ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	2201      	movs	r2, #1
 8010aec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8010af0:	2300      	movs	r3, #0
}
 8010af2:	4618      	mov	r0, r3
 8010af4:	3710      	adds	r7, #16
 8010af6:	46bd      	mov	sp, r7
 8010af8:	bd80      	pop	{r7, pc}
 8010afa:	bf00      	nop
 8010afc:	40013000 	.word	0x40013000
 8010b00:	40003800 	.word	0x40003800
 8010b04:	40003c00 	.word	0x40003c00

08010b08 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b088      	sub	sp, #32
 8010b0c:	af02      	add	r7, sp, #8
 8010b0e:	60f8      	str	r0, [r7, #12]
 8010b10:	60b9      	str	r1, [r7, #8]
 8010b12:	603b      	str	r3, [r7, #0]
 8010b14:	4613      	mov	r3, r2
 8010b16:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010b18:	68fb      	ldr	r3, [r7, #12]
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	3320      	adds	r3, #32
 8010b1e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010b20:	f7f6 fcba 	bl	8007498 <HAL_GetTick>
 8010b24:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010b2c:	b2db      	uxtb	r3, r3
 8010b2e:	2b01      	cmp	r3, #1
 8010b30:	d001      	beq.n	8010b36 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8010b32:	2302      	movs	r3, #2
 8010b34:	e1d1      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010b36:	68bb      	ldr	r3, [r7, #8]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d002      	beq.n	8010b42 <HAL_SPI_Transmit+0x3a>
 8010b3c:	88fb      	ldrh	r3, [r7, #6]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d101      	bne.n	8010b46 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010b42:	2301      	movs	r3, #1
 8010b44:	e1c9      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010b4c:	2b01      	cmp	r3, #1
 8010b4e:	d101      	bne.n	8010b54 <HAL_SPI_Transmit+0x4c>
 8010b50:	2302      	movs	r3, #2
 8010b52:	e1c2      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	2201      	movs	r2, #1
 8010b58:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	2203      	movs	r2, #3
 8010b60:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	2200      	movs	r2, #0
 8010b68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	68ba      	ldr	r2, [r7, #8]
 8010b70:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	88fa      	ldrh	r2, [r7, #6]
 8010b76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	88fa      	ldrh	r2, [r7, #6]
 8010b7e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	2200      	movs	r2, #0
 8010b86:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	2200      	movs	r2, #0
 8010b94:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	689b      	ldr	r3, [r3, #8]
 8010ba8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010bac:	d108      	bne.n	8010bc0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	681a      	ldr	r2, [r3, #0]
 8010bb4:	68fb      	ldr	r3, [r7, #12]
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010bbc:	601a      	str	r2, [r3, #0]
 8010bbe:	e009      	b.n	8010bd4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	68db      	ldr	r3, [r3, #12]
 8010bc6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010bca:	68fb      	ldr	r3, [r7, #12]
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010bd2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	685a      	ldr	r2, [r3, #4]
 8010bda:	4b96      	ldr	r3, [pc, #600]	@ (8010e34 <HAL_SPI_Transmit+0x32c>)
 8010bdc:	4013      	ands	r3, r2
 8010bde:	88f9      	ldrh	r1, [r7, #6]
 8010be0:	68fa      	ldr	r2, [r7, #12]
 8010be2:	6812      	ldr	r2, [r2, #0]
 8010be4:	430b      	orrs	r3, r1
 8010be6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010be8:	68fb      	ldr	r3, [r7, #12]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	681a      	ldr	r2, [r3, #0]
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	f042 0201 	orr.w	r2, r2, #1
 8010bf6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010bf8:	68fb      	ldr	r3, [r7, #12]
 8010bfa:	685b      	ldr	r3, [r3, #4]
 8010bfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010c00:	d107      	bne.n	8010c12 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	681b      	ldr	r3, [r3, #0]
 8010c06:	681a      	ldr	r2, [r3, #0]
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010c10:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	68db      	ldr	r3, [r3, #12]
 8010c16:	2b0f      	cmp	r3, #15
 8010c18:	d947      	bls.n	8010caa <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010c1a:	e03f      	b.n	8010c9c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	681b      	ldr	r3, [r3, #0]
 8010c20:	695b      	ldr	r3, [r3, #20]
 8010c22:	f003 0302 	and.w	r3, r3, #2
 8010c26:	2b02      	cmp	r3, #2
 8010c28:	d114      	bne.n	8010c54 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010c2a:	68fb      	ldr	r3, [r7, #12]
 8010c2c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	681b      	ldr	r3, [r3, #0]
 8010c32:	6812      	ldr	r2, [r2, #0]
 8010c34:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c3a:	1d1a      	adds	r2, r3, #4
 8010c3c:	68fb      	ldr	r3, [r7, #12]
 8010c3e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c46:	b29b      	uxth	r3, r3
 8010c48:	3b01      	subs	r3, #1
 8010c4a:	b29a      	uxth	r2, r3
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010c52:	e023      	b.n	8010c9c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010c54:	f7f6 fc20 	bl	8007498 <HAL_GetTick>
 8010c58:	4602      	mov	r2, r0
 8010c5a:	693b      	ldr	r3, [r7, #16]
 8010c5c:	1ad3      	subs	r3, r2, r3
 8010c5e:	683a      	ldr	r2, [r7, #0]
 8010c60:	429a      	cmp	r2, r3
 8010c62:	d803      	bhi.n	8010c6c <HAL_SPI_Transmit+0x164>
 8010c64:	683b      	ldr	r3, [r7, #0]
 8010c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c6a:	d102      	bne.n	8010c72 <HAL_SPI_Transmit+0x16a>
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d114      	bne.n	8010c9c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010c72:	68f8      	ldr	r0, [r7, #12]
 8010c74:	f000 fc70 	bl	8011558 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010c7e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	2201      	movs	r2, #1
 8010c8c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010c90:	68fb      	ldr	r3, [r7, #12]
 8010c92:	2200      	movs	r2, #0
 8010c94:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010c98:	2303      	movs	r3, #3
 8010c9a:	e11e      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010ca2:	b29b      	uxth	r3, r3
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d1b9      	bne.n	8010c1c <HAL_SPI_Transmit+0x114>
 8010ca8:	e0f1      	b.n	8010e8e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	68db      	ldr	r3, [r3, #12]
 8010cae:	2b07      	cmp	r3, #7
 8010cb0:	f240 80e6 	bls.w	8010e80 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010cb4:	e05d      	b.n	8010d72 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	695b      	ldr	r3, [r3, #20]
 8010cbc:	f003 0302 	and.w	r3, r3, #2
 8010cc0:	2b02      	cmp	r3, #2
 8010cc2:	d132      	bne.n	8010d2a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cca:	b29b      	uxth	r3, r3
 8010ccc:	2b01      	cmp	r3, #1
 8010cce:	d918      	bls.n	8010d02 <HAL_SPI_Transmit+0x1fa>
 8010cd0:	68fb      	ldr	r3, [r7, #12]
 8010cd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d014      	beq.n	8010d02 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	6812      	ldr	r2, [r2, #0]
 8010ce2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010ce4:	68fb      	ldr	r3, [r7, #12]
 8010ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ce8:	1d1a      	adds	r2, r3, #4
 8010cea:	68fb      	ldr	r3, [r7, #12]
 8010cec:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010cee:	68fb      	ldr	r3, [r7, #12]
 8010cf0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cf4:	b29b      	uxth	r3, r3
 8010cf6:	3b02      	subs	r3, #2
 8010cf8:	b29a      	uxth	r2, r3
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d00:	e037      	b.n	8010d72 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d06:	881a      	ldrh	r2, [r3, #0]
 8010d08:	697b      	ldr	r3, [r7, #20]
 8010d0a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010d10:	1c9a      	adds	r2, r3, #2
 8010d12:	68fb      	ldr	r3, [r7, #12]
 8010d14:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010d16:	68fb      	ldr	r3, [r7, #12]
 8010d18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d1c:	b29b      	uxth	r3, r3
 8010d1e:	3b01      	subs	r3, #1
 8010d20:	b29a      	uxth	r2, r3
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010d28:	e023      	b.n	8010d72 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010d2a:	f7f6 fbb5 	bl	8007498 <HAL_GetTick>
 8010d2e:	4602      	mov	r2, r0
 8010d30:	693b      	ldr	r3, [r7, #16]
 8010d32:	1ad3      	subs	r3, r2, r3
 8010d34:	683a      	ldr	r2, [r7, #0]
 8010d36:	429a      	cmp	r2, r3
 8010d38:	d803      	bhi.n	8010d42 <HAL_SPI_Transmit+0x23a>
 8010d3a:	683b      	ldr	r3, [r7, #0]
 8010d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d40:	d102      	bne.n	8010d48 <HAL_SPI_Transmit+0x240>
 8010d42:	683b      	ldr	r3, [r7, #0]
 8010d44:	2b00      	cmp	r3, #0
 8010d46:	d114      	bne.n	8010d72 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010d48:	68f8      	ldr	r0, [r7, #12]
 8010d4a:	f000 fc05 	bl	8011558 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010d54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	2201      	movs	r2, #1
 8010d62:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	2200      	movs	r2, #0
 8010d6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010d6e:	2303      	movs	r3, #3
 8010d70:	e0b3      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d78:	b29b      	uxth	r3, r3
 8010d7a:	2b00      	cmp	r3, #0
 8010d7c:	d19b      	bne.n	8010cb6 <HAL_SPI_Transmit+0x1ae>
 8010d7e:	e086      	b.n	8010e8e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	695b      	ldr	r3, [r3, #20]
 8010d86:	f003 0302 	and.w	r3, r3, #2
 8010d8a:	2b02      	cmp	r3, #2
 8010d8c:	d154      	bne.n	8010e38 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d94:	b29b      	uxth	r3, r3
 8010d96:	2b03      	cmp	r3, #3
 8010d98:	d918      	bls.n	8010dcc <HAL_SPI_Transmit+0x2c4>
 8010d9a:	68fb      	ldr	r3, [r7, #12]
 8010d9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d9e:	2b40      	cmp	r3, #64	@ 0x40
 8010da0:	d914      	bls.n	8010dcc <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010da6:	68fb      	ldr	r3, [r7, #12]
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	6812      	ldr	r2, [r2, #0]
 8010dac:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010db2:	1d1a      	adds	r2, r3, #4
 8010db4:	68fb      	ldr	r3, [r7, #12]
 8010db6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8010db8:	68fb      	ldr	r3, [r7, #12]
 8010dba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010dbe:	b29b      	uxth	r3, r3
 8010dc0:	3b04      	subs	r3, #4
 8010dc2:	b29a      	uxth	r2, r3
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010dca:	e059      	b.n	8010e80 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010dd2:	b29b      	uxth	r3, r3
 8010dd4:	2b01      	cmp	r3, #1
 8010dd6:	d917      	bls.n	8010e08 <HAL_SPI_Transmit+0x300>
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ddc:	2b00      	cmp	r3, #0
 8010dde:	d013      	beq.n	8010e08 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010de0:	68fb      	ldr	r3, [r7, #12]
 8010de2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010de4:	881a      	ldrh	r2, [r3, #0]
 8010de6:	697b      	ldr	r3, [r7, #20]
 8010de8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010dee:	1c9a      	adds	r2, r3, #2
 8010df0:	68fb      	ldr	r3, [r7, #12]
 8010df2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010df4:	68fb      	ldr	r3, [r7, #12]
 8010df6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010dfa:	b29b      	uxth	r3, r3
 8010dfc:	3b02      	subs	r3, #2
 8010dfe:	b29a      	uxth	r2, r3
 8010e00:	68fb      	ldr	r3, [r7, #12]
 8010e02:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010e06:	e03b      	b.n	8010e80 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010e0c:	68fb      	ldr	r3, [r7, #12]
 8010e0e:	681b      	ldr	r3, [r3, #0]
 8010e10:	3320      	adds	r3, #32
 8010e12:	7812      	ldrb	r2, [r2, #0]
 8010e14:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8010e16:	68fb      	ldr	r3, [r7, #12]
 8010e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010e1a:	1c5a      	adds	r2, r3, #1
 8010e1c:	68fb      	ldr	r3, [r7, #12]
 8010e1e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010e26:	b29b      	uxth	r3, r3
 8010e28:	3b01      	subs	r3, #1
 8010e2a:	b29a      	uxth	r2, r3
 8010e2c:	68fb      	ldr	r3, [r7, #12]
 8010e2e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010e32:	e025      	b.n	8010e80 <HAL_SPI_Transmit+0x378>
 8010e34:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010e38:	f7f6 fb2e 	bl	8007498 <HAL_GetTick>
 8010e3c:	4602      	mov	r2, r0
 8010e3e:	693b      	ldr	r3, [r7, #16]
 8010e40:	1ad3      	subs	r3, r2, r3
 8010e42:	683a      	ldr	r2, [r7, #0]
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d803      	bhi.n	8010e50 <HAL_SPI_Transmit+0x348>
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010e4e:	d102      	bne.n	8010e56 <HAL_SPI_Transmit+0x34e>
 8010e50:	683b      	ldr	r3, [r7, #0]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d114      	bne.n	8010e80 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010e56:	68f8      	ldr	r0, [r7, #12]
 8010e58:	f000 fb7e 	bl	8011558 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010e5c:	68fb      	ldr	r3, [r7, #12]
 8010e5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010e62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010e6c:	68fb      	ldr	r3, [r7, #12]
 8010e6e:	2201      	movs	r2, #1
 8010e70:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	2200      	movs	r2, #0
 8010e78:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010e7c:	2303      	movs	r3, #3
 8010e7e:	e02c      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010e86:	b29b      	uxth	r3, r3
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	f47f af79 	bne.w	8010d80 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010e8e:	693b      	ldr	r3, [r7, #16]
 8010e90:	9300      	str	r3, [sp, #0]
 8010e92:	683b      	ldr	r3, [r7, #0]
 8010e94:	2200      	movs	r2, #0
 8010e96:	2108      	movs	r1, #8
 8010e98:	68f8      	ldr	r0, [r7, #12]
 8010e9a:	f000 fbfd 	bl	8011698 <SPI_WaitOnFlagUntilTimeout>
 8010e9e:	4603      	mov	r3, r0
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d007      	beq.n	8010eb4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010eaa:	f043 0220 	orr.w	r2, r3, #32
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010eb4:	68f8      	ldr	r0, [r7, #12]
 8010eb6:	f000 fb4f 	bl	8011558 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8010eba:	68fb      	ldr	r3, [r7, #12]
 8010ebc:	2201      	movs	r2, #1
 8010ebe:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010ec2:	68fb      	ldr	r3, [r7, #12]
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010ed0:	2b00      	cmp	r3, #0
 8010ed2:	d001      	beq.n	8010ed8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010ed4:	2301      	movs	r3, #1
 8010ed6:	e000      	b.n	8010eda <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010ed8:	2300      	movs	r3, #0
  }
}
 8010eda:	4618      	mov	r0, r3
 8010edc:	3718      	adds	r7, #24
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}
 8010ee2:	bf00      	nop

08010ee4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8010ee4:	b580      	push	{r7, lr}
 8010ee6:	b08e      	sub	sp, #56	@ 0x38
 8010ee8:	af02      	add	r7, sp, #8
 8010eea:	60f8      	str	r0, [r7, #12]
 8010eec:	60b9      	str	r1, [r7, #8]
 8010eee:	607a      	str	r2, [r7, #4]
 8010ef0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	3320      	adds	r3, #32
 8010ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	3330      	adds	r3, #48	@ 0x30
 8010f00:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f06:	095b      	lsrs	r3, r3, #5
 8010f08:	b29b      	uxth	r3, r3
 8010f0a:	3301      	adds	r3, #1
 8010f0c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010f0e:	f7f6 fac3 	bl	8007498 <HAL_GetTick>
 8010f12:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8010f14:	887b      	ldrh	r3, [r7, #2]
 8010f16:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8010f18:	887b      	ldrh	r3, [r7, #2]
 8010f1a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010f22:	b2db      	uxtb	r3, r3
 8010f24:	2b01      	cmp	r3, #1
 8010f26:	d001      	beq.n	8010f2c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8010f28:	2302      	movs	r3, #2
 8010f2a:	e310      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8010f2c:	68bb      	ldr	r3, [r7, #8]
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d005      	beq.n	8010f3e <HAL_SPI_TransmitReceive+0x5a>
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	2b00      	cmp	r3, #0
 8010f36:	d002      	beq.n	8010f3e <HAL_SPI_TransmitReceive+0x5a>
 8010f38:	887b      	ldrh	r3, [r7, #2]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d101      	bne.n	8010f42 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8010f3e:	2301      	movs	r3, #1
 8010f40:	e305      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010f42:	68fb      	ldr	r3, [r7, #12]
 8010f44:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010f48:	2b01      	cmp	r3, #1
 8010f4a:	d101      	bne.n	8010f50 <HAL_SPI_TransmitReceive+0x6c>
 8010f4c:	2302      	movs	r3, #2
 8010f4e:	e2fe      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
 8010f50:	68fb      	ldr	r3, [r7, #12]
 8010f52:	2201      	movs	r2, #1
 8010f54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	2205      	movs	r2, #5
 8010f5c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	2200      	movs	r2, #0
 8010f64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	687a      	ldr	r2, [r7, #4]
 8010f6c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8010f6e:	68fb      	ldr	r3, [r7, #12]
 8010f70:	887a      	ldrh	r2, [r7, #2]
 8010f72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	887a      	ldrh	r2, [r7, #2]
 8010f7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	68ba      	ldr	r2, [r7, #8]
 8010f82:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	887a      	ldrh	r2, [r7, #2]
 8010f88:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	887a      	ldrh	r2, [r7, #2]
 8010f90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8010f94:	68fb      	ldr	r3, [r7, #12]
 8010f96:	2200      	movs	r2, #0
 8010f98:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	2200      	movs	r2, #0
 8010f9e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	68da      	ldr	r2, [r3, #12]
 8010fa6:	68fb      	ldr	r3, [r7, #12]
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8010fae:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	4a70      	ldr	r2, [pc, #448]	@ (8011178 <HAL_SPI_TransmitReceive+0x294>)
 8010fb6:	4293      	cmp	r3, r2
 8010fb8:	d009      	beq.n	8010fce <HAL_SPI_TransmitReceive+0xea>
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	681b      	ldr	r3, [r3, #0]
 8010fbe:	4a6f      	ldr	r2, [pc, #444]	@ (801117c <HAL_SPI_TransmitReceive+0x298>)
 8010fc0:	4293      	cmp	r3, r2
 8010fc2:	d004      	beq.n	8010fce <HAL_SPI_TransmitReceive+0xea>
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	4a6d      	ldr	r2, [pc, #436]	@ (8011180 <HAL_SPI_TransmitReceive+0x29c>)
 8010fca:	4293      	cmp	r3, r2
 8010fcc:	d102      	bne.n	8010fd4 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8010fce:	2310      	movs	r3, #16
 8010fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010fd2:	e001      	b.n	8010fd8 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8010fd4:	2308      	movs	r3, #8
 8010fd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010fd8:	68fb      	ldr	r3, [r7, #12]
 8010fda:	681b      	ldr	r3, [r3, #0]
 8010fdc:	685a      	ldr	r2, [r3, #4]
 8010fde:	4b69      	ldr	r3, [pc, #420]	@ (8011184 <HAL_SPI_TransmitReceive+0x2a0>)
 8010fe0:	4013      	ands	r3, r2
 8010fe2:	8879      	ldrh	r1, [r7, #2]
 8010fe4:	68fa      	ldr	r2, [r7, #12]
 8010fe6:	6812      	ldr	r2, [r2, #0]
 8010fe8:	430b      	orrs	r3, r1
 8010fea:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	681a      	ldr	r2, [r3, #0]
 8010ff2:	68fb      	ldr	r3, [r7, #12]
 8010ff4:	681b      	ldr	r3, [r3, #0]
 8010ff6:	f042 0201 	orr.w	r2, r2, #1
 8010ffa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	685b      	ldr	r3, [r3, #4]
 8011000:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8011004:	d107      	bne.n	8011016 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	681b      	ldr	r3, [r3, #0]
 801100a:	681a      	ldr	r2, [r3, #0]
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	681b      	ldr	r3, [r3, #0]
 8011010:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011014:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8011016:	68fb      	ldr	r3, [r7, #12]
 8011018:	68db      	ldr	r3, [r3, #12]
 801101a:	2b0f      	cmp	r3, #15
 801101c:	f240 80a2 	bls.w	8011164 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8011020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011022:	089b      	lsrs	r3, r3, #2
 8011024:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011026:	e094      	b.n	8011152 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011028:	68fb      	ldr	r3, [r7, #12]
 801102a:	681b      	ldr	r3, [r3, #0]
 801102c:	695b      	ldr	r3, [r3, #20]
 801102e:	f003 0302 	and.w	r3, r3, #2
 8011032:	2b02      	cmp	r3, #2
 8011034:	d120      	bne.n	8011078 <HAL_SPI_TransmitReceive+0x194>
 8011036:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011038:	2b00      	cmp	r3, #0
 801103a:	d01d      	beq.n	8011078 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801103c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801103e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8011040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011042:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011044:	429a      	cmp	r2, r3
 8011046:	d217      	bcs.n	8011078 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801104c:	68fb      	ldr	r3, [r7, #12]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	6812      	ldr	r2, [r2, #0]
 8011052:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011058:	1d1a      	adds	r2, r3, #4
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011064:	b29b      	uxth	r3, r3
 8011066:	3b01      	subs	r3, #1
 8011068:	b29a      	uxth	r2, r3
 801106a:	68fb      	ldr	r3, [r7, #12]
 801106c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011070:	68fb      	ldr	r3, [r7, #12]
 8011072:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011076:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	695b      	ldr	r3, [r3, #20]
 801107e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8011080:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011082:	2b00      	cmp	r3, #0
 8011084:	d065      	beq.n	8011152 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8011086:	68fb      	ldr	r3, [r7, #12]
 8011088:	681b      	ldr	r3, [r3, #0]
 801108a:	695b      	ldr	r3, [r3, #20]
 801108c:	f003 0301 	and.w	r3, r3, #1
 8011090:	2b01      	cmp	r3, #1
 8011092:	d118      	bne.n	80110c6 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	681a      	ldr	r2, [r3, #0]
 8011098:	68fb      	ldr	r3, [r7, #12]
 801109a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801109c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 801109e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110a4:	1d1a      	adds	r2, r3, #4
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80110aa:	68fb      	ldr	r3, [r7, #12]
 80110ac:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80110b0:	b29b      	uxth	r3, r3
 80110b2:	3b01      	subs	r3, #1
 80110b4:	b29a      	uxth	r2, r3
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80110bc:	68fb      	ldr	r3, [r7, #12]
 80110be:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80110c2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80110c4:	e045      	b.n	8011152 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80110c6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80110c8:	8bfb      	ldrh	r3, [r7, #30]
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d21d      	bcs.n	801110a <HAL_SPI_TransmitReceive+0x226>
 80110ce:	697b      	ldr	r3, [r7, #20]
 80110d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d018      	beq.n	801110a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	681a      	ldr	r2, [r3, #0]
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80110e2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110e8:	1d1a      	adds	r2, r3, #4
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80110f4:	b29b      	uxth	r3, r3
 80110f6:	3b01      	subs	r3, #1
 80110f8:	b29a      	uxth	r2, r3
 80110fa:	68fb      	ldr	r3, [r7, #12]
 80110fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011106:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011108:	e023      	b.n	8011152 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801110a:	f7f6 f9c5 	bl	8007498 <HAL_GetTick>
 801110e:	4602      	mov	r2, r0
 8011110:	69bb      	ldr	r3, [r7, #24]
 8011112:	1ad3      	subs	r3, r2, r3
 8011114:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011116:	429a      	cmp	r2, r3
 8011118:	d803      	bhi.n	8011122 <HAL_SPI_TransmitReceive+0x23e>
 801111a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801111c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011120:	d102      	bne.n	8011128 <HAL_SPI_TransmitReceive+0x244>
 8011122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011124:	2b00      	cmp	r3, #0
 8011126:	d114      	bne.n	8011152 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011128:	68f8      	ldr	r0, [r7, #12]
 801112a:	f000 fa15 	bl	8011558 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011134:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 801113e:	68fb      	ldr	r3, [r7, #12]
 8011140:	2201      	movs	r2, #1
 8011142:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	2200      	movs	r2, #0
 801114a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801114e:	2303      	movs	r3, #3
 8011150:	e1fd      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011152:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011154:	2b00      	cmp	r3, #0
 8011156:	f47f af67 	bne.w	8011028 <HAL_SPI_TransmitReceive+0x144>
 801115a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801115c:	2b00      	cmp	r3, #0
 801115e:	f47f af63 	bne.w	8011028 <HAL_SPI_TransmitReceive+0x144>
 8011162:	e1ce      	b.n	8011502 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011164:	68fb      	ldr	r3, [r7, #12]
 8011166:	68db      	ldr	r3, [r3, #12]
 8011168:	2b07      	cmp	r3, #7
 801116a:	f240 81c2 	bls.w	80114f2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 801116e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011170:	085b      	lsrs	r3, r3, #1
 8011172:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011174:	e0c9      	b.n	801130a <HAL_SPI_TransmitReceive+0x426>
 8011176:	bf00      	nop
 8011178:	40013000 	.word	0x40013000
 801117c:	40003800 	.word	0x40003800
 8011180:	40003c00 	.word	0x40003c00
 8011184:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	695b      	ldr	r3, [r3, #20]
 801118e:	f003 0302 	and.w	r3, r3, #2
 8011192:	2b02      	cmp	r3, #2
 8011194:	d11f      	bne.n	80111d6 <HAL_SPI_TransmitReceive+0x2f2>
 8011196:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011198:	2b00      	cmp	r3, #0
 801119a:	d01c      	beq.n	80111d6 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801119c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801119e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80111a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111a2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80111a4:	429a      	cmp	r2, r3
 80111a6:	d216      	bcs.n	80111d6 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80111ac:	881a      	ldrh	r2, [r3, #0]
 80111ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111b0:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80111b6:	1c9a      	adds	r2, r3, #2
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80111c2:	b29b      	uxth	r3, r3
 80111c4:	3b01      	subs	r3, #1
 80111c6:	b29a      	uxth	r2, r3
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80111ce:	68fb      	ldr	r3, [r7, #12]
 80111d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80111d4:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80111d6:	68fb      	ldr	r3, [r7, #12]
 80111d8:	681b      	ldr	r3, [r3, #0]
 80111da:	695b      	ldr	r3, [r3, #20]
 80111dc:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 80111de:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80111e0:	2b00      	cmp	r3, #0
 80111e2:	f000 8092 	beq.w	801130a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	695b      	ldr	r3, [r3, #20]
 80111ec:	f003 0301 	and.w	r3, r3, #1
 80111f0:	2b01      	cmp	r3, #1
 80111f2:	d118      	bne.n	8011226 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80111f4:	68fb      	ldr	r3, [r7, #12]
 80111f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80111f8:	6a3a      	ldr	r2, [r7, #32]
 80111fa:	8812      	ldrh	r2, [r2, #0]
 80111fc:	b292      	uxth	r2, r2
 80111fe:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011204:	1c9a      	adds	r2, r3, #2
 8011206:	68fb      	ldr	r3, [r7, #12]
 8011208:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011210:	b29b      	uxth	r3, r3
 8011212:	3b01      	subs	r3, #1
 8011214:	b29a      	uxth	r2, r3
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801121c:	68fb      	ldr	r3, [r7, #12]
 801121e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011222:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011224:	e071      	b.n	801130a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8011226:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011228:	8bfb      	ldrh	r3, [r7, #30]
 801122a:	429a      	cmp	r2, r3
 801122c:	d228      	bcs.n	8011280 <HAL_SPI_TransmitReceive+0x39c>
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011234:	2b00      	cmp	r3, #0
 8011236:	d023      	beq.n	8011280 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801123c:	6a3a      	ldr	r2, [r7, #32]
 801123e:	8812      	ldrh	r2, [r2, #0]
 8011240:	b292      	uxth	r2, r2
 8011242:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011244:	68fb      	ldr	r3, [r7, #12]
 8011246:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011248:	1c9a      	adds	r2, r3, #2
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011252:	6a3a      	ldr	r2, [r7, #32]
 8011254:	8812      	ldrh	r2, [r2, #0]
 8011256:	b292      	uxth	r2, r2
 8011258:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801125a:	68fb      	ldr	r3, [r7, #12]
 801125c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801125e:	1c9a      	adds	r2, r3, #2
 8011260:	68fb      	ldr	r3, [r7, #12]
 8011262:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801126a:	b29b      	uxth	r3, r3
 801126c:	3b02      	subs	r3, #2
 801126e:	b29a      	uxth	r2, r3
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011276:	68fb      	ldr	r3, [r7, #12]
 8011278:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801127c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801127e:	e044      	b.n	801130a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8011280:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011282:	2b01      	cmp	r3, #1
 8011284:	d11d      	bne.n	80112c2 <HAL_SPI_TransmitReceive+0x3de>
 8011286:	697b      	ldr	r3, [r7, #20]
 8011288:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801128c:	2b00      	cmp	r3, #0
 801128e:	d018      	beq.n	80112c2 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011294:	6a3a      	ldr	r2, [r7, #32]
 8011296:	8812      	ldrh	r2, [r2, #0]
 8011298:	b292      	uxth	r2, r2
 801129a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801129c:	68fb      	ldr	r3, [r7, #12]
 801129e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112a0:	1c9a      	adds	r2, r3, #2
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80112a6:	68fb      	ldr	r3, [r7, #12]
 80112a8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80112ac:	b29b      	uxth	r3, r3
 80112ae:	3b01      	subs	r3, #1
 80112b0:	b29a      	uxth	r2, r3
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80112b8:	68fb      	ldr	r3, [r7, #12]
 80112ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80112be:	853b      	strh	r3, [r7, #40]	@ 0x28
 80112c0:	e023      	b.n	801130a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80112c2:	f7f6 f8e9 	bl	8007498 <HAL_GetTick>
 80112c6:	4602      	mov	r2, r0
 80112c8:	69bb      	ldr	r3, [r7, #24]
 80112ca:	1ad3      	subs	r3, r2, r3
 80112cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80112ce:	429a      	cmp	r2, r3
 80112d0:	d803      	bhi.n	80112da <HAL_SPI_TransmitReceive+0x3f6>
 80112d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80112d8:	d102      	bne.n	80112e0 <HAL_SPI_TransmitReceive+0x3fc>
 80112da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d114      	bne.n	801130a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80112e0:	68f8      	ldr	r0, [r7, #12]
 80112e2:	f000 f939 	bl	8011558 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80112ec:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80112f0:	68fb      	ldr	r3, [r7, #12]
 80112f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	2201      	movs	r2, #1
 80112fa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80112fe:	68fb      	ldr	r3, [r7, #12]
 8011300:	2200      	movs	r2, #0
 8011302:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 8011306:	2303      	movs	r3, #3
 8011308:	e121      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 801130a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801130c:	2b00      	cmp	r3, #0
 801130e:	f47f af3b 	bne.w	8011188 <HAL_SPI_TransmitReceive+0x2a4>
 8011312:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011314:	2b00      	cmp	r3, #0
 8011316:	f47f af37 	bne.w	8011188 <HAL_SPI_TransmitReceive+0x2a4>
 801131a:	e0f2      	b.n	8011502 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	695b      	ldr	r3, [r3, #20]
 8011322:	f003 0302 	and.w	r3, r3, #2
 8011326:	2b02      	cmp	r3, #2
 8011328:	d121      	bne.n	801136e <HAL_SPI_TransmitReceive+0x48a>
 801132a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801132c:	2b00      	cmp	r3, #0
 801132e:	d01e      	beq.n	801136e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8011330:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011332:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8011334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011336:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011338:	429a      	cmp	r2, r3
 801133a:	d218      	bcs.n	801136e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801133c:	68fb      	ldr	r3, [r7, #12]
 801133e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	3320      	adds	r3, #32
 8011346:	7812      	ldrb	r2, [r2, #0]
 8011348:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801134e:	1c5a      	adds	r2, r3, #1
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801135a:	b29b      	uxth	r3, r3
 801135c:	3b01      	subs	r3, #1
 801135e:	b29a      	uxth	r2, r3
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801136c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	695b      	ldr	r3, [r3, #20]
 8011374:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8011376:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011378:	2b00      	cmp	r3, #0
 801137a:	f000 80ba 	beq.w	80114f2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801137e:	68fb      	ldr	r3, [r7, #12]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	695b      	ldr	r3, [r3, #20]
 8011384:	f003 0301 	and.w	r3, r3, #1
 8011388:	2b01      	cmp	r3, #1
 801138a:	d11b      	bne.n	80113c4 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011398:	7812      	ldrb	r2, [r2, #0]
 801139a:	b2d2      	uxtb	r2, r2
 801139c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113a2:	1c5a      	adds	r2, r3, #1
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113ae:	b29b      	uxth	r3, r3
 80113b0:	3b01      	subs	r3, #1
 80113b2:	b29a      	uxth	r2, r3
 80113b4:	68fb      	ldr	r3, [r7, #12]
 80113b6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80113ba:	68fb      	ldr	r3, [r7, #12]
 80113bc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80113c0:	853b      	strh	r3, [r7, #40]	@ 0x28
 80113c2:	e096      	b.n	80114f2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80113c4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80113c6:	8bfb      	ldrh	r3, [r7, #30]
 80113c8:	429a      	cmp	r2, r3
 80113ca:	d24a      	bcs.n	8011462 <HAL_SPI_TransmitReceive+0x57e>
 80113cc:	697b      	ldr	r3, [r7, #20]
 80113ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	d045      	beq.n	8011462 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113e2:	7812      	ldrb	r2, [r2, #0]
 80113e4:	b2d2      	uxtb	r2, r2
 80113e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113ec:	1c5a      	adds	r2, r3, #1
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	681b      	ldr	r3, [r3, #0]
 80113f6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80113fe:	7812      	ldrb	r2, [r2, #0]
 8011400:	b2d2      	uxtb	r2, r2
 8011402:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011408:	1c5a      	adds	r2, r3, #1
 801140a:	68fb      	ldr	r3, [r7, #12]
 801140c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	681b      	ldr	r3, [r3, #0]
 8011412:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011416:	68fb      	ldr	r3, [r7, #12]
 8011418:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801141a:	7812      	ldrb	r2, [r2, #0]
 801141c:	b2d2      	uxtb	r2, r2
 801141e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011424:	1c5a      	adds	r2, r3, #1
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011436:	7812      	ldrb	r2, [r2, #0]
 8011438:	b2d2      	uxtb	r2, r2
 801143a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011440:	1c5a      	adds	r2, r3, #1
 8011442:	68fb      	ldr	r3, [r7, #12]
 8011444:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801144c:	b29b      	uxth	r3, r3
 801144e:	3b04      	subs	r3, #4
 8011450:	b29a      	uxth	r2, r3
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011458:	68fb      	ldr	r3, [r7, #12]
 801145a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801145e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011460:	e047      	b.n	80114f2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8011462:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011464:	2b03      	cmp	r3, #3
 8011466:	d820      	bhi.n	80114aa <HAL_SPI_TransmitReceive+0x5c6>
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 801146e:	2b00      	cmp	r3, #0
 8011470:	d01b      	beq.n	80114aa <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	681b      	ldr	r3, [r3, #0]
 8011476:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801147e:	7812      	ldrb	r2, [r2, #0]
 8011480:	b2d2      	uxtb	r2, r2
 8011482:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011488:	1c5a      	adds	r2, r3, #1
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801148e:	68fb      	ldr	r3, [r7, #12]
 8011490:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011494:	b29b      	uxth	r3, r3
 8011496:	3b01      	subs	r3, #1
 8011498:	b29a      	uxth	r2, r3
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80114a6:	853b      	strh	r3, [r7, #40]	@ 0x28
 80114a8:	e023      	b.n	80114f2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80114aa:	f7f5 fff5 	bl	8007498 <HAL_GetTick>
 80114ae:	4602      	mov	r2, r0
 80114b0:	69bb      	ldr	r3, [r7, #24]
 80114b2:	1ad3      	subs	r3, r2, r3
 80114b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80114b6:	429a      	cmp	r2, r3
 80114b8:	d803      	bhi.n	80114c2 <HAL_SPI_TransmitReceive+0x5de>
 80114ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80114c0:	d102      	bne.n	80114c8 <HAL_SPI_TransmitReceive+0x5e4>
 80114c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114c4:	2b00      	cmp	r3, #0
 80114c6:	d114      	bne.n	80114f2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80114c8:	68f8      	ldr	r0, [r7, #12]
 80114ca:	f000 f845 	bl	8011558 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80114d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80114de:	68fb      	ldr	r3, [r7, #12]
 80114e0:	2201      	movs	r2, #1
 80114e2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	2200      	movs	r2, #0
 80114ea:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80114ee:	2303      	movs	r3, #3
 80114f0:	e02d      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80114f2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	f47f af11 	bne.w	801131c <HAL_SPI_TransmitReceive+0x438>
 80114fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	f47f af0d 	bne.w	801131c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8011502:	69bb      	ldr	r3, [r7, #24]
 8011504:	9300      	str	r3, [sp, #0]
 8011506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011508:	2200      	movs	r2, #0
 801150a:	2108      	movs	r1, #8
 801150c:	68f8      	ldr	r0, [r7, #12]
 801150e:	f000 f8c3 	bl	8011698 <SPI_WaitOnFlagUntilTimeout>
 8011512:	4603      	mov	r3, r0
 8011514:	2b00      	cmp	r3, #0
 8011516:	d007      	beq.n	8011528 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801151e:	f043 0220 	orr.w	r2, r3, #32
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8011528:	68f8      	ldr	r0, [r7, #12]
 801152a:	f000 f815 	bl	8011558 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	2201      	movs	r2, #1
 8011532:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	2200      	movs	r2, #0
 801153a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011544:	2b00      	cmp	r3, #0
 8011546:	d001      	beq.n	801154c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8011548:	2301      	movs	r3, #1
 801154a:	e000      	b.n	801154e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 801154c:	2300      	movs	r3, #0
  }
}
 801154e:	4618      	mov	r0, r3
 8011550:	3730      	adds	r7, #48	@ 0x30
 8011552:	46bd      	mov	sp, r7
 8011554:	bd80      	pop	{r7, pc}
 8011556:	bf00      	nop

08011558 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011558:	b480      	push	{r7}
 801155a:	b085      	sub	sp, #20
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	695b      	ldr	r3, [r3, #20]
 8011566:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	699a      	ldr	r2, [r3, #24]
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	f042 0208 	orr.w	r2, r2, #8
 8011576:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	699a      	ldr	r2, [r3, #24]
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	f042 0210 	orr.w	r2, r2, #16
 8011586:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011588:	687b      	ldr	r3, [r7, #4]
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	681a      	ldr	r2, [r3, #0]
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	f022 0201 	bic.w	r2, r2, #1
 8011596:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	6919      	ldr	r1, [r3, #16]
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	681a      	ldr	r2, [r3, #0]
 80115a2:	4b3c      	ldr	r3, [pc, #240]	@ (8011694 <SPI_CloseTransfer+0x13c>)
 80115a4:	400b      	ands	r3, r1
 80115a6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	689a      	ldr	r2, [r3, #8]
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80115b6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80115be:	b2db      	uxtb	r3, r3
 80115c0:	2b04      	cmp	r3, #4
 80115c2:	d014      	beq.n	80115ee <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	f003 0320 	and.w	r3, r3, #32
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d00f      	beq.n	80115ee <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80115d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	699a      	ldr	r2, [r3, #24]
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	f042 0220 	orr.w	r2, r2, #32
 80115ec:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80115f4:	b2db      	uxtb	r3, r3
 80115f6:	2b03      	cmp	r3, #3
 80115f8:	d014      	beq.n	8011624 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011600:	2b00      	cmp	r3, #0
 8011602:	d00f      	beq.n	8011624 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801160a:	f043 0204 	orr.w	r2, r3, #4
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	699a      	ldr	r2, [r3, #24]
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011622:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8011624:	68fb      	ldr	r3, [r7, #12]
 8011626:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 801162a:	2b00      	cmp	r3, #0
 801162c:	d00f      	beq.n	801164e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011634:	f043 0201 	orr.w	r2, r3, #1
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	681b      	ldr	r3, [r3, #0]
 8011642:	699a      	ldr	r2, [r3, #24]
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801164c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011654:	2b00      	cmp	r3, #0
 8011656:	d00f      	beq.n	8011678 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801165e:	f043 0208 	orr.w	r2, r3, #8
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011668:	687b      	ldr	r3, [r7, #4]
 801166a:	681b      	ldr	r3, [r3, #0]
 801166c:	699a      	ldr	r2, [r3, #24]
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011676:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	2200      	movs	r2, #0
 801167c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	2200      	movs	r2, #0
 8011684:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8011688:	bf00      	nop
 801168a:	3714      	adds	r7, #20
 801168c:	46bd      	mov	sp, r7
 801168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011692:	4770      	bx	lr
 8011694:	fffffc90 	.word	0xfffffc90

08011698 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011698:	b580      	push	{r7, lr}
 801169a:	b084      	sub	sp, #16
 801169c:	af00      	add	r7, sp, #0
 801169e:	60f8      	str	r0, [r7, #12]
 80116a0:	60b9      	str	r1, [r7, #8]
 80116a2:	603b      	str	r3, [r7, #0]
 80116a4:	4613      	mov	r3, r2
 80116a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80116a8:	e010      	b.n	80116cc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80116aa:	f7f5 fef5 	bl	8007498 <HAL_GetTick>
 80116ae:	4602      	mov	r2, r0
 80116b0:	69bb      	ldr	r3, [r7, #24]
 80116b2:	1ad3      	subs	r3, r2, r3
 80116b4:	683a      	ldr	r2, [r7, #0]
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d803      	bhi.n	80116c2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80116ba:	683b      	ldr	r3, [r7, #0]
 80116bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116c0:	d102      	bne.n	80116c8 <SPI_WaitOnFlagUntilTimeout+0x30>
 80116c2:	683b      	ldr	r3, [r7, #0]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d101      	bne.n	80116cc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80116c8:	2303      	movs	r3, #3
 80116ca:	e00f      	b.n	80116ec <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	695a      	ldr	r2, [r3, #20]
 80116d2:	68bb      	ldr	r3, [r7, #8]
 80116d4:	4013      	ands	r3, r2
 80116d6:	68ba      	ldr	r2, [r7, #8]
 80116d8:	429a      	cmp	r2, r3
 80116da:	bf0c      	ite	eq
 80116dc:	2301      	moveq	r3, #1
 80116de:	2300      	movne	r3, #0
 80116e0:	b2db      	uxtb	r3, r3
 80116e2:	461a      	mov	r2, r3
 80116e4:	79fb      	ldrb	r3, [r7, #7]
 80116e6:	429a      	cmp	r2, r3
 80116e8:	d0df      	beq.n	80116aa <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80116ea:	2300      	movs	r3, #0
}
 80116ec:	4618      	mov	r0, r3
 80116ee:	3710      	adds	r7, #16
 80116f0:	46bd      	mov	sp, r7
 80116f2:	bd80      	pop	{r7, pc}

080116f4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80116f4:	b480      	push	{r7}
 80116f6:	b085      	sub	sp, #20
 80116f8:	af00      	add	r7, sp, #0
 80116fa:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011700:	095b      	lsrs	r3, r3, #5
 8011702:	3301      	adds	r3, #1
 8011704:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8011706:	687b      	ldr	r3, [r7, #4]
 8011708:	68db      	ldr	r3, [r3, #12]
 801170a:	3301      	adds	r3, #1
 801170c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 801170e:	68bb      	ldr	r3, [r7, #8]
 8011710:	3307      	adds	r3, #7
 8011712:	08db      	lsrs	r3, r3, #3
 8011714:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8011716:	68bb      	ldr	r3, [r7, #8]
 8011718:	68fa      	ldr	r2, [r7, #12]
 801171a:	fb02 f303 	mul.w	r3, r2, r3
}
 801171e:	4618      	mov	r0, r3
 8011720:	3714      	adds	r7, #20
 8011722:	46bd      	mov	sp, r7
 8011724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011728:	4770      	bx	lr

0801172a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801172a:	b580      	push	{r7, lr}
 801172c:	b082      	sub	sp, #8
 801172e:	af00      	add	r7, sp, #0
 8011730:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	2b00      	cmp	r3, #0
 8011736:	d101      	bne.n	801173c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8011738:	2301      	movs	r3, #1
 801173a:	e049      	b.n	80117d0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011742:	b2db      	uxtb	r3, r3
 8011744:	2b00      	cmp	r3, #0
 8011746:	d106      	bne.n	8011756 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	2200      	movs	r2, #0
 801174c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011750:	6878      	ldr	r0, [r7, #4]
 8011752:	f7f1 f8a1 	bl	8002898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	2202      	movs	r2, #2
 801175a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681a      	ldr	r2, [r3, #0]
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	3304      	adds	r3, #4
 8011766:	4619      	mov	r1, r3
 8011768:	4610      	mov	r0, r2
 801176a:	f001 f9a3 	bl	8012ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	2201      	movs	r2, #1
 8011772:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	2201      	movs	r2, #1
 801177a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	2201      	movs	r2, #1
 8011782:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	2201      	movs	r2, #1
 801178a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801178e:	687b      	ldr	r3, [r7, #4]
 8011790:	2201      	movs	r2, #1
 8011792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	2201      	movs	r2, #1
 801179a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801179e:	687b      	ldr	r3, [r7, #4]
 80117a0:	2201      	movs	r2, #1
 80117a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	2201      	movs	r2, #1
 80117aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	2201      	movs	r2, #1
 80117b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	2201      	movs	r2, #1
 80117ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	2201      	movs	r2, #1
 80117c2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80117c6:	687b      	ldr	r3, [r7, #4]
 80117c8:	2201      	movs	r2, #1
 80117ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80117ce:	2300      	movs	r3, #0
}
 80117d0:	4618      	mov	r0, r3
 80117d2:	3708      	adds	r7, #8
 80117d4:	46bd      	mov	sp, r7
 80117d6:	bd80      	pop	{r7, pc}

080117d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80117d8:	b480      	push	{r7}
 80117da:	b085      	sub	sp, #20
 80117dc:	af00      	add	r7, sp, #0
 80117de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80117e6:	b2db      	uxtb	r3, r3
 80117e8:	2b01      	cmp	r3, #1
 80117ea:	d001      	beq.n	80117f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80117ec:	2301      	movs	r3, #1
 80117ee:	e056      	b.n	801189e <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	2202      	movs	r2, #2
 80117f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	681b      	ldr	r3, [r3, #0]
 80117fc:	4a2b      	ldr	r2, [pc, #172]	@ (80118ac <HAL_TIM_Base_Start+0xd4>)
 80117fe:	4293      	cmp	r3, r2
 8011800:	d02c      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801180a:	d027      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	681b      	ldr	r3, [r3, #0]
 8011810:	4a27      	ldr	r2, [pc, #156]	@ (80118b0 <HAL_TIM_Base_Start+0xd8>)
 8011812:	4293      	cmp	r3, r2
 8011814:	d022      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	681b      	ldr	r3, [r3, #0]
 801181a:	4a26      	ldr	r2, [pc, #152]	@ (80118b4 <HAL_TIM_Base_Start+0xdc>)
 801181c:	4293      	cmp	r3, r2
 801181e:	d01d      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	681b      	ldr	r3, [r3, #0]
 8011824:	4a24      	ldr	r2, [pc, #144]	@ (80118b8 <HAL_TIM_Base_Start+0xe0>)
 8011826:	4293      	cmp	r3, r2
 8011828:	d018      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	4a23      	ldr	r2, [pc, #140]	@ (80118bc <HAL_TIM_Base_Start+0xe4>)
 8011830:	4293      	cmp	r3, r2
 8011832:	d013      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	681b      	ldr	r3, [r3, #0]
 8011838:	4a21      	ldr	r2, [pc, #132]	@ (80118c0 <HAL_TIM_Base_Start+0xe8>)
 801183a:	4293      	cmp	r3, r2
 801183c:	d00e      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	4a20      	ldr	r2, [pc, #128]	@ (80118c4 <HAL_TIM_Base_Start+0xec>)
 8011844:	4293      	cmp	r3, r2
 8011846:	d009      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	4a1e      	ldr	r2, [pc, #120]	@ (80118c8 <HAL_TIM_Base_Start+0xf0>)
 801184e:	4293      	cmp	r3, r2
 8011850:	d004      	beq.n	801185c <HAL_TIM_Base_Start+0x84>
 8011852:	687b      	ldr	r3, [r7, #4]
 8011854:	681b      	ldr	r3, [r3, #0]
 8011856:	4a1d      	ldr	r2, [pc, #116]	@ (80118cc <HAL_TIM_Base_Start+0xf4>)
 8011858:	4293      	cmp	r3, r2
 801185a:	d115      	bne.n	8011888 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	689a      	ldr	r2, [r3, #8]
 8011862:	4b1b      	ldr	r3, [pc, #108]	@ (80118d0 <HAL_TIM_Base_Start+0xf8>)
 8011864:	4013      	ands	r3, r2
 8011866:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	2b06      	cmp	r3, #6
 801186c:	d015      	beq.n	801189a <HAL_TIM_Base_Start+0xc2>
 801186e:	68fb      	ldr	r3, [r7, #12]
 8011870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011874:	d011      	beq.n	801189a <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	681a      	ldr	r2, [r3, #0]
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	681b      	ldr	r3, [r3, #0]
 8011880:	f042 0201 	orr.w	r2, r2, #1
 8011884:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011886:	e008      	b.n	801189a <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	681a      	ldr	r2, [r3, #0]
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	f042 0201 	orr.w	r2, r2, #1
 8011896:	601a      	str	r2, [r3, #0]
 8011898:	e000      	b.n	801189c <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801189a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801189c:	2300      	movs	r3, #0
}
 801189e:	4618      	mov	r0, r3
 80118a0:	3714      	adds	r7, #20
 80118a2:	46bd      	mov	sp, r7
 80118a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a8:	4770      	bx	lr
 80118aa:	bf00      	nop
 80118ac:	40010000 	.word	0x40010000
 80118b0:	40000400 	.word	0x40000400
 80118b4:	40000800 	.word	0x40000800
 80118b8:	40000c00 	.word	0x40000c00
 80118bc:	40010400 	.word	0x40010400
 80118c0:	40001800 	.word	0x40001800
 80118c4:	40014000 	.word	0x40014000
 80118c8:	4000e000 	.word	0x4000e000
 80118cc:	4000e400 	.word	0x4000e400
 80118d0:	00010007 	.word	0x00010007

080118d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80118d4:	b480      	push	{r7}
 80118d6:	b085      	sub	sp, #20
 80118d8:	af00      	add	r7, sp, #0
 80118da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80118e2:	b2db      	uxtb	r3, r3
 80118e4:	2b01      	cmp	r3, #1
 80118e6:	d001      	beq.n	80118ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80118e8:	2301      	movs	r3, #1
 80118ea:	e05e      	b.n	80119aa <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	2202      	movs	r2, #2
 80118f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	68da      	ldr	r2, [r3, #12]
 80118fa:	687b      	ldr	r3, [r7, #4]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	f042 0201 	orr.w	r2, r2, #1
 8011902:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	4a2b      	ldr	r2, [pc, #172]	@ (80119b8 <HAL_TIM_Base_Start_IT+0xe4>)
 801190a:	4293      	cmp	r3, r2
 801190c:	d02c      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	681b      	ldr	r3, [r3, #0]
 8011912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011916:	d027      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 8011918:	687b      	ldr	r3, [r7, #4]
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	4a27      	ldr	r2, [pc, #156]	@ (80119bc <HAL_TIM_Base_Start_IT+0xe8>)
 801191e:	4293      	cmp	r3, r2
 8011920:	d022      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	4a26      	ldr	r2, [pc, #152]	@ (80119c0 <HAL_TIM_Base_Start_IT+0xec>)
 8011928:	4293      	cmp	r3, r2
 801192a:	d01d      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	4a24      	ldr	r2, [pc, #144]	@ (80119c4 <HAL_TIM_Base_Start_IT+0xf0>)
 8011932:	4293      	cmp	r3, r2
 8011934:	d018      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	4a23      	ldr	r2, [pc, #140]	@ (80119c8 <HAL_TIM_Base_Start_IT+0xf4>)
 801193c:	4293      	cmp	r3, r2
 801193e:	d013      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	4a21      	ldr	r2, [pc, #132]	@ (80119cc <HAL_TIM_Base_Start_IT+0xf8>)
 8011946:	4293      	cmp	r3, r2
 8011948:	d00e      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	4a20      	ldr	r2, [pc, #128]	@ (80119d0 <HAL_TIM_Base_Start_IT+0xfc>)
 8011950:	4293      	cmp	r3, r2
 8011952:	d009      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	4a1e      	ldr	r2, [pc, #120]	@ (80119d4 <HAL_TIM_Base_Start_IT+0x100>)
 801195a:	4293      	cmp	r3, r2
 801195c:	d004      	beq.n	8011968 <HAL_TIM_Base_Start_IT+0x94>
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	4a1d      	ldr	r2, [pc, #116]	@ (80119d8 <HAL_TIM_Base_Start_IT+0x104>)
 8011964:	4293      	cmp	r3, r2
 8011966:	d115      	bne.n	8011994 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	689a      	ldr	r2, [r3, #8]
 801196e:	4b1b      	ldr	r3, [pc, #108]	@ (80119dc <HAL_TIM_Base_Start_IT+0x108>)
 8011970:	4013      	ands	r3, r2
 8011972:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	2b06      	cmp	r3, #6
 8011978:	d015      	beq.n	80119a6 <HAL_TIM_Base_Start_IT+0xd2>
 801197a:	68fb      	ldr	r3, [r7, #12]
 801197c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011980:	d011      	beq.n	80119a6 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	681a      	ldr	r2, [r3, #0]
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	f042 0201 	orr.w	r2, r2, #1
 8011990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011992:	e008      	b.n	80119a6 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	681a      	ldr	r2, [r3, #0]
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	f042 0201 	orr.w	r2, r2, #1
 80119a2:	601a      	str	r2, [r3, #0]
 80119a4:	e000      	b.n	80119a8 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80119a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80119a8:	2300      	movs	r3, #0
}
 80119aa:	4618      	mov	r0, r3
 80119ac:	3714      	adds	r7, #20
 80119ae:	46bd      	mov	sp, r7
 80119b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119b4:	4770      	bx	lr
 80119b6:	bf00      	nop
 80119b8:	40010000 	.word	0x40010000
 80119bc:	40000400 	.word	0x40000400
 80119c0:	40000800 	.word	0x40000800
 80119c4:	40000c00 	.word	0x40000c00
 80119c8:	40010400 	.word	0x40010400
 80119cc:	40001800 	.word	0x40001800
 80119d0:	40014000 	.word	0x40014000
 80119d4:	4000e000 	.word	0x4000e000
 80119d8:	4000e400 	.word	0x4000e400
 80119dc:	00010007 	.word	0x00010007

080119e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	b082      	sub	sp, #8
 80119e4:	af00      	add	r7, sp, #0
 80119e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d101      	bne.n	80119f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80119ee:	2301      	movs	r3, #1
 80119f0:	e049      	b.n	8011a86 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80119f8:	b2db      	uxtb	r3, r3
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d106      	bne.n	8011a0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	2200      	movs	r2, #0
 8011a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8011a06:	6878      	ldr	r0, [r7, #4]
 8011a08:	f000 f841 	bl	8011a8e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2202      	movs	r2, #2
 8011a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	681a      	ldr	r2, [r3, #0]
 8011a18:	687b      	ldr	r3, [r7, #4]
 8011a1a:	3304      	adds	r3, #4
 8011a1c:	4619      	mov	r1, r3
 8011a1e:	4610      	mov	r0, r2
 8011a20:	f001 f848 	bl	8012ab4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	2201      	movs	r2, #1
 8011a28:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	2201      	movs	r2, #1
 8011a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	2201      	movs	r2, #1
 8011a38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	2201      	movs	r2, #1
 8011a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	2201      	movs	r2, #1
 8011a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	2201      	movs	r2, #1
 8011a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	2201      	movs	r2, #1
 8011a58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	2201      	movs	r2, #1
 8011a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	2201      	movs	r2, #1
 8011a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011a6c:	687b      	ldr	r3, [r7, #4]
 8011a6e:	2201      	movs	r2, #1
 8011a70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	2201      	movs	r2, #1
 8011a78:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	2201      	movs	r2, #1
 8011a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011a84:	2300      	movs	r3, #0
}
 8011a86:	4618      	mov	r0, r3
 8011a88:	3708      	adds	r7, #8
 8011a8a:	46bd      	mov	sp, r7
 8011a8c:	bd80      	pop	{r7, pc}

08011a8e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8011a8e:	b480      	push	{r7}
 8011a90:	b083      	sub	sp, #12
 8011a92:	af00      	add	r7, sp, #0
 8011a94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011a96:	bf00      	nop
 8011a98:	370c      	adds	r7, #12
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa0:	4770      	bx	lr
	...

08011aa4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011aa4:	b580      	push	{r7, lr}
 8011aa6:	b084      	sub	sp, #16
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
 8011aac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8011aae:	683b      	ldr	r3, [r7, #0]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d109      	bne.n	8011ac8 <HAL_TIM_PWM_Start+0x24>
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011aba:	b2db      	uxtb	r3, r3
 8011abc:	2b01      	cmp	r3, #1
 8011abe:	bf14      	ite	ne
 8011ac0:	2301      	movne	r3, #1
 8011ac2:	2300      	moveq	r3, #0
 8011ac4:	b2db      	uxtb	r3, r3
 8011ac6:	e03c      	b.n	8011b42 <HAL_TIM_PWM_Start+0x9e>
 8011ac8:	683b      	ldr	r3, [r7, #0]
 8011aca:	2b04      	cmp	r3, #4
 8011acc:	d109      	bne.n	8011ae2 <HAL_TIM_PWM_Start+0x3e>
 8011ace:	687b      	ldr	r3, [r7, #4]
 8011ad0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011ad4:	b2db      	uxtb	r3, r3
 8011ad6:	2b01      	cmp	r3, #1
 8011ad8:	bf14      	ite	ne
 8011ada:	2301      	movne	r3, #1
 8011adc:	2300      	moveq	r3, #0
 8011ade:	b2db      	uxtb	r3, r3
 8011ae0:	e02f      	b.n	8011b42 <HAL_TIM_PWM_Start+0x9e>
 8011ae2:	683b      	ldr	r3, [r7, #0]
 8011ae4:	2b08      	cmp	r3, #8
 8011ae6:	d109      	bne.n	8011afc <HAL_TIM_PWM_Start+0x58>
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011aee:	b2db      	uxtb	r3, r3
 8011af0:	2b01      	cmp	r3, #1
 8011af2:	bf14      	ite	ne
 8011af4:	2301      	movne	r3, #1
 8011af6:	2300      	moveq	r3, #0
 8011af8:	b2db      	uxtb	r3, r3
 8011afa:	e022      	b.n	8011b42 <HAL_TIM_PWM_Start+0x9e>
 8011afc:	683b      	ldr	r3, [r7, #0]
 8011afe:	2b0c      	cmp	r3, #12
 8011b00:	d109      	bne.n	8011b16 <HAL_TIM_PWM_Start+0x72>
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011b08:	b2db      	uxtb	r3, r3
 8011b0a:	2b01      	cmp	r3, #1
 8011b0c:	bf14      	ite	ne
 8011b0e:	2301      	movne	r3, #1
 8011b10:	2300      	moveq	r3, #0
 8011b12:	b2db      	uxtb	r3, r3
 8011b14:	e015      	b.n	8011b42 <HAL_TIM_PWM_Start+0x9e>
 8011b16:	683b      	ldr	r3, [r7, #0]
 8011b18:	2b10      	cmp	r3, #16
 8011b1a:	d109      	bne.n	8011b30 <HAL_TIM_PWM_Start+0x8c>
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011b22:	b2db      	uxtb	r3, r3
 8011b24:	2b01      	cmp	r3, #1
 8011b26:	bf14      	ite	ne
 8011b28:	2301      	movne	r3, #1
 8011b2a:	2300      	moveq	r3, #0
 8011b2c:	b2db      	uxtb	r3, r3
 8011b2e:	e008      	b.n	8011b42 <HAL_TIM_PWM_Start+0x9e>
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011b36:	b2db      	uxtb	r3, r3
 8011b38:	2b01      	cmp	r3, #1
 8011b3a:	bf14      	ite	ne
 8011b3c:	2301      	movne	r3, #1
 8011b3e:	2300      	moveq	r3, #0
 8011b40:	b2db      	uxtb	r3, r3
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d001      	beq.n	8011b4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8011b46:	2301      	movs	r3, #1
 8011b48:	e0ab      	b.n	8011ca2 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011b4a:	683b      	ldr	r3, [r7, #0]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d104      	bne.n	8011b5a <HAL_TIM_PWM_Start+0xb6>
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	2202      	movs	r2, #2
 8011b54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011b58:	e023      	b.n	8011ba2 <HAL_TIM_PWM_Start+0xfe>
 8011b5a:	683b      	ldr	r3, [r7, #0]
 8011b5c:	2b04      	cmp	r3, #4
 8011b5e:	d104      	bne.n	8011b6a <HAL_TIM_PWM_Start+0xc6>
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	2202      	movs	r2, #2
 8011b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011b68:	e01b      	b.n	8011ba2 <HAL_TIM_PWM_Start+0xfe>
 8011b6a:	683b      	ldr	r3, [r7, #0]
 8011b6c:	2b08      	cmp	r3, #8
 8011b6e:	d104      	bne.n	8011b7a <HAL_TIM_PWM_Start+0xd6>
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	2202      	movs	r2, #2
 8011b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011b78:	e013      	b.n	8011ba2 <HAL_TIM_PWM_Start+0xfe>
 8011b7a:	683b      	ldr	r3, [r7, #0]
 8011b7c:	2b0c      	cmp	r3, #12
 8011b7e:	d104      	bne.n	8011b8a <HAL_TIM_PWM_Start+0xe6>
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	2202      	movs	r2, #2
 8011b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011b88:	e00b      	b.n	8011ba2 <HAL_TIM_PWM_Start+0xfe>
 8011b8a:	683b      	ldr	r3, [r7, #0]
 8011b8c:	2b10      	cmp	r3, #16
 8011b8e:	d104      	bne.n	8011b9a <HAL_TIM_PWM_Start+0xf6>
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	2202      	movs	r2, #2
 8011b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011b98:	e003      	b.n	8011ba2 <HAL_TIM_PWM_Start+0xfe>
 8011b9a:	687b      	ldr	r3, [r7, #4]
 8011b9c:	2202      	movs	r2, #2
 8011b9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	2201      	movs	r2, #1
 8011ba8:	6839      	ldr	r1, [r7, #0]
 8011baa:	4618      	mov	r0, r3
 8011bac:	f001 fba8 	bl	8013300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	681b      	ldr	r3, [r3, #0]
 8011bb4:	4a3d      	ldr	r2, [pc, #244]	@ (8011cac <HAL_TIM_PWM_Start+0x208>)
 8011bb6:	4293      	cmp	r3, r2
 8011bb8:	d013      	beq.n	8011be2 <HAL_TIM_PWM_Start+0x13e>
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	4a3c      	ldr	r2, [pc, #240]	@ (8011cb0 <HAL_TIM_PWM_Start+0x20c>)
 8011bc0:	4293      	cmp	r3, r2
 8011bc2:	d00e      	beq.n	8011be2 <HAL_TIM_PWM_Start+0x13e>
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	4a3a      	ldr	r2, [pc, #232]	@ (8011cb4 <HAL_TIM_PWM_Start+0x210>)
 8011bca:	4293      	cmp	r3, r2
 8011bcc:	d009      	beq.n	8011be2 <HAL_TIM_PWM_Start+0x13e>
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	4a39      	ldr	r2, [pc, #228]	@ (8011cb8 <HAL_TIM_PWM_Start+0x214>)
 8011bd4:	4293      	cmp	r3, r2
 8011bd6:	d004      	beq.n	8011be2 <HAL_TIM_PWM_Start+0x13e>
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	4a37      	ldr	r2, [pc, #220]	@ (8011cbc <HAL_TIM_PWM_Start+0x218>)
 8011bde:	4293      	cmp	r3, r2
 8011be0:	d101      	bne.n	8011be6 <HAL_TIM_PWM_Start+0x142>
 8011be2:	2301      	movs	r3, #1
 8011be4:	e000      	b.n	8011be8 <HAL_TIM_PWM_Start+0x144>
 8011be6:	2300      	movs	r3, #0
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d007      	beq.n	8011bfc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	681b      	ldr	r3, [r3, #0]
 8011bf6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011bfa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	4a2a      	ldr	r2, [pc, #168]	@ (8011cac <HAL_TIM_PWM_Start+0x208>)
 8011c02:	4293      	cmp	r3, r2
 8011c04:	d02c      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	681b      	ldr	r3, [r3, #0]
 8011c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c0e:	d027      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	4a2a      	ldr	r2, [pc, #168]	@ (8011cc0 <HAL_TIM_PWM_Start+0x21c>)
 8011c16:	4293      	cmp	r3, r2
 8011c18:	d022      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	4a29      	ldr	r2, [pc, #164]	@ (8011cc4 <HAL_TIM_PWM_Start+0x220>)
 8011c20:	4293      	cmp	r3, r2
 8011c22:	d01d      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	4a27      	ldr	r2, [pc, #156]	@ (8011cc8 <HAL_TIM_PWM_Start+0x224>)
 8011c2a:	4293      	cmp	r3, r2
 8011c2c:	d018      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c2e:	687b      	ldr	r3, [r7, #4]
 8011c30:	681b      	ldr	r3, [r3, #0]
 8011c32:	4a1f      	ldr	r2, [pc, #124]	@ (8011cb0 <HAL_TIM_PWM_Start+0x20c>)
 8011c34:	4293      	cmp	r3, r2
 8011c36:	d013      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4a23      	ldr	r2, [pc, #140]	@ (8011ccc <HAL_TIM_PWM_Start+0x228>)
 8011c3e:	4293      	cmp	r3, r2
 8011c40:	d00e      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c42:	687b      	ldr	r3, [r7, #4]
 8011c44:	681b      	ldr	r3, [r3, #0]
 8011c46:	4a1b      	ldr	r2, [pc, #108]	@ (8011cb4 <HAL_TIM_PWM_Start+0x210>)
 8011c48:	4293      	cmp	r3, r2
 8011c4a:	d009      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	4a1f      	ldr	r2, [pc, #124]	@ (8011cd0 <HAL_TIM_PWM_Start+0x22c>)
 8011c52:	4293      	cmp	r3, r2
 8011c54:	d004      	beq.n	8011c60 <HAL_TIM_PWM_Start+0x1bc>
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	4a1e      	ldr	r2, [pc, #120]	@ (8011cd4 <HAL_TIM_PWM_Start+0x230>)
 8011c5c:	4293      	cmp	r3, r2
 8011c5e:	d115      	bne.n	8011c8c <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011c60:	687b      	ldr	r3, [r7, #4]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	689a      	ldr	r2, [r3, #8]
 8011c66:	4b1c      	ldr	r3, [pc, #112]	@ (8011cd8 <HAL_TIM_PWM_Start+0x234>)
 8011c68:	4013      	ands	r3, r2
 8011c6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	2b06      	cmp	r3, #6
 8011c70:	d015      	beq.n	8011c9e <HAL_TIM_PWM_Start+0x1fa>
 8011c72:	68fb      	ldr	r3, [r7, #12]
 8011c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011c78:	d011      	beq.n	8011c9e <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	681b      	ldr	r3, [r3, #0]
 8011c7e:	681a      	ldr	r2, [r3, #0]
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	f042 0201 	orr.w	r2, r2, #1
 8011c88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c8a:	e008      	b.n	8011c9e <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	681a      	ldr	r2, [r3, #0]
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	f042 0201 	orr.w	r2, r2, #1
 8011c9a:	601a      	str	r2, [r3, #0]
 8011c9c:	e000      	b.n	8011ca0 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011c9e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011ca0:	2300      	movs	r3, #0
}
 8011ca2:	4618      	mov	r0, r3
 8011ca4:	3710      	adds	r7, #16
 8011ca6:	46bd      	mov	sp, r7
 8011ca8:	bd80      	pop	{r7, pc}
 8011caa:	bf00      	nop
 8011cac:	40010000 	.word	0x40010000
 8011cb0:	40010400 	.word	0x40010400
 8011cb4:	40014000 	.word	0x40014000
 8011cb8:	40014400 	.word	0x40014400
 8011cbc:	40014800 	.word	0x40014800
 8011cc0:	40000400 	.word	0x40000400
 8011cc4:	40000800 	.word	0x40000800
 8011cc8:	40000c00 	.word	0x40000c00
 8011ccc:	40001800 	.word	0x40001800
 8011cd0:	4000e000 	.word	0x4000e000
 8011cd4:	4000e400 	.word	0x4000e400
 8011cd8:	00010007 	.word	0x00010007

08011cdc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011cdc:	b580      	push	{r7, lr}
 8011cde:	b082      	sub	sp, #8
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	6078      	str	r0, [r7, #4]
 8011ce4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011ce6:	687b      	ldr	r3, [r7, #4]
 8011ce8:	681b      	ldr	r3, [r3, #0]
 8011cea:	2200      	movs	r2, #0
 8011cec:	6839      	ldr	r1, [r7, #0]
 8011cee:	4618      	mov	r0, r3
 8011cf0:	f001 fb06 	bl	8013300 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	4a3e      	ldr	r2, [pc, #248]	@ (8011df4 <HAL_TIM_PWM_Stop+0x118>)
 8011cfa:	4293      	cmp	r3, r2
 8011cfc:	d013      	beq.n	8011d26 <HAL_TIM_PWM_Stop+0x4a>
 8011cfe:	687b      	ldr	r3, [r7, #4]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	4a3d      	ldr	r2, [pc, #244]	@ (8011df8 <HAL_TIM_PWM_Stop+0x11c>)
 8011d04:	4293      	cmp	r3, r2
 8011d06:	d00e      	beq.n	8011d26 <HAL_TIM_PWM_Stop+0x4a>
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	4a3b      	ldr	r2, [pc, #236]	@ (8011dfc <HAL_TIM_PWM_Stop+0x120>)
 8011d0e:	4293      	cmp	r3, r2
 8011d10:	d009      	beq.n	8011d26 <HAL_TIM_PWM_Stop+0x4a>
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	4a3a      	ldr	r2, [pc, #232]	@ (8011e00 <HAL_TIM_PWM_Stop+0x124>)
 8011d18:	4293      	cmp	r3, r2
 8011d1a:	d004      	beq.n	8011d26 <HAL_TIM_PWM_Stop+0x4a>
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	4a38      	ldr	r2, [pc, #224]	@ (8011e04 <HAL_TIM_PWM_Stop+0x128>)
 8011d22:	4293      	cmp	r3, r2
 8011d24:	d101      	bne.n	8011d2a <HAL_TIM_PWM_Stop+0x4e>
 8011d26:	2301      	movs	r3, #1
 8011d28:	e000      	b.n	8011d2c <HAL_TIM_PWM_Stop+0x50>
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d017      	beq.n	8011d60 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	681b      	ldr	r3, [r3, #0]
 8011d34:	6a1a      	ldr	r2, [r3, #32]
 8011d36:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011d3a:	4013      	ands	r3, r2
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	d10f      	bne.n	8011d60 <HAL_TIM_PWM_Stop+0x84>
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	6a1a      	ldr	r2, [r3, #32]
 8011d46:	f240 4344 	movw	r3, #1092	@ 0x444
 8011d4a:	4013      	ands	r3, r2
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d107      	bne.n	8011d60 <HAL_TIM_PWM_Stop+0x84>
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011d5e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	6a1a      	ldr	r2, [r3, #32]
 8011d66:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011d6a:	4013      	ands	r3, r2
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	d10f      	bne.n	8011d90 <HAL_TIM_PWM_Stop+0xb4>
 8011d70:	687b      	ldr	r3, [r7, #4]
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	6a1a      	ldr	r2, [r3, #32]
 8011d76:	f240 4344 	movw	r3, #1092	@ 0x444
 8011d7a:	4013      	ands	r3, r2
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d107      	bne.n	8011d90 <HAL_TIM_PWM_Stop+0xb4>
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	681a      	ldr	r2, [r3, #0]
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	681b      	ldr	r3, [r3, #0]
 8011d8a:	f022 0201 	bic.w	r2, r2, #1
 8011d8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011d90:	683b      	ldr	r3, [r7, #0]
 8011d92:	2b00      	cmp	r3, #0
 8011d94:	d104      	bne.n	8011da0 <HAL_TIM_PWM_Stop+0xc4>
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	2201      	movs	r2, #1
 8011d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011d9e:	e023      	b.n	8011de8 <HAL_TIM_PWM_Stop+0x10c>
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	2b04      	cmp	r3, #4
 8011da4:	d104      	bne.n	8011db0 <HAL_TIM_PWM_Stop+0xd4>
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	2201      	movs	r2, #1
 8011daa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011dae:	e01b      	b.n	8011de8 <HAL_TIM_PWM_Stop+0x10c>
 8011db0:	683b      	ldr	r3, [r7, #0]
 8011db2:	2b08      	cmp	r3, #8
 8011db4:	d104      	bne.n	8011dc0 <HAL_TIM_PWM_Stop+0xe4>
 8011db6:	687b      	ldr	r3, [r7, #4]
 8011db8:	2201      	movs	r2, #1
 8011dba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011dbe:	e013      	b.n	8011de8 <HAL_TIM_PWM_Stop+0x10c>
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	2b0c      	cmp	r3, #12
 8011dc4:	d104      	bne.n	8011dd0 <HAL_TIM_PWM_Stop+0xf4>
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2201      	movs	r2, #1
 8011dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011dce:	e00b      	b.n	8011de8 <HAL_TIM_PWM_Stop+0x10c>
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	2b10      	cmp	r3, #16
 8011dd4:	d104      	bne.n	8011de0 <HAL_TIM_PWM_Stop+0x104>
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	2201      	movs	r2, #1
 8011dda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011dde:	e003      	b.n	8011de8 <HAL_TIM_PWM_Stop+0x10c>
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	2201      	movs	r2, #1
 8011de4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8011de8:	2300      	movs	r3, #0
}
 8011dea:	4618      	mov	r0, r3
 8011dec:	3708      	adds	r7, #8
 8011dee:	46bd      	mov	sp, r7
 8011df0:	bd80      	pop	{r7, pc}
 8011df2:	bf00      	nop
 8011df4:	40010000 	.word	0x40010000
 8011df8:	40010400 	.word	0x40010400
 8011dfc:	40014000 	.word	0x40014000
 8011e00:	40014400 	.word	0x40014400
 8011e04:	40014800 	.word	0x40014800

08011e08 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b086      	sub	sp, #24
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	60f8      	str	r0, [r7, #12]
 8011e10:	60b9      	str	r1, [r7, #8]
 8011e12:	607a      	str	r2, [r7, #4]
 8011e14:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8011e16:	2300      	movs	r3, #0
 8011e18:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8011e1a:	68bb      	ldr	r3, [r7, #8]
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	d109      	bne.n	8011e34 <HAL_TIM_PWM_Start_DMA+0x2c>
 8011e20:	68fb      	ldr	r3, [r7, #12]
 8011e22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011e26:	b2db      	uxtb	r3, r3
 8011e28:	2b02      	cmp	r3, #2
 8011e2a:	bf0c      	ite	eq
 8011e2c:	2301      	moveq	r3, #1
 8011e2e:	2300      	movne	r3, #0
 8011e30:	b2db      	uxtb	r3, r3
 8011e32:	e03c      	b.n	8011eae <HAL_TIM_PWM_Start_DMA+0xa6>
 8011e34:	68bb      	ldr	r3, [r7, #8]
 8011e36:	2b04      	cmp	r3, #4
 8011e38:	d109      	bne.n	8011e4e <HAL_TIM_PWM_Start_DMA+0x46>
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011e40:	b2db      	uxtb	r3, r3
 8011e42:	2b02      	cmp	r3, #2
 8011e44:	bf0c      	ite	eq
 8011e46:	2301      	moveq	r3, #1
 8011e48:	2300      	movne	r3, #0
 8011e4a:	b2db      	uxtb	r3, r3
 8011e4c:	e02f      	b.n	8011eae <HAL_TIM_PWM_Start_DMA+0xa6>
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	2b08      	cmp	r3, #8
 8011e52:	d109      	bne.n	8011e68 <HAL_TIM_PWM_Start_DMA+0x60>
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011e5a:	b2db      	uxtb	r3, r3
 8011e5c:	2b02      	cmp	r3, #2
 8011e5e:	bf0c      	ite	eq
 8011e60:	2301      	moveq	r3, #1
 8011e62:	2300      	movne	r3, #0
 8011e64:	b2db      	uxtb	r3, r3
 8011e66:	e022      	b.n	8011eae <HAL_TIM_PWM_Start_DMA+0xa6>
 8011e68:	68bb      	ldr	r3, [r7, #8]
 8011e6a:	2b0c      	cmp	r3, #12
 8011e6c:	d109      	bne.n	8011e82 <HAL_TIM_PWM_Start_DMA+0x7a>
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011e74:	b2db      	uxtb	r3, r3
 8011e76:	2b02      	cmp	r3, #2
 8011e78:	bf0c      	ite	eq
 8011e7a:	2301      	moveq	r3, #1
 8011e7c:	2300      	movne	r3, #0
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	e015      	b.n	8011eae <HAL_TIM_PWM_Start_DMA+0xa6>
 8011e82:	68bb      	ldr	r3, [r7, #8]
 8011e84:	2b10      	cmp	r3, #16
 8011e86:	d109      	bne.n	8011e9c <HAL_TIM_PWM_Start_DMA+0x94>
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011e8e:	b2db      	uxtb	r3, r3
 8011e90:	2b02      	cmp	r3, #2
 8011e92:	bf0c      	ite	eq
 8011e94:	2301      	moveq	r3, #1
 8011e96:	2300      	movne	r3, #0
 8011e98:	b2db      	uxtb	r3, r3
 8011e9a:	e008      	b.n	8011eae <HAL_TIM_PWM_Start_DMA+0xa6>
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011ea2:	b2db      	uxtb	r3, r3
 8011ea4:	2b02      	cmp	r3, #2
 8011ea6:	bf0c      	ite	eq
 8011ea8:	2301      	moveq	r3, #1
 8011eaa:	2300      	movne	r3, #0
 8011eac:	b2db      	uxtb	r3, r3
 8011eae:	2b00      	cmp	r3, #0
 8011eb0:	d001      	beq.n	8011eb6 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8011eb2:	2302      	movs	r3, #2
 8011eb4:	e1ba      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8011eb6:	68bb      	ldr	r3, [r7, #8]
 8011eb8:	2b00      	cmp	r3, #0
 8011eba:	d109      	bne.n	8011ed0 <HAL_TIM_PWM_Start_DMA+0xc8>
 8011ebc:	68fb      	ldr	r3, [r7, #12]
 8011ebe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011ec2:	b2db      	uxtb	r3, r3
 8011ec4:	2b01      	cmp	r3, #1
 8011ec6:	bf0c      	ite	eq
 8011ec8:	2301      	moveq	r3, #1
 8011eca:	2300      	movne	r3, #0
 8011ecc:	b2db      	uxtb	r3, r3
 8011ece:	e03c      	b.n	8011f4a <HAL_TIM_PWM_Start_DMA+0x142>
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	2b04      	cmp	r3, #4
 8011ed4:	d109      	bne.n	8011eea <HAL_TIM_PWM_Start_DMA+0xe2>
 8011ed6:	68fb      	ldr	r3, [r7, #12]
 8011ed8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011edc:	b2db      	uxtb	r3, r3
 8011ede:	2b01      	cmp	r3, #1
 8011ee0:	bf0c      	ite	eq
 8011ee2:	2301      	moveq	r3, #1
 8011ee4:	2300      	movne	r3, #0
 8011ee6:	b2db      	uxtb	r3, r3
 8011ee8:	e02f      	b.n	8011f4a <HAL_TIM_PWM_Start_DMA+0x142>
 8011eea:	68bb      	ldr	r3, [r7, #8]
 8011eec:	2b08      	cmp	r3, #8
 8011eee:	d109      	bne.n	8011f04 <HAL_TIM_PWM_Start_DMA+0xfc>
 8011ef0:	68fb      	ldr	r3, [r7, #12]
 8011ef2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011ef6:	b2db      	uxtb	r3, r3
 8011ef8:	2b01      	cmp	r3, #1
 8011efa:	bf0c      	ite	eq
 8011efc:	2301      	moveq	r3, #1
 8011efe:	2300      	movne	r3, #0
 8011f00:	b2db      	uxtb	r3, r3
 8011f02:	e022      	b.n	8011f4a <HAL_TIM_PWM_Start_DMA+0x142>
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	2b0c      	cmp	r3, #12
 8011f08:	d109      	bne.n	8011f1e <HAL_TIM_PWM_Start_DMA+0x116>
 8011f0a:	68fb      	ldr	r3, [r7, #12]
 8011f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011f10:	b2db      	uxtb	r3, r3
 8011f12:	2b01      	cmp	r3, #1
 8011f14:	bf0c      	ite	eq
 8011f16:	2301      	moveq	r3, #1
 8011f18:	2300      	movne	r3, #0
 8011f1a:	b2db      	uxtb	r3, r3
 8011f1c:	e015      	b.n	8011f4a <HAL_TIM_PWM_Start_DMA+0x142>
 8011f1e:	68bb      	ldr	r3, [r7, #8]
 8011f20:	2b10      	cmp	r3, #16
 8011f22:	d109      	bne.n	8011f38 <HAL_TIM_PWM_Start_DMA+0x130>
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011f2a:	b2db      	uxtb	r3, r3
 8011f2c:	2b01      	cmp	r3, #1
 8011f2e:	bf0c      	ite	eq
 8011f30:	2301      	moveq	r3, #1
 8011f32:	2300      	movne	r3, #0
 8011f34:	b2db      	uxtb	r3, r3
 8011f36:	e008      	b.n	8011f4a <HAL_TIM_PWM_Start_DMA+0x142>
 8011f38:	68fb      	ldr	r3, [r7, #12]
 8011f3a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011f3e:	b2db      	uxtb	r3, r3
 8011f40:	2b01      	cmp	r3, #1
 8011f42:	bf0c      	ite	eq
 8011f44:	2301      	moveq	r3, #1
 8011f46:	2300      	movne	r3, #0
 8011f48:	b2db      	uxtb	r3, r3
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d034      	beq.n	8011fb8 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d002      	beq.n	8011f5a <HAL_TIM_PWM_Start_DMA+0x152>
 8011f54:	887b      	ldrh	r3, [r7, #2]
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d101      	bne.n	8011f5e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8011f5a:	2301      	movs	r3, #1
 8011f5c:	e166      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011f5e:	68bb      	ldr	r3, [r7, #8]
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d104      	bne.n	8011f6e <HAL_TIM_PWM_Start_DMA+0x166>
 8011f64:	68fb      	ldr	r3, [r7, #12]
 8011f66:	2202      	movs	r2, #2
 8011f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011f6c:	e026      	b.n	8011fbc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011f6e:	68bb      	ldr	r3, [r7, #8]
 8011f70:	2b04      	cmp	r3, #4
 8011f72:	d104      	bne.n	8011f7e <HAL_TIM_PWM_Start_DMA+0x176>
 8011f74:	68fb      	ldr	r3, [r7, #12]
 8011f76:	2202      	movs	r2, #2
 8011f78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011f7c:	e01e      	b.n	8011fbc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011f7e:	68bb      	ldr	r3, [r7, #8]
 8011f80:	2b08      	cmp	r3, #8
 8011f82:	d104      	bne.n	8011f8e <HAL_TIM_PWM_Start_DMA+0x186>
 8011f84:	68fb      	ldr	r3, [r7, #12]
 8011f86:	2202      	movs	r2, #2
 8011f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011f8c:	e016      	b.n	8011fbc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011f8e:	68bb      	ldr	r3, [r7, #8]
 8011f90:	2b0c      	cmp	r3, #12
 8011f92:	d104      	bne.n	8011f9e <HAL_TIM_PWM_Start_DMA+0x196>
 8011f94:	68fb      	ldr	r3, [r7, #12]
 8011f96:	2202      	movs	r2, #2
 8011f98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011f9c:	e00e      	b.n	8011fbc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011f9e:	68bb      	ldr	r3, [r7, #8]
 8011fa0:	2b10      	cmp	r3, #16
 8011fa2:	d104      	bne.n	8011fae <HAL_TIM_PWM_Start_DMA+0x1a6>
 8011fa4:	68fb      	ldr	r3, [r7, #12]
 8011fa6:	2202      	movs	r2, #2
 8011fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011fac:	e006      	b.n	8011fbc <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011fae:	68fb      	ldr	r3, [r7, #12]
 8011fb0:	2202      	movs	r2, #2
 8011fb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011fb6:	e001      	b.n	8011fbc <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8011fb8:	2301      	movs	r3, #1
 8011fba:	e137      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8011fbc:	68bb      	ldr	r3, [r7, #8]
 8011fbe:	2b0c      	cmp	r3, #12
 8011fc0:	f200 80ae 	bhi.w	8012120 <HAL_TIM_PWM_Start_DMA+0x318>
 8011fc4:	a201      	add	r2, pc, #4	@ (adr r2, 8011fcc <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8011fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fca:	bf00      	nop
 8011fcc:	08012001 	.word	0x08012001
 8011fd0:	08012121 	.word	0x08012121
 8011fd4:	08012121 	.word	0x08012121
 8011fd8:	08012121 	.word	0x08012121
 8011fdc:	08012049 	.word	0x08012049
 8011fe0:	08012121 	.word	0x08012121
 8011fe4:	08012121 	.word	0x08012121
 8011fe8:	08012121 	.word	0x08012121
 8011fec:	08012091 	.word	0x08012091
 8011ff0:	08012121 	.word	0x08012121
 8011ff4:	08012121 	.word	0x08012121
 8011ff8:	08012121 	.word	0x08012121
 8011ffc:	080120d9 	.word	0x080120d9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012004:	4a8b      	ldr	r2, [pc, #556]	@ (8012234 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8012006:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801200c:	4a8a      	ldr	r2, [pc, #552]	@ (8012238 <HAL_TIM_PWM_Start_DMA+0x430>)
 801200e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012014:	4a89      	ldr	r2, [pc, #548]	@ (801223c <HAL_TIM_PWM_Start_DMA+0x434>)
 8012016:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801201c:	6879      	ldr	r1, [r7, #4]
 801201e:	68fb      	ldr	r3, [r7, #12]
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	3334      	adds	r3, #52	@ 0x34
 8012024:	461a      	mov	r2, r3
 8012026:	887b      	ldrh	r3, [r7, #2]
 8012028:	f7f7 fd72 	bl	8009b10 <HAL_DMA_Start_IT>
 801202c:	4603      	mov	r3, r0
 801202e:	2b00      	cmp	r3, #0
 8012030:	d001      	beq.n	8012036 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8012032:	2301      	movs	r3, #1
 8012034:	e0fa      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	68da      	ldr	r2, [r3, #12]
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012044:	60da      	str	r2, [r3, #12]
      break;
 8012046:	e06e      	b.n	8012126 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8012048:	68fb      	ldr	r3, [r7, #12]
 801204a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801204c:	4a79      	ldr	r2, [pc, #484]	@ (8012234 <HAL_TIM_PWM_Start_DMA+0x42c>)
 801204e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012054:	4a78      	ldr	r2, [pc, #480]	@ (8012238 <HAL_TIM_PWM_Start_DMA+0x430>)
 8012056:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801205c:	4a77      	ldr	r2, [pc, #476]	@ (801223c <HAL_TIM_PWM_Start_DMA+0x434>)
 801205e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8012060:	68fb      	ldr	r3, [r7, #12]
 8012062:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8012064:	6879      	ldr	r1, [r7, #4]
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	3338      	adds	r3, #56	@ 0x38
 801206c:	461a      	mov	r2, r3
 801206e:	887b      	ldrh	r3, [r7, #2]
 8012070:	f7f7 fd4e 	bl	8009b10 <HAL_DMA_Start_IT>
 8012074:	4603      	mov	r3, r0
 8012076:	2b00      	cmp	r3, #0
 8012078:	d001      	beq.n	801207e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801207a:	2301      	movs	r3, #1
 801207c:	e0d6      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	681b      	ldr	r3, [r3, #0]
 8012082:	68da      	ldr	r2, [r3, #12]
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801208c:	60da      	str	r2, [r3, #12]
      break;
 801208e:	e04a      	b.n	8012126 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012094:	4a67      	ldr	r2, [pc, #412]	@ (8012234 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8012096:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8012098:	68fb      	ldr	r3, [r7, #12]
 801209a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801209c:	4a66      	ldr	r2, [pc, #408]	@ (8012238 <HAL_TIM_PWM_Start_DMA+0x430>)
 801209e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120a4:	4a65      	ldr	r2, [pc, #404]	@ (801223c <HAL_TIM_PWM_Start_DMA+0x434>)
 80120a6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80120a8:	68fb      	ldr	r3, [r7, #12]
 80120aa:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80120ac:	6879      	ldr	r1, [r7, #4]
 80120ae:	68fb      	ldr	r3, [r7, #12]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	333c      	adds	r3, #60	@ 0x3c
 80120b4:	461a      	mov	r2, r3
 80120b6:	887b      	ldrh	r3, [r7, #2]
 80120b8:	f7f7 fd2a 	bl	8009b10 <HAL_DMA_Start_IT>
 80120bc:	4603      	mov	r3, r0
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d001      	beq.n	80120c6 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80120c2:	2301      	movs	r3, #1
 80120c4:	e0b2      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80120c6:	68fb      	ldr	r3, [r7, #12]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	68da      	ldr	r2, [r3, #12]
 80120cc:	68fb      	ldr	r3, [r7, #12]
 80120ce:	681b      	ldr	r3, [r3, #0]
 80120d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80120d4:	60da      	str	r2, [r3, #12]
      break;
 80120d6:	e026      	b.n	8012126 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80120dc:	4a55      	ldr	r2, [pc, #340]	@ (8012234 <HAL_TIM_PWM_Start_DMA+0x42c>)
 80120de:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80120e0:	68fb      	ldr	r3, [r7, #12]
 80120e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80120e4:	4a54      	ldr	r2, [pc, #336]	@ (8012238 <HAL_TIM_PWM_Start_DMA+0x430>)
 80120e6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80120e8:	68fb      	ldr	r3, [r7, #12]
 80120ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80120ec:	4a53      	ldr	r2, [pc, #332]	@ (801223c <HAL_TIM_PWM_Start_DMA+0x434>)
 80120ee:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80120f0:	68fb      	ldr	r3, [r7, #12]
 80120f2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80120f4:	6879      	ldr	r1, [r7, #4]
 80120f6:	68fb      	ldr	r3, [r7, #12]
 80120f8:	681b      	ldr	r3, [r3, #0]
 80120fa:	3340      	adds	r3, #64	@ 0x40
 80120fc:	461a      	mov	r2, r3
 80120fe:	887b      	ldrh	r3, [r7, #2]
 8012100:	f7f7 fd06 	bl	8009b10 <HAL_DMA_Start_IT>
 8012104:	4603      	mov	r3, r0
 8012106:	2b00      	cmp	r3, #0
 8012108:	d001      	beq.n	801210e <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801210a:	2301      	movs	r3, #1
 801210c:	e08e      	b.n	801222c <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 801210e:	68fb      	ldr	r3, [r7, #12]
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	68da      	ldr	r2, [r3, #12]
 8012114:	68fb      	ldr	r3, [r7, #12]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 801211c:	60da      	str	r2, [r3, #12]
      break;
 801211e:	e002      	b.n	8012126 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8012120:	2301      	movs	r3, #1
 8012122:	75fb      	strb	r3, [r7, #23]
      break;
 8012124:	bf00      	nop
  }

  if (status == HAL_OK)
 8012126:	7dfb      	ldrb	r3, [r7, #23]
 8012128:	2b00      	cmp	r3, #0
 801212a:	d17e      	bne.n	801222a <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	2201      	movs	r2, #1
 8012132:	68b9      	ldr	r1, [r7, #8]
 8012134:	4618      	mov	r0, r3
 8012136:	f001 f8e3 	bl	8013300 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	4a40      	ldr	r2, [pc, #256]	@ (8012240 <HAL_TIM_PWM_Start_DMA+0x438>)
 8012140:	4293      	cmp	r3, r2
 8012142:	d013      	beq.n	801216c <HAL_TIM_PWM_Start_DMA+0x364>
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	4a3e      	ldr	r2, [pc, #248]	@ (8012244 <HAL_TIM_PWM_Start_DMA+0x43c>)
 801214a:	4293      	cmp	r3, r2
 801214c:	d00e      	beq.n	801216c <HAL_TIM_PWM_Start_DMA+0x364>
 801214e:	68fb      	ldr	r3, [r7, #12]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	4a3d      	ldr	r2, [pc, #244]	@ (8012248 <HAL_TIM_PWM_Start_DMA+0x440>)
 8012154:	4293      	cmp	r3, r2
 8012156:	d009      	beq.n	801216c <HAL_TIM_PWM_Start_DMA+0x364>
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	4a3b      	ldr	r2, [pc, #236]	@ (801224c <HAL_TIM_PWM_Start_DMA+0x444>)
 801215e:	4293      	cmp	r3, r2
 8012160:	d004      	beq.n	801216c <HAL_TIM_PWM_Start_DMA+0x364>
 8012162:	68fb      	ldr	r3, [r7, #12]
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	4a3a      	ldr	r2, [pc, #232]	@ (8012250 <HAL_TIM_PWM_Start_DMA+0x448>)
 8012168:	4293      	cmp	r3, r2
 801216a:	d101      	bne.n	8012170 <HAL_TIM_PWM_Start_DMA+0x368>
 801216c:	2301      	movs	r3, #1
 801216e:	e000      	b.n	8012172 <HAL_TIM_PWM_Start_DMA+0x36a>
 8012170:	2300      	movs	r3, #0
 8012172:	2b00      	cmp	r3, #0
 8012174:	d007      	beq.n	8012186 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	681b      	ldr	r3, [r3, #0]
 801217a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012184:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012186:	68fb      	ldr	r3, [r7, #12]
 8012188:	681b      	ldr	r3, [r3, #0]
 801218a:	4a2d      	ldr	r2, [pc, #180]	@ (8012240 <HAL_TIM_PWM_Start_DMA+0x438>)
 801218c:	4293      	cmp	r3, r2
 801218e:	d02c      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	681b      	ldr	r3, [r3, #0]
 8012194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012198:	d027      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 801219a:	68fb      	ldr	r3, [r7, #12]
 801219c:	681b      	ldr	r3, [r3, #0]
 801219e:	4a2d      	ldr	r2, [pc, #180]	@ (8012254 <HAL_TIM_PWM_Start_DMA+0x44c>)
 80121a0:	4293      	cmp	r3, r2
 80121a2:	d022      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	4a2b      	ldr	r2, [pc, #172]	@ (8012258 <HAL_TIM_PWM_Start_DMA+0x450>)
 80121aa:	4293      	cmp	r3, r2
 80121ac:	d01d      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	681b      	ldr	r3, [r3, #0]
 80121b2:	4a2a      	ldr	r2, [pc, #168]	@ (801225c <HAL_TIM_PWM_Start_DMA+0x454>)
 80121b4:	4293      	cmp	r3, r2
 80121b6:	d018      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	4a21      	ldr	r2, [pc, #132]	@ (8012244 <HAL_TIM_PWM_Start_DMA+0x43c>)
 80121be:	4293      	cmp	r3, r2
 80121c0:	d013      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	4a26      	ldr	r2, [pc, #152]	@ (8012260 <HAL_TIM_PWM_Start_DMA+0x458>)
 80121c8:	4293      	cmp	r3, r2
 80121ca:	d00e      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121cc:	68fb      	ldr	r3, [r7, #12]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4a1d      	ldr	r2, [pc, #116]	@ (8012248 <HAL_TIM_PWM_Start_DMA+0x440>)
 80121d2:	4293      	cmp	r3, r2
 80121d4:	d009      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121d6:	68fb      	ldr	r3, [r7, #12]
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	4a22      	ldr	r2, [pc, #136]	@ (8012264 <HAL_TIM_PWM_Start_DMA+0x45c>)
 80121dc:	4293      	cmp	r3, r2
 80121de:	d004      	beq.n	80121ea <HAL_TIM_PWM_Start_DMA+0x3e2>
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	4a20      	ldr	r2, [pc, #128]	@ (8012268 <HAL_TIM_PWM_Start_DMA+0x460>)
 80121e6:	4293      	cmp	r3, r2
 80121e8:	d115      	bne.n	8012216 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	689a      	ldr	r2, [r3, #8]
 80121f0:	4b1e      	ldr	r3, [pc, #120]	@ (801226c <HAL_TIM_PWM_Start_DMA+0x464>)
 80121f2:	4013      	ands	r3, r2
 80121f4:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80121f6:	693b      	ldr	r3, [r7, #16]
 80121f8:	2b06      	cmp	r3, #6
 80121fa:	d015      	beq.n	8012228 <HAL_TIM_PWM_Start_DMA+0x420>
 80121fc:	693b      	ldr	r3, [r7, #16]
 80121fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012202:	d011      	beq.n	8012228 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 8012204:	68fb      	ldr	r3, [r7, #12]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	681a      	ldr	r2, [r3, #0]
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	f042 0201 	orr.w	r2, r2, #1
 8012212:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012214:	e008      	b.n	8012228 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	681b      	ldr	r3, [r3, #0]
 801221a:	681a      	ldr	r2, [r3, #0]
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	f042 0201 	orr.w	r2, r2, #1
 8012224:	601a      	str	r2, [r3, #0]
 8012226:	e000      	b.n	801222a <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8012228:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 801222a:	7dfb      	ldrb	r3, [r7, #23]
}
 801222c:	4618      	mov	r0, r3
 801222e:	3718      	adds	r7, #24
 8012230:	46bd      	mov	sp, r7
 8012232:	bd80      	pop	{r7, pc}
 8012234:	080129a3 	.word	0x080129a3
 8012238:	08012a4b 	.word	0x08012a4b
 801223c:	08012911 	.word	0x08012911
 8012240:	40010000 	.word	0x40010000
 8012244:	40010400 	.word	0x40010400
 8012248:	40014000 	.word	0x40014000
 801224c:	40014400 	.word	0x40014400
 8012250:	40014800 	.word	0x40014800
 8012254:	40000400 	.word	0x40000400
 8012258:	40000800 	.word	0x40000800
 801225c:	40000c00 	.word	0x40000c00
 8012260:	40001800 	.word	0x40001800
 8012264:	4000e000 	.word	0x4000e000
 8012268:	4000e400 	.word	0x4000e400
 801226c:	00010007 	.word	0x00010007

08012270 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012270:	b580      	push	{r7, lr}
 8012272:	b084      	sub	sp, #16
 8012274:	af00      	add	r7, sp, #0
 8012276:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	68db      	ldr	r3, [r3, #12]
 801227e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	691b      	ldr	r3, [r3, #16]
 8012286:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012288:	68bb      	ldr	r3, [r7, #8]
 801228a:	f003 0302 	and.w	r3, r3, #2
 801228e:	2b00      	cmp	r3, #0
 8012290:	d020      	beq.n	80122d4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	f003 0302 	and.w	r3, r3, #2
 8012298:	2b00      	cmp	r3, #0
 801229a:	d01b      	beq.n	80122d4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	681b      	ldr	r3, [r3, #0]
 80122a0:	f06f 0202 	mvn.w	r2, #2
 80122a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80122a6:	687b      	ldr	r3, [r7, #4]
 80122a8:	2201      	movs	r2, #1
 80122aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	699b      	ldr	r3, [r3, #24]
 80122b2:	f003 0303 	and.w	r3, r3, #3
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d003      	beq.n	80122c2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80122ba:	6878      	ldr	r0, [r7, #4]
 80122bc:	f000 faf6 	bl	80128ac <HAL_TIM_IC_CaptureCallback>
 80122c0:	e005      	b.n	80122ce <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80122c2:	6878      	ldr	r0, [r7, #4]
 80122c4:	f000 fae8 	bl	8012898 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80122c8:	6878      	ldr	r0, [r7, #4]
 80122ca:	f000 faf9 	bl	80128c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	2200      	movs	r2, #0
 80122d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80122d4:	68bb      	ldr	r3, [r7, #8]
 80122d6:	f003 0304 	and.w	r3, r3, #4
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d020      	beq.n	8012320 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	f003 0304 	and.w	r3, r3, #4
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d01b      	beq.n	8012320 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80122e8:	687b      	ldr	r3, [r7, #4]
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	f06f 0204 	mvn.w	r2, #4
 80122f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	2202      	movs	r2, #2
 80122f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	681b      	ldr	r3, [r3, #0]
 80122fc:	699b      	ldr	r3, [r3, #24]
 80122fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8012302:	2b00      	cmp	r3, #0
 8012304:	d003      	beq.n	801230e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012306:	6878      	ldr	r0, [r7, #4]
 8012308:	f000 fad0 	bl	80128ac <HAL_TIM_IC_CaptureCallback>
 801230c:	e005      	b.n	801231a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801230e:	6878      	ldr	r0, [r7, #4]
 8012310:	f000 fac2 	bl	8012898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012314:	6878      	ldr	r0, [r7, #4]
 8012316:	f000 fad3 	bl	80128c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801231a:	687b      	ldr	r3, [r7, #4]
 801231c:	2200      	movs	r2, #0
 801231e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8012320:	68bb      	ldr	r3, [r7, #8]
 8012322:	f003 0308 	and.w	r3, r3, #8
 8012326:	2b00      	cmp	r3, #0
 8012328:	d020      	beq.n	801236c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	f003 0308 	and.w	r3, r3, #8
 8012330:	2b00      	cmp	r3, #0
 8012332:	d01b      	beq.n	801236c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8012334:	687b      	ldr	r3, [r7, #4]
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	f06f 0208 	mvn.w	r2, #8
 801233c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	2204      	movs	r2, #4
 8012342:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	681b      	ldr	r3, [r3, #0]
 8012348:	69db      	ldr	r3, [r3, #28]
 801234a:	f003 0303 	and.w	r3, r3, #3
 801234e:	2b00      	cmp	r3, #0
 8012350:	d003      	beq.n	801235a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012352:	6878      	ldr	r0, [r7, #4]
 8012354:	f000 faaa 	bl	80128ac <HAL_TIM_IC_CaptureCallback>
 8012358:	e005      	b.n	8012366 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801235a:	6878      	ldr	r0, [r7, #4]
 801235c:	f000 fa9c 	bl	8012898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012360:	6878      	ldr	r0, [r7, #4]
 8012362:	f000 faad 	bl	80128c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	2200      	movs	r2, #0
 801236a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801236c:	68bb      	ldr	r3, [r7, #8]
 801236e:	f003 0310 	and.w	r3, r3, #16
 8012372:	2b00      	cmp	r3, #0
 8012374:	d020      	beq.n	80123b8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012376:	68fb      	ldr	r3, [r7, #12]
 8012378:	f003 0310 	and.w	r3, r3, #16
 801237c:	2b00      	cmp	r3, #0
 801237e:	d01b      	beq.n	80123b8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	f06f 0210 	mvn.w	r2, #16
 8012388:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	2208      	movs	r2, #8
 801238e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	69db      	ldr	r3, [r3, #28]
 8012396:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801239a:	2b00      	cmp	r3, #0
 801239c:	d003      	beq.n	80123a6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801239e:	6878      	ldr	r0, [r7, #4]
 80123a0:	f000 fa84 	bl	80128ac <HAL_TIM_IC_CaptureCallback>
 80123a4:	e005      	b.n	80123b2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80123a6:	6878      	ldr	r0, [r7, #4]
 80123a8:	f000 fa76 	bl	8012898 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80123ac:	6878      	ldr	r0, [r7, #4]
 80123ae:	f000 fa87 	bl	80128c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	2200      	movs	r2, #0
 80123b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80123b8:	68bb      	ldr	r3, [r7, #8]
 80123ba:	f003 0301 	and.w	r3, r3, #1
 80123be:	2b00      	cmp	r3, #0
 80123c0:	d00c      	beq.n	80123dc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80123c2:	68fb      	ldr	r3, [r7, #12]
 80123c4:	f003 0301 	and.w	r3, r3, #1
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d007      	beq.n	80123dc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	f06f 0201 	mvn.w	r2, #1
 80123d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80123d6:	6878      	ldr	r0, [r7, #4]
 80123d8:	f7ee ff5e 	bl	8001298 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d104      	bne.n	80123f0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80123e6:	68bb      	ldr	r3, [r7, #8]
 80123e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80123ec:	2b00      	cmp	r3, #0
 80123ee:	d00c      	beq.n	801240a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d007      	beq.n	801240a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	681b      	ldr	r3, [r3, #0]
 80123fe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8012402:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8012404:	6878      	ldr	r0, [r7, #4]
 8012406:	f001 f847 	bl	8013498 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 801240a:	68bb      	ldr	r3, [r7, #8]
 801240c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012410:	2b00      	cmp	r3, #0
 8012412:	d00c      	beq.n	801242e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801241a:	2b00      	cmp	r3, #0
 801241c:	d007      	beq.n	801242e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8012426:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f001 f83f 	bl	80134ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 801242e:	68bb      	ldr	r3, [r7, #8]
 8012430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012434:	2b00      	cmp	r3, #0
 8012436:	d00c      	beq.n	8012452 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801243e:	2b00      	cmp	r3, #0
 8012440:	d007      	beq.n	8012452 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	681b      	ldr	r3, [r3, #0]
 8012446:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801244a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f000 fa4b 	bl	80128e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012452:	68bb      	ldr	r3, [r7, #8]
 8012454:	f003 0320 	and.w	r3, r3, #32
 8012458:	2b00      	cmp	r3, #0
 801245a:	d00c      	beq.n	8012476 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	f003 0320 	and.w	r3, r3, #32
 8012462:	2b00      	cmp	r3, #0
 8012464:	d007      	beq.n	8012476 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	f06f 0220 	mvn.w	r2, #32
 801246e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012470:	6878      	ldr	r0, [r7, #4]
 8012472:	f001 f807 	bl	8013484 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012476:	bf00      	nop
 8012478:	3710      	adds	r7, #16
 801247a:	46bd      	mov	sp, r7
 801247c:	bd80      	pop	{r7, pc}
	...

08012480 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012480:	b580      	push	{r7, lr}
 8012482:	b086      	sub	sp, #24
 8012484:	af00      	add	r7, sp, #0
 8012486:	60f8      	str	r0, [r7, #12]
 8012488:	60b9      	str	r1, [r7, #8]
 801248a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801248c:	2300      	movs	r3, #0
 801248e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012490:	68fb      	ldr	r3, [r7, #12]
 8012492:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012496:	2b01      	cmp	r3, #1
 8012498:	d101      	bne.n	801249e <HAL_TIM_PWM_ConfigChannel+0x1e>
 801249a:	2302      	movs	r3, #2
 801249c:	e0ff      	b.n	801269e <HAL_TIM_PWM_ConfigChannel+0x21e>
 801249e:	68fb      	ldr	r3, [r7, #12]
 80124a0:	2201      	movs	r2, #1
 80124a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	2b14      	cmp	r3, #20
 80124aa:	f200 80f0 	bhi.w	801268e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80124ae:	a201      	add	r2, pc, #4	@ (adr r2, 80124b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80124b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80124b4:	08012509 	.word	0x08012509
 80124b8:	0801268f 	.word	0x0801268f
 80124bc:	0801268f 	.word	0x0801268f
 80124c0:	0801268f 	.word	0x0801268f
 80124c4:	08012549 	.word	0x08012549
 80124c8:	0801268f 	.word	0x0801268f
 80124cc:	0801268f 	.word	0x0801268f
 80124d0:	0801268f 	.word	0x0801268f
 80124d4:	0801258b 	.word	0x0801258b
 80124d8:	0801268f 	.word	0x0801268f
 80124dc:	0801268f 	.word	0x0801268f
 80124e0:	0801268f 	.word	0x0801268f
 80124e4:	080125cb 	.word	0x080125cb
 80124e8:	0801268f 	.word	0x0801268f
 80124ec:	0801268f 	.word	0x0801268f
 80124f0:	0801268f 	.word	0x0801268f
 80124f4:	0801260d 	.word	0x0801260d
 80124f8:	0801268f 	.word	0x0801268f
 80124fc:	0801268f 	.word	0x0801268f
 8012500:	0801268f 	.word	0x0801268f
 8012504:	0801264d 	.word	0x0801264d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	68b9      	ldr	r1, [r7, #8]
 801250e:	4618      	mov	r0, r3
 8012510:	f000 fb82 	bl	8012c18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8012514:	68fb      	ldr	r3, [r7, #12]
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	699a      	ldr	r2, [r3, #24]
 801251a:	68fb      	ldr	r3, [r7, #12]
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	f042 0208 	orr.w	r2, r2, #8
 8012522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	699a      	ldr	r2, [r3, #24]
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	f022 0204 	bic.w	r2, r2, #4
 8012532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8012534:	68fb      	ldr	r3, [r7, #12]
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	6999      	ldr	r1, [r3, #24]
 801253a:	68bb      	ldr	r3, [r7, #8]
 801253c:	691a      	ldr	r2, [r3, #16]
 801253e:	68fb      	ldr	r3, [r7, #12]
 8012540:	681b      	ldr	r3, [r3, #0]
 8012542:	430a      	orrs	r2, r1
 8012544:	619a      	str	r2, [r3, #24]
      break;
 8012546:	e0a5      	b.n	8012694 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	68b9      	ldr	r1, [r7, #8]
 801254e:	4618      	mov	r0, r3
 8012550:	f000 fbf2 	bl	8012d38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	699a      	ldr	r2, [r3, #24]
 801255a:	68fb      	ldr	r3, [r7, #12]
 801255c:	681b      	ldr	r3, [r3, #0]
 801255e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	699a      	ldr	r2, [r3, #24]
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	6999      	ldr	r1, [r3, #24]
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	691b      	ldr	r3, [r3, #16]
 801257e:	021a      	lsls	r2, r3, #8
 8012580:	68fb      	ldr	r3, [r7, #12]
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	430a      	orrs	r2, r1
 8012586:	619a      	str	r2, [r3, #24]
      break;
 8012588:	e084      	b.n	8012694 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	68b9      	ldr	r1, [r7, #8]
 8012590:	4618      	mov	r0, r3
 8012592:	f000 fc5b 	bl	8012e4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	681b      	ldr	r3, [r3, #0]
 801259a:	69da      	ldr	r2, [r3, #28]
 801259c:	68fb      	ldr	r3, [r7, #12]
 801259e:	681b      	ldr	r3, [r3, #0]
 80125a0:	f042 0208 	orr.w	r2, r2, #8
 80125a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	681b      	ldr	r3, [r3, #0]
 80125aa:	69da      	ldr	r2, [r3, #28]
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	f022 0204 	bic.w	r2, r2, #4
 80125b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80125b6:	68fb      	ldr	r3, [r7, #12]
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	69d9      	ldr	r1, [r3, #28]
 80125bc:	68bb      	ldr	r3, [r7, #8]
 80125be:	691a      	ldr	r2, [r3, #16]
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	430a      	orrs	r2, r1
 80125c6:	61da      	str	r2, [r3, #28]
      break;
 80125c8:	e064      	b.n	8012694 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	68b9      	ldr	r1, [r7, #8]
 80125d0:	4618      	mov	r0, r3
 80125d2:	f000 fcc3 	bl	8012f5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	69da      	ldr	r2, [r3, #28]
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80125e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	69da      	ldr	r2, [r3, #28]
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	681b      	ldr	r3, [r3, #0]
 80125f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80125f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	69d9      	ldr	r1, [r3, #28]
 80125fc:	68bb      	ldr	r3, [r7, #8]
 80125fe:	691b      	ldr	r3, [r3, #16]
 8012600:	021a      	lsls	r2, r3, #8
 8012602:	68fb      	ldr	r3, [r7, #12]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	430a      	orrs	r2, r1
 8012608:	61da      	str	r2, [r3, #28]
      break;
 801260a:	e043      	b.n	8012694 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	68b9      	ldr	r1, [r7, #8]
 8012612:	4618      	mov	r0, r3
 8012614:	f000 fd0c 	bl	8013030 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8012618:	68fb      	ldr	r3, [r7, #12]
 801261a:	681b      	ldr	r3, [r3, #0]
 801261c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	681b      	ldr	r3, [r3, #0]
 8012622:	f042 0208 	orr.w	r2, r2, #8
 8012626:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	681b      	ldr	r3, [r3, #0]
 801262c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	f022 0204 	bic.w	r2, r2, #4
 8012636:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	681b      	ldr	r3, [r3, #0]
 801263c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801263e:	68bb      	ldr	r3, [r7, #8]
 8012640:	691a      	ldr	r2, [r3, #16]
 8012642:	68fb      	ldr	r3, [r7, #12]
 8012644:	681b      	ldr	r3, [r3, #0]
 8012646:	430a      	orrs	r2, r1
 8012648:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801264a:	e023      	b.n	8012694 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	68b9      	ldr	r1, [r7, #8]
 8012652:	4618      	mov	r0, r3
 8012654:	f000 fd50 	bl	80130f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012666:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801266e:	68fb      	ldr	r3, [r7, #12]
 8012670:	681b      	ldr	r3, [r3, #0]
 8012672:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012676:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012678:	68fb      	ldr	r3, [r7, #12]
 801267a:	681b      	ldr	r3, [r3, #0]
 801267c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801267e:	68bb      	ldr	r3, [r7, #8]
 8012680:	691b      	ldr	r3, [r3, #16]
 8012682:	021a      	lsls	r2, r3, #8
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	681b      	ldr	r3, [r3, #0]
 8012688:	430a      	orrs	r2, r1
 801268a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801268c:	e002      	b.n	8012694 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801268e:	2301      	movs	r3, #1
 8012690:	75fb      	strb	r3, [r7, #23]
      break;
 8012692:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	2200      	movs	r2, #0
 8012698:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801269c:	7dfb      	ldrb	r3, [r7, #23]
}
 801269e:	4618      	mov	r0, r3
 80126a0:	3718      	adds	r7, #24
 80126a2:	46bd      	mov	sp, r7
 80126a4:	bd80      	pop	{r7, pc}
 80126a6:	bf00      	nop

080126a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b084      	sub	sp, #16
 80126ac:	af00      	add	r7, sp, #0
 80126ae:	6078      	str	r0, [r7, #4]
 80126b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80126b2:	2300      	movs	r3, #0
 80126b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80126b6:	687b      	ldr	r3, [r7, #4]
 80126b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80126bc:	2b01      	cmp	r3, #1
 80126be:	d101      	bne.n	80126c4 <HAL_TIM_ConfigClockSource+0x1c>
 80126c0:	2302      	movs	r3, #2
 80126c2:	e0dc      	b.n	801287e <HAL_TIM_ConfigClockSource+0x1d6>
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	2201      	movs	r2, #1
 80126c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	2202      	movs	r2, #2
 80126d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	689b      	ldr	r3, [r3, #8]
 80126da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80126dc:	68ba      	ldr	r2, [r7, #8]
 80126de:	4b6a      	ldr	r3, [pc, #424]	@ (8012888 <HAL_TIM_ConfigClockSource+0x1e0>)
 80126e0:	4013      	ands	r3, r2
 80126e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80126e4:	68bb      	ldr	r3, [r7, #8]
 80126e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80126ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	681b      	ldr	r3, [r3, #0]
 80126f0:	68ba      	ldr	r2, [r7, #8]
 80126f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80126f4:	683b      	ldr	r3, [r7, #0]
 80126f6:	681b      	ldr	r3, [r3, #0]
 80126f8:	4a64      	ldr	r2, [pc, #400]	@ (801288c <HAL_TIM_ConfigClockSource+0x1e4>)
 80126fa:	4293      	cmp	r3, r2
 80126fc:	f000 80a9 	beq.w	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012700:	4a62      	ldr	r2, [pc, #392]	@ (801288c <HAL_TIM_ConfigClockSource+0x1e4>)
 8012702:	4293      	cmp	r3, r2
 8012704:	f200 80ae 	bhi.w	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012708:	4a61      	ldr	r2, [pc, #388]	@ (8012890 <HAL_TIM_ConfigClockSource+0x1e8>)
 801270a:	4293      	cmp	r3, r2
 801270c:	f000 80a1 	beq.w	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012710:	4a5f      	ldr	r2, [pc, #380]	@ (8012890 <HAL_TIM_ConfigClockSource+0x1e8>)
 8012712:	4293      	cmp	r3, r2
 8012714:	f200 80a6 	bhi.w	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012718:	4a5e      	ldr	r2, [pc, #376]	@ (8012894 <HAL_TIM_ConfigClockSource+0x1ec>)
 801271a:	4293      	cmp	r3, r2
 801271c:	f000 8099 	beq.w	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012720:	4a5c      	ldr	r2, [pc, #368]	@ (8012894 <HAL_TIM_ConfigClockSource+0x1ec>)
 8012722:	4293      	cmp	r3, r2
 8012724:	f200 809e 	bhi.w	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012728:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 801272c:	f000 8091 	beq.w	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012730:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8012734:	f200 8096 	bhi.w	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012738:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801273c:	f000 8089 	beq.w	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012744:	f200 808e 	bhi.w	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801274c:	d03e      	beq.n	80127cc <HAL_TIM_ConfigClockSource+0x124>
 801274e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012752:	f200 8087 	bhi.w	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801275a:	f000 8086 	beq.w	801286a <HAL_TIM_ConfigClockSource+0x1c2>
 801275e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012762:	d87f      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012764:	2b70      	cmp	r3, #112	@ 0x70
 8012766:	d01a      	beq.n	801279e <HAL_TIM_ConfigClockSource+0xf6>
 8012768:	2b70      	cmp	r3, #112	@ 0x70
 801276a:	d87b      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 801276c:	2b60      	cmp	r3, #96	@ 0x60
 801276e:	d050      	beq.n	8012812 <HAL_TIM_ConfigClockSource+0x16a>
 8012770:	2b60      	cmp	r3, #96	@ 0x60
 8012772:	d877      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012774:	2b50      	cmp	r3, #80	@ 0x50
 8012776:	d03c      	beq.n	80127f2 <HAL_TIM_ConfigClockSource+0x14a>
 8012778:	2b50      	cmp	r3, #80	@ 0x50
 801277a:	d873      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 801277c:	2b40      	cmp	r3, #64	@ 0x40
 801277e:	d058      	beq.n	8012832 <HAL_TIM_ConfigClockSource+0x18a>
 8012780:	2b40      	cmp	r3, #64	@ 0x40
 8012782:	d86f      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012784:	2b30      	cmp	r3, #48	@ 0x30
 8012786:	d064      	beq.n	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012788:	2b30      	cmp	r3, #48	@ 0x30
 801278a:	d86b      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 801278c:	2b20      	cmp	r3, #32
 801278e:	d060      	beq.n	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012790:	2b20      	cmp	r3, #32
 8012792:	d867      	bhi.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
 8012794:	2b00      	cmp	r3, #0
 8012796:	d05c      	beq.n	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 8012798:	2b10      	cmp	r3, #16
 801279a:	d05a      	beq.n	8012852 <HAL_TIM_ConfigClockSource+0x1aa>
 801279c:	e062      	b.n	8012864 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801279e:	687b      	ldr	r3, [r7, #4]
 80127a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80127a2:	683b      	ldr	r3, [r7, #0]
 80127a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80127a6:	683b      	ldr	r3, [r7, #0]
 80127a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80127aa:	683b      	ldr	r3, [r7, #0]
 80127ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80127ae:	f000 fd87 	bl	80132c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	689b      	ldr	r3, [r3, #8]
 80127b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80127ba:	68bb      	ldr	r3, [r7, #8]
 80127bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80127c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	68ba      	ldr	r2, [r7, #8]
 80127c8:	609a      	str	r2, [r3, #8]
      break;
 80127ca:	e04f      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80127d0:	683b      	ldr	r3, [r7, #0]
 80127d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80127d4:	683b      	ldr	r3, [r7, #0]
 80127d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80127d8:	683b      	ldr	r3, [r7, #0]
 80127da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80127dc:	f000 fd70 	bl	80132c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	681b      	ldr	r3, [r3, #0]
 80127e4:	689a      	ldr	r2, [r3, #8]
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	681b      	ldr	r3, [r3, #0]
 80127ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80127ee:	609a      	str	r2, [r3, #8]
      break;
 80127f0:	e03c      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80127f6:	683b      	ldr	r3, [r7, #0]
 80127f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80127fa:	683b      	ldr	r3, [r7, #0]
 80127fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80127fe:	461a      	mov	r2, r3
 8012800:	f000 fce0 	bl	80131c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	681b      	ldr	r3, [r3, #0]
 8012808:	2150      	movs	r1, #80	@ 0x50
 801280a:	4618      	mov	r0, r3
 801280c:	f000 fd3a 	bl	8013284 <TIM_ITRx_SetConfig>
      break;
 8012810:	e02c      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012816:	683b      	ldr	r3, [r7, #0]
 8012818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801281a:	683b      	ldr	r3, [r7, #0]
 801281c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 801281e:	461a      	mov	r2, r3
 8012820:	f000 fcff 	bl	8013222 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	2160      	movs	r1, #96	@ 0x60
 801282a:	4618      	mov	r0, r3
 801282c:	f000 fd2a 	bl	8013284 <TIM_ITRx_SetConfig>
      break;
 8012830:	e01c      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8012836:	683b      	ldr	r3, [r7, #0]
 8012838:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801283a:	683b      	ldr	r3, [r7, #0]
 801283c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 801283e:	461a      	mov	r2, r3
 8012840:	f000 fcc0 	bl	80131c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	681b      	ldr	r3, [r3, #0]
 8012848:	2140      	movs	r1, #64	@ 0x40
 801284a:	4618      	mov	r0, r3
 801284c:	f000 fd1a 	bl	8013284 <TIM_ITRx_SetConfig>
      break;
 8012850:	e00c      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	681a      	ldr	r2, [r3, #0]
 8012856:	683b      	ldr	r3, [r7, #0]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	4619      	mov	r1, r3
 801285c:	4610      	mov	r0, r2
 801285e:	f000 fd11 	bl	8013284 <TIM_ITRx_SetConfig>
      break;
 8012862:	e003      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012864:	2301      	movs	r3, #1
 8012866:	73fb      	strb	r3, [r7, #15]
      break;
 8012868:	e000      	b.n	801286c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801286a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	2201      	movs	r2, #1
 8012870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	2200      	movs	r2, #0
 8012878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801287c:	7bfb      	ldrb	r3, [r7, #15]
}
 801287e:	4618      	mov	r0, r3
 8012880:	3710      	adds	r7, #16
 8012882:	46bd      	mov	sp, r7
 8012884:	bd80      	pop	{r7, pc}
 8012886:	bf00      	nop
 8012888:	ffceff88 	.word	0xffceff88
 801288c:	00100040 	.word	0x00100040
 8012890:	00100030 	.word	0x00100030
 8012894:	00100020 	.word	0x00100020

08012898 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012898:	b480      	push	{r7}
 801289a:	b083      	sub	sp, #12
 801289c:	af00      	add	r7, sp, #0
 801289e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80128a0:	bf00      	nop
 80128a2:	370c      	adds	r7, #12
 80128a4:	46bd      	mov	sp, r7
 80128a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128aa:	4770      	bx	lr

080128ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80128ac:	b480      	push	{r7}
 80128ae:	b083      	sub	sp, #12
 80128b0:	af00      	add	r7, sp, #0
 80128b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80128b4:	bf00      	nop
 80128b6:	370c      	adds	r7, #12
 80128b8:	46bd      	mov	sp, r7
 80128ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128be:	4770      	bx	lr

080128c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80128c0:	b480      	push	{r7}
 80128c2:	b083      	sub	sp, #12
 80128c4:	af00      	add	r7, sp, #0
 80128c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80128c8:	bf00      	nop
 80128ca:	370c      	adds	r7, #12
 80128cc:	46bd      	mov	sp, r7
 80128ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d2:	4770      	bx	lr

080128d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80128d4:	b480      	push	{r7}
 80128d6:	b083      	sub	sp, #12
 80128d8:	af00      	add	r7, sp, #0
 80128da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80128dc:	bf00      	nop
 80128de:	370c      	adds	r7, #12
 80128e0:	46bd      	mov	sp, r7
 80128e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128e6:	4770      	bx	lr

080128e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80128e8:	b480      	push	{r7}
 80128ea:	b083      	sub	sp, #12
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80128f0:	bf00      	nop
 80128f2:	370c      	adds	r7, #12
 80128f4:	46bd      	mov	sp, r7
 80128f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128fa:	4770      	bx	lr

080128fc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80128fc:	b480      	push	{r7}
 80128fe:	b083      	sub	sp, #12
 8012900:	af00      	add	r7, sp, #0
 8012902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8012904:	bf00      	nop
 8012906:	370c      	adds	r7, #12
 8012908:	46bd      	mov	sp, r7
 801290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801290e:	4770      	bx	lr

08012910 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b084      	sub	sp, #16
 8012914:	af00      	add	r7, sp, #0
 8012916:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801291c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012922:	687a      	ldr	r2, [r7, #4]
 8012924:	429a      	cmp	r2, r3
 8012926:	d107      	bne.n	8012938 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012928:	68fb      	ldr	r3, [r7, #12]
 801292a:	2201      	movs	r2, #1
 801292c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	2201      	movs	r2, #1
 8012932:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012936:	e02a      	b.n	801298e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8012938:	68fb      	ldr	r3, [r7, #12]
 801293a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801293c:	687a      	ldr	r2, [r7, #4]
 801293e:	429a      	cmp	r2, r3
 8012940:	d107      	bne.n	8012952 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	2202      	movs	r2, #2
 8012946:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8012948:	68fb      	ldr	r3, [r7, #12]
 801294a:	2201      	movs	r2, #1
 801294c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012950:	e01d      	b.n	801298e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012952:	68fb      	ldr	r3, [r7, #12]
 8012954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012956:	687a      	ldr	r2, [r7, #4]
 8012958:	429a      	cmp	r2, r3
 801295a:	d107      	bne.n	801296c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	2204      	movs	r2, #4
 8012960:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8012962:	68fb      	ldr	r3, [r7, #12]
 8012964:	2201      	movs	r2, #1
 8012966:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801296a:	e010      	b.n	801298e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012970:	687a      	ldr	r2, [r7, #4]
 8012972:	429a      	cmp	r2, r3
 8012974:	d107      	bne.n	8012986 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	2208      	movs	r2, #8
 801297a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	2201      	movs	r2, #1
 8012980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012984:	e003      	b.n	801298e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	2201      	movs	r2, #1
 801298a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801298e:	68f8      	ldr	r0, [r7, #12]
 8012990:	f7ff ffb4 	bl	80128fc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	2200      	movs	r2, #0
 8012998:	771a      	strb	r2, [r3, #28]
}
 801299a:	bf00      	nop
 801299c:	3710      	adds	r7, #16
 801299e:	46bd      	mov	sp, r7
 80129a0:	bd80      	pop	{r7, pc}

080129a2 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80129a2:	b580      	push	{r7, lr}
 80129a4:	b084      	sub	sp, #16
 80129a6:	af00      	add	r7, sp, #0
 80129a8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80129ae:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80129b0:	68fb      	ldr	r3, [r7, #12]
 80129b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80129b4:	687a      	ldr	r2, [r7, #4]
 80129b6:	429a      	cmp	r2, r3
 80129b8:	d10b      	bne.n	80129d2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	2201      	movs	r2, #1
 80129be:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	69db      	ldr	r3, [r3, #28]
 80129c4:	2b00      	cmp	r3, #0
 80129c6:	d136      	bne.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	2201      	movs	r2, #1
 80129cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80129d0:	e031      	b.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80129d2:	68fb      	ldr	r3, [r7, #12]
 80129d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80129d6:	687a      	ldr	r2, [r7, #4]
 80129d8:	429a      	cmp	r2, r3
 80129da:	d10b      	bne.n	80129f4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	2202      	movs	r2, #2
 80129e0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	69db      	ldr	r3, [r3, #28]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d125      	bne.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80129ea:	68fb      	ldr	r3, [r7, #12]
 80129ec:	2201      	movs	r2, #1
 80129ee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80129f2:	e020      	b.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129f8:	687a      	ldr	r2, [r7, #4]
 80129fa:	429a      	cmp	r2, r3
 80129fc:	d10b      	bne.n	8012a16 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80129fe:	68fb      	ldr	r3, [r7, #12]
 8012a00:	2204      	movs	r2, #4
 8012a02:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	69db      	ldr	r3, [r3, #28]
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d114      	bne.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	2201      	movs	r2, #1
 8012a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8012a14:	e00f      	b.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a1a:	687a      	ldr	r2, [r7, #4]
 8012a1c:	429a      	cmp	r2, r3
 8012a1e:	d10a      	bne.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012a20:	68fb      	ldr	r3, [r7, #12]
 8012a22:	2208      	movs	r2, #8
 8012a24:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012a26:	687b      	ldr	r3, [r7, #4]
 8012a28:	69db      	ldr	r3, [r3, #28]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d103      	bne.n	8012a36 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	2201      	movs	r2, #1
 8012a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012a36:	68f8      	ldr	r0, [r7, #12]
 8012a38:	f7ff ff42 	bl	80128c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	2200      	movs	r2, #0
 8012a40:	771a      	strb	r2, [r3, #28]
}
 8012a42:	bf00      	nop
 8012a44:	3710      	adds	r7, #16
 8012a46:	46bd      	mov	sp, r7
 8012a48:	bd80      	pop	{r7, pc}

08012a4a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8012a4a:	b580      	push	{r7, lr}
 8012a4c:	b084      	sub	sp, #16
 8012a4e:	af00      	add	r7, sp, #0
 8012a50:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012a52:	687b      	ldr	r3, [r7, #4]
 8012a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012a56:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8012a58:	68fb      	ldr	r3, [r7, #12]
 8012a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012a5c:	687a      	ldr	r2, [r7, #4]
 8012a5e:	429a      	cmp	r2, r3
 8012a60:	d103      	bne.n	8012a6a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012a62:	68fb      	ldr	r3, [r7, #12]
 8012a64:	2201      	movs	r2, #1
 8012a66:	771a      	strb	r2, [r3, #28]
 8012a68:	e019      	b.n	8012a9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8012a6a:	68fb      	ldr	r3, [r7, #12]
 8012a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012a6e:	687a      	ldr	r2, [r7, #4]
 8012a70:	429a      	cmp	r2, r3
 8012a72:	d103      	bne.n	8012a7c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	2202      	movs	r2, #2
 8012a78:	771a      	strb	r2, [r3, #28]
 8012a7a:	e010      	b.n	8012a9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012a80:	687a      	ldr	r2, [r7, #4]
 8012a82:	429a      	cmp	r2, r3
 8012a84:	d103      	bne.n	8012a8e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	2204      	movs	r2, #4
 8012a8a:	771a      	strb	r2, [r3, #28]
 8012a8c:	e007      	b.n	8012a9e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a92:	687a      	ldr	r2, [r7, #4]
 8012a94:	429a      	cmp	r2, r3
 8012a96:	d102      	bne.n	8012a9e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012a98:	68fb      	ldr	r3, [r7, #12]
 8012a9a:	2208      	movs	r2, #8
 8012a9c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8012a9e:	68f8      	ldr	r0, [r7, #12]
 8012aa0:	f7ff ff18 	bl	80128d4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	2200      	movs	r2, #0
 8012aa8:	771a      	strb	r2, [r3, #28]
}
 8012aaa:	bf00      	nop
 8012aac:	3710      	adds	r7, #16
 8012aae:	46bd      	mov	sp, r7
 8012ab0:	bd80      	pop	{r7, pc}
	...

08012ab4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012ab4:	b480      	push	{r7}
 8012ab6:	b085      	sub	sp, #20
 8012ab8:	af00      	add	r7, sp, #0
 8012aba:	6078      	str	r0, [r7, #4]
 8012abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	681b      	ldr	r3, [r3, #0]
 8012ac2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8012bf0 <TIM_Base_SetConfig+0x13c>)
 8012ac8:	4293      	cmp	r3, r2
 8012aca:	d013      	beq.n	8012af4 <TIM_Base_SetConfig+0x40>
 8012acc:	687b      	ldr	r3, [r7, #4]
 8012ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012ad2:	d00f      	beq.n	8012af4 <TIM_Base_SetConfig+0x40>
 8012ad4:	687b      	ldr	r3, [r7, #4]
 8012ad6:	4a47      	ldr	r2, [pc, #284]	@ (8012bf4 <TIM_Base_SetConfig+0x140>)
 8012ad8:	4293      	cmp	r3, r2
 8012ada:	d00b      	beq.n	8012af4 <TIM_Base_SetConfig+0x40>
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	4a46      	ldr	r2, [pc, #280]	@ (8012bf8 <TIM_Base_SetConfig+0x144>)
 8012ae0:	4293      	cmp	r3, r2
 8012ae2:	d007      	beq.n	8012af4 <TIM_Base_SetConfig+0x40>
 8012ae4:	687b      	ldr	r3, [r7, #4]
 8012ae6:	4a45      	ldr	r2, [pc, #276]	@ (8012bfc <TIM_Base_SetConfig+0x148>)
 8012ae8:	4293      	cmp	r3, r2
 8012aea:	d003      	beq.n	8012af4 <TIM_Base_SetConfig+0x40>
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	4a44      	ldr	r2, [pc, #272]	@ (8012c00 <TIM_Base_SetConfig+0x14c>)
 8012af0:	4293      	cmp	r3, r2
 8012af2:	d108      	bne.n	8012b06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8012af4:	68fb      	ldr	r3, [r7, #12]
 8012af6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8012afa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8012afc:	683b      	ldr	r3, [r7, #0]
 8012afe:	685b      	ldr	r3, [r3, #4]
 8012b00:	68fa      	ldr	r2, [r7, #12]
 8012b02:	4313      	orrs	r3, r2
 8012b04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	4a39      	ldr	r2, [pc, #228]	@ (8012bf0 <TIM_Base_SetConfig+0x13c>)
 8012b0a:	4293      	cmp	r3, r2
 8012b0c:	d027      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012b14:	d023      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	4a36      	ldr	r2, [pc, #216]	@ (8012bf4 <TIM_Base_SetConfig+0x140>)
 8012b1a:	4293      	cmp	r3, r2
 8012b1c:	d01f      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b1e:	687b      	ldr	r3, [r7, #4]
 8012b20:	4a35      	ldr	r2, [pc, #212]	@ (8012bf8 <TIM_Base_SetConfig+0x144>)
 8012b22:	4293      	cmp	r3, r2
 8012b24:	d01b      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	4a34      	ldr	r2, [pc, #208]	@ (8012bfc <TIM_Base_SetConfig+0x148>)
 8012b2a:	4293      	cmp	r3, r2
 8012b2c:	d017      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	4a33      	ldr	r2, [pc, #204]	@ (8012c00 <TIM_Base_SetConfig+0x14c>)
 8012b32:	4293      	cmp	r3, r2
 8012b34:	d013      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	4a32      	ldr	r2, [pc, #200]	@ (8012c04 <TIM_Base_SetConfig+0x150>)
 8012b3a:	4293      	cmp	r3, r2
 8012b3c:	d00f      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	4a31      	ldr	r2, [pc, #196]	@ (8012c08 <TIM_Base_SetConfig+0x154>)
 8012b42:	4293      	cmp	r3, r2
 8012b44:	d00b      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	4a30      	ldr	r2, [pc, #192]	@ (8012c0c <TIM_Base_SetConfig+0x158>)
 8012b4a:	4293      	cmp	r3, r2
 8012b4c:	d007      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	4a2f      	ldr	r2, [pc, #188]	@ (8012c10 <TIM_Base_SetConfig+0x15c>)
 8012b52:	4293      	cmp	r3, r2
 8012b54:	d003      	beq.n	8012b5e <TIM_Base_SetConfig+0xaa>
 8012b56:	687b      	ldr	r3, [r7, #4]
 8012b58:	4a2e      	ldr	r2, [pc, #184]	@ (8012c14 <TIM_Base_SetConfig+0x160>)
 8012b5a:	4293      	cmp	r3, r2
 8012b5c:	d108      	bne.n	8012b70 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012b64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012b66:	683b      	ldr	r3, [r7, #0]
 8012b68:	68db      	ldr	r3, [r3, #12]
 8012b6a:	68fa      	ldr	r2, [r7, #12]
 8012b6c:	4313      	orrs	r3, r2
 8012b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012b76:	683b      	ldr	r3, [r7, #0]
 8012b78:	695b      	ldr	r3, [r3, #20]
 8012b7a:	4313      	orrs	r3, r2
 8012b7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	68fa      	ldr	r2, [r7, #12]
 8012b82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012b84:	683b      	ldr	r3, [r7, #0]
 8012b86:	689a      	ldr	r2, [r3, #8]
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012b8c:	683b      	ldr	r3, [r7, #0]
 8012b8e:	681a      	ldr	r2, [r3, #0]
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	4a16      	ldr	r2, [pc, #88]	@ (8012bf0 <TIM_Base_SetConfig+0x13c>)
 8012b98:	4293      	cmp	r3, r2
 8012b9a:	d00f      	beq.n	8012bbc <TIM_Base_SetConfig+0x108>
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	4a18      	ldr	r2, [pc, #96]	@ (8012c00 <TIM_Base_SetConfig+0x14c>)
 8012ba0:	4293      	cmp	r3, r2
 8012ba2:	d00b      	beq.n	8012bbc <TIM_Base_SetConfig+0x108>
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	4a17      	ldr	r2, [pc, #92]	@ (8012c04 <TIM_Base_SetConfig+0x150>)
 8012ba8:	4293      	cmp	r3, r2
 8012baa:	d007      	beq.n	8012bbc <TIM_Base_SetConfig+0x108>
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	4a16      	ldr	r2, [pc, #88]	@ (8012c08 <TIM_Base_SetConfig+0x154>)
 8012bb0:	4293      	cmp	r3, r2
 8012bb2:	d003      	beq.n	8012bbc <TIM_Base_SetConfig+0x108>
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	4a15      	ldr	r2, [pc, #84]	@ (8012c0c <TIM_Base_SetConfig+0x158>)
 8012bb8:	4293      	cmp	r3, r2
 8012bba:	d103      	bne.n	8012bc4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012bbc:	683b      	ldr	r3, [r7, #0]
 8012bbe:	691a      	ldr	r2, [r3, #16]
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	2201      	movs	r2, #1
 8012bc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	691b      	ldr	r3, [r3, #16]
 8012bce:	f003 0301 	and.w	r3, r3, #1
 8012bd2:	2b01      	cmp	r3, #1
 8012bd4:	d105      	bne.n	8012be2 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	691b      	ldr	r3, [r3, #16]
 8012bda:	f023 0201 	bic.w	r2, r3, #1
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	611a      	str	r2, [r3, #16]
  }
}
 8012be2:	bf00      	nop
 8012be4:	3714      	adds	r7, #20
 8012be6:	46bd      	mov	sp, r7
 8012be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bec:	4770      	bx	lr
 8012bee:	bf00      	nop
 8012bf0:	40010000 	.word	0x40010000
 8012bf4:	40000400 	.word	0x40000400
 8012bf8:	40000800 	.word	0x40000800
 8012bfc:	40000c00 	.word	0x40000c00
 8012c00:	40010400 	.word	0x40010400
 8012c04:	40014000 	.word	0x40014000
 8012c08:	40014400 	.word	0x40014400
 8012c0c:	40014800 	.word	0x40014800
 8012c10:	4000e000 	.word	0x4000e000
 8012c14:	4000e400 	.word	0x4000e400

08012c18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012c18:	b480      	push	{r7}
 8012c1a:	b087      	sub	sp, #28
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
 8012c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	6a1b      	ldr	r3, [r3, #32]
 8012c26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	6a1b      	ldr	r3, [r3, #32]
 8012c2c:	f023 0201 	bic.w	r2, r3, #1
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	685b      	ldr	r3, [r3, #4]
 8012c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	699b      	ldr	r3, [r3, #24]
 8012c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012c40:	68fa      	ldr	r2, [r7, #12]
 8012c42:	4b37      	ldr	r3, [pc, #220]	@ (8012d20 <TIM_OC1_SetConfig+0x108>)
 8012c44:	4013      	ands	r3, r2
 8012c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	f023 0303 	bic.w	r3, r3, #3
 8012c4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012c50:	683b      	ldr	r3, [r7, #0]
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	68fa      	ldr	r2, [r7, #12]
 8012c56:	4313      	orrs	r3, r2
 8012c58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012c5a:	697b      	ldr	r3, [r7, #20]
 8012c5c:	f023 0302 	bic.w	r3, r3, #2
 8012c60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012c62:	683b      	ldr	r3, [r7, #0]
 8012c64:	689b      	ldr	r3, [r3, #8]
 8012c66:	697a      	ldr	r2, [r7, #20]
 8012c68:	4313      	orrs	r3, r2
 8012c6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	4a2d      	ldr	r2, [pc, #180]	@ (8012d24 <TIM_OC1_SetConfig+0x10c>)
 8012c70:	4293      	cmp	r3, r2
 8012c72:	d00f      	beq.n	8012c94 <TIM_OC1_SetConfig+0x7c>
 8012c74:	687b      	ldr	r3, [r7, #4]
 8012c76:	4a2c      	ldr	r2, [pc, #176]	@ (8012d28 <TIM_OC1_SetConfig+0x110>)
 8012c78:	4293      	cmp	r3, r2
 8012c7a:	d00b      	beq.n	8012c94 <TIM_OC1_SetConfig+0x7c>
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	4a2b      	ldr	r2, [pc, #172]	@ (8012d2c <TIM_OC1_SetConfig+0x114>)
 8012c80:	4293      	cmp	r3, r2
 8012c82:	d007      	beq.n	8012c94 <TIM_OC1_SetConfig+0x7c>
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	4a2a      	ldr	r2, [pc, #168]	@ (8012d30 <TIM_OC1_SetConfig+0x118>)
 8012c88:	4293      	cmp	r3, r2
 8012c8a:	d003      	beq.n	8012c94 <TIM_OC1_SetConfig+0x7c>
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	4a29      	ldr	r2, [pc, #164]	@ (8012d34 <TIM_OC1_SetConfig+0x11c>)
 8012c90:	4293      	cmp	r3, r2
 8012c92:	d10c      	bne.n	8012cae <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012c94:	697b      	ldr	r3, [r7, #20]
 8012c96:	f023 0308 	bic.w	r3, r3, #8
 8012c9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012c9c:	683b      	ldr	r3, [r7, #0]
 8012c9e:	68db      	ldr	r3, [r3, #12]
 8012ca0:	697a      	ldr	r2, [r7, #20]
 8012ca2:	4313      	orrs	r3, r2
 8012ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012ca6:	697b      	ldr	r3, [r7, #20]
 8012ca8:	f023 0304 	bic.w	r3, r3, #4
 8012cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012cae:	687b      	ldr	r3, [r7, #4]
 8012cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8012d24 <TIM_OC1_SetConfig+0x10c>)
 8012cb2:	4293      	cmp	r3, r2
 8012cb4:	d00f      	beq.n	8012cd6 <TIM_OC1_SetConfig+0xbe>
 8012cb6:	687b      	ldr	r3, [r7, #4]
 8012cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8012d28 <TIM_OC1_SetConfig+0x110>)
 8012cba:	4293      	cmp	r3, r2
 8012cbc:	d00b      	beq.n	8012cd6 <TIM_OC1_SetConfig+0xbe>
 8012cbe:	687b      	ldr	r3, [r7, #4]
 8012cc0:	4a1a      	ldr	r2, [pc, #104]	@ (8012d2c <TIM_OC1_SetConfig+0x114>)
 8012cc2:	4293      	cmp	r3, r2
 8012cc4:	d007      	beq.n	8012cd6 <TIM_OC1_SetConfig+0xbe>
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	4a19      	ldr	r2, [pc, #100]	@ (8012d30 <TIM_OC1_SetConfig+0x118>)
 8012cca:	4293      	cmp	r3, r2
 8012ccc:	d003      	beq.n	8012cd6 <TIM_OC1_SetConfig+0xbe>
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	4a18      	ldr	r2, [pc, #96]	@ (8012d34 <TIM_OC1_SetConfig+0x11c>)
 8012cd2:	4293      	cmp	r3, r2
 8012cd4:	d111      	bne.n	8012cfa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012cd6:	693b      	ldr	r3, [r7, #16]
 8012cd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012cdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012cde:	693b      	ldr	r3, [r7, #16]
 8012ce0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012ce4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012ce6:	683b      	ldr	r3, [r7, #0]
 8012ce8:	695b      	ldr	r3, [r3, #20]
 8012cea:	693a      	ldr	r2, [r7, #16]
 8012cec:	4313      	orrs	r3, r2
 8012cee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012cf0:	683b      	ldr	r3, [r7, #0]
 8012cf2:	699b      	ldr	r3, [r3, #24]
 8012cf4:	693a      	ldr	r2, [r7, #16]
 8012cf6:	4313      	orrs	r3, r2
 8012cf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	693a      	ldr	r2, [r7, #16]
 8012cfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	68fa      	ldr	r2, [r7, #12]
 8012d04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012d06:	683b      	ldr	r3, [r7, #0]
 8012d08:	685a      	ldr	r2, [r3, #4]
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012d0e:	687b      	ldr	r3, [r7, #4]
 8012d10:	697a      	ldr	r2, [r7, #20]
 8012d12:	621a      	str	r2, [r3, #32]
}
 8012d14:	bf00      	nop
 8012d16:	371c      	adds	r7, #28
 8012d18:	46bd      	mov	sp, r7
 8012d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d1e:	4770      	bx	lr
 8012d20:	fffeff8f 	.word	0xfffeff8f
 8012d24:	40010000 	.word	0x40010000
 8012d28:	40010400 	.word	0x40010400
 8012d2c:	40014000 	.word	0x40014000
 8012d30:	40014400 	.word	0x40014400
 8012d34:	40014800 	.word	0x40014800

08012d38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012d38:	b480      	push	{r7}
 8012d3a:	b087      	sub	sp, #28
 8012d3c:	af00      	add	r7, sp, #0
 8012d3e:	6078      	str	r0, [r7, #4]
 8012d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	6a1b      	ldr	r3, [r3, #32]
 8012d46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	6a1b      	ldr	r3, [r3, #32]
 8012d4c:	f023 0210 	bic.w	r2, r3, #16
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d54:	687b      	ldr	r3, [r7, #4]
 8012d56:	685b      	ldr	r3, [r3, #4]
 8012d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	699b      	ldr	r3, [r3, #24]
 8012d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012d60:	68fa      	ldr	r2, [r7, #12]
 8012d62:	4b34      	ldr	r3, [pc, #208]	@ (8012e34 <TIM_OC2_SetConfig+0xfc>)
 8012d64:	4013      	ands	r3, r2
 8012d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012d6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012d70:	683b      	ldr	r3, [r7, #0]
 8012d72:	681b      	ldr	r3, [r3, #0]
 8012d74:	021b      	lsls	r3, r3, #8
 8012d76:	68fa      	ldr	r2, [r7, #12]
 8012d78:	4313      	orrs	r3, r2
 8012d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012d7c:	697b      	ldr	r3, [r7, #20]
 8012d7e:	f023 0320 	bic.w	r3, r3, #32
 8012d82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	689b      	ldr	r3, [r3, #8]
 8012d88:	011b      	lsls	r3, r3, #4
 8012d8a:	697a      	ldr	r2, [r7, #20]
 8012d8c:	4313      	orrs	r3, r2
 8012d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	4a29      	ldr	r2, [pc, #164]	@ (8012e38 <TIM_OC2_SetConfig+0x100>)
 8012d94:	4293      	cmp	r3, r2
 8012d96:	d003      	beq.n	8012da0 <TIM_OC2_SetConfig+0x68>
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	4a28      	ldr	r2, [pc, #160]	@ (8012e3c <TIM_OC2_SetConfig+0x104>)
 8012d9c:	4293      	cmp	r3, r2
 8012d9e:	d10d      	bne.n	8012dbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012da0:	697b      	ldr	r3, [r7, #20]
 8012da2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012da6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012da8:	683b      	ldr	r3, [r7, #0]
 8012daa:	68db      	ldr	r3, [r3, #12]
 8012dac:	011b      	lsls	r3, r3, #4
 8012dae:	697a      	ldr	r2, [r7, #20]
 8012db0:	4313      	orrs	r3, r2
 8012db2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012db4:	697b      	ldr	r3, [r7, #20]
 8012db6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012dba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8012e38 <TIM_OC2_SetConfig+0x100>)
 8012dc0:	4293      	cmp	r3, r2
 8012dc2:	d00f      	beq.n	8012de4 <TIM_OC2_SetConfig+0xac>
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	4a1d      	ldr	r2, [pc, #116]	@ (8012e3c <TIM_OC2_SetConfig+0x104>)
 8012dc8:	4293      	cmp	r3, r2
 8012dca:	d00b      	beq.n	8012de4 <TIM_OC2_SetConfig+0xac>
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	4a1c      	ldr	r2, [pc, #112]	@ (8012e40 <TIM_OC2_SetConfig+0x108>)
 8012dd0:	4293      	cmp	r3, r2
 8012dd2:	d007      	beq.n	8012de4 <TIM_OC2_SetConfig+0xac>
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8012e44 <TIM_OC2_SetConfig+0x10c>)
 8012dd8:	4293      	cmp	r3, r2
 8012dda:	d003      	beq.n	8012de4 <TIM_OC2_SetConfig+0xac>
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	4a1a      	ldr	r2, [pc, #104]	@ (8012e48 <TIM_OC2_SetConfig+0x110>)
 8012de0:	4293      	cmp	r3, r2
 8012de2:	d113      	bne.n	8012e0c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012de4:	693b      	ldr	r3, [r7, #16]
 8012de6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012dea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012dec:	693b      	ldr	r3, [r7, #16]
 8012dee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012df2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012df4:	683b      	ldr	r3, [r7, #0]
 8012df6:	695b      	ldr	r3, [r3, #20]
 8012df8:	009b      	lsls	r3, r3, #2
 8012dfa:	693a      	ldr	r2, [r7, #16]
 8012dfc:	4313      	orrs	r3, r2
 8012dfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012e00:	683b      	ldr	r3, [r7, #0]
 8012e02:	699b      	ldr	r3, [r3, #24]
 8012e04:	009b      	lsls	r3, r3, #2
 8012e06:	693a      	ldr	r2, [r7, #16]
 8012e08:	4313      	orrs	r3, r2
 8012e0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	693a      	ldr	r2, [r7, #16]
 8012e10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	68fa      	ldr	r2, [r7, #12]
 8012e16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012e18:	683b      	ldr	r3, [r7, #0]
 8012e1a:	685a      	ldr	r2, [r3, #4]
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	697a      	ldr	r2, [r7, #20]
 8012e24:	621a      	str	r2, [r3, #32]
}
 8012e26:	bf00      	nop
 8012e28:	371c      	adds	r7, #28
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e30:	4770      	bx	lr
 8012e32:	bf00      	nop
 8012e34:	feff8fff 	.word	0xfeff8fff
 8012e38:	40010000 	.word	0x40010000
 8012e3c:	40010400 	.word	0x40010400
 8012e40:	40014000 	.word	0x40014000
 8012e44:	40014400 	.word	0x40014400
 8012e48:	40014800 	.word	0x40014800

08012e4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012e4c:	b480      	push	{r7}
 8012e4e:	b087      	sub	sp, #28
 8012e50:	af00      	add	r7, sp, #0
 8012e52:	6078      	str	r0, [r7, #4]
 8012e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	6a1b      	ldr	r3, [r3, #32]
 8012e5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012e5c:	687b      	ldr	r3, [r7, #4]
 8012e5e:	6a1b      	ldr	r3, [r3, #32]
 8012e60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012e64:	687b      	ldr	r3, [r7, #4]
 8012e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	685b      	ldr	r3, [r3, #4]
 8012e6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	69db      	ldr	r3, [r3, #28]
 8012e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012e74:	68fa      	ldr	r2, [r7, #12]
 8012e76:	4b33      	ldr	r3, [pc, #204]	@ (8012f44 <TIM_OC3_SetConfig+0xf8>)
 8012e78:	4013      	ands	r3, r2
 8012e7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012e7c:	68fb      	ldr	r3, [r7, #12]
 8012e7e:	f023 0303 	bic.w	r3, r3, #3
 8012e82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012e84:	683b      	ldr	r3, [r7, #0]
 8012e86:	681b      	ldr	r3, [r3, #0]
 8012e88:	68fa      	ldr	r2, [r7, #12]
 8012e8a:	4313      	orrs	r3, r2
 8012e8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012e8e:	697b      	ldr	r3, [r7, #20]
 8012e90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012e94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012e96:	683b      	ldr	r3, [r7, #0]
 8012e98:	689b      	ldr	r3, [r3, #8]
 8012e9a:	021b      	lsls	r3, r3, #8
 8012e9c:	697a      	ldr	r2, [r7, #20]
 8012e9e:	4313      	orrs	r3, r2
 8012ea0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	4a28      	ldr	r2, [pc, #160]	@ (8012f48 <TIM_OC3_SetConfig+0xfc>)
 8012ea6:	4293      	cmp	r3, r2
 8012ea8:	d003      	beq.n	8012eb2 <TIM_OC3_SetConfig+0x66>
 8012eaa:	687b      	ldr	r3, [r7, #4]
 8012eac:	4a27      	ldr	r2, [pc, #156]	@ (8012f4c <TIM_OC3_SetConfig+0x100>)
 8012eae:	4293      	cmp	r3, r2
 8012eb0:	d10d      	bne.n	8012ece <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012eb2:	697b      	ldr	r3, [r7, #20]
 8012eb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012eb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	68db      	ldr	r3, [r3, #12]
 8012ebe:	021b      	lsls	r3, r3, #8
 8012ec0:	697a      	ldr	r2, [r7, #20]
 8012ec2:	4313      	orrs	r3, r2
 8012ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012ec6:	697b      	ldr	r3, [r7, #20]
 8012ec8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8012f48 <TIM_OC3_SetConfig+0xfc>)
 8012ed2:	4293      	cmp	r3, r2
 8012ed4:	d00f      	beq.n	8012ef6 <TIM_OC3_SetConfig+0xaa>
 8012ed6:	687b      	ldr	r3, [r7, #4]
 8012ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8012f4c <TIM_OC3_SetConfig+0x100>)
 8012eda:	4293      	cmp	r3, r2
 8012edc:	d00b      	beq.n	8012ef6 <TIM_OC3_SetConfig+0xaa>
 8012ede:	687b      	ldr	r3, [r7, #4]
 8012ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8012f50 <TIM_OC3_SetConfig+0x104>)
 8012ee2:	4293      	cmp	r3, r2
 8012ee4:	d007      	beq.n	8012ef6 <TIM_OC3_SetConfig+0xaa>
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	4a1a      	ldr	r2, [pc, #104]	@ (8012f54 <TIM_OC3_SetConfig+0x108>)
 8012eea:	4293      	cmp	r3, r2
 8012eec:	d003      	beq.n	8012ef6 <TIM_OC3_SetConfig+0xaa>
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	4a19      	ldr	r2, [pc, #100]	@ (8012f58 <TIM_OC3_SetConfig+0x10c>)
 8012ef2:	4293      	cmp	r3, r2
 8012ef4:	d113      	bne.n	8012f1e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012ef6:	693b      	ldr	r3, [r7, #16]
 8012ef8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012efc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012efe:	693b      	ldr	r3, [r7, #16]
 8012f00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012f04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012f06:	683b      	ldr	r3, [r7, #0]
 8012f08:	695b      	ldr	r3, [r3, #20]
 8012f0a:	011b      	lsls	r3, r3, #4
 8012f0c:	693a      	ldr	r2, [r7, #16]
 8012f0e:	4313      	orrs	r3, r2
 8012f10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012f12:	683b      	ldr	r3, [r7, #0]
 8012f14:	699b      	ldr	r3, [r3, #24]
 8012f16:	011b      	lsls	r3, r3, #4
 8012f18:	693a      	ldr	r2, [r7, #16]
 8012f1a:	4313      	orrs	r3, r2
 8012f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	693a      	ldr	r2, [r7, #16]
 8012f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	68fa      	ldr	r2, [r7, #12]
 8012f28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012f2a:	683b      	ldr	r3, [r7, #0]
 8012f2c:	685a      	ldr	r2, [r3, #4]
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012f32:	687b      	ldr	r3, [r7, #4]
 8012f34:	697a      	ldr	r2, [r7, #20]
 8012f36:	621a      	str	r2, [r3, #32]
}
 8012f38:	bf00      	nop
 8012f3a:	371c      	adds	r7, #28
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f42:	4770      	bx	lr
 8012f44:	fffeff8f 	.word	0xfffeff8f
 8012f48:	40010000 	.word	0x40010000
 8012f4c:	40010400 	.word	0x40010400
 8012f50:	40014000 	.word	0x40014000
 8012f54:	40014400 	.word	0x40014400
 8012f58:	40014800 	.word	0x40014800

08012f5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012f5c:	b480      	push	{r7}
 8012f5e:	b087      	sub	sp, #28
 8012f60:	af00      	add	r7, sp, #0
 8012f62:	6078      	str	r0, [r7, #4]
 8012f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	6a1b      	ldr	r3, [r3, #32]
 8012f6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	6a1b      	ldr	r3, [r3, #32]
 8012f70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	685b      	ldr	r3, [r3, #4]
 8012f7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	69db      	ldr	r3, [r3, #28]
 8012f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012f84:	68fa      	ldr	r2, [r7, #12]
 8012f86:	4b24      	ldr	r3, [pc, #144]	@ (8013018 <TIM_OC4_SetConfig+0xbc>)
 8012f88:	4013      	ands	r3, r2
 8012f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012f92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012f94:	683b      	ldr	r3, [r7, #0]
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	021b      	lsls	r3, r3, #8
 8012f9a:	68fa      	ldr	r2, [r7, #12]
 8012f9c:	4313      	orrs	r3, r2
 8012f9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012fa0:	693b      	ldr	r3, [r7, #16]
 8012fa2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012fa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012fa8:	683b      	ldr	r3, [r7, #0]
 8012faa:	689b      	ldr	r3, [r3, #8]
 8012fac:	031b      	lsls	r3, r3, #12
 8012fae:	693a      	ldr	r2, [r7, #16]
 8012fb0:	4313      	orrs	r3, r2
 8012fb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	4a19      	ldr	r2, [pc, #100]	@ (801301c <TIM_OC4_SetConfig+0xc0>)
 8012fb8:	4293      	cmp	r3, r2
 8012fba:	d00f      	beq.n	8012fdc <TIM_OC4_SetConfig+0x80>
 8012fbc:	687b      	ldr	r3, [r7, #4]
 8012fbe:	4a18      	ldr	r2, [pc, #96]	@ (8013020 <TIM_OC4_SetConfig+0xc4>)
 8012fc0:	4293      	cmp	r3, r2
 8012fc2:	d00b      	beq.n	8012fdc <TIM_OC4_SetConfig+0x80>
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	4a17      	ldr	r2, [pc, #92]	@ (8013024 <TIM_OC4_SetConfig+0xc8>)
 8012fc8:	4293      	cmp	r3, r2
 8012fca:	d007      	beq.n	8012fdc <TIM_OC4_SetConfig+0x80>
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	4a16      	ldr	r2, [pc, #88]	@ (8013028 <TIM_OC4_SetConfig+0xcc>)
 8012fd0:	4293      	cmp	r3, r2
 8012fd2:	d003      	beq.n	8012fdc <TIM_OC4_SetConfig+0x80>
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	4a15      	ldr	r2, [pc, #84]	@ (801302c <TIM_OC4_SetConfig+0xd0>)
 8012fd8:	4293      	cmp	r3, r2
 8012fda:	d109      	bne.n	8012ff0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012fdc:	697b      	ldr	r3, [r7, #20]
 8012fde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012fe2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012fe4:	683b      	ldr	r3, [r7, #0]
 8012fe6:	695b      	ldr	r3, [r3, #20]
 8012fe8:	019b      	lsls	r3, r3, #6
 8012fea:	697a      	ldr	r2, [r7, #20]
 8012fec:	4313      	orrs	r3, r2
 8012fee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ff0:	687b      	ldr	r3, [r7, #4]
 8012ff2:	697a      	ldr	r2, [r7, #20]
 8012ff4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	68fa      	ldr	r2, [r7, #12]
 8012ffa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012ffc:	683b      	ldr	r3, [r7, #0]
 8012ffe:	685a      	ldr	r2, [r3, #4]
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	693a      	ldr	r2, [r7, #16]
 8013008:	621a      	str	r2, [r3, #32]
}
 801300a:	bf00      	nop
 801300c:	371c      	adds	r7, #28
 801300e:	46bd      	mov	sp, r7
 8013010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013014:	4770      	bx	lr
 8013016:	bf00      	nop
 8013018:	feff8fff 	.word	0xfeff8fff
 801301c:	40010000 	.word	0x40010000
 8013020:	40010400 	.word	0x40010400
 8013024:	40014000 	.word	0x40014000
 8013028:	40014400 	.word	0x40014400
 801302c:	40014800 	.word	0x40014800

08013030 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8013030:	b480      	push	{r7}
 8013032:	b087      	sub	sp, #28
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
 8013038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	6a1b      	ldr	r3, [r3, #32]
 801303e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	6a1b      	ldr	r3, [r3, #32]
 8013044:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801304c:	687b      	ldr	r3, [r7, #4]
 801304e:	685b      	ldr	r3, [r3, #4]
 8013050:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8013058:	68fa      	ldr	r2, [r7, #12]
 801305a:	4b21      	ldr	r3, [pc, #132]	@ (80130e0 <TIM_OC5_SetConfig+0xb0>)
 801305c:	4013      	ands	r3, r2
 801305e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8013060:	683b      	ldr	r3, [r7, #0]
 8013062:	681b      	ldr	r3, [r3, #0]
 8013064:	68fa      	ldr	r2, [r7, #12]
 8013066:	4313      	orrs	r3, r2
 8013068:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801306a:	693b      	ldr	r3, [r7, #16]
 801306c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8013070:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8013072:	683b      	ldr	r3, [r7, #0]
 8013074:	689b      	ldr	r3, [r3, #8]
 8013076:	041b      	lsls	r3, r3, #16
 8013078:	693a      	ldr	r2, [r7, #16]
 801307a:	4313      	orrs	r3, r2
 801307c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801307e:	687b      	ldr	r3, [r7, #4]
 8013080:	4a18      	ldr	r2, [pc, #96]	@ (80130e4 <TIM_OC5_SetConfig+0xb4>)
 8013082:	4293      	cmp	r3, r2
 8013084:	d00f      	beq.n	80130a6 <TIM_OC5_SetConfig+0x76>
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	4a17      	ldr	r2, [pc, #92]	@ (80130e8 <TIM_OC5_SetConfig+0xb8>)
 801308a:	4293      	cmp	r3, r2
 801308c:	d00b      	beq.n	80130a6 <TIM_OC5_SetConfig+0x76>
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	4a16      	ldr	r2, [pc, #88]	@ (80130ec <TIM_OC5_SetConfig+0xbc>)
 8013092:	4293      	cmp	r3, r2
 8013094:	d007      	beq.n	80130a6 <TIM_OC5_SetConfig+0x76>
 8013096:	687b      	ldr	r3, [r7, #4]
 8013098:	4a15      	ldr	r2, [pc, #84]	@ (80130f0 <TIM_OC5_SetConfig+0xc0>)
 801309a:	4293      	cmp	r3, r2
 801309c:	d003      	beq.n	80130a6 <TIM_OC5_SetConfig+0x76>
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	4a14      	ldr	r2, [pc, #80]	@ (80130f4 <TIM_OC5_SetConfig+0xc4>)
 80130a2:	4293      	cmp	r3, r2
 80130a4:	d109      	bne.n	80130ba <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80130a6:	697b      	ldr	r3, [r7, #20]
 80130a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80130ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80130ae:	683b      	ldr	r3, [r7, #0]
 80130b0:	695b      	ldr	r3, [r3, #20]
 80130b2:	021b      	lsls	r3, r3, #8
 80130b4:	697a      	ldr	r2, [r7, #20]
 80130b6:	4313      	orrs	r3, r2
 80130b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	697a      	ldr	r2, [r7, #20]
 80130be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	68fa      	ldr	r2, [r7, #12]
 80130c4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80130c6:	683b      	ldr	r3, [r7, #0]
 80130c8:	685a      	ldr	r2, [r3, #4]
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	693a      	ldr	r2, [r7, #16]
 80130d2:	621a      	str	r2, [r3, #32]
}
 80130d4:	bf00      	nop
 80130d6:	371c      	adds	r7, #28
 80130d8:	46bd      	mov	sp, r7
 80130da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130de:	4770      	bx	lr
 80130e0:	fffeff8f 	.word	0xfffeff8f
 80130e4:	40010000 	.word	0x40010000
 80130e8:	40010400 	.word	0x40010400
 80130ec:	40014000 	.word	0x40014000
 80130f0:	40014400 	.word	0x40014400
 80130f4:	40014800 	.word	0x40014800

080130f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80130f8:	b480      	push	{r7}
 80130fa:	b087      	sub	sp, #28
 80130fc:	af00      	add	r7, sp, #0
 80130fe:	6078      	str	r0, [r7, #4]
 8013100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013102:	687b      	ldr	r3, [r7, #4]
 8013104:	6a1b      	ldr	r3, [r3, #32]
 8013106:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	6a1b      	ldr	r3, [r3, #32]
 801310c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8013110:	687b      	ldr	r3, [r7, #4]
 8013112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	685b      	ldr	r3, [r3, #4]
 8013118:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801311e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8013120:	68fa      	ldr	r2, [r7, #12]
 8013122:	4b22      	ldr	r3, [pc, #136]	@ (80131ac <TIM_OC6_SetConfig+0xb4>)
 8013124:	4013      	ands	r3, r2
 8013126:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8013128:	683b      	ldr	r3, [r7, #0]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	021b      	lsls	r3, r3, #8
 801312e:	68fa      	ldr	r2, [r7, #12]
 8013130:	4313      	orrs	r3, r2
 8013132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8013134:	693b      	ldr	r3, [r7, #16]
 8013136:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801313a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801313c:	683b      	ldr	r3, [r7, #0]
 801313e:	689b      	ldr	r3, [r3, #8]
 8013140:	051b      	lsls	r3, r3, #20
 8013142:	693a      	ldr	r2, [r7, #16]
 8013144:	4313      	orrs	r3, r2
 8013146:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	4a19      	ldr	r2, [pc, #100]	@ (80131b0 <TIM_OC6_SetConfig+0xb8>)
 801314c:	4293      	cmp	r3, r2
 801314e:	d00f      	beq.n	8013170 <TIM_OC6_SetConfig+0x78>
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	4a18      	ldr	r2, [pc, #96]	@ (80131b4 <TIM_OC6_SetConfig+0xbc>)
 8013154:	4293      	cmp	r3, r2
 8013156:	d00b      	beq.n	8013170 <TIM_OC6_SetConfig+0x78>
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	4a17      	ldr	r2, [pc, #92]	@ (80131b8 <TIM_OC6_SetConfig+0xc0>)
 801315c:	4293      	cmp	r3, r2
 801315e:	d007      	beq.n	8013170 <TIM_OC6_SetConfig+0x78>
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	4a16      	ldr	r2, [pc, #88]	@ (80131bc <TIM_OC6_SetConfig+0xc4>)
 8013164:	4293      	cmp	r3, r2
 8013166:	d003      	beq.n	8013170 <TIM_OC6_SetConfig+0x78>
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	4a15      	ldr	r2, [pc, #84]	@ (80131c0 <TIM_OC6_SetConfig+0xc8>)
 801316c:	4293      	cmp	r3, r2
 801316e:	d109      	bne.n	8013184 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013170:	697b      	ldr	r3, [r7, #20]
 8013172:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8013176:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013178:	683b      	ldr	r3, [r7, #0]
 801317a:	695b      	ldr	r3, [r3, #20]
 801317c:	029b      	lsls	r3, r3, #10
 801317e:	697a      	ldr	r2, [r7, #20]
 8013180:	4313      	orrs	r3, r2
 8013182:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013184:	687b      	ldr	r3, [r7, #4]
 8013186:	697a      	ldr	r2, [r7, #20]
 8013188:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	68fa      	ldr	r2, [r7, #12]
 801318e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013190:	683b      	ldr	r3, [r7, #0]
 8013192:	685a      	ldr	r2, [r3, #4]
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	693a      	ldr	r2, [r7, #16]
 801319c:	621a      	str	r2, [r3, #32]
}
 801319e:	bf00      	nop
 80131a0:	371c      	adds	r7, #28
 80131a2:	46bd      	mov	sp, r7
 80131a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131a8:	4770      	bx	lr
 80131aa:	bf00      	nop
 80131ac:	feff8fff 	.word	0xfeff8fff
 80131b0:	40010000 	.word	0x40010000
 80131b4:	40010400 	.word	0x40010400
 80131b8:	40014000 	.word	0x40014000
 80131bc:	40014400 	.word	0x40014400
 80131c0:	40014800 	.word	0x40014800

080131c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80131c4:	b480      	push	{r7}
 80131c6:	b087      	sub	sp, #28
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	60f8      	str	r0, [r7, #12]
 80131cc:	60b9      	str	r1, [r7, #8]
 80131ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	6a1b      	ldr	r3, [r3, #32]
 80131d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	6a1b      	ldr	r3, [r3, #32]
 80131da:	f023 0201 	bic.w	r2, r3, #1
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80131e2:	68fb      	ldr	r3, [r7, #12]
 80131e4:	699b      	ldr	r3, [r3, #24]
 80131e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80131e8:	693b      	ldr	r3, [r7, #16]
 80131ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80131ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	011b      	lsls	r3, r3, #4
 80131f4:	693a      	ldr	r2, [r7, #16]
 80131f6:	4313      	orrs	r3, r2
 80131f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80131fa:	697b      	ldr	r3, [r7, #20]
 80131fc:	f023 030a 	bic.w	r3, r3, #10
 8013200:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8013202:	697a      	ldr	r2, [r7, #20]
 8013204:	68bb      	ldr	r3, [r7, #8]
 8013206:	4313      	orrs	r3, r2
 8013208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	693a      	ldr	r2, [r7, #16]
 801320e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	697a      	ldr	r2, [r7, #20]
 8013214:	621a      	str	r2, [r3, #32]
}
 8013216:	bf00      	nop
 8013218:	371c      	adds	r7, #28
 801321a:	46bd      	mov	sp, r7
 801321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013220:	4770      	bx	lr

08013222 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013222:	b480      	push	{r7}
 8013224:	b087      	sub	sp, #28
 8013226:	af00      	add	r7, sp, #0
 8013228:	60f8      	str	r0, [r7, #12]
 801322a:	60b9      	str	r1, [r7, #8]
 801322c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 801322e:	68fb      	ldr	r3, [r7, #12]
 8013230:	6a1b      	ldr	r3, [r3, #32]
 8013232:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8013234:	68fb      	ldr	r3, [r7, #12]
 8013236:	6a1b      	ldr	r3, [r3, #32]
 8013238:	f023 0210 	bic.w	r2, r3, #16
 801323c:	68fb      	ldr	r3, [r7, #12]
 801323e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013240:	68fb      	ldr	r3, [r7, #12]
 8013242:	699b      	ldr	r3, [r3, #24]
 8013244:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013246:	693b      	ldr	r3, [r7, #16]
 8013248:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801324c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	031b      	lsls	r3, r3, #12
 8013252:	693a      	ldr	r2, [r7, #16]
 8013254:	4313      	orrs	r3, r2
 8013256:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013258:	697b      	ldr	r3, [r7, #20]
 801325a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801325e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	011b      	lsls	r3, r3, #4
 8013264:	697a      	ldr	r2, [r7, #20]
 8013266:	4313      	orrs	r3, r2
 8013268:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	693a      	ldr	r2, [r7, #16]
 801326e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	697a      	ldr	r2, [r7, #20]
 8013274:	621a      	str	r2, [r3, #32]
}
 8013276:	bf00      	nop
 8013278:	371c      	adds	r7, #28
 801327a:	46bd      	mov	sp, r7
 801327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013280:	4770      	bx	lr
	...

08013284 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013284:	b480      	push	{r7}
 8013286:	b085      	sub	sp, #20
 8013288:	af00      	add	r7, sp, #0
 801328a:	6078      	str	r0, [r7, #4]
 801328c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	689b      	ldr	r3, [r3, #8]
 8013292:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013294:	68fa      	ldr	r2, [r7, #12]
 8013296:	4b09      	ldr	r3, [pc, #36]	@ (80132bc <TIM_ITRx_SetConfig+0x38>)
 8013298:	4013      	ands	r3, r2
 801329a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801329c:	683a      	ldr	r2, [r7, #0]
 801329e:	68fb      	ldr	r3, [r7, #12]
 80132a0:	4313      	orrs	r3, r2
 80132a2:	f043 0307 	orr.w	r3, r3, #7
 80132a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	68fa      	ldr	r2, [r7, #12]
 80132ac:	609a      	str	r2, [r3, #8]
}
 80132ae:	bf00      	nop
 80132b0:	3714      	adds	r7, #20
 80132b2:	46bd      	mov	sp, r7
 80132b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132b8:	4770      	bx	lr
 80132ba:	bf00      	nop
 80132bc:	ffcfff8f 	.word	0xffcfff8f

080132c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80132c0:	b480      	push	{r7}
 80132c2:	b087      	sub	sp, #28
 80132c4:	af00      	add	r7, sp, #0
 80132c6:	60f8      	str	r0, [r7, #12]
 80132c8:	60b9      	str	r1, [r7, #8]
 80132ca:	607a      	str	r2, [r7, #4]
 80132cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80132ce:	68fb      	ldr	r3, [r7, #12]
 80132d0:	689b      	ldr	r3, [r3, #8]
 80132d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80132d4:	697b      	ldr	r3, [r7, #20]
 80132d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80132da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80132dc:	683b      	ldr	r3, [r7, #0]
 80132de:	021a      	lsls	r2, r3, #8
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	431a      	orrs	r2, r3
 80132e4:	68bb      	ldr	r3, [r7, #8]
 80132e6:	4313      	orrs	r3, r2
 80132e8:	697a      	ldr	r2, [r7, #20]
 80132ea:	4313      	orrs	r3, r2
 80132ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	697a      	ldr	r2, [r7, #20]
 80132f2:	609a      	str	r2, [r3, #8]
}
 80132f4:	bf00      	nop
 80132f6:	371c      	adds	r7, #28
 80132f8:	46bd      	mov	sp, r7
 80132fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132fe:	4770      	bx	lr

08013300 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8013300:	b480      	push	{r7}
 8013302:	b087      	sub	sp, #28
 8013304:	af00      	add	r7, sp, #0
 8013306:	60f8      	str	r0, [r7, #12]
 8013308:	60b9      	str	r1, [r7, #8]
 801330a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801330c:	68bb      	ldr	r3, [r7, #8]
 801330e:	f003 031f 	and.w	r3, r3, #31
 8013312:	2201      	movs	r2, #1
 8013314:	fa02 f303 	lsl.w	r3, r2, r3
 8013318:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801331a:	68fb      	ldr	r3, [r7, #12]
 801331c:	6a1a      	ldr	r2, [r3, #32]
 801331e:	697b      	ldr	r3, [r7, #20]
 8013320:	43db      	mvns	r3, r3
 8013322:	401a      	ands	r2, r3
 8013324:	68fb      	ldr	r3, [r7, #12]
 8013326:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	6a1a      	ldr	r2, [r3, #32]
 801332c:	68bb      	ldr	r3, [r7, #8]
 801332e:	f003 031f 	and.w	r3, r3, #31
 8013332:	6879      	ldr	r1, [r7, #4]
 8013334:	fa01 f303 	lsl.w	r3, r1, r3
 8013338:	431a      	orrs	r2, r3
 801333a:	68fb      	ldr	r3, [r7, #12]
 801333c:	621a      	str	r2, [r3, #32]
}
 801333e:	bf00      	nop
 8013340:	371c      	adds	r7, #28
 8013342:	46bd      	mov	sp, r7
 8013344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013348:	4770      	bx	lr
	...

0801334c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801334c:	b480      	push	{r7}
 801334e:	b085      	sub	sp, #20
 8013350:	af00      	add	r7, sp, #0
 8013352:	6078      	str	r0, [r7, #4]
 8013354:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801335c:	2b01      	cmp	r3, #1
 801335e:	d101      	bne.n	8013364 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013360:	2302      	movs	r3, #2
 8013362:	e077      	b.n	8013454 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	2201      	movs	r2, #1
 8013368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	2202      	movs	r2, #2
 8013370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	681b      	ldr	r3, [r3, #0]
 8013378:	685b      	ldr	r3, [r3, #4]
 801337a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	689b      	ldr	r3, [r3, #8]
 8013382:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	681b      	ldr	r3, [r3, #0]
 8013388:	4a35      	ldr	r2, [pc, #212]	@ (8013460 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801338a:	4293      	cmp	r3, r2
 801338c:	d004      	beq.n	8013398 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	4a34      	ldr	r2, [pc, #208]	@ (8013464 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013394:	4293      	cmp	r3, r2
 8013396:	d108      	bne.n	80133aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801339e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80133a0:	683b      	ldr	r3, [r7, #0]
 80133a2:	685b      	ldr	r3, [r3, #4]
 80133a4:	68fa      	ldr	r2, [r7, #12]
 80133a6:	4313      	orrs	r3, r2
 80133a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80133b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80133b2:	683b      	ldr	r3, [r7, #0]
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	68fa      	ldr	r2, [r7, #12]
 80133b8:	4313      	orrs	r3, r2
 80133ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	68fa      	ldr	r2, [r7, #12]
 80133c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	4a25      	ldr	r2, [pc, #148]	@ (8013460 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80133ca:	4293      	cmp	r3, r2
 80133cc:	d02c      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80133ce:	687b      	ldr	r3, [r7, #4]
 80133d0:	681b      	ldr	r3, [r3, #0]
 80133d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80133d6:	d027      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80133d8:	687b      	ldr	r3, [r7, #4]
 80133da:	681b      	ldr	r3, [r3, #0]
 80133dc:	4a22      	ldr	r2, [pc, #136]	@ (8013468 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 80133de:	4293      	cmp	r3, r2
 80133e0:	d022      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80133e2:	687b      	ldr	r3, [r7, #4]
 80133e4:	681b      	ldr	r3, [r3, #0]
 80133e6:	4a21      	ldr	r2, [pc, #132]	@ (801346c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80133e8:	4293      	cmp	r3, r2
 80133ea:	d01d      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	4a1f      	ldr	r2, [pc, #124]	@ (8013470 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80133f2:	4293      	cmp	r3, r2
 80133f4:	d018      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	4a1a      	ldr	r2, [pc, #104]	@ (8013464 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80133fc:	4293      	cmp	r3, r2
 80133fe:	d013      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	4a1b      	ldr	r2, [pc, #108]	@ (8013474 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8013406:	4293      	cmp	r3, r2
 8013408:	d00e      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	681b      	ldr	r3, [r3, #0]
 801340e:	4a1a      	ldr	r2, [pc, #104]	@ (8013478 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8013410:	4293      	cmp	r3, r2
 8013412:	d009      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	681b      	ldr	r3, [r3, #0]
 8013418:	4a18      	ldr	r2, [pc, #96]	@ (801347c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 801341a:	4293      	cmp	r3, r2
 801341c:	d004      	beq.n	8013428 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	681b      	ldr	r3, [r3, #0]
 8013422:	4a17      	ldr	r2, [pc, #92]	@ (8013480 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8013424:	4293      	cmp	r3, r2
 8013426:	d10c      	bne.n	8013442 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8013428:	68bb      	ldr	r3, [r7, #8]
 801342a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801342e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8013430:	683b      	ldr	r3, [r7, #0]
 8013432:	689b      	ldr	r3, [r3, #8]
 8013434:	68ba      	ldr	r2, [r7, #8]
 8013436:	4313      	orrs	r3, r2
 8013438:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	681b      	ldr	r3, [r3, #0]
 801343e:	68ba      	ldr	r2, [r7, #8]
 8013440:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	2201      	movs	r2, #1
 8013446:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801344a:	687b      	ldr	r3, [r7, #4]
 801344c:	2200      	movs	r2, #0
 801344e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013452:	2300      	movs	r3, #0
}
 8013454:	4618      	mov	r0, r3
 8013456:	3714      	adds	r7, #20
 8013458:	46bd      	mov	sp, r7
 801345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801345e:	4770      	bx	lr
 8013460:	40010000 	.word	0x40010000
 8013464:	40010400 	.word	0x40010400
 8013468:	40000400 	.word	0x40000400
 801346c:	40000800 	.word	0x40000800
 8013470:	40000c00 	.word	0x40000c00
 8013474:	40001800 	.word	0x40001800
 8013478:	40014000 	.word	0x40014000
 801347c:	4000e000 	.word	0x4000e000
 8013480:	4000e400 	.word	0x4000e400

08013484 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013484:	b480      	push	{r7}
 8013486:	b083      	sub	sp, #12
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801348c:	bf00      	nop
 801348e:	370c      	adds	r7, #12
 8013490:	46bd      	mov	sp, r7
 8013492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013496:	4770      	bx	lr

08013498 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013498:	b480      	push	{r7}
 801349a:	b083      	sub	sp, #12
 801349c:	af00      	add	r7, sp, #0
 801349e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80134a0:	bf00      	nop
 80134a2:	370c      	adds	r7, #12
 80134a4:	46bd      	mov	sp, r7
 80134a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134aa:	4770      	bx	lr

080134ac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80134ac:	b480      	push	{r7}
 80134ae:	b083      	sub	sp, #12
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80134b4:	bf00      	nop
 80134b6:	370c      	adds	r7, #12
 80134b8:	46bd      	mov	sp, r7
 80134ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134be:	4770      	bx	lr

080134c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80134c0:	b580      	push	{r7, lr}
 80134c2:	b082      	sub	sp, #8
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80134c8:	687b      	ldr	r3, [r7, #4]
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d101      	bne.n	80134d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80134ce:	2301      	movs	r3, #1
 80134d0:	e042      	b.n	8013558 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80134d8:	2b00      	cmp	r3, #0
 80134da:	d106      	bne.n	80134ea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80134dc:	687b      	ldr	r3, [r7, #4]
 80134de:	2200      	movs	r2, #0
 80134e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80134e4:	6878      	ldr	r0, [r7, #4]
 80134e6:	f7ef fadb 	bl	8002aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80134ea:	687b      	ldr	r3, [r7, #4]
 80134ec:	2224      	movs	r2, #36	@ 0x24
 80134ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80134f2:	687b      	ldr	r3, [r7, #4]
 80134f4:	681b      	ldr	r3, [r3, #0]
 80134f6:	681a      	ldr	r2, [r3, #0]
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	681b      	ldr	r3, [r3, #0]
 80134fc:	f022 0201 	bic.w	r2, r2, #1
 8013500:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013506:	2b00      	cmp	r3, #0
 8013508:	d002      	beq.n	8013510 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f000 fe94 	bl	8014238 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8013510:	6878      	ldr	r0, [r7, #4]
 8013512:	f000 f825 	bl	8013560 <UART_SetConfig>
 8013516:	4603      	mov	r3, r0
 8013518:	2b01      	cmp	r3, #1
 801351a:	d101      	bne.n	8013520 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 801351c:	2301      	movs	r3, #1
 801351e:	e01b      	b.n	8013558 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8013520:	687b      	ldr	r3, [r7, #4]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	685a      	ldr	r2, [r3, #4]
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 801352e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	689a      	ldr	r2, [r3, #8]
 8013536:	687b      	ldr	r3, [r7, #4]
 8013538:	681b      	ldr	r3, [r3, #0]
 801353a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 801353e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	681b      	ldr	r3, [r3, #0]
 8013544:	681a      	ldr	r2, [r3, #0]
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	681b      	ldr	r3, [r3, #0]
 801354a:	f042 0201 	orr.w	r2, r2, #1
 801354e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013550:	6878      	ldr	r0, [r7, #4]
 8013552:	f000 ff13 	bl	801437c <UART_CheckIdleState>
 8013556:	4603      	mov	r3, r0
}
 8013558:	4618      	mov	r0, r3
 801355a:	3708      	adds	r7, #8
 801355c:	46bd      	mov	sp, r7
 801355e:	bd80      	pop	{r7, pc}

08013560 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013564:	b092      	sub	sp, #72	@ 0x48
 8013566:	af00      	add	r7, sp, #0
 8013568:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801356a:	2300      	movs	r3, #0
 801356c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013570:	697b      	ldr	r3, [r7, #20]
 8013572:	689a      	ldr	r2, [r3, #8]
 8013574:	697b      	ldr	r3, [r7, #20]
 8013576:	691b      	ldr	r3, [r3, #16]
 8013578:	431a      	orrs	r2, r3
 801357a:	697b      	ldr	r3, [r7, #20]
 801357c:	695b      	ldr	r3, [r3, #20]
 801357e:	431a      	orrs	r2, r3
 8013580:	697b      	ldr	r3, [r7, #20]
 8013582:	69db      	ldr	r3, [r3, #28]
 8013584:	4313      	orrs	r3, r2
 8013586:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013588:	697b      	ldr	r3, [r7, #20]
 801358a:	681b      	ldr	r3, [r3, #0]
 801358c:	681a      	ldr	r2, [r3, #0]
 801358e:	4bbe      	ldr	r3, [pc, #760]	@ (8013888 <UART_SetConfig+0x328>)
 8013590:	4013      	ands	r3, r2
 8013592:	697a      	ldr	r2, [r7, #20]
 8013594:	6812      	ldr	r2, [r2, #0]
 8013596:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013598:	430b      	orrs	r3, r1
 801359a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801359c:	697b      	ldr	r3, [r7, #20]
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	685b      	ldr	r3, [r3, #4]
 80135a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80135a6:	697b      	ldr	r3, [r7, #20]
 80135a8:	68da      	ldr	r2, [r3, #12]
 80135aa:	697b      	ldr	r3, [r7, #20]
 80135ac:	681b      	ldr	r3, [r3, #0]
 80135ae:	430a      	orrs	r2, r1
 80135b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80135b2:	697b      	ldr	r3, [r7, #20]
 80135b4:	699b      	ldr	r3, [r3, #24]
 80135b6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80135b8:	697b      	ldr	r3, [r7, #20]
 80135ba:	681b      	ldr	r3, [r3, #0]
 80135bc:	4ab3      	ldr	r2, [pc, #716]	@ (801388c <UART_SetConfig+0x32c>)
 80135be:	4293      	cmp	r3, r2
 80135c0:	d004      	beq.n	80135cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80135c2:	697b      	ldr	r3, [r7, #20]
 80135c4:	6a1b      	ldr	r3, [r3, #32]
 80135c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80135c8:	4313      	orrs	r3, r2
 80135ca:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80135cc:	697b      	ldr	r3, [r7, #20]
 80135ce:	681b      	ldr	r3, [r3, #0]
 80135d0:	689a      	ldr	r2, [r3, #8]
 80135d2:	4baf      	ldr	r3, [pc, #700]	@ (8013890 <UART_SetConfig+0x330>)
 80135d4:	4013      	ands	r3, r2
 80135d6:	697a      	ldr	r2, [r7, #20]
 80135d8:	6812      	ldr	r2, [r2, #0]
 80135da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80135dc:	430b      	orrs	r3, r1
 80135de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80135e0:	697b      	ldr	r3, [r7, #20]
 80135e2:	681b      	ldr	r3, [r3, #0]
 80135e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80135e6:	f023 010f 	bic.w	r1, r3, #15
 80135ea:	697b      	ldr	r3, [r7, #20]
 80135ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80135ee:	697b      	ldr	r3, [r7, #20]
 80135f0:	681b      	ldr	r3, [r3, #0]
 80135f2:	430a      	orrs	r2, r1
 80135f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80135f6:	697b      	ldr	r3, [r7, #20]
 80135f8:	681b      	ldr	r3, [r3, #0]
 80135fa:	4aa6      	ldr	r2, [pc, #664]	@ (8013894 <UART_SetConfig+0x334>)
 80135fc:	4293      	cmp	r3, r2
 80135fe:	d177      	bne.n	80136f0 <UART_SetConfig+0x190>
 8013600:	4ba5      	ldr	r3, [pc, #660]	@ (8013898 <UART_SetConfig+0x338>)
 8013602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013604:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013608:	2b28      	cmp	r3, #40	@ 0x28
 801360a:	d86d      	bhi.n	80136e8 <UART_SetConfig+0x188>
 801360c:	a201      	add	r2, pc, #4	@ (adr r2, 8013614 <UART_SetConfig+0xb4>)
 801360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013612:	bf00      	nop
 8013614:	080136b9 	.word	0x080136b9
 8013618:	080136e9 	.word	0x080136e9
 801361c:	080136e9 	.word	0x080136e9
 8013620:	080136e9 	.word	0x080136e9
 8013624:	080136e9 	.word	0x080136e9
 8013628:	080136e9 	.word	0x080136e9
 801362c:	080136e9 	.word	0x080136e9
 8013630:	080136e9 	.word	0x080136e9
 8013634:	080136c1 	.word	0x080136c1
 8013638:	080136e9 	.word	0x080136e9
 801363c:	080136e9 	.word	0x080136e9
 8013640:	080136e9 	.word	0x080136e9
 8013644:	080136e9 	.word	0x080136e9
 8013648:	080136e9 	.word	0x080136e9
 801364c:	080136e9 	.word	0x080136e9
 8013650:	080136e9 	.word	0x080136e9
 8013654:	080136c9 	.word	0x080136c9
 8013658:	080136e9 	.word	0x080136e9
 801365c:	080136e9 	.word	0x080136e9
 8013660:	080136e9 	.word	0x080136e9
 8013664:	080136e9 	.word	0x080136e9
 8013668:	080136e9 	.word	0x080136e9
 801366c:	080136e9 	.word	0x080136e9
 8013670:	080136e9 	.word	0x080136e9
 8013674:	080136d1 	.word	0x080136d1
 8013678:	080136e9 	.word	0x080136e9
 801367c:	080136e9 	.word	0x080136e9
 8013680:	080136e9 	.word	0x080136e9
 8013684:	080136e9 	.word	0x080136e9
 8013688:	080136e9 	.word	0x080136e9
 801368c:	080136e9 	.word	0x080136e9
 8013690:	080136e9 	.word	0x080136e9
 8013694:	080136d9 	.word	0x080136d9
 8013698:	080136e9 	.word	0x080136e9
 801369c:	080136e9 	.word	0x080136e9
 80136a0:	080136e9 	.word	0x080136e9
 80136a4:	080136e9 	.word	0x080136e9
 80136a8:	080136e9 	.word	0x080136e9
 80136ac:	080136e9 	.word	0x080136e9
 80136b0:	080136e9 	.word	0x080136e9
 80136b4:	080136e1 	.word	0x080136e1
 80136b8:	2301      	movs	r3, #1
 80136ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136be:	e326      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136c0:	2304      	movs	r3, #4
 80136c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136c6:	e322      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136c8:	2308      	movs	r3, #8
 80136ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ce:	e31e      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136d0:	2310      	movs	r3, #16
 80136d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136d6:	e31a      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136d8:	2320      	movs	r3, #32
 80136da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136de:	e316      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136e0:	2340      	movs	r3, #64	@ 0x40
 80136e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136e6:	e312      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136e8:	2380      	movs	r3, #128	@ 0x80
 80136ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ee:	e30e      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80136f0:	697b      	ldr	r3, [r7, #20]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	4a69      	ldr	r2, [pc, #420]	@ (801389c <UART_SetConfig+0x33c>)
 80136f6:	4293      	cmp	r3, r2
 80136f8:	d130      	bne.n	801375c <UART_SetConfig+0x1fc>
 80136fa:	4b67      	ldr	r3, [pc, #412]	@ (8013898 <UART_SetConfig+0x338>)
 80136fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80136fe:	f003 0307 	and.w	r3, r3, #7
 8013702:	2b05      	cmp	r3, #5
 8013704:	d826      	bhi.n	8013754 <UART_SetConfig+0x1f4>
 8013706:	a201      	add	r2, pc, #4	@ (adr r2, 801370c <UART_SetConfig+0x1ac>)
 8013708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801370c:	08013725 	.word	0x08013725
 8013710:	0801372d 	.word	0x0801372d
 8013714:	08013735 	.word	0x08013735
 8013718:	0801373d 	.word	0x0801373d
 801371c:	08013745 	.word	0x08013745
 8013720:	0801374d 	.word	0x0801374d
 8013724:	2300      	movs	r3, #0
 8013726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801372a:	e2f0      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801372c:	2304      	movs	r3, #4
 801372e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013732:	e2ec      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013734:	2308      	movs	r3, #8
 8013736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801373a:	e2e8      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801373c:	2310      	movs	r3, #16
 801373e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013742:	e2e4      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013744:	2320      	movs	r3, #32
 8013746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801374a:	e2e0      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801374c:	2340      	movs	r3, #64	@ 0x40
 801374e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013752:	e2dc      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013754:	2380      	movs	r3, #128	@ 0x80
 8013756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801375a:	e2d8      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801375c:	697b      	ldr	r3, [r7, #20]
 801375e:	681b      	ldr	r3, [r3, #0]
 8013760:	4a4f      	ldr	r2, [pc, #316]	@ (80138a0 <UART_SetConfig+0x340>)
 8013762:	4293      	cmp	r3, r2
 8013764:	d130      	bne.n	80137c8 <UART_SetConfig+0x268>
 8013766:	4b4c      	ldr	r3, [pc, #304]	@ (8013898 <UART_SetConfig+0x338>)
 8013768:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801376a:	f003 0307 	and.w	r3, r3, #7
 801376e:	2b05      	cmp	r3, #5
 8013770:	d826      	bhi.n	80137c0 <UART_SetConfig+0x260>
 8013772:	a201      	add	r2, pc, #4	@ (adr r2, 8013778 <UART_SetConfig+0x218>)
 8013774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013778:	08013791 	.word	0x08013791
 801377c:	08013799 	.word	0x08013799
 8013780:	080137a1 	.word	0x080137a1
 8013784:	080137a9 	.word	0x080137a9
 8013788:	080137b1 	.word	0x080137b1
 801378c:	080137b9 	.word	0x080137b9
 8013790:	2300      	movs	r3, #0
 8013792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013796:	e2ba      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013798:	2304      	movs	r3, #4
 801379a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801379e:	e2b6      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80137a0:	2308      	movs	r3, #8
 80137a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137a6:	e2b2      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80137a8:	2310      	movs	r3, #16
 80137aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137ae:	e2ae      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80137b0:	2320      	movs	r3, #32
 80137b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137b6:	e2aa      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80137b8:	2340      	movs	r3, #64	@ 0x40
 80137ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137be:	e2a6      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80137c0:	2380      	movs	r3, #128	@ 0x80
 80137c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80137c6:	e2a2      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80137c8:	697b      	ldr	r3, [r7, #20]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	4a35      	ldr	r2, [pc, #212]	@ (80138a4 <UART_SetConfig+0x344>)
 80137ce:	4293      	cmp	r3, r2
 80137d0:	d130      	bne.n	8013834 <UART_SetConfig+0x2d4>
 80137d2:	4b31      	ldr	r3, [pc, #196]	@ (8013898 <UART_SetConfig+0x338>)
 80137d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80137d6:	f003 0307 	and.w	r3, r3, #7
 80137da:	2b05      	cmp	r3, #5
 80137dc:	d826      	bhi.n	801382c <UART_SetConfig+0x2cc>
 80137de:	a201      	add	r2, pc, #4	@ (adr r2, 80137e4 <UART_SetConfig+0x284>)
 80137e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137e4:	080137fd 	.word	0x080137fd
 80137e8:	08013805 	.word	0x08013805
 80137ec:	0801380d 	.word	0x0801380d
 80137f0:	08013815 	.word	0x08013815
 80137f4:	0801381d 	.word	0x0801381d
 80137f8:	08013825 	.word	0x08013825
 80137fc:	2300      	movs	r3, #0
 80137fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013802:	e284      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013804:	2304      	movs	r3, #4
 8013806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801380a:	e280      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801380c:	2308      	movs	r3, #8
 801380e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013812:	e27c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013814:	2310      	movs	r3, #16
 8013816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801381a:	e278      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801381c:	2320      	movs	r3, #32
 801381e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013822:	e274      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013824:	2340      	movs	r3, #64	@ 0x40
 8013826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801382a:	e270      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801382c:	2380      	movs	r3, #128	@ 0x80
 801382e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013832:	e26c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013834:	697b      	ldr	r3, [r7, #20]
 8013836:	681b      	ldr	r3, [r3, #0]
 8013838:	4a1b      	ldr	r2, [pc, #108]	@ (80138a8 <UART_SetConfig+0x348>)
 801383a:	4293      	cmp	r3, r2
 801383c:	d142      	bne.n	80138c4 <UART_SetConfig+0x364>
 801383e:	4b16      	ldr	r3, [pc, #88]	@ (8013898 <UART_SetConfig+0x338>)
 8013840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013842:	f003 0307 	and.w	r3, r3, #7
 8013846:	2b05      	cmp	r3, #5
 8013848:	d838      	bhi.n	80138bc <UART_SetConfig+0x35c>
 801384a:	a201      	add	r2, pc, #4	@ (adr r2, 8013850 <UART_SetConfig+0x2f0>)
 801384c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013850:	08013869 	.word	0x08013869
 8013854:	08013871 	.word	0x08013871
 8013858:	08013879 	.word	0x08013879
 801385c:	08013881 	.word	0x08013881
 8013860:	080138ad 	.word	0x080138ad
 8013864:	080138b5 	.word	0x080138b5
 8013868:	2300      	movs	r3, #0
 801386a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801386e:	e24e      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013870:	2304      	movs	r3, #4
 8013872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013876:	e24a      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013878:	2308      	movs	r3, #8
 801387a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801387e:	e246      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013880:	2310      	movs	r3, #16
 8013882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013886:	e242      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013888:	cfff69f3 	.word	0xcfff69f3
 801388c:	58000c00 	.word	0x58000c00
 8013890:	11fff4ff 	.word	0x11fff4ff
 8013894:	40011000 	.word	0x40011000
 8013898:	58024400 	.word	0x58024400
 801389c:	40004400 	.word	0x40004400
 80138a0:	40004800 	.word	0x40004800
 80138a4:	40004c00 	.word	0x40004c00
 80138a8:	40005000 	.word	0x40005000
 80138ac:	2320      	movs	r3, #32
 80138ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138b2:	e22c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80138b4:	2340      	movs	r3, #64	@ 0x40
 80138b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138ba:	e228      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80138bc:	2380      	movs	r3, #128	@ 0x80
 80138be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138c2:	e224      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80138c4:	697b      	ldr	r3, [r7, #20]
 80138c6:	681b      	ldr	r3, [r3, #0]
 80138c8:	4ab1      	ldr	r2, [pc, #708]	@ (8013b90 <UART_SetConfig+0x630>)
 80138ca:	4293      	cmp	r3, r2
 80138cc:	d176      	bne.n	80139bc <UART_SetConfig+0x45c>
 80138ce:	4bb1      	ldr	r3, [pc, #708]	@ (8013b94 <UART_SetConfig+0x634>)
 80138d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80138d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80138d6:	2b28      	cmp	r3, #40	@ 0x28
 80138d8:	d86c      	bhi.n	80139b4 <UART_SetConfig+0x454>
 80138da:	a201      	add	r2, pc, #4	@ (adr r2, 80138e0 <UART_SetConfig+0x380>)
 80138dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138e0:	08013985 	.word	0x08013985
 80138e4:	080139b5 	.word	0x080139b5
 80138e8:	080139b5 	.word	0x080139b5
 80138ec:	080139b5 	.word	0x080139b5
 80138f0:	080139b5 	.word	0x080139b5
 80138f4:	080139b5 	.word	0x080139b5
 80138f8:	080139b5 	.word	0x080139b5
 80138fc:	080139b5 	.word	0x080139b5
 8013900:	0801398d 	.word	0x0801398d
 8013904:	080139b5 	.word	0x080139b5
 8013908:	080139b5 	.word	0x080139b5
 801390c:	080139b5 	.word	0x080139b5
 8013910:	080139b5 	.word	0x080139b5
 8013914:	080139b5 	.word	0x080139b5
 8013918:	080139b5 	.word	0x080139b5
 801391c:	080139b5 	.word	0x080139b5
 8013920:	08013995 	.word	0x08013995
 8013924:	080139b5 	.word	0x080139b5
 8013928:	080139b5 	.word	0x080139b5
 801392c:	080139b5 	.word	0x080139b5
 8013930:	080139b5 	.word	0x080139b5
 8013934:	080139b5 	.word	0x080139b5
 8013938:	080139b5 	.word	0x080139b5
 801393c:	080139b5 	.word	0x080139b5
 8013940:	0801399d 	.word	0x0801399d
 8013944:	080139b5 	.word	0x080139b5
 8013948:	080139b5 	.word	0x080139b5
 801394c:	080139b5 	.word	0x080139b5
 8013950:	080139b5 	.word	0x080139b5
 8013954:	080139b5 	.word	0x080139b5
 8013958:	080139b5 	.word	0x080139b5
 801395c:	080139b5 	.word	0x080139b5
 8013960:	080139a5 	.word	0x080139a5
 8013964:	080139b5 	.word	0x080139b5
 8013968:	080139b5 	.word	0x080139b5
 801396c:	080139b5 	.word	0x080139b5
 8013970:	080139b5 	.word	0x080139b5
 8013974:	080139b5 	.word	0x080139b5
 8013978:	080139b5 	.word	0x080139b5
 801397c:	080139b5 	.word	0x080139b5
 8013980:	080139ad 	.word	0x080139ad
 8013984:	2301      	movs	r3, #1
 8013986:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801398a:	e1c0      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801398c:	2304      	movs	r3, #4
 801398e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013992:	e1bc      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013994:	2308      	movs	r3, #8
 8013996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801399a:	e1b8      	b.n	8013d0e <UART_SetConfig+0x7ae>
 801399c:	2310      	movs	r3, #16
 801399e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139a2:	e1b4      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80139a4:	2320      	movs	r3, #32
 80139a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139aa:	e1b0      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80139ac:	2340      	movs	r3, #64	@ 0x40
 80139ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139b2:	e1ac      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80139b4:	2380      	movs	r3, #128	@ 0x80
 80139b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139ba:	e1a8      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80139bc:	697b      	ldr	r3, [r7, #20]
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	4a75      	ldr	r2, [pc, #468]	@ (8013b98 <UART_SetConfig+0x638>)
 80139c2:	4293      	cmp	r3, r2
 80139c4:	d130      	bne.n	8013a28 <UART_SetConfig+0x4c8>
 80139c6:	4b73      	ldr	r3, [pc, #460]	@ (8013b94 <UART_SetConfig+0x634>)
 80139c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80139ca:	f003 0307 	and.w	r3, r3, #7
 80139ce:	2b05      	cmp	r3, #5
 80139d0:	d826      	bhi.n	8013a20 <UART_SetConfig+0x4c0>
 80139d2:	a201      	add	r2, pc, #4	@ (adr r2, 80139d8 <UART_SetConfig+0x478>)
 80139d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139d8:	080139f1 	.word	0x080139f1
 80139dc:	080139f9 	.word	0x080139f9
 80139e0:	08013a01 	.word	0x08013a01
 80139e4:	08013a09 	.word	0x08013a09
 80139e8:	08013a11 	.word	0x08013a11
 80139ec:	08013a19 	.word	0x08013a19
 80139f0:	2300      	movs	r3, #0
 80139f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139f6:	e18a      	b.n	8013d0e <UART_SetConfig+0x7ae>
 80139f8:	2304      	movs	r3, #4
 80139fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80139fe:	e186      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a00:	2308      	movs	r3, #8
 8013a02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a06:	e182      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a08:	2310      	movs	r3, #16
 8013a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a0e:	e17e      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a10:	2320      	movs	r3, #32
 8013a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a16:	e17a      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a18:	2340      	movs	r3, #64	@ 0x40
 8013a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a1e:	e176      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a20:	2380      	movs	r3, #128	@ 0x80
 8013a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a26:	e172      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a28:	697b      	ldr	r3, [r7, #20]
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	4a5b      	ldr	r2, [pc, #364]	@ (8013b9c <UART_SetConfig+0x63c>)
 8013a2e:	4293      	cmp	r3, r2
 8013a30:	d130      	bne.n	8013a94 <UART_SetConfig+0x534>
 8013a32:	4b58      	ldr	r3, [pc, #352]	@ (8013b94 <UART_SetConfig+0x634>)
 8013a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013a36:	f003 0307 	and.w	r3, r3, #7
 8013a3a:	2b05      	cmp	r3, #5
 8013a3c:	d826      	bhi.n	8013a8c <UART_SetConfig+0x52c>
 8013a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8013a44 <UART_SetConfig+0x4e4>)
 8013a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a44:	08013a5d 	.word	0x08013a5d
 8013a48:	08013a65 	.word	0x08013a65
 8013a4c:	08013a6d 	.word	0x08013a6d
 8013a50:	08013a75 	.word	0x08013a75
 8013a54:	08013a7d 	.word	0x08013a7d
 8013a58:	08013a85 	.word	0x08013a85
 8013a5c:	2300      	movs	r3, #0
 8013a5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a62:	e154      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a64:	2304      	movs	r3, #4
 8013a66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a6a:	e150      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a6c:	2308      	movs	r3, #8
 8013a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a72:	e14c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a74:	2310      	movs	r3, #16
 8013a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a7a:	e148      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a7c:	2320      	movs	r3, #32
 8013a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a82:	e144      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a84:	2340      	movs	r3, #64	@ 0x40
 8013a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a8a:	e140      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a8c:	2380      	movs	r3, #128	@ 0x80
 8013a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a92:	e13c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013a94:	697b      	ldr	r3, [r7, #20]
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	4a41      	ldr	r2, [pc, #260]	@ (8013ba0 <UART_SetConfig+0x640>)
 8013a9a:	4293      	cmp	r3, r2
 8013a9c:	f040 8082 	bne.w	8013ba4 <UART_SetConfig+0x644>
 8013aa0:	4b3c      	ldr	r3, [pc, #240]	@ (8013b94 <UART_SetConfig+0x634>)
 8013aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013aa4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013aa8:	2b28      	cmp	r3, #40	@ 0x28
 8013aaa:	d86d      	bhi.n	8013b88 <UART_SetConfig+0x628>
 8013aac:	a201      	add	r2, pc, #4	@ (adr r2, 8013ab4 <UART_SetConfig+0x554>)
 8013aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ab2:	bf00      	nop
 8013ab4:	08013b59 	.word	0x08013b59
 8013ab8:	08013b89 	.word	0x08013b89
 8013abc:	08013b89 	.word	0x08013b89
 8013ac0:	08013b89 	.word	0x08013b89
 8013ac4:	08013b89 	.word	0x08013b89
 8013ac8:	08013b89 	.word	0x08013b89
 8013acc:	08013b89 	.word	0x08013b89
 8013ad0:	08013b89 	.word	0x08013b89
 8013ad4:	08013b61 	.word	0x08013b61
 8013ad8:	08013b89 	.word	0x08013b89
 8013adc:	08013b89 	.word	0x08013b89
 8013ae0:	08013b89 	.word	0x08013b89
 8013ae4:	08013b89 	.word	0x08013b89
 8013ae8:	08013b89 	.word	0x08013b89
 8013aec:	08013b89 	.word	0x08013b89
 8013af0:	08013b89 	.word	0x08013b89
 8013af4:	08013b69 	.word	0x08013b69
 8013af8:	08013b89 	.word	0x08013b89
 8013afc:	08013b89 	.word	0x08013b89
 8013b00:	08013b89 	.word	0x08013b89
 8013b04:	08013b89 	.word	0x08013b89
 8013b08:	08013b89 	.word	0x08013b89
 8013b0c:	08013b89 	.word	0x08013b89
 8013b10:	08013b89 	.word	0x08013b89
 8013b14:	08013b71 	.word	0x08013b71
 8013b18:	08013b89 	.word	0x08013b89
 8013b1c:	08013b89 	.word	0x08013b89
 8013b20:	08013b89 	.word	0x08013b89
 8013b24:	08013b89 	.word	0x08013b89
 8013b28:	08013b89 	.word	0x08013b89
 8013b2c:	08013b89 	.word	0x08013b89
 8013b30:	08013b89 	.word	0x08013b89
 8013b34:	08013b79 	.word	0x08013b79
 8013b38:	08013b89 	.word	0x08013b89
 8013b3c:	08013b89 	.word	0x08013b89
 8013b40:	08013b89 	.word	0x08013b89
 8013b44:	08013b89 	.word	0x08013b89
 8013b48:	08013b89 	.word	0x08013b89
 8013b4c:	08013b89 	.word	0x08013b89
 8013b50:	08013b89 	.word	0x08013b89
 8013b54:	08013b81 	.word	0x08013b81
 8013b58:	2301      	movs	r3, #1
 8013b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b5e:	e0d6      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b60:	2304      	movs	r3, #4
 8013b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b66:	e0d2      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b68:	2308      	movs	r3, #8
 8013b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b6e:	e0ce      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b70:	2310      	movs	r3, #16
 8013b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b76:	e0ca      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b78:	2320      	movs	r3, #32
 8013b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b7e:	e0c6      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b80:	2340      	movs	r3, #64	@ 0x40
 8013b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b86:	e0c2      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b88:	2380      	movs	r3, #128	@ 0x80
 8013b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b8e:	e0be      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013b90:	40011400 	.word	0x40011400
 8013b94:	58024400 	.word	0x58024400
 8013b98:	40007800 	.word	0x40007800
 8013b9c:	40007c00 	.word	0x40007c00
 8013ba0:	40011800 	.word	0x40011800
 8013ba4:	697b      	ldr	r3, [r7, #20]
 8013ba6:	681b      	ldr	r3, [r3, #0]
 8013ba8:	4aad      	ldr	r2, [pc, #692]	@ (8013e60 <UART_SetConfig+0x900>)
 8013baa:	4293      	cmp	r3, r2
 8013bac:	d176      	bne.n	8013c9c <UART_SetConfig+0x73c>
 8013bae:	4bad      	ldr	r3, [pc, #692]	@ (8013e64 <UART_SetConfig+0x904>)
 8013bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013bb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013bb6:	2b28      	cmp	r3, #40	@ 0x28
 8013bb8:	d86c      	bhi.n	8013c94 <UART_SetConfig+0x734>
 8013bba:	a201      	add	r2, pc, #4	@ (adr r2, 8013bc0 <UART_SetConfig+0x660>)
 8013bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bc0:	08013c65 	.word	0x08013c65
 8013bc4:	08013c95 	.word	0x08013c95
 8013bc8:	08013c95 	.word	0x08013c95
 8013bcc:	08013c95 	.word	0x08013c95
 8013bd0:	08013c95 	.word	0x08013c95
 8013bd4:	08013c95 	.word	0x08013c95
 8013bd8:	08013c95 	.word	0x08013c95
 8013bdc:	08013c95 	.word	0x08013c95
 8013be0:	08013c6d 	.word	0x08013c6d
 8013be4:	08013c95 	.word	0x08013c95
 8013be8:	08013c95 	.word	0x08013c95
 8013bec:	08013c95 	.word	0x08013c95
 8013bf0:	08013c95 	.word	0x08013c95
 8013bf4:	08013c95 	.word	0x08013c95
 8013bf8:	08013c95 	.word	0x08013c95
 8013bfc:	08013c95 	.word	0x08013c95
 8013c00:	08013c75 	.word	0x08013c75
 8013c04:	08013c95 	.word	0x08013c95
 8013c08:	08013c95 	.word	0x08013c95
 8013c0c:	08013c95 	.word	0x08013c95
 8013c10:	08013c95 	.word	0x08013c95
 8013c14:	08013c95 	.word	0x08013c95
 8013c18:	08013c95 	.word	0x08013c95
 8013c1c:	08013c95 	.word	0x08013c95
 8013c20:	08013c7d 	.word	0x08013c7d
 8013c24:	08013c95 	.word	0x08013c95
 8013c28:	08013c95 	.word	0x08013c95
 8013c2c:	08013c95 	.word	0x08013c95
 8013c30:	08013c95 	.word	0x08013c95
 8013c34:	08013c95 	.word	0x08013c95
 8013c38:	08013c95 	.word	0x08013c95
 8013c3c:	08013c95 	.word	0x08013c95
 8013c40:	08013c85 	.word	0x08013c85
 8013c44:	08013c95 	.word	0x08013c95
 8013c48:	08013c95 	.word	0x08013c95
 8013c4c:	08013c95 	.word	0x08013c95
 8013c50:	08013c95 	.word	0x08013c95
 8013c54:	08013c95 	.word	0x08013c95
 8013c58:	08013c95 	.word	0x08013c95
 8013c5c:	08013c95 	.word	0x08013c95
 8013c60:	08013c8d 	.word	0x08013c8d
 8013c64:	2301      	movs	r3, #1
 8013c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c6a:	e050      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c6c:	2304      	movs	r3, #4
 8013c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c72:	e04c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c74:	2308      	movs	r3, #8
 8013c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c7a:	e048      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c7c:	2310      	movs	r3, #16
 8013c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c82:	e044      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c84:	2320      	movs	r3, #32
 8013c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c8a:	e040      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c8c:	2340      	movs	r3, #64	@ 0x40
 8013c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c92:	e03c      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c94:	2380      	movs	r3, #128	@ 0x80
 8013c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013c9a:	e038      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013c9c:	697b      	ldr	r3, [r7, #20]
 8013c9e:	681b      	ldr	r3, [r3, #0]
 8013ca0:	4a71      	ldr	r2, [pc, #452]	@ (8013e68 <UART_SetConfig+0x908>)
 8013ca2:	4293      	cmp	r3, r2
 8013ca4:	d130      	bne.n	8013d08 <UART_SetConfig+0x7a8>
 8013ca6:	4b6f      	ldr	r3, [pc, #444]	@ (8013e64 <UART_SetConfig+0x904>)
 8013ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013caa:	f003 0307 	and.w	r3, r3, #7
 8013cae:	2b05      	cmp	r3, #5
 8013cb0:	d826      	bhi.n	8013d00 <UART_SetConfig+0x7a0>
 8013cb2:	a201      	add	r2, pc, #4	@ (adr r2, 8013cb8 <UART_SetConfig+0x758>)
 8013cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cb8:	08013cd1 	.word	0x08013cd1
 8013cbc:	08013cd9 	.word	0x08013cd9
 8013cc0:	08013ce1 	.word	0x08013ce1
 8013cc4:	08013ce9 	.word	0x08013ce9
 8013cc8:	08013cf1 	.word	0x08013cf1
 8013ccc:	08013cf9 	.word	0x08013cf9
 8013cd0:	2302      	movs	r3, #2
 8013cd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cd6:	e01a      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013cd8:	2304      	movs	r3, #4
 8013cda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cde:	e016      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013ce0:	2308      	movs	r3, #8
 8013ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ce6:	e012      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013ce8:	2310      	movs	r3, #16
 8013cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cee:	e00e      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013cf0:	2320      	movs	r3, #32
 8013cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cf6:	e00a      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013cf8:	2340      	movs	r3, #64	@ 0x40
 8013cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013cfe:	e006      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013d00:	2380      	movs	r3, #128	@ 0x80
 8013d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013d06:	e002      	b.n	8013d0e <UART_SetConfig+0x7ae>
 8013d08:	2380      	movs	r3, #128	@ 0x80
 8013d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013d0e:	697b      	ldr	r3, [r7, #20]
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	4a55      	ldr	r2, [pc, #340]	@ (8013e68 <UART_SetConfig+0x908>)
 8013d14:	4293      	cmp	r3, r2
 8013d16:	f040 80f8 	bne.w	8013f0a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013d1a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013d1e:	2b20      	cmp	r3, #32
 8013d20:	dc46      	bgt.n	8013db0 <UART_SetConfig+0x850>
 8013d22:	2b02      	cmp	r3, #2
 8013d24:	db75      	blt.n	8013e12 <UART_SetConfig+0x8b2>
 8013d26:	3b02      	subs	r3, #2
 8013d28:	2b1e      	cmp	r3, #30
 8013d2a:	d872      	bhi.n	8013e12 <UART_SetConfig+0x8b2>
 8013d2c:	a201      	add	r2, pc, #4	@ (adr r2, 8013d34 <UART_SetConfig+0x7d4>)
 8013d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d32:	bf00      	nop
 8013d34:	08013db7 	.word	0x08013db7
 8013d38:	08013e13 	.word	0x08013e13
 8013d3c:	08013dbf 	.word	0x08013dbf
 8013d40:	08013e13 	.word	0x08013e13
 8013d44:	08013e13 	.word	0x08013e13
 8013d48:	08013e13 	.word	0x08013e13
 8013d4c:	08013dcf 	.word	0x08013dcf
 8013d50:	08013e13 	.word	0x08013e13
 8013d54:	08013e13 	.word	0x08013e13
 8013d58:	08013e13 	.word	0x08013e13
 8013d5c:	08013e13 	.word	0x08013e13
 8013d60:	08013e13 	.word	0x08013e13
 8013d64:	08013e13 	.word	0x08013e13
 8013d68:	08013e13 	.word	0x08013e13
 8013d6c:	08013ddf 	.word	0x08013ddf
 8013d70:	08013e13 	.word	0x08013e13
 8013d74:	08013e13 	.word	0x08013e13
 8013d78:	08013e13 	.word	0x08013e13
 8013d7c:	08013e13 	.word	0x08013e13
 8013d80:	08013e13 	.word	0x08013e13
 8013d84:	08013e13 	.word	0x08013e13
 8013d88:	08013e13 	.word	0x08013e13
 8013d8c:	08013e13 	.word	0x08013e13
 8013d90:	08013e13 	.word	0x08013e13
 8013d94:	08013e13 	.word	0x08013e13
 8013d98:	08013e13 	.word	0x08013e13
 8013d9c:	08013e13 	.word	0x08013e13
 8013da0:	08013e13 	.word	0x08013e13
 8013da4:	08013e13 	.word	0x08013e13
 8013da8:	08013e13 	.word	0x08013e13
 8013dac:	08013e05 	.word	0x08013e05
 8013db0:	2b40      	cmp	r3, #64	@ 0x40
 8013db2:	d02a      	beq.n	8013e0a <UART_SetConfig+0x8aa>
 8013db4:	e02d      	b.n	8013e12 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8013db6:	f7fc f80f 	bl	800fdd8 <HAL_RCCEx_GetD3PCLK1Freq>
 8013dba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013dbc:	e02f      	b.n	8013e1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013dbe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013dc2:	4618      	mov	r0, r3
 8013dc4:	f7fc f81e 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013dcc:	e027      	b.n	8013e1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013dce:	f107 0318 	add.w	r3, r7, #24
 8013dd2:	4618      	mov	r0, r3
 8013dd4:	f7fc f96a 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013dd8:	69fb      	ldr	r3, [r7, #28]
 8013dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013ddc:	e01f      	b.n	8013e1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013dde:	4b21      	ldr	r3, [pc, #132]	@ (8013e64 <UART_SetConfig+0x904>)
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	f003 0320 	and.w	r3, r3, #32
 8013de6:	2b00      	cmp	r3, #0
 8013de8:	d009      	beq.n	8013dfe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013dea:	4b1e      	ldr	r3, [pc, #120]	@ (8013e64 <UART_SetConfig+0x904>)
 8013dec:	681b      	ldr	r3, [r3, #0]
 8013dee:	08db      	lsrs	r3, r3, #3
 8013df0:	f003 0303 	and.w	r3, r3, #3
 8013df4:	4a1d      	ldr	r2, [pc, #116]	@ (8013e6c <UART_SetConfig+0x90c>)
 8013df6:	fa22 f303 	lsr.w	r3, r2, r3
 8013dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013dfc:	e00f      	b.n	8013e1e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8013e6c <UART_SetConfig+0x90c>)
 8013e00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e02:	e00c      	b.n	8013e1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013e04:	4b1a      	ldr	r3, [pc, #104]	@ (8013e70 <UART_SetConfig+0x910>)
 8013e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e08:	e009      	b.n	8013e1e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013e0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e10:	e005      	b.n	8013e1e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013e12:	2300      	movs	r3, #0
 8013e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013e16:	2301      	movs	r3, #1
 8013e18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013e1c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	f000 81ee 	beq.w	8014202 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013e26:	697b      	ldr	r3, [r7, #20]
 8013e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e2a:	4a12      	ldr	r2, [pc, #72]	@ (8013e74 <UART_SetConfig+0x914>)
 8013e2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013e30:	461a      	mov	r2, r3
 8013e32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8013e38:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013e3a:	697b      	ldr	r3, [r7, #20]
 8013e3c:	685a      	ldr	r2, [r3, #4]
 8013e3e:	4613      	mov	r3, r2
 8013e40:	005b      	lsls	r3, r3, #1
 8013e42:	4413      	add	r3, r2
 8013e44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e46:	429a      	cmp	r2, r3
 8013e48:	d305      	bcc.n	8013e56 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013e4a:	697b      	ldr	r3, [r7, #20]
 8013e4c:	685b      	ldr	r3, [r3, #4]
 8013e4e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013e50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d910      	bls.n	8013e78 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8013e56:	2301      	movs	r3, #1
 8013e58:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013e5c:	e1d1      	b.n	8014202 <UART_SetConfig+0xca2>
 8013e5e:	bf00      	nop
 8013e60:	40011c00 	.word	0x40011c00
 8013e64:	58024400 	.word	0x58024400
 8013e68:	58000c00 	.word	0x58000c00
 8013e6c:	03d09000 	.word	0x03d09000
 8013e70:	003d0900 	.word	0x003d0900
 8013e74:	0801e31c 	.word	0x0801e31c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013e78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	60bb      	str	r3, [r7, #8]
 8013e7e:	60fa      	str	r2, [r7, #12]
 8013e80:	697b      	ldr	r3, [r7, #20]
 8013e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013e84:	4ac0      	ldr	r2, [pc, #768]	@ (8014188 <UART_SetConfig+0xc28>)
 8013e86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013e8a:	b29b      	uxth	r3, r3
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	603b      	str	r3, [r7, #0]
 8013e90:	607a      	str	r2, [r7, #4]
 8013e92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013e96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8013e9a:	f7ec fc5d 	bl	8000758 <__aeabi_uldivmod>
 8013e9e:	4602      	mov	r2, r0
 8013ea0:	460b      	mov	r3, r1
 8013ea2:	4610      	mov	r0, r2
 8013ea4:	4619      	mov	r1, r3
 8013ea6:	f04f 0200 	mov.w	r2, #0
 8013eaa:	f04f 0300 	mov.w	r3, #0
 8013eae:	020b      	lsls	r3, r1, #8
 8013eb0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013eb4:	0202      	lsls	r2, r0, #8
 8013eb6:	6979      	ldr	r1, [r7, #20]
 8013eb8:	6849      	ldr	r1, [r1, #4]
 8013eba:	0849      	lsrs	r1, r1, #1
 8013ebc:	2000      	movs	r0, #0
 8013ebe:	460c      	mov	r4, r1
 8013ec0:	4605      	mov	r5, r0
 8013ec2:	eb12 0804 	adds.w	r8, r2, r4
 8013ec6:	eb43 0905 	adc.w	r9, r3, r5
 8013eca:	697b      	ldr	r3, [r7, #20]
 8013ecc:	685b      	ldr	r3, [r3, #4]
 8013ece:	2200      	movs	r2, #0
 8013ed0:	469a      	mov	sl, r3
 8013ed2:	4693      	mov	fp, r2
 8013ed4:	4652      	mov	r2, sl
 8013ed6:	465b      	mov	r3, fp
 8013ed8:	4640      	mov	r0, r8
 8013eda:	4649      	mov	r1, r9
 8013edc:	f7ec fc3c 	bl	8000758 <__aeabi_uldivmod>
 8013ee0:	4602      	mov	r2, r0
 8013ee2:	460b      	mov	r3, r1
 8013ee4:	4613      	mov	r3, r2
 8013ee6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013eea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013eee:	d308      	bcc.n	8013f02 <UART_SetConfig+0x9a2>
 8013ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013ef6:	d204      	bcs.n	8013f02 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8013ef8:	697b      	ldr	r3, [r7, #20]
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013efe:	60da      	str	r2, [r3, #12]
 8013f00:	e17f      	b.n	8014202 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8013f02:	2301      	movs	r3, #1
 8013f04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013f08:	e17b      	b.n	8014202 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013f0a:	697b      	ldr	r3, [r7, #20]
 8013f0c:	69db      	ldr	r3, [r3, #28]
 8013f0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013f12:	f040 80bd 	bne.w	8014090 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8013f16:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013f1a:	2b20      	cmp	r3, #32
 8013f1c:	dc48      	bgt.n	8013fb0 <UART_SetConfig+0xa50>
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	db7b      	blt.n	801401a <UART_SetConfig+0xaba>
 8013f22:	2b20      	cmp	r3, #32
 8013f24:	d879      	bhi.n	801401a <UART_SetConfig+0xaba>
 8013f26:	a201      	add	r2, pc, #4	@ (adr r2, 8013f2c <UART_SetConfig+0x9cc>)
 8013f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f2c:	08013fb7 	.word	0x08013fb7
 8013f30:	08013fbf 	.word	0x08013fbf
 8013f34:	0801401b 	.word	0x0801401b
 8013f38:	0801401b 	.word	0x0801401b
 8013f3c:	08013fc7 	.word	0x08013fc7
 8013f40:	0801401b 	.word	0x0801401b
 8013f44:	0801401b 	.word	0x0801401b
 8013f48:	0801401b 	.word	0x0801401b
 8013f4c:	08013fd7 	.word	0x08013fd7
 8013f50:	0801401b 	.word	0x0801401b
 8013f54:	0801401b 	.word	0x0801401b
 8013f58:	0801401b 	.word	0x0801401b
 8013f5c:	0801401b 	.word	0x0801401b
 8013f60:	0801401b 	.word	0x0801401b
 8013f64:	0801401b 	.word	0x0801401b
 8013f68:	0801401b 	.word	0x0801401b
 8013f6c:	08013fe7 	.word	0x08013fe7
 8013f70:	0801401b 	.word	0x0801401b
 8013f74:	0801401b 	.word	0x0801401b
 8013f78:	0801401b 	.word	0x0801401b
 8013f7c:	0801401b 	.word	0x0801401b
 8013f80:	0801401b 	.word	0x0801401b
 8013f84:	0801401b 	.word	0x0801401b
 8013f88:	0801401b 	.word	0x0801401b
 8013f8c:	0801401b 	.word	0x0801401b
 8013f90:	0801401b 	.word	0x0801401b
 8013f94:	0801401b 	.word	0x0801401b
 8013f98:	0801401b 	.word	0x0801401b
 8013f9c:	0801401b 	.word	0x0801401b
 8013fa0:	0801401b 	.word	0x0801401b
 8013fa4:	0801401b 	.word	0x0801401b
 8013fa8:	0801401b 	.word	0x0801401b
 8013fac:	0801400d 	.word	0x0801400d
 8013fb0:	2b40      	cmp	r3, #64	@ 0x40
 8013fb2:	d02e      	beq.n	8014012 <UART_SetConfig+0xab2>
 8013fb4:	e031      	b.n	801401a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013fb6:	f7fa f871 	bl	800e09c <HAL_RCC_GetPCLK1Freq>
 8013fba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013fbc:	e033      	b.n	8014026 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013fbe:	f7fa f883 	bl	800e0c8 <HAL_RCC_GetPCLK2Freq>
 8013fc2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013fc4:	e02f      	b.n	8014026 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013fca:	4618      	mov	r0, r3
 8013fcc:	f7fb ff1a 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013fd4:	e027      	b.n	8014026 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013fd6:	f107 0318 	add.w	r3, r7, #24
 8013fda:	4618      	mov	r0, r3
 8013fdc:	f7fc f866 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013fe0:	69fb      	ldr	r3, [r7, #28]
 8013fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013fe4:	e01f      	b.n	8014026 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013fe6:	4b69      	ldr	r3, [pc, #420]	@ (801418c <UART_SetConfig+0xc2c>)
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	f003 0320 	and.w	r3, r3, #32
 8013fee:	2b00      	cmp	r3, #0
 8013ff0:	d009      	beq.n	8014006 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013ff2:	4b66      	ldr	r3, [pc, #408]	@ (801418c <UART_SetConfig+0xc2c>)
 8013ff4:	681b      	ldr	r3, [r3, #0]
 8013ff6:	08db      	lsrs	r3, r3, #3
 8013ff8:	f003 0303 	and.w	r3, r3, #3
 8013ffc:	4a64      	ldr	r2, [pc, #400]	@ (8014190 <UART_SetConfig+0xc30>)
 8013ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8014002:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014004:	e00f      	b.n	8014026 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8014006:	4b62      	ldr	r3, [pc, #392]	@ (8014190 <UART_SetConfig+0xc30>)
 8014008:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801400a:	e00c      	b.n	8014026 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801400c:	4b61      	ldr	r3, [pc, #388]	@ (8014194 <UART_SetConfig+0xc34>)
 801400e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014010:	e009      	b.n	8014026 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014018:	e005      	b.n	8014026 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 801401a:	2300      	movs	r3, #0
 801401c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801401e:	2301      	movs	r3, #1
 8014020:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014024:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8014026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014028:	2b00      	cmp	r3, #0
 801402a:	f000 80ea 	beq.w	8014202 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801402e:	697b      	ldr	r3, [r7, #20]
 8014030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014032:	4a55      	ldr	r2, [pc, #340]	@ (8014188 <UART_SetConfig+0xc28>)
 8014034:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014038:	461a      	mov	r2, r3
 801403a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801403c:	fbb3 f3f2 	udiv	r3, r3, r2
 8014040:	005a      	lsls	r2, r3, #1
 8014042:	697b      	ldr	r3, [r7, #20]
 8014044:	685b      	ldr	r3, [r3, #4]
 8014046:	085b      	lsrs	r3, r3, #1
 8014048:	441a      	add	r2, r3
 801404a:	697b      	ldr	r3, [r7, #20]
 801404c:	685b      	ldr	r3, [r3, #4]
 801404e:	fbb2 f3f3 	udiv	r3, r2, r3
 8014052:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8014054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014056:	2b0f      	cmp	r3, #15
 8014058:	d916      	bls.n	8014088 <UART_SetConfig+0xb28>
 801405a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801405c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014060:	d212      	bcs.n	8014088 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8014062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014064:	b29b      	uxth	r3, r3
 8014066:	f023 030f 	bic.w	r3, r3, #15
 801406a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801406c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801406e:	085b      	lsrs	r3, r3, #1
 8014070:	b29b      	uxth	r3, r3
 8014072:	f003 0307 	and.w	r3, r3, #7
 8014076:	b29a      	uxth	r2, r3
 8014078:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801407a:	4313      	orrs	r3, r2
 801407c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	681b      	ldr	r3, [r3, #0]
 8014082:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8014084:	60da      	str	r2, [r3, #12]
 8014086:	e0bc      	b.n	8014202 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8014088:	2301      	movs	r3, #1
 801408a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801408e:	e0b8      	b.n	8014202 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8014090:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014094:	2b20      	cmp	r3, #32
 8014096:	dc4b      	bgt.n	8014130 <UART_SetConfig+0xbd0>
 8014098:	2b00      	cmp	r3, #0
 801409a:	f2c0 8087 	blt.w	80141ac <UART_SetConfig+0xc4c>
 801409e:	2b20      	cmp	r3, #32
 80140a0:	f200 8084 	bhi.w	80141ac <UART_SetConfig+0xc4c>
 80140a4:	a201      	add	r2, pc, #4	@ (adr r2, 80140ac <UART_SetConfig+0xb4c>)
 80140a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80140aa:	bf00      	nop
 80140ac:	08014137 	.word	0x08014137
 80140b0:	0801413f 	.word	0x0801413f
 80140b4:	080141ad 	.word	0x080141ad
 80140b8:	080141ad 	.word	0x080141ad
 80140bc:	08014147 	.word	0x08014147
 80140c0:	080141ad 	.word	0x080141ad
 80140c4:	080141ad 	.word	0x080141ad
 80140c8:	080141ad 	.word	0x080141ad
 80140cc:	08014157 	.word	0x08014157
 80140d0:	080141ad 	.word	0x080141ad
 80140d4:	080141ad 	.word	0x080141ad
 80140d8:	080141ad 	.word	0x080141ad
 80140dc:	080141ad 	.word	0x080141ad
 80140e0:	080141ad 	.word	0x080141ad
 80140e4:	080141ad 	.word	0x080141ad
 80140e8:	080141ad 	.word	0x080141ad
 80140ec:	08014167 	.word	0x08014167
 80140f0:	080141ad 	.word	0x080141ad
 80140f4:	080141ad 	.word	0x080141ad
 80140f8:	080141ad 	.word	0x080141ad
 80140fc:	080141ad 	.word	0x080141ad
 8014100:	080141ad 	.word	0x080141ad
 8014104:	080141ad 	.word	0x080141ad
 8014108:	080141ad 	.word	0x080141ad
 801410c:	080141ad 	.word	0x080141ad
 8014110:	080141ad 	.word	0x080141ad
 8014114:	080141ad 	.word	0x080141ad
 8014118:	080141ad 	.word	0x080141ad
 801411c:	080141ad 	.word	0x080141ad
 8014120:	080141ad 	.word	0x080141ad
 8014124:	080141ad 	.word	0x080141ad
 8014128:	080141ad 	.word	0x080141ad
 801412c:	0801419f 	.word	0x0801419f
 8014130:	2b40      	cmp	r3, #64	@ 0x40
 8014132:	d037      	beq.n	80141a4 <UART_SetConfig+0xc44>
 8014134:	e03a      	b.n	80141ac <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8014136:	f7f9 ffb1 	bl	800e09c <HAL_RCC_GetPCLK1Freq>
 801413a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801413c:	e03c      	b.n	80141b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801413e:	f7f9 ffc3 	bl	800e0c8 <HAL_RCC_GetPCLK2Freq>
 8014142:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014144:	e038      	b.n	80141b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801414a:	4618      	mov	r0, r3
 801414c:	f7fb fe5a 	bl	800fe04 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014154:	e030      	b.n	80141b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014156:	f107 0318 	add.w	r3, r7, #24
 801415a:	4618      	mov	r0, r3
 801415c:	f7fb ffa6 	bl	80100ac <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014160:	69fb      	ldr	r3, [r7, #28]
 8014162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014164:	e028      	b.n	80141b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014166:	4b09      	ldr	r3, [pc, #36]	@ (801418c <UART_SetConfig+0xc2c>)
 8014168:	681b      	ldr	r3, [r3, #0]
 801416a:	f003 0320 	and.w	r3, r3, #32
 801416e:	2b00      	cmp	r3, #0
 8014170:	d012      	beq.n	8014198 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014172:	4b06      	ldr	r3, [pc, #24]	@ (801418c <UART_SetConfig+0xc2c>)
 8014174:	681b      	ldr	r3, [r3, #0]
 8014176:	08db      	lsrs	r3, r3, #3
 8014178:	f003 0303 	and.w	r3, r3, #3
 801417c:	4a04      	ldr	r2, [pc, #16]	@ (8014190 <UART_SetConfig+0xc30>)
 801417e:	fa22 f303 	lsr.w	r3, r2, r3
 8014182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014184:	e018      	b.n	80141b8 <UART_SetConfig+0xc58>
 8014186:	bf00      	nop
 8014188:	0801e31c 	.word	0x0801e31c
 801418c:	58024400 	.word	0x58024400
 8014190:	03d09000 	.word	0x03d09000
 8014194:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014198:	4b24      	ldr	r3, [pc, #144]	@ (801422c <UART_SetConfig+0xccc>)
 801419a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801419c:	e00c      	b.n	80141b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801419e:	4b24      	ldr	r3, [pc, #144]	@ (8014230 <UART_SetConfig+0xcd0>)
 80141a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141a2:	e009      	b.n	80141b8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80141a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80141a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80141aa:	e005      	b.n	80141b8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80141ac:	2300      	movs	r3, #0
 80141ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80141b0:	2301      	movs	r3, #1
 80141b2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80141b6:	bf00      	nop
    }

    if (pclk != 0U)
 80141b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141ba:	2b00      	cmp	r3, #0
 80141bc:	d021      	beq.n	8014202 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80141be:	697b      	ldr	r3, [r7, #20]
 80141c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80141c2:	4a1c      	ldr	r2, [pc, #112]	@ (8014234 <UART_SetConfig+0xcd4>)
 80141c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80141c8:	461a      	mov	r2, r3
 80141ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80141cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80141d0:	697b      	ldr	r3, [r7, #20]
 80141d2:	685b      	ldr	r3, [r3, #4]
 80141d4:	085b      	lsrs	r3, r3, #1
 80141d6:	441a      	add	r2, r3
 80141d8:	697b      	ldr	r3, [r7, #20]
 80141da:	685b      	ldr	r3, [r3, #4]
 80141dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80141e0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80141e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80141e4:	2b0f      	cmp	r3, #15
 80141e6:	d909      	bls.n	80141fc <UART_SetConfig+0xc9c>
 80141e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80141ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80141ee:	d205      	bcs.n	80141fc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80141f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80141f2:	b29a      	uxth	r2, r3
 80141f4:	697b      	ldr	r3, [r7, #20]
 80141f6:	681b      	ldr	r3, [r3, #0]
 80141f8:	60da      	str	r2, [r3, #12]
 80141fa:	e002      	b.n	8014202 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80141fc:	2301      	movs	r3, #1
 80141fe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8014202:	697b      	ldr	r3, [r7, #20]
 8014204:	2201      	movs	r2, #1
 8014206:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801420a:	697b      	ldr	r3, [r7, #20]
 801420c:	2201      	movs	r2, #1
 801420e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8014212:	697b      	ldr	r3, [r7, #20]
 8014214:	2200      	movs	r2, #0
 8014216:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8014218:	697b      	ldr	r3, [r7, #20]
 801421a:	2200      	movs	r2, #0
 801421c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801421e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8014222:	4618      	mov	r0, r3
 8014224:	3748      	adds	r7, #72	@ 0x48
 8014226:	46bd      	mov	sp, r7
 8014228:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801422c:	03d09000 	.word	0x03d09000
 8014230:	003d0900 	.word	0x003d0900
 8014234:	0801e31c 	.word	0x0801e31c

08014238 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8014238:	b480      	push	{r7}
 801423a:	b083      	sub	sp, #12
 801423c:	af00      	add	r7, sp, #0
 801423e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014240:	687b      	ldr	r3, [r7, #4]
 8014242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014244:	f003 0308 	and.w	r3, r3, #8
 8014248:	2b00      	cmp	r3, #0
 801424a:	d00a      	beq.n	8014262 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	681b      	ldr	r3, [r3, #0]
 8014250:	685b      	ldr	r3, [r3, #4]
 8014252:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014256:	687b      	ldr	r3, [r7, #4]
 8014258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	430a      	orrs	r2, r1
 8014260:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014266:	f003 0301 	and.w	r3, r3, #1
 801426a:	2b00      	cmp	r3, #0
 801426c:	d00a      	beq.n	8014284 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801426e:	687b      	ldr	r3, [r7, #4]
 8014270:	681b      	ldr	r3, [r3, #0]
 8014272:	685b      	ldr	r3, [r3, #4]
 8014274:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	681b      	ldr	r3, [r3, #0]
 8014280:	430a      	orrs	r2, r1
 8014282:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014288:	f003 0302 	and.w	r3, r3, #2
 801428c:	2b00      	cmp	r3, #0
 801428e:	d00a      	beq.n	80142a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	685b      	ldr	r3, [r3, #4]
 8014296:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	681b      	ldr	r3, [r3, #0]
 80142a2:	430a      	orrs	r2, r1
 80142a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80142a6:	687b      	ldr	r3, [r7, #4]
 80142a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142aa:	f003 0304 	and.w	r3, r3, #4
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d00a      	beq.n	80142c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	685b      	ldr	r3, [r3, #4]
 80142b8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	430a      	orrs	r2, r1
 80142c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80142c8:	687b      	ldr	r3, [r7, #4]
 80142ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142cc:	f003 0310 	and.w	r3, r3, #16
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d00a      	beq.n	80142ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	681b      	ldr	r3, [r3, #0]
 80142d8:	689b      	ldr	r3, [r3, #8]
 80142da:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	430a      	orrs	r2, r1
 80142e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80142ee:	f003 0320 	and.w	r3, r3, #32
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d00a      	beq.n	801430c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	681b      	ldr	r3, [r3, #0]
 80142fa:	689b      	ldr	r3, [r3, #8]
 80142fc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8014304:	687b      	ldr	r3, [r7, #4]
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	430a      	orrs	r2, r1
 801430a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014314:	2b00      	cmp	r3, #0
 8014316:	d01a      	beq.n	801434e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	681b      	ldr	r3, [r3, #0]
 801431c:	685b      	ldr	r3, [r3, #4]
 801431e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	681b      	ldr	r3, [r3, #0]
 801432a:	430a      	orrs	r2, r1
 801432c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014332:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8014336:	d10a      	bne.n	801434e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	685b      	ldr	r3, [r3, #4]
 801433e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	430a      	orrs	r2, r1
 801434c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014356:	2b00      	cmp	r3, #0
 8014358:	d00a      	beq.n	8014370 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801435a:	687b      	ldr	r3, [r7, #4]
 801435c:	681b      	ldr	r3, [r3, #0]
 801435e:	685b      	ldr	r3, [r3, #4]
 8014360:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014364:	687b      	ldr	r3, [r7, #4]
 8014366:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	681b      	ldr	r3, [r3, #0]
 801436c:	430a      	orrs	r2, r1
 801436e:	605a      	str	r2, [r3, #4]
  }
}
 8014370:	bf00      	nop
 8014372:	370c      	adds	r7, #12
 8014374:	46bd      	mov	sp, r7
 8014376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801437a:	4770      	bx	lr

0801437c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b098      	sub	sp, #96	@ 0x60
 8014380:	af02      	add	r7, sp, #8
 8014382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	2200      	movs	r2, #0
 8014388:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801438c:	f7f3 f884 	bl	8007498 <HAL_GetTick>
 8014390:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	681b      	ldr	r3, [r3, #0]
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	f003 0308 	and.w	r3, r3, #8
 801439c:	2b08      	cmp	r3, #8
 801439e:	d12f      	bne.n	8014400 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80143a0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80143a4:	9300      	str	r3, [sp, #0]
 80143a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80143a8:	2200      	movs	r2, #0
 80143aa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80143ae:	6878      	ldr	r0, [r7, #4]
 80143b0:	f000 f88e 	bl	80144d0 <UART_WaitOnFlagUntilTimeout>
 80143b4:	4603      	mov	r3, r0
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	d022      	beq.n	8014400 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	681b      	ldr	r3, [r3, #0]
 80143be:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80143c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80143c2:	e853 3f00 	ldrex	r3, [r3]
 80143c6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80143c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80143ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80143d0:	687b      	ldr	r3, [r7, #4]
 80143d2:	681b      	ldr	r3, [r3, #0]
 80143d4:	461a      	mov	r2, r3
 80143d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80143d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80143da:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80143dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80143de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80143e0:	e841 2300 	strex	r3, r2, [r1]
 80143e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80143e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d1e6      	bne.n	80143ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	2220      	movs	r2, #32
 80143f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80143f4:	687b      	ldr	r3, [r7, #4]
 80143f6:	2200      	movs	r2, #0
 80143f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80143fc:	2303      	movs	r3, #3
 80143fe:	e063      	b.n	80144c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8014400:	687b      	ldr	r3, [r7, #4]
 8014402:	681b      	ldr	r3, [r3, #0]
 8014404:	681b      	ldr	r3, [r3, #0]
 8014406:	f003 0304 	and.w	r3, r3, #4
 801440a:	2b04      	cmp	r3, #4
 801440c:	d149      	bne.n	80144a2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801440e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014412:	9300      	str	r3, [sp, #0]
 8014414:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014416:	2200      	movs	r2, #0
 8014418:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 801441c:	6878      	ldr	r0, [r7, #4]
 801441e:	f000 f857 	bl	80144d0 <UART_WaitOnFlagUntilTimeout>
 8014422:	4603      	mov	r3, r0
 8014424:	2b00      	cmp	r3, #0
 8014426:	d03c      	beq.n	80144a2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014430:	e853 3f00 	ldrex	r3, [r3]
 8014434:	623b      	str	r3, [r7, #32]
   return(result);
 8014436:	6a3b      	ldr	r3, [r7, #32]
 8014438:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801443c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801443e:	687b      	ldr	r3, [r7, #4]
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	461a      	mov	r2, r3
 8014444:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014446:	633b      	str	r3, [r7, #48]	@ 0x30
 8014448:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801444a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801444c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801444e:	e841 2300 	strex	r3, r2, [r1]
 8014452:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014456:	2b00      	cmp	r3, #0
 8014458:	d1e6      	bne.n	8014428 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801445a:	687b      	ldr	r3, [r7, #4]
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	3308      	adds	r3, #8
 8014460:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014462:	693b      	ldr	r3, [r7, #16]
 8014464:	e853 3f00 	ldrex	r3, [r3]
 8014468:	60fb      	str	r3, [r7, #12]
   return(result);
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	f023 0301 	bic.w	r3, r3, #1
 8014470:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	681b      	ldr	r3, [r3, #0]
 8014476:	3308      	adds	r3, #8
 8014478:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801447a:	61fa      	str	r2, [r7, #28]
 801447c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801447e:	69b9      	ldr	r1, [r7, #24]
 8014480:	69fa      	ldr	r2, [r7, #28]
 8014482:	e841 2300 	strex	r3, r2, [r1]
 8014486:	617b      	str	r3, [r7, #20]
   return(result);
 8014488:	697b      	ldr	r3, [r7, #20]
 801448a:	2b00      	cmp	r3, #0
 801448c:	d1e5      	bne.n	801445a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	2220      	movs	r2, #32
 8014492:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	2200      	movs	r2, #0
 801449a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801449e:	2303      	movs	r3, #3
 80144a0:	e012      	b.n	80144c8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	2220      	movs	r2, #32
 80144a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80144aa:	687b      	ldr	r3, [r7, #4]
 80144ac:	2220      	movs	r2, #32
 80144ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80144b2:	687b      	ldr	r3, [r7, #4]
 80144b4:	2200      	movs	r2, #0
 80144b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	2200      	movs	r2, #0
 80144bc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	2200      	movs	r2, #0
 80144c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80144c6:	2300      	movs	r3, #0
}
 80144c8:	4618      	mov	r0, r3
 80144ca:	3758      	adds	r7, #88	@ 0x58
 80144cc:	46bd      	mov	sp, r7
 80144ce:	bd80      	pop	{r7, pc}

080144d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80144d0:	b580      	push	{r7, lr}
 80144d2:	b084      	sub	sp, #16
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	60f8      	str	r0, [r7, #12]
 80144d8:	60b9      	str	r1, [r7, #8]
 80144da:	603b      	str	r3, [r7, #0]
 80144dc:	4613      	mov	r3, r2
 80144de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80144e0:	e04f      	b.n	8014582 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80144e2:	69bb      	ldr	r3, [r7, #24]
 80144e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144e8:	d04b      	beq.n	8014582 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80144ea:	f7f2 ffd5 	bl	8007498 <HAL_GetTick>
 80144ee:	4602      	mov	r2, r0
 80144f0:	683b      	ldr	r3, [r7, #0]
 80144f2:	1ad3      	subs	r3, r2, r3
 80144f4:	69ba      	ldr	r2, [r7, #24]
 80144f6:	429a      	cmp	r2, r3
 80144f8:	d302      	bcc.n	8014500 <UART_WaitOnFlagUntilTimeout+0x30>
 80144fa:	69bb      	ldr	r3, [r7, #24]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d101      	bne.n	8014504 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8014500:	2303      	movs	r3, #3
 8014502:	e04e      	b.n	80145a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8014504:	68fb      	ldr	r3, [r7, #12]
 8014506:	681b      	ldr	r3, [r3, #0]
 8014508:	681b      	ldr	r3, [r3, #0]
 801450a:	f003 0304 	and.w	r3, r3, #4
 801450e:	2b00      	cmp	r3, #0
 8014510:	d037      	beq.n	8014582 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014512:	68bb      	ldr	r3, [r7, #8]
 8014514:	2b80      	cmp	r3, #128	@ 0x80
 8014516:	d034      	beq.n	8014582 <UART_WaitOnFlagUntilTimeout+0xb2>
 8014518:	68bb      	ldr	r3, [r7, #8]
 801451a:	2b40      	cmp	r3, #64	@ 0x40
 801451c:	d031      	beq.n	8014582 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 801451e:	68fb      	ldr	r3, [r7, #12]
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	69db      	ldr	r3, [r3, #28]
 8014524:	f003 0308 	and.w	r3, r3, #8
 8014528:	2b08      	cmp	r3, #8
 801452a:	d110      	bne.n	801454e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801452c:	68fb      	ldr	r3, [r7, #12]
 801452e:	681b      	ldr	r3, [r3, #0]
 8014530:	2208      	movs	r2, #8
 8014532:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014534:	68f8      	ldr	r0, [r7, #12]
 8014536:	f000 f839 	bl	80145ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801453a:	68fb      	ldr	r3, [r7, #12]
 801453c:	2208      	movs	r2, #8
 801453e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014542:	68fb      	ldr	r3, [r7, #12]
 8014544:	2200      	movs	r2, #0
 8014546:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801454a:	2301      	movs	r3, #1
 801454c:	e029      	b.n	80145a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801454e:	68fb      	ldr	r3, [r7, #12]
 8014550:	681b      	ldr	r3, [r3, #0]
 8014552:	69db      	ldr	r3, [r3, #28]
 8014554:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014558:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801455c:	d111      	bne.n	8014582 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014566:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014568:	68f8      	ldr	r0, [r7, #12]
 801456a:	f000 f81f 	bl	80145ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801456e:	68fb      	ldr	r3, [r7, #12]
 8014570:	2220      	movs	r2, #32
 8014572:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	2200      	movs	r2, #0
 801457a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801457e:	2303      	movs	r3, #3
 8014580:	e00f      	b.n	80145a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014582:	68fb      	ldr	r3, [r7, #12]
 8014584:	681b      	ldr	r3, [r3, #0]
 8014586:	69da      	ldr	r2, [r3, #28]
 8014588:	68bb      	ldr	r3, [r7, #8]
 801458a:	4013      	ands	r3, r2
 801458c:	68ba      	ldr	r2, [r7, #8]
 801458e:	429a      	cmp	r2, r3
 8014590:	bf0c      	ite	eq
 8014592:	2301      	moveq	r3, #1
 8014594:	2300      	movne	r3, #0
 8014596:	b2db      	uxtb	r3, r3
 8014598:	461a      	mov	r2, r3
 801459a:	79fb      	ldrb	r3, [r7, #7]
 801459c:	429a      	cmp	r2, r3
 801459e:	d0a0      	beq.n	80144e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80145a0:	2300      	movs	r3, #0
}
 80145a2:	4618      	mov	r0, r3
 80145a4:	3710      	adds	r7, #16
 80145a6:	46bd      	mov	sp, r7
 80145a8:	bd80      	pop	{r7, pc}
	...

080145ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80145ac:	b480      	push	{r7}
 80145ae:	b095      	sub	sp, #84	@ 0x54
 80145b0:	af00      	add	r7, sp, #0
 80145b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80145ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80145bc:	e853 3f00 	ldrex	r3, [r3]
 80145c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80145c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80145c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80145c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	681b      	ldr	r3, [r3, #0]
 80145ce:	461a      	mov	r2, r3
 80145d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80145d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80145d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80145d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80145d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80145da:	e841 2300 	strex	r3, r2, [r1]
 80145de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80145e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d1e6      	bne.n	80145b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80145e6:	687b      	ldr	r3, [r7, #4]
 80145e8:	681b      	ldr	r3, [r3, #0]
 80145ea:	3308      	adds	r3, #8
 80145ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80145ee:	6a3b      	ldr	r3, [r7, #32]
 80145f0:	e853 3f00 	ldrex	r3, [r3]
 80145f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80145f6:	69fa      	ldr	r2, [r7, #28]
 80145f8:	4b1e      	ldr	r3, [pc, #120]	@ (8014674 <UART_EndRxTransfer+0xc8>)
 80145fa:	4013      	ands	r3, r2
 80145fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	3308      	adds	r3, #8
 8014604:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014606:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014608:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801460a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801460c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801460e:	e841 2300 	strex	r3, r2, [r1]
 8014612:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8014614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014616:	2b00      	cmp	r3, #0
 8014618:	d1e5      	bne.n	80145e6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801461e:	2b01      	cmp	r3, #1
 8014620:	d118      	bne.n	8014654 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	681b      	ldr	r3, [r3, #0]
 8014626:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014628:	68fb      	ldr	r3, [r7, #12]
 801462a:	e853 3f00 	ldrex	r3, [r3]
 801462e:	60bb      	str	r3, [r7, #8]
   return(result);
 8014630:	68bb      	ldr	r3, [r7, #8]
 8014632:	f023 0310 	bic.w	r3, r3, #16
 8014636:	647b      	str	r3, [r7, #68]	@ 0x44
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	681b      	ldr	r3, [r3, #0]
 801463c:	461a      	mov	r2, r3
 801463e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014640:	61bb      	str	r3, [r7, #24]
 8014642:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014644:	6979      	ldr	r1, [r7, #20]
 8014646:	69ba      	ldr	r2, [r7, #24]
 8014648:	e841 2300 	strex	r3, r2, [r1]
 801464c:	613b      	str	r3, [r7, #16]
   return(result);
 801464e:	693b      	ldr	r3, [r7, #16]
 8014650:	2b00      	cmp	r3, #0
 8014652:	d1e6      	bne.n	8014622 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	2220      	movs	r2, #32
 8014658:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	2200      	movs	r2, #0
 8014660:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	2200      	movs	r2, #0
 8014666:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8014668:	bf00      	nop
 801466a:	3754      	adds	r7, #84	@ 0x54
 801466c:	46bd      	mov	sp, r7
 801466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014672:	4770      	bx	lr
 8014674:	effffffe 	.word	0xeffffffe

08014678 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8014678:	b480      	push	{r7}
 801467a:	b085      	sub	sp, #20
 801467c:	af00      	add	r7, sp, #0
 801467e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8014686:	2b01      	cmp	r3, #1
 8014688:	d101      	bne.n	801468e <HAL_UARTEx_DisableFifoMode+0x16>
 801468a:	2302      	movs	r3, #2
 801468c:	e027      	b.n	80146de <HAL_UARTEx_DisableFifoMode+0x66>
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	2201      	movs	r2, #1
 8014692:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	2224      	movs	r2, #36	@ 0x24
 801469a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	681b      	ldr	r3, [r3, #0]
 80146a2:	681b      	ldr	r3, [r3, #0]
 80146a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	681b      	ldr	r3, [r3, #0]
 80146aa:	681a      	ldr	r2, [r3, #0]
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	681b      	ldr	r3, [r3, #0]
 80146b0:	f022 0201 	bic.w	r2, r2, #1
 80146b4:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80146b6:	68fb      	ldr	r3, [r7, #12]
 80146b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80146bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80146be:	687b      	ldr	r3, [r7, #4]
 80146c0:	2200      	movs	r2, #0
 80146c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80146c4:	687b      	ldr	r3, [r7, #4]
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	68fa      	ldr	r2, [r7, #12]
 80146ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80146cc:	687b      	ldr	r3, [r7, #4]
 80146ce:	2220      	movs	r2, #32
 80146d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	2200      	movs	r2, #0
 80146d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80146dc:	2300      	movs	r3, #0
}
 80146de:	4618      	mov	r0, r3
 80146e0:	3714      	adds	r7, #20
 80146e2:	46bd      	mov	sp, r7
 80146e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e8:	4770      	bx	lr

080146ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80146ea:	b580      	push	{r7, lr}
 80146ec:	b084      	sub	sp, #16
 80146ee:	af00      	add	r7, sp, #0
 80146f0:	6078      	str	r0, [r7, #4]
 80146f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80146f4:	687b      	ldr	r3, [r7, #4]
 80146f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80146fa:	2b01      	cmp	r3, #1
 80146fc:	d101      	bne.n	8014702 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80146fe:	2302      	movs	r3, #2
 8014700:	e02d      	b.n	801475e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8014702:	687b      	ldr	r3, [r7, #4]
 8014704:	2201      	movs	r2, #1
 8014706:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	2224      	movs	r2, #36	@ 0x24
 801470e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	681b      	ldr	r3, [r3, #0]
 8014718:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	681b      	ldr	r3, [r3, #0]
 801471e:	681a      	ldr	r2, [r3, #0]
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	681b      	ldr	r3, [r3, #0]
 8014724:	f022 0201 	bic.w	r2, r2, #1
 8014728:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801472a:	687b      	ldr	r3, [r7, #4]
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	689b      	ldr	r3, [r3, #8]
 8014730:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8014734:	687b      	ldr	r3, [r7, #4]
 8014736:	681b      	ldr	r3, [r3, #0]
 8014738:	683a      	ldr	r2, [r7, #0]
 801473a:	430a      	orrs	r2, r1
 801473c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801473e:	6878      	ldr	r0, [r7, #4]
 8014740:	f000 f850 	bl	80147e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014744:	687b      	ldr	r3, [r7, #4]
 8014746:	681b      	ldr	r3, [r3, #0]
 8014748:	68fa      	ldr	r2, [r7, #12]
 801474a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	2220      	movs	r2, #32
 8014750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014754:	687b      	ldr	r3, [r7, #4]
 8014756:	2200      	movs	r2, #0
 8014758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801475c:	2300      	movs	r3, #0
}
 801475e:	4618      	mov	r0, r3
 8014760:	3710      	adds	r7, #16
 8014762:	46bd      	mov	sp, r7
 8014764:	bd80      	pop	{r7, pc}

08014766 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8014766:	b580      	push	{r7, lr}
 8014768:	b084      	sub	sp, #16
 801476a:	af00      	add	r7, sp, #0
 801476c:	6078      	str	r0, [r7, #4]
 801476e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8014776:	2b01      	cmp	r3, #1
 8014778:	d101      	bne.n	801477e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801477a:	2302      	movs	r3, #2
 801477c:	e02d      	b.n	80147da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801477e:	687b      	ldr	r3, [r7, #4]
 8014780:	2201      	movs	r2, #1
 8014782:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	2224      	movs	r2, #36	@ 0x24
 801478a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	681b      	ldr	r3, [r3, #0]
 801479a:	681a      	ldr	r2, [r3, #0]
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	681b      	ldr	r3, [r3, #0]
 80147a0:	f022 0201 	bic.w	r2, r2, #1
 80147a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	681b      	ldr	r3, [r3, #0]
 80147aa:	689b      	ldr	r3, [r3, #8]
 80147ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80147b0:	687b      	ldr	r3, [r7, #4]
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	683a      	ldr	r2, [r7, #0]
 80147b6:	430a      	orrs	r2, r1
 80147b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80147ba:	6878      	ldr	r0, [r7, #4]
 80147bc:	f000 f812 	bl	80147e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	68fa      	ldr	r2, [r7, #12]
 80147c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	2220      	movs	r2, #32
 80147cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80147d0:	687b      	ldr	r3, [r7, #4]
 80147d2:	2200      	movs	r2, #0
 80147d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80147d8:	2300      	movs	r3, #0
}
 80147da:	4618      	mov	r0, r3
 80147dc:	3710      	adds	r7, #16
 80147de:	46bd      	mov	sp, r7
 80147e0:	bd80      	pop	{r7, pc}
	...

080147e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80147e4:	b480      	push	{r7}
 80147e6:	b085      	sub	sp, #20
 80147e8:	af00      	add	r7, sp, #0
 80147ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d108      	bne.n	8014806 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	2201      	movs	r2, #1
 80147f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80147fc:	687b      	ldr	r3, [r7, #4]
 80147fe:	2201      	movs	r2, #1
 8014800:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8014804:	e031      	b.n	801486a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8014806:	2310      	movs	r3, #16
 8014808:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801480a:	2310      	movs	r3, #16
 801480c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	681b      	ldr	r3, [r3, #0]
 8014812:	689b      	ldr	r3, [r3, #8]
 8014814:	0e5b      	lsrs	r3, r3, #25
 8014816:	b2db      	uxtb	r3, r3
 8014818:	f003 0307 	and.w	r3, r3, #7
 801481c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	681b      	ldr	r3, [r3, #0]
 8014822:	689b      	ldr	r3, [r3, #8]
 8014824:	0f5b      	lsrs	r3, r3, #29
 8014826:	b2db      	uxtb	r3, r3
 8014828:	f003 0307 	and.w	r3, r3, #7
 801482c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801482e:	7bbb      	ldrb	r3, [r7, #14]
 8014830:	7b3a      	ldrb	r2, [r7, #12]
 8014832:	4911      	ldr	r1, [pc, #68]	@ (8014878 <UARTEx_SetNbDataToProcess+0x94>)
 8014834:	5c8a      	ldrb	r2, [r1, r2]
 8014836:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801483a:	7b3a      	ldrb	r2, [r7, #12]
 801483c:	490f      	ldr	r1, [pc, #60]	@ (801487c <UARTEx_SetNbDataToProcess+0x98>)
 801483e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8014840:	fb93 f3f2 	sdiv	r3, r3, r2
 8014844:	b29a      	uxth	r2, r3
 8014846:	687b      	ldr	r3, [r7, #4]
 8014848:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801484c:	7bfb      	ldrb	r3, [r7, #15]
 801484e:	7b7a      	ldrb	r2, [r7, #13]
 8014850:	4909      	ldr	r1, [pc, #36]	@ (8014878 <UARTEx_SetNbDataToProcess+0x94>)
 8014852:	5c8a      	ldrb	r2, [r1, r2]
 8014854:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8014858:	7b7a      	ldrb	r2, [r7, #13]
 801485a:	4908      	ldr	r1, [pc, #32]	@ (801487c <UARTEx_SetNbDataToProcess+0x98>)
 801485c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801485e:	fb93 f3f2 	sdiv	r3, r3, r2
 8014862:	b29a      	uxth	r2, r3
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801486a:	bf00      	nop
 801486c:	3714      	adds	r7, #20
 801486e:	46bd      	mov	sp, r7
 8014870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014874:	4770      	bx	lr
 8014876:	bf00      	nop
 8014878:	0801e334 	.word	0x0801e334
 801487c:	0801e33c 	.word	0x0801e33c

08014880 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014880:	b084      	sub	sp, #16
 8014882:	b580      	push	{r7, lr}
 8014884:	b084      	sub	sp, #16
 8014886:	af00      	add	r7, sp, #0
 8014888:	6078      	str	r0, [r7, #4]
 801488a:	f107 001c 	add.w	r0, r7, #28
 801488e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014892:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014896:	2b01      	cmp	r3, #1
 8014898:	d121      	bne.n	80148de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801489e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	68da      	ldr	r2, [r3, #12]
 80148aa:	4b2c      	ldr	r3, [pc, #176]	@ (801495c <USB_CoreInit+0xdc>)
 80148ac:	4013      	ands	r3, r2
 80148ae:	687a      	ldr	r2, [r7, #4]
 80148b0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80148b2:	687b      	ldr	r3, [r7, #4]
 80148b4:	68db      	ldr	r3, [r3, #12]
 80148b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80148be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80148c2:	2b01      	cmp	r3, #1
 80148c4:	d105      	bne.n	80148d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80148c6:	687b      	ldr	r3, [r7, #4]
 80148c8:	68db      	ldr	r3, [r3, #12]
 80148ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80148d2:	6878      	ldr	r0, [r7, #4]
 80148d4:	f001 faf6 	bl	8015ec4 <USB_CoreReset>
 80148d8:	4603      	mov	r3, r0
 80148da:	73fb      	strb	r3, [r7, #15]
 80148dc:	e01b      	b.n	8014916 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80148de:	687b      	ldr	r3, [r7, #4]
 80148e0:	68db      	ldr	r3, [r3, #12]
 80148e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80148ea:	6878      	ldr	r0, [r7, #4]
 80148ec:	f001 faea 	bl	8015ec4 <USB_CoreReset>
 80148f0:	4603      	mov	r3, r0
 80148f2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80148f4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80148f8:	2b00      	cmp	r3, #0
 80148fa:	d106      	bne.n	801490a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014900:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	639a      	str	r2, [r3, #56]	@ 0x38
 8014908:	e005      	b.n	8014916 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801490e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8014916:	7fbb      	ldrb	r3, [r7, #30]
 8014918:	2b01      	cmp	r3, #1
 801491a:	d116      	bne.n	801494a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8014920:	b29a      	uxth	r2, r3
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801492a:	4b0d      	ldr	r3, [pc, #52]	@ (8014960 <USB_CoreInit+0xe0>)
 801492c:	4313      	orrs	r3, r2
 801492e:	687a      	ldr	r2, [r7, #4]
 8014930:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	689b      	ldr	r3, [r3, #8]
 8014936:	f043 0206 	orr.w	r2, r3, #6
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	689b      	ldr	r3, [r3, #8]
 8014942:	f043 0220 	orr.w	r2, r3, #32
 8014946:	687b      	ldr	r3, [r7, #4]
 8014948:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801494a:	7bfb      	ldrb	r3, [r7, #15]
}
 801494c:	4618      	mov	r0, r3
 801494e:	3710      	adds	r7, #16
 8014950:	46bd      	mov	sp, r7
 8014952:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014956:	b004      	add	sp, #16
 8014958:	4770      	bx	lr
 801495a:	bf00      	nop
 801495c:	ffbdffbf 	.word	0xffbdffbf
 8014960:	03ee0000 	.word	0x03ee0000

08014964 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014964:	b480      	push	{r7}
 8014966:	b087      	sub	sp, #28
 8014968:	af00      	add	r7, sp, #0
 801496a:	60f8      	str	r0, [r7, #12]
 801496c:	60b9      	str	r1, [r7, #8]
 801496e:	4613      	mov	r3, r2
 8014970:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8014972:	79fb      	ldrb	r3, [r7, #7]
 8014974:	2b02      	cmp	r3, #2
 8014976:	d165      	bne.n	8014a44 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014978:	68bb      	ldr	r3, [r7, #8]
 801497a:	4a41      	ldr	r2, [pc, #260]	@ (8014a80 <USB_SetTurnaroundTime+0x11c>)
 801497c:	4293      	cmp	r3, r2
 801497e:	d906      	bls.n	801498e <USB_SetTurnaroundTime+0x2a>
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	4a40      	ldr	r2, [pc, #256]	@ (8014a84 <USB_SetTurnaroundTime+0x120>)
 8014984:	4293      	cmp	r3, r2
 8014986:	d202      	bcs.n	801498e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8014988:	230f      	movs	r3, #15
 801498a:	617b      	str	r3, [r7, #20]
 801498c:	e062      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801498e:	68bb      	ldr	r3, [r7, #8]
 8014990:	4a3c      	ldr	r2, [pc, #240]	@ (8014a84 <USB_SetTurnaroundTime+0x120>)
 8014992:	4293      	cmp	r3, r2
 8014994:	d306      	bcc.n	80149a4 <USB_SetTurnaroundTime+0x40>
 8014996:	68bb      	ldr	r3, [r7, #8]
 8014998:	4a3b      	ldr	r2, [pc, #236]	@ (8014a88 <USB_SetTurnaroundTime+0x124>)
 801499a:	4293      	cmp	r3, r2
 801499c:	d202      	bcs.n	80149a4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801499e:	230e      	movs	r3, #14
 80149a0:	617b      	str	r3, [r7, #20]
 80149a2:	e057      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80149a4:	68bb      	ldr	r3, [r7, #8]
 80149a6:	4a38      	ldr	r2, [pc, #224]	@ (8014a88 <USB_SetTurnaroundTime+0x124>)
 80149a8:	4293      	cmp	r3, r2
 80149aa:	d306      	bcc.n	80149ba <USB_SetTurnaroundTime+0x56>
 80149ac:	68bb      	ldr	r3, [r7, #8]
 80149ae:	4a37      	ldr	r2, [pc, #220]	@ (8014a8c <USB_SetTurnaroundTime+0x128>)
 80149b0:	4293      	cmp	r3, r2
 80149b2:	d202      	bcs.n	80149ba <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80149b4:	230d      	movs	r3, #13
 80149b6:	617b      	str	r3, [r7, #20]
 80149b8:	e04c      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80149ba:	68bb      	ldr	r3, [r7, #8]
 80149bc:	4a33      	ldr	r2, [pc, #204]	@ (8014a8c <USB_SetTurnaroundTime+0x128>)
 80149be:	4293      	cmp	r3, r2
 80149c0:	d306      	bcc.n	80149d0 <USB_SetTurnaroundTime+0x6c>
 80149c2:	68bb      	ldr	r3, [r7, #8]
 80149c4:	4a32      	ldr	r2, [pc, #200]	@ (8014a90 <USB_SetTurnaroundTime+0x12c>)
 80149c6:	4293      	cmp	r3, r2
 80149c8:	d802      	bhi.n	80149d0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80149ca:	230c      	movs	r3, #12
 80149cc:	617b      	str	r3, [r7, #20]
 80149ce:	e041      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80149d0:	68bb      	ldr	r3, [r7, #8]
 80149d2:	4a2f      	ldr	r2, [pc, #188]	@ (8014a90 <USB_SetTurnaroundTime+0x12c>)
 80149d4:	4293      	cmp	r3, r2
 80149d6:	d906      	bls.n	80149e6 <USB_SetTurnaroundTime+0x82>
 80149d8:	68bb      	ldr	r3, [r7, #8]
 80149da:	4a2e      	ldr	r2, [pc, #184]	@ (8014a94 <USB_SetTurnaroundTime+0x130>)
 80149dc:	4293      	cmp	r3, r2
 80149de:	d802      	bhi.n	80149e6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80149e0:	230b      	movs	r3, #11
 80149e2:	617b      	str	r3, [r7, #20]
 80149e4:	e036      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80149e6:	68bb      	ldr	r3, [r7, #8]
 80149e8:	4a2a      	ldr	r2, [pc, #168]	@ (8014a94 <USB_SetTurnaroundTime+0x130>)
 80149ea:	4293      	cmp	r3, r2
 80149ec:	d906      	bls.n	80149fc <USB_SetTurnaroundTime+0x98>
 80149ee:	68bb      	ldr	r3, [r7, #8]
 80149f0:	4a29      	ldr	r2, [pc, #164]	@ (8014a98 <USB_SetTurnaroundTime+0x134>)
 80149f2:	4293      	cmp	r3, r2
 80149f4:	d802      	bhi.n	80149fc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80149f6:	230a      	movs	r3, #10
 80149f8:	617b      	str	r3, [r7, #20]
 80149fa:	e02b      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80149fc:	68bb      	ldr	r3, [r7, #8]
 80149fe:	4a26      	ldr	r2, [pc, #152]	@ (8014a98 <USB_SetTurnaroundTime+0x134>)
 8014a00:	4293      	cmp	r3, r2
 8014a02:	d906      	bls.n	8014a12 <USB_SetTurnaroundTime+0xae>
 8014a04:	68bb      	ldr	r3, [r7, #8]
 8014a06:	4a25      	ldr	r2, [pc, #148]	@ (8014a9c <USB_SetTurnaroundTime+0x138>)
 8014a08:	4293      	cmp	r3, r2
 8014a0a:	d202      	bcs.n	8014a12 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8014a0c:	2309      	movs	r3, #9
 8014a0e:	617b      	str	r3, [r7, #20]
 8014a10:	e020      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8014a12:	68bb      	ldr	r3, [r7, #8]
 8014a14:	4a21      	ldr	r2, [pc, #132]	@ (8014a9c <USB_SetTurnaroundTime+0x138>)
 8014a16:	4293      	cmp	r3, r2
 8014a18:	d306      	bcc.n	8014a28 <USB_SetTurnaroundTime+0xc4>
 8014a1a:	68bb      	ldr	r3, [r7, #8]
 8014a1c:	4a20      	ldr	r2, [pc, #128]	@ (8014aa0 <USB_SetTurnaroundTime+0x13c>)
 8014a1e:	4293      	cmp	r3, r2
 8014a20:	d802      	bhi.n	8014a28 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8014a22:	2308      	movs	r3, #8
 8014a24:	617b      	str	r3, [r7, #20]
 8014a26:	e015      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8014a28:	68bb      	ldr	r3, [r7, #8]
 8014a2a:	4a1d      	ldr	r2, [pc, #116]	@ (8014aa0 <USB_SetTurnaroundTime+0x13c>)
 8014a2c:	4293      	cmp	r3, r2
 8014a2e:	d906      	bls.n	8014a3e <USB_SetTurnaroundTime+0xda>
 8014a30:	68bb      	ldr	r3, [r7, #8]
 8014a32:	4a1c      	ldr	r2, [pc, #112]	@ (8014aa4 <USB_SetTurnaroundTime+0x140>)
 8014a34:	4293      	cmp	r3, r2
 8014a36:	d202      	bcs.n	8014a3e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8014a38:	2307      	movs	r3, #7
 8014a3a:	617b      	str	r3, [r7, #20]
 8014a3c:	e00a      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8014a3e:	2306      	movs	r3, #6
 8014a40:	617b      	str	r3, [r7, #20]
 8014a42:	e007      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014a44:	79fb      	ldrb	r3, [r7, #7]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d102      	bne.n	8014a50 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8014a4a:	2309      	movs	r3, #9
 8014a4c:	617b      	str	r3, [r7, #20]
 8014a4e:	e001      	b.n	8014a54 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014a50:	2309      	movs	r3, #9
 8014a52:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	68db      	ldr	r3, [r3, #12]
 8014a58:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014a60:	68fb      	ldr	r3, [r7, #12]
 8014a62:	68da      	ldr	r2, [r3, #12]
 8014a64:	697b      	ldr	r3, [r7, #20]
 8014a66:	029b      	lsls	r3, r3, #10
 8014a68:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8014a6c:	431a      	orrs	r2, r3
 8014a6e:	68fb      	ldr	r3, [r7, #12]
 8014a70:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8014a72:	2300      	movs	r3, #0
}
 8014a74:	4618      	mov	r0, r3
 8014a76:	371c      	adds	r7, #28
 8014a78:	46bd      	mov	sp, r7
 8014a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a7e:	4770      	bx	lr
 8014a80:	00d8acbf 	.word	0x00d8acbf
 8014a84:	00e4e1c0 	.word	0x00e4e1c0
 8014a88:	00f42400 	.word	0x00f42400
 8014a8c:	01067380 	.word	0x01067380
 8014a90:	011a499f 	.word	0x011a499f
 8014a94:	01312cff 	.word	0x01312cff
 8014a98:	014ca43f 	.word	0x014ca43f
 8014a9c:	016e3600 	.word	0x016e3600
 8014aa0:	01a6ab1f 	.word	0x01a6ab1f
 8014aa4:	01e84800 	.word	0x01e84800

08014aa8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014aa8:	b480      	push	{r7}
 8014aaa:	b083      	sub	sp, #12
 8014aac:	af00      	add	r7, sp, #0
 8014aae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8014ab0:	687b      	ldr	r3, [r7, #4]
 8014ab2:	689b      	ldr	r3, [r3, #8]
 8014ab4:	f043 0201 	orr.w	r2, r3, #1
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014abc:	2300      	movs	r3, #0
}
 8014abe:	4618      	mov	r0, r3
 8014ac0:	370c      	adds	r7, #12
 8014ac2:	46bd      	mov	sp, r7
 8014ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ac8:	4770      	bx	lr

08014aca <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014aca:	b480      	push	{r7}
 8014acc:	b083      	sub	sp, #12
 8014ace:	af00      	add	r7, sp, #0
 8014ad0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	689b      	ldr	r3, [r3, #8]
 8014ad6:	f023 0201 	bic.w	r2, r3, #1
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014ade:	2300      	movs	r3, #0
}
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	370c      	adds	r7, #12
 8014ae4:	46bd      	mov	sp, r7
 8014ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014aea:	4770      	bx	lr

08014aec <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8014aec:	b580      	push	{r7, lr}
 8014aee:	b084      	sub	sp, #16
 8014af0:	af00      	add	r7, sp, #0
 8014af2:	6078      	str	r0, [r7, #4]
 8014af4:	460b      	mov	r3, r1
 8014af6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8014af8:	2300      	movs	r3, #0
 8014afa:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8014afc:	687b      	ldr	r3, [r7, #4]
 8014afe:	68db      	ldr	r3, [r3, #12]
 8014b00:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8014b08:	78fb      	ldrb	r3, [r7, #3]
 8014b0a:	2b01      	cmp	r3, #1
 8014b0c:	d115      	bne.n	8014b3a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	68db      	ldr	r3, [r3, #12]
 8014b12:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8014b16:	687b      	ldr	r3, [r7, #4]
 8014b18:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014b1a:	200a      	movs	r0, #10
 8014b1c:	f7f2 fcc8 	bl	80074b0 <HAL_Delay>
      ms += 10U;
 8014b20:	68fb      	ldr	r3, [r7, #12]
 8014b22:	330a      	adds	r3, #10
 8014b24:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014b26:	6878      	ldr	r0, [r7, #4]
 8014b28:	f001 f93b 	bl	8015da2 <USB_GetMode>
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	2b01      	cmp	r3, #1
 8014b30:	d01e      	beq.n	8014b70 <USB_SetCurrentMode+0x84>
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	2bc7      	cmp	r3, #199	@ 0xc7
 8014b36:	d9f0      	bls.n	8014b1a <USB_SetCurrentMode+0x2e>
 8014b38:	e01a      	b.n	8014b70 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014b3a:	78fb      	ldrb	r3, [r7, #3]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d115      	bne.n	8014b6c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	68db      	ldr	r3, [r3, #12]
 8014b44:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014b4c:	200a      	movs	r0, #10
 8014b4e:	f7f2 fcaf 	bl	80074b0 <HAL_Delay>
      ms += 10U;
 8014b52:	68fb      	ldr	r3, [r7, #12]
 8014b54:	330a      	adds	r3, #10
 8014b56:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014b58:	6878      	ldr	r0, [r7, #4]
 8014b5a:	f001 f922 	bl	8015da2 <USB_GetMode>
 8014b5e:	4603      	mov	r3, r0
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d005      	beq.n	8014b70 <USB_SetCurrentMode+0x84>
 8014b64:	68fb      	ldr	r3, [r7, #12]
 8014b66:	2bc7      	cmp	r3, #199	@ 0xc7
 8014b68:	d9f0      	bls.n	8014b4c <USB_SetCurrentMode+0x60>
 8014b6a:	e001      	b.n	8014b70 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014b6c:	2301      	movs	r3, #1
 8014b6e:	e005      	b.n	8014b7c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	2bc8      	cmp	r3, #200	@ 0xc8
 8014b74:	d101      	bne.n	8014b7a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014b76:	2301      	movs	r3, #1
 8014b78:	e000      	b.n	8014b7c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014b7a:	2300      	movs	r3, #0
}
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	3710      	adds	r7, #16
 8014b80:	46bd      	mov	sp, r7
 8014b82:	bd80      	pop	{r7, pc}

08014b84 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014b84:	b084      	sub	sp, #16
 8014b86:	b580      	push	{r7, lr}
 8014b88:	b086      	sub	sp, #24
 8014b8a:	af00      	add	r7, sp, #0
 8014b8c:	6078      	str	r0, [r7, #4]
 8014b8e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014b92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014b96:	2300      	movs	r3, #0
 8014b98:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	613b      	str	r3, [r7, #16]
 8014ba2:	e009      	b.n	8014bb8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014ba4:	687a      	ldr	r2, [r7, #4]
 8014ba6:	693b      	ldr	r3, [r7, #16]
 8014ba8:	3340      	adds	r3, #64	@ 0x40
 8014baa:	009b      	lsls	r3, r3, #2
 8014bac:	4413      	add	r3, r2
 8014bae:	2200      	movs	r2, #0
 8014bb0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014bb2:	693b      	ldr	r3, [r7, #16]
 8014bb4:	3301      	adds	r3, #1
 8014bb6:	613b      	str	r3, [r7, #16]
 8014bb8:	693b      	ldr	r3, [r7, #16]
 8014bba:	2b0e      	cmp	r3, #14
 8014bbc:	d9f2      	bls.n	8014ba4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014bbe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d11c      	bne.n	8014c00 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014bc6:	68fb      	ldr	r3, [r7, #12]
 8014bc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014bcc:	685b      	ldr	r3, [r3, #4]
 8014bce:	68fa      	ldr	r2, [r7, #12]
 8014bd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014bd4:	f043 0302 	orr.w	r3, r3, #2
 8014bd8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014bde:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014be2:	687b      	ldr	r3, [r7, #4]
 8014be4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014be6:	687b      	ldr	r3, [r7, #4]
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	681b      	ldr	r3, [r3, #0]
 8014bf6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	601a      	str	r2, [r3, #0]
 8014bfe:	e005      	b.n	8014c0c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014c00:	687b      	ldr	r3, [r7, #4]
 8014c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014c04:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014c12:	461a      	mov	r2, r3
 8014c14:	2300      	movs	r3, #0
 8014c16:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014c18:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014c1c:	2b01      	cmp	r3, #1
 8014c1e:	d10d      	bne.n	8014c3c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014c20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d104      	bne.n	8014c32 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014c28:	2100      	movs	r1, #0
 8014c2a:	6878      	ldr	r0, [r7, #4]
 8014c2c:	f000 f968 	bl	8014f00 <USB_SetDevSpeed>
 8014c30:	e008      	b.n	8014c44 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014c32:	2101      	movs	r1, #1
 8014c34:	6878      	ldr	r0, [r7, #4]
 8014c36:	f000 f963 	bl	8014f00 <USB_SetDevSpeed>
 8014c3a:	e003      	b.n	8014c44 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014c3c:	2103      	movs	r1, #3
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f000 f95e 	bl	8014f00 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014c44:	2110      	movs	r1, #16
 8014c46:	6878      	ldr	r0, [r7, #4]
 8014c48:	f000 f8fa 	bl	8014e40 <USB_FlushTxFifo>
 8014c4c:	4603      	mov	r3, r0
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d001      	beq.n	8014c56 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014c52:	2301      	movs	r3, #1
 8014c54:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014c56:	6878      	ldr	r0, [r7, #4]
 8014c58:	f000 f924 	bl	8014ea4 <USB_FlushRxFifo>
 8014c5c:	4603      	mov	r3, r0
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d001      	beq.n	8014c66 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014c62:	2301      	movs	r3, #1
 8014c64:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014c66:	68fb      	ldr	r3, [r7, #12]
 8014c68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c6c:	461a      	mov	r2, r3
 8014c6e:	2300      	movs	r3, #0
 8014c70:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014c72:	68fb      	ldr	r3, [r7, #12]
 8014c74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c78:	461a      	mov	r2, r3
 8014c7a:	2300      	movs	r3, #0
 8014c7c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014c7e:	68fb      	ldr	r3, [r7, #12]
 8014c80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c84:	461a      	mov	r2, r3
 8014c86:	2300      	movs	r3, #0
 8014c88:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c8a:	2300      	movs	r3, #0
 8014c8c:	613b      	str	r3, [r7, #16]
 8014c8e:	e043      	b.n	8014d18 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014c90:	693b      	ldr	r3, [r7, #16]
 8014c92:	015a      	lsls	r2, r3, #5
 8014c94:	68fb      	ldr	r3, [r7, #12]
 8014c96:	4413      	add	r3, r2
 8014c98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c9c:	681b      	ldr	r3, [r3, #0]
 8014c9e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014ca2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014ca6:	d118      	bne.n	8014cda <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	d10a      	bne.n	8014cc4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014cae:	693b      	ldr	r3, [r7, #16]
 8014cb0:	015a      	lsls	r2, r3, #5
 8014cb2:	68fb      	ldr	r3, [r7, #12]
 8014cb4:	4413      	add	r3, r2
 8014cb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cba:	461a      	mov	r2, r3
 8014cbc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014cc0:	6013      	str	r3, [r2, #0]
 8014cc2:	e013      	b.n	8014cec <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014cc4:	693b      	ldr	r3, [r7, #16]
 8014cc6:	015a      	lsls	r2, r3, #5
 8014cc8:	68fb      	ldr	r3, [r7, #12]
 8014cca:	4413      	add	r3, r2
 8014ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cd0:	461a      	mov	r2, r3
 8014cd2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014cd6:	6013      	str	r3, [r2, #0]
 8014cd8:	e008      	b.n	8014cec <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014cda:	693b      	ldr	r3, [r7, #16]
 8014cdc:	015a      	lsls	r2, r3, #5
 8014cde:	68fb      	ldr	r3, [r7, #12]
 8014ce0:	4413      	add	r3, r2
 8014ce2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ce6:	461a      	mov	r2, r3
 8014ce8:	2300      	movs	r3, #0
 8014cea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014cec:	693b      	ldr	r3, [r7, #16]
 8014cee:	015a      	lsls	r2, r3, #5
 8014cf0:	68fb      	ldr	r3, [r7, #12]
 8014cf2:	4413      	add	r3, r2
 8014cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cf8:	461a      	mov	r2, r3
 8014cfa:	2300      	movs	r3, #0
 8014cfc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014cfe:	693b      	ldr	r3, [r7, #16]
 8014d00:	015a      	lsls	r2, r3, #5
 8014d02:	68fb      	ldr	r3, [r7, #12]
 8014d04:	4413      	add	r3, r2
 8014d06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014d0a:	461a      	mov	r2, r3
 8014d0c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014d10:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014d12:	693b      	ldr	r3, [r7, #16]
 8014d14:	3301      	adds	r3, #1
 8014d16:	613b      	str	r3, [r7, #16]
 8014d18:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014d1c:	461a      	mov	r2, r3
 8014d1e:	693b      	ldr	r3, [r7, #16]
 8014d20:	4293      	cmp	r3, r2
 8014d22:	d3b5      	bcc.n	8014c90 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014d24:	2300      	movs	r3, #0
 8014d26:	613b      	str	r3, [r7, #16]
 8014d28:	e043      	b.n	8014db2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014d2a:	693b      	ldr	r3, [r7, #16]
 8014d2c:	015a      	lsls	r2, r3, #5
 8014d2e:	68fb      	ldr	r3, [r7, #12]
 8014d30:	4413      	add	r3, r2
 8014d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014d3c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014d40:	d118      	bne.n	8014d74 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014d42:	693b      	ldr	r3, [r7, #16]
 8014d44:	2b00      	cmp	r3, #0
 8014d46:	d10a      	bne.n	8014d5e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014d48:	693b      	ldr	r3, [r7, #16]
 8014d4a:	015a      	lsls	r2, r3, #5
 8014d4c:	68fb      	ldr	r3, [r7, #12]
 8014d4e:	4413      	add	r3, r2
 8014d50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d54:	461a      	mov	r2, r3
 8014d56:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014d5a:	6013      	str	r3, [r2, #0]
 8014d5c:	e013      	b.n	8014d86 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014d5e:	693b      	ldr	r3, [r7, #16]
 8014d60:	015a      	lsls	r2, r3, #5
 8014d62:	68fb      	ldr	r3, [r7, #12]
 8014d64:	4413      	add	r3, r2
 8014d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d6a:	461a      	mov	r2, r3
 8014d6c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014d70:	6013      	str	r3, [r2, #0]
 8014d72:	e008      	b.n	8014d86 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014d74:	693b      	ldr	r3, [r7, #16]
 8014d76:	015a      	lsls	r2, r3, #5
 8014d78:	68fb      	ldr	r3, [r7, #12]
 8014d7a:	4413      	add	r3, r2
 8014d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d80:	461a      	mov	r2, r3
 8014d82:	2300      	movs	r3, #0
 8014d84:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014d86:	693b      	ldr	r3, [r7, #16]
 8014d88:	015a      	lsls	r2, r3, #5
 8014d8a:	68fb      	ldr	r3, [r7, #12]
 8014d8c:	4413      	add	r3, r2
 8014d8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d92:	461a      	mov	r2, r3
 8014d94:	2300      	movs	r3, #0
 8014d96:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014d98:	693b      	ldr	r3, [r7, #16]
 8014d9a:	015a      	lsls	r2, r3, #5
 8014d9c:	68fb      	ldr	r3, [r7, #12]
 8014d9e:	4413      	add	r3, r2
 8014da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014da4:	461a      	mov	r2, r3
 8014da6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014daa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014dac:	693b      	ldr	r3, [r7, #16]
 8014dae:	3301      	adds	r3, #1
 8014db0:	613b      	str	r3, [r7, #16]
 8014db2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014db6:	461a      	mov	r2, r3
 8014db8:	693b      	ldr	r3, [r7, #16]
 8014dba:	4293      	cmp	r3, r2
 8014dbc:	d3b5      	bcc.n	8014d2a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014dc4:	691b      	ldr	r3, [r3, #16]
 8014dc6:	68fa      	ldr	r2, [r7, #12]
 8014dc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014dd0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014dd2:	687b      	ldr	r3, [r7, #4]
 8014dd4:	2200      	movs	r2, #0
 8014dd6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014dde:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014de0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d105      	bne.n	8014df4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	699b      	ldr	r3, [r3, #24]
 8014dec:	f043 0210 	orr.w	r2, r3, #16
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	699a      	ldr	r2, [r3, #24]
 8014df8:	4b0f      	ldr	r3, [pc, #60]	@ (8014e38 <USB_DevInit+0x2b4>)
 8014dfa:	4313      	orrs	r3, r2
 8014dfc:	687a      	ldr	r2, [r7, #4]
 8014dfe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014e00:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014e04:	2b00      	cmp	r3, #0
 8014e06:	d005      	beq.n	8014e14 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014e08:	687b      	ldr	r3, [r7, #4]
 8014e0a:	699b      	ldr	r3, [r3, #24]
 8014e0c:	f043 0208 	orr.w	r2, r3, #8
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014e14:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014e18:	2b01      	cmp	r3, #1
 8014e1a:	d105      	bne.n	8014e28 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	699a      	ldr	r2, [r3, #24]
 8014e20:	4b06      	ldr	r3, [pc, #24]	@ (8014e3c <USB_DevInit+0x2b8>)
 8014e22:	4313      	orrs	r3, r2
 8014e24:	687a      	ldr	r2, [r7, #4]
 8014e26:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e2a:	4618      	mov	r0, r3
 8014e2c:	3718      	adds	r7, #24
 8014e2e:	46bd      	mov	sp, r7
 8014e30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014e34:	b004      	add	sp, #16
 8014e36:	4770      	bx	lr
 8014e38:	803c3800 	.word	0x803c3800
 8014e3c:	40000004 	.word	0x40000004

08014e40 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014e40:	b480      	push	{r7}
 8014e42:	b085      	sub	sp, #20
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
 8014e48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	3301      	adds	r3, #1
 8014e52:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014e5a:	d901      	bls.n	8014e60 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014e5c:	2303      	movs	r3, #3
 8014e5e:	e01b      	b.n	8014e98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	691b      	ldr	r3, [r3, #16]
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	daf2      	bge.n	8014e4e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014e68:	2300      	movs	r3, #0
 8014e6a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014e6c:	683b      	ldr	r3, [r7, #0]
 8014e6e:	019b      	lsls	r3, r3, #6
 8014e70:	f043 0220 	orr.w	r2, r3, #32
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014e78:	68fb      	ldr	r3, [r7, #12]
 8014e7a:	3301      	adds	r3, #1
 8014e7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014e84:	d901      	bls.n	8014e8a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014e86:	2303      	movs	r3, #3
 8014e88:	e006      	b.n	8014e98 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	691b      	ldr	r3, [r3, #16]
 8014e8e:	f003 0320 	and.w	r3, r3, #32
 8014e92:	2b20      	cmp	r3, #32
 8014e94:	d0f0      	beq.n	8014e78 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014e96:	2300      	movs	r3, #0
}
 8014e98:	4618      	mov	r0, r3
 8014e9a:	3714      	adds	r7, #20
 8014e9c:	46bd      	mov	sp, r7
 8014e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ea2:	4770      	bx	lr

08014ea4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014ea4:	b480      	push	{r7}
 8014ea6:	b085      	sub	sp, #20
 8014ea8:	af00      	add	r7, sp, #0
 8014eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014eac:	2300      	movs	r3, #0
 8014eae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014eb0:	68fb      	ldr	r3, [r7, #12]
 8014eb2:	3301      	adds	r3, #1
 8014eb4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014eb6:	68fb      	ldr	r3, [r7, #12]
 8014eb8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014ebc:	d901      	bls.n	8014ec2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014ebe:	2303      	movs	r3, #3
 8014ec0:	e018      	b.n	8014ef4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	691b      	ldr	r3, [r3, #16]
 8014ec6:	2b00      	cmp	r3, #0
 8014ec8:	daf2      	bge.n	8014eb0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014eca:	2300      	movs	r3, #0
 8014ecc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	2210      	movs	r2, #16
 8014ed2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	3301      	adds	r3, #1
 8014ed8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014eda:	68fb      	ldr	r3, [r7, #12]
 8014edc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014ee0:	d901      	bls.n	8014ee6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014ee2:	2303      	movs	r3, #3
 8014ee4:	e006      	b.n	8014ef4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	691b      	ldr	r3, [r3, #16]
 8014eea:	f003 0310 	and.w	r3, r3, #16
 8014eee:	2b10      	cmp	r3, #16
 8014ef0:	d0f0      	beq.n	8014ed4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014ef2:	2300      	movs	r3, #0
}
 8014ef4:	4618      	mov	r0, r3
 8014ef6:	3714      	adds	r7, #20
 8014ef8:	46bd      	mov	sp, r7
 8014efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014efe:	4770      	bx	lr

08014f00 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014f00:	b480      	push	{r7}
 8014f02:	b085      	sub	sp, #20
 8014f04:	af00      	add	r7, sp, #0
 8014f06:	6078      	str	r0, [r7, #4]
 8014f08:	460b      	mov	r3, r1
 8014f0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014f10:	68fb      	ldr	r3, [r7, #12]
 8014f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f16:	681a      	ldr	r2, [r3, #0]
 8014f18:	78fb      	ldrb	r3, [r7, #3]
 8014f1a:	68f9      	ldr	r1, [r7, #12]
 8014f1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014f20:	4313      	orrs	r3, r2
 8014f22:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014f24:	2300      	movs	r3, #0
}
 8014f26:	4618      	mov	r0, r3
 8014f28:	3714      	adds	r7, #20
 8014f2a:	46bd      	mov	sp, r7
 8014f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f30:	4770      	bx	lr

08014f32 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014f32:	b480      	push	{r7}
 8014f34:	b087      	sub	sp, #28
 8014f36:	af00      	add	r7, sp, #0
 8014f38:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f3a:	687b      	ldr	r3, [r7, #4]
 8014f3c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014f3e:	693b      	ldr	r3, [r7, #16]
 8014f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f44:	689b      	ldr	r3, [r3, #8]
 8014f46:	f003 0306 	and.w	r3, r3, #6
 8014f4a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d102      	bne.n	8014f58 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014f52:	2300      	movs	r3, #0
 8014f54:	75fb      	strb	r3, [r7, #23]
 8014f56:	e00a      	b.n	8014f6e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	2b02      	cmp	r3, #2
 8014f5c:	d002      	beq.n	8014f64 <USB_GetDevSpeed+0x32>
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	2b06      	cmp	r3, #6
 8014f62:	d102      	bne.n	8014f6a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014f64:	2302      	movs	r3, #2
 8014f66:	75fb      	strb	r3, [r7, #23]
 8014f68:	e001      	b.n	8014f6e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014f6a:	230f      	movs	r3, #15
 8014f6c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f70:	4618      	mov	r0, r3
 8014f72:	371c      	adds	r7, #28
 8014f74:	46bd      	mov	sp, r7
 8014f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f7a:	4770      	bx	lr

08014f7c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014f7c:	b480      	push	{r7}
 8014f7e:	b085      	sub	sp, #20
 8014f80:	af00      	add	r7, sp, #0
 8014f82:	6078      	str	r0, [r7, #4]
 8014f84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014f8a:	683b      	ldr	r3, [r7, #0]
 8014f8c:	781b      	ldrb	r3, [r3, #0]
 8014f8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014f90:	683b      	ldr	r3, [r7, #0]
 8014f92:	785b      	ldrb	r3, [r3, #1]
 8014f94:	2b01      	cmp	r3, #1
 8014f96:	d139      	bne.n	801500c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014f98:	68fb      	ldr	r3, [r7, #12]
 8014f9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014f9e:	69da      	ldr	r2, [r3, #28]
 8014fa0:	683b      	ldr	r3, [r7, #0]
 8014fa2:	781b      	ldrb	r3, [r3, #0]
 8014fa4:	f003 030f 	and.w	r3, r3, #15
 8014fa8:	2101      	movs	r1, #1
 8014faa:	fa01 f303 	lsl.w	r3, r1, r3
 8014fae:	b29b      	uxth	r3, r3
 8014fb0:	68f9      	ldr	r1, [r7, #12]
 8014fb2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014fb6:	4313      	orrs	r3, r2
 8014fb8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014fba:	68bb      	ldr	r3, [r7, #8]
 8014fbc:	015a      	lsls	r2, r3, #5
 8014fbe:	68fb      	ldr	r3, [r7, #12]
 8014fc0:	4413      	add	r3, r2
 8014fc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fc6:	681b      	ldr	r3, [r3, #0]
 8014fc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d153      	bne.n	8015078 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014fd0:	68bb      	ldr	r3, [r7, #8]
 8014fd2:	015a      	lsls	r2, r3, #5
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	4413      	add	r3, r2
 8014fd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fdc:	681a      	ldr	r2, [r3, #0]
 8014fde:	683b      	ldr	r3, [r7, #0]
 8014fe0:	689b      	ldr	r3, [r3, #8]
 8014fe2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014fe6:	683b      	ldr	r3, [r7, #0]
 8014fe8:	791b      	ldrb	r3, [r3, #4]
 8014fea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014fec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014fee:	68bb      	ldr	r3, [r7, #8]
 8014ff0:	059b      	lsls	r3, r3, #22
 8014ff2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014ff4:	431a      	orrs	r2, r3
 8014ff6:	68bb      	ldr	r3, [r7, #8]
 8014ff8:	0159      	lsls	r1, r3, #5
 8014ffa:	68fb      	ldr	r3, [r7, #12]
 8014ffc:	440b      	add	r3, r1
 8014ffe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015002:	4619      	mov	r1, r3
 8015004:	4b20      	ldr	r3, [pc, #128]	@ (8015088 <USB_ActivateEndpoint+0x10c>)
 8015006:	4313      	orrs	r3, r2
 8015008:	600b      	str	r3, [r1, #0]
 801500a:	e035      	b.n	8015078 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015012:	69da      	ldr	r2, [r3, #28]
 8015014:	683b      	ldr	r3, [r7, #0]
 8015016:	781b      	ldrb	r3, [r3, #0]
 8015018:	f003 030f 	and.w	r3, r3, #15
 801501c:	2101      	movs	r1, #1
 801501e:	fa01 f303 	lsl.w	r3, r1, r3
 8015022:	041b      	lsls	r3, r3, #16
 8015024:	68f9      	ldr	r1, [r7, #12]
 8015026:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801502a:	4313      	orrs	r3, r2
 801502c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801502e:	68bb      	ldr	r3, [r7, #8]
 8015030:	015a      	lsls	r2, r3, #5
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	4413      	add	r3, r2
 8015036:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801503a:	681b      	ldr	r3, [r3, #0]
 801503c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8015040:	2b00      	cmp	r3, #0
 8015042:	d119      	bne.n	8015078 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015044:	68bb      	ldr	r3, [r7, #8]
 8015046:	015a      	lsls	r2, r3, #5
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	4413      	add	r3, r2
 801504c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015050:	681a      	ldr	r2, [r3, #0]
 8015052:	683b      	ldr	r3, [r7, #0]
 8015054:	689b      	ldr	r3, [r3, #8]
 8015056:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801505a:	683b      	ldr	r3, [r7, #0]
 801505c:	791b      	ldrb	r3, [r3, #4]
 801505e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8015060:	430b      	orrs	r3, r1
 8015062:	431a      	orrs	r2, r3
 8015064:	68bb      	ldr	r3, [r7, #8]
 8015066:	0159      	lsls	r1, r3, #5
 8015068:	68fb      	ldr	r3, [r7, #12]
 801506a:	440b      	add	r3, r1
 801506c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015070:	4619      	mov	r1, r3
 8015072:	4b05      	ldr	r3, [pc, #20]	@ (8015088 <USB_ActivateEndpoint+0x10c>)
 8015074:	4313      	orrs	r3, r2
 8015076:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8015078:	2300      	movs	r3, #0
}
 801507a:	4618      	mov	r0, r3
 801507c:	3714      	adds	r7, #20
 801507e:	46bd      	mov	sp, r7
 8015080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015084:	4770      	bx	lr
 8015086:	bf00      	nop
 8015088:	10008000 	.word	0x10008000

0801508c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801508c:	b480      	push	{r7}
 801508e:	b085      	sub	sp, #20
 8015090:	af00      	add	r7, sp, #0
 8015092:	6078      	str	r0, [r7, #4]
 8015094:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801509a:	683b      	ldr	r3, [r7, #0]
 801509c:	781b      	ldrb	r3, [r3, #0]
 801509e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80150a0:	683b      	ldr	r3, [r7, #0]
 80150a2:	785b      	ldrb	r3, [r3, #1]
 80150a4:	2b01      	cmp	r3, #1
 80150a6:	d161      	bne.n	801516c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80150a8:	68bb      	ldr	r3, [r7, #8]
 80150aa:	015a      	lsls	r2, r3, #5
 80150ac:	68fb      	ldr	r3, [r7, #12]
 80150ae:	4413      	add	r3, r2
 80150b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80150b4:	681b      	ldr	r3, [r3, #0]
 80150b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80150ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80150be:	d11f      	bne.n	8015100 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80150c0:	68bb      	ldr	r3, [r7, #8]
 80150c2:	015a      	lsls	r2, r3, #5
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	4413      	add	r3, r2
 80150c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	68ba      	ldr	r2, [r7, #8]
 80150d0:	0151      	lsls	r1, r2, #5
 80150d2:	68fa      	ldr	r2, [r7, #12]
 80150d4:	440a      	add	r2, r1
 80150d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80150da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80150de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80150e0:	68bb      	ldr	r3, [r7, #8]
 80150e2:	015a      	lsls	r2, r3, #5
 80150e4:	68fb      	ldr	r3, [r7, #12]
 80150e6:	4413      	add	r3, r2
 80150e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80150ec:	681b      	ldr	r3, [r3, #0]
 80150ee:	68ba      	ldr	r2, [r7, #8]
 80150f0:	0151      	lsls	r1, r2, #5
 80150f2:	68fa      	ldr	r2, [r7, #12]
 80150f4:	440a      	add	r2, r1
 80150f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80150fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80150fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015100:	68fb      	ldr	r3, [r7, #12]
 8015102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015106:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8015108:	683b      	ldr	r3, [r7, #0]
 801510a:	781b      	ldrb	r3, [r3, #0]
 801510c:	f003 030f 	and.w	r3, r3, #15
 8015110:	2101      	movs	r1, #1
 8015112:	fa01 f303 	lsl.w	r3, r1, r3
 8015116:	b29b      	uxth	r3, r3
 8015118:	43db      	mvns	r3, r3
 801511a:	68f9      	ldr	r1, [r7, #12]
 801511c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015120:	4013      	ands	r3, r2
 8015122:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801512a:	69da      	ldr	r2, [r3, #28]
 801512c:	683b      	ldr	r3, [r7, #0]
 801512e:	781b      	ldrb	r3, [r3, #0]
 8015130:	f003 030f 	and.w	r3, r3, #15
 8015134:	2101      	movs	r1, #1
 8015136:	fa01 f303 	lsl.w	r3, r1, r3
 801513a:	b29b      	uxth	r3, r3
 801513c:	43db      	mvns	r3, r3
 801513e:	68f9      	ldr	r1, [r7, #12]
 8015140:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015144:	4013      	ands	r3, r2
 8015146:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015148:	68bb      	ldr	r3, [r7, #8]
 801514a:	015a      	lsls	r2, r3, #5
 801514c:	68fb      	ldr	r3, [r7, #12]
 801514e:	4413      	add	r3, r2
 8015150:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015154:	681a      	ldr	r2, [r3, #0]
 8015156:	68bb      	ldr	r3, [r7, #8]
 8015158:	0159      	lsls	r1, r3, #5
 801515a:	68fb      	ldr	r3, [r7, #12]
 801515c:	440b      	add	r3, r1
 801515e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015162:	4619      	mov	r1, r3
 8015164:	4b35      	ldr	r3, [pc, #212]	@ (801523c <USB_DeactivateEndpoint+0x1b0>)
 8015166:	4013      	ands	r3, r2
 8015168:	600b      	str	r3, [r1, #0]
 801516a:	e060      	b.n	801522e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801516c:	68bb      	ldr	r3, [r7, #8]
 801516e:	015a      	lsls	r2, r3, #5
 8015170:	68fb      	ldr	r3, [r7, #12]
 8015172:	4413      	add	r3, r2
 8015174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015178:	681b      	ldr	r3, [r3, #0]
 801517a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801517e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015182:	d11f      	bne.n	80151c4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8015184:	68bb      	ldr	r3, [r7, #8]
 8015186:	015a      	lsls	r2, r3, #5
 8015188:	68fb      	ldr	r3, [r7, #12]
 801518a:	4413      	add	r3, r2
 801518c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	68ba      	ldr	r2, [r7, #8]
 8015194:	0151      	lsls	r1, r2, #5
 8015196:	68fa      	ldr	r2, [r7, #12]
 8015198:	440a      	add	r2, r1
 801519a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801519e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80151a2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80151a4:	68bb      	ldr	r3, [r7, #8]
 80151a6:	015a      	lsls	r2, r3, #5
 80151a8:	68fb      	ldr	r3, [r7, #12]
 80151aa:	4413      	add	r3, r2
 80151ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	68ba      	ldr	r2, [r7, #8]
 80151b4:	0151      	lsls	r1, r2, #5
 80151b6:	68fa      	ldr	r2, [r7, #12]
 80151b8:	440a      	add	r2, r1
 80151ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80151be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80151c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80151c4:	68fb      	ldr	r3, [r7, #12]
 80151c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80151cc:	683b      	ldr	r3, [r7, #0]
 80151ce:	781b      	ldrb	r3, [r3, #0]
 80151d0:	f003 030f 	and.w	r3, r3, #15
 80151d4:	2101      	movs	r1, #1
 80151d6:	fa01 f303 	lsl.w	r3, r1, r3
 80151da:	041b      	lsls	r3, r3, #16
 80151dc:	43db      	mvns	r3, r3
 80151de:	68f9      	ldr	r1, [r7, #12]
 80151e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80151e4:	4013      	ands	r3, r2
 80151e6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80151e8:	68fb      	ldr	r3, [r7, #12]
 80151ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80151ee:	69da      	ldr	r2, [r3, #28]
 80151f0:	683b      	ldr	r3, [r7, #0]
 80151f2:	781b      	ldrb	r3, [r3, #0]
 80151f4:	f003 030f 	and.w	r3, r3, #15
 80151f8:	2101      	movs	r1, #1
 80151fa:	fa01 f303 	lsl.w	r3, r1, r3
 80151fe:	041b      	lsls	r3, r3, #16
 8015200:	43db      	mvns	r3, r3
 8015202:	68f9      	ldr	r1, [r7, #12]
 8015204:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015208:	4013      	ands	r3, r2
 801520a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801520c:	68bb      	ldr	r3, [r7, #8]
 801520e:	015a      	lsls	r2, r3, #5
 8015210:	68fb      	ldr	r3, [r7, #12]
 8015212:	4413      	add	r3, r2
 8015214:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015218:	681a      	ldr	r2, [r3, #0]
 801521a:	68bb      	ldr	r3, [r7, #8]
 801521c:	0159      	lsls	r1, r3, #5
 801521e:	68fb      	ldr	r3, [r7, #12]
 8015220:	440b      	add	r3, r1
 8015222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015226:	4619      	mov	r1, r3
 8015228:	4b05      	ldr	r3, [pc, #20]	@ (8015240 <USB_DeactivateEndpoint+0x1b4>)
 801522a:	4013      	ands	r3, r2
 801522c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801522e:	2300      	movs	r3, #0
}
 8015230:	4618      	mov	r0, r3
 8015232:	3714      	adds	r7, #20
 8015234:	46bd      	mov	sp, r7
 8015236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801523a:	4770      	bx	lr
 801523c:	ec337800 	.word	0xec337800
 8015240:	eff37800 	.word	0xeff37800

08015244 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015244:	b580      	push	{r7, lr}
 8015246:	b08a      	sub	sp, #40	@ 0x28
 8015248:	af02      	add	r7, sp, #8
 801524a:	60f8      	str	r0, [r7, #12]
 801524c:	60b9      	str	r1, [r7, #8]
 801524e:	4613      	mov	r3, r2
 8015250:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015252:	68fb      	ldr	r3, [r7, #12]
 8015254:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015256:	68bb      	ldr	r3, [r7, #8]
 8015258:	781b      	ldrb	r3, [r3, #0]
 801525a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801525c:	68bb      	ldr	r3, [r7, #8]
 801525e:	785b      	ldrb	r3, [r3, #1]
 8015260:	2b01      	cmp	r3, #1
 8015262:	f040 8181 	bne.w	8015568 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015266:	68bb      	ldr	r3, [r7, #8]
 8015268:	691b      	ldr	r3, [r3, #16]
 801526a:	2b00      	cmp	r3, #0
 801526c:	d132      	bne.n	80152d4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801526e:	69bb      	ldr	r3, [r7, #24]
 8015270:	015a      	lsls	r2, r3, #5
 8015272:	69fb      	ldr	r3, [r7, #28]
 8015274:	4413      	add	r3, r2
 8015276:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801527a:	691a      	ldr	r2, [r3, #16]
 801527c:	69bb      	ldr	r3, [r7, #24]
 801527e:	0159      	lsls	r1, r3, #5
 8015280:	69fb      	ldr	r3, [r7, #28]
 8015282:	440b      	add	r3, r1
 8015284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015288:	4619      	mov	r1, r3
 801528a:	4ba5      	ldr	r3, [pc, #660]	@ (8015520 <USB_EPStartXfer+0x2dc>)
 801528c:	4013      	ands	r3, r2
 801528e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015290:	69bb      	ldr	r3, [r7, #24]
 8015292:	015a      	lsls	r2, r3, #5
 8015294:	69fb      	ldr	r3, [r7, #28]
 8015296:	4413      	add	r3, r2
 8015298:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801529c:	691b      	ldr	r3, [r3, #16]
 801529e:	69ba      	ldr	r2, [r7, #24]
 80152a0:	0151      	lsls	r1, r2, #5
 80152a2:	69fa      	ldr	r2, [r7, #28]
 80152a4:	440a      	add	r2, r1
 80152a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80152ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80152b0:	69bb      	ldr	r3, [r7, #24]
 80152b2:	015a      	lsls	r2, r3, #5
 80152b4:	69fb      	ldr	r3, [r7, #28]
 80152b6:	4413      	add	r3, r2
 80152b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152bc:	691a      	ldr	r2, [r3, #16]
 80152be:	69bb      	ldr	r3, [r7, #24]
 80152c0:	0159      	lsls	r1, r3, #5
 80152c2:	69fb      	ldr	r3, [r7, #28]
 80152c4:	440b      	add	r3, r1
 80152c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152ca:	4619      	mov	r1, r3
 80152cc:	4b95      	ldr	r3, [pc, #596]	@ (8015524 <USB_EPStartXfer+0x2e0>)
 80152ce:	4013      	ands	r3, r2
 80152d0:	610b      	str	r3, [r1, #16]
 80152d2:	e092      	b.n	80153fa <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80152d4:	69bb      	ldr	r3, [r7, #24]
 80152d6:	015a      	lsls	r2, r3, #5
 80152d8:	69fb      	ldr	r3, [r7, #28]
 80152da:	4413      	add	r3, r2
 80152dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152e0:	691a      	ldr	r2, [r3, #16]
 80152e2:	69bb      	ldr	r3, [r7, #24]
 80152e4:	0159      	lsls	r1, r3, #5
 80152e6:	69fb      	ldr	r3, [r7, #28]
 80152e8:	440b      	add	r3, r1
 80152ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152ee:	4619      	mov	r1, r3
 80152f0:	4b8c      	ldr	r3, [pc, #560]	@ (8015524 <USB_EPStartXfer+0x2e0>)
 80152f2:	4013      	ands	r3, r2
 80152f4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80152f6:	69bb      	ldr	r3, [r7, #24]
 80152f8:	015a      	lsls	r2, r3, #5
 80152fa:	69fb      	ldr	r3, [r7, #28]
 80152fc:	4413      	add	r3, r2
 80152fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015302:	691a      	ldr	r2, [r3, #16]
 8015304:	69bb      	ldr	r3, [r7, #24]
 8015306:	0159      	lsls	r1, r3, #5
 8015308:	69fb      	ldr	r3, [r7, #28]
 801530a:	440b      	add	r3, r1
 801530c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015310:	4619      	mov	r1, r3
 8015312:	4b83      	ldr	r3, [pc, #524]	@ (8015520 <USB_EPStartXfer+0x2dc>)
 8015314:	4013      	ands	r3, r2
 8015316:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8015318:	69bb      	ldr	r3, [r7, #24]
 801531a:	2b00      	cmp	r3, #0
 801531c:	d11a      	bne.n	8015354 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801531e:	68bb      	ldr	r3, [r7, #8]
 8015320:	691a      	ldr	r2, [r3, #16]
 8015322:	68bb      	ldr	r3, [r7, #8]
 8015324:	689b      	ldr	r3, [r3, #8]
 8015326:	429a      	cmp	r2, r3
 8015328:	d903      	bls.n	8015332 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801532a:	68bb      	ldr	r3, [r7, #8]
 801532c:	689a      	ldr	r2, [r3, #8]
 801532e:	68bb      	ldr	r3, [r7, #8]
 8015330:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015332:	69bb      	ldr	r3, [r7, #24]
 8015334:	015a      	lsls	r2, r3, #5
 8015336:	69fb      	ldr	r3, [r7, #28]
 8015338:	4413      	add	r3, r2
 801533a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801533e:	691b      	ldr	r3, [r3, #16]
 8015340:	69ba      	ldr	r2, [r7, #24]
 8015342:	0151      	lsls	r1, r2, #5
 8015344:	69fa      	ldr	r2, [r7, #28]
 8015346:	440a      	add	r2, r1
 8015348:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801534c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015350:	6113      	str	r3, [r2, #16]
 8015352:	e01b      	b.n	801538c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015354:	69bb      	ldr	r3, [r7, #24]
 8015356:	015a      	lsls	r2, r3, #5
 8015358:	69fb      	ldr	r3, [r7, #28]
 801535a:	4413      	add	r3, r2
 801535c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015360:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8015362:	68bb      	ldr	r3, [r7, #8]
 8015364:	6919      	ldr	r1, [r3, #16]
 8015366:	68bb      	ldr	r3, [r7, #8]
 8015368:	689b      	ldr	r3, [r3, #8]
 801536a:	440b      	add	r3, r1
 801536c:	1e59      	subs	r1, r3, #1
 801536e:	68bb      	ldr	r3, [r7, #8]
 8015370:	689b      	ldr	r3, [r3, #8]
 8015372:	fbb1 f3f3 	udiv	r3, r1, r3
 8015376:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015378:	4b6b      	ldr	r3, [pc, #428]	@ (8015528 <USB_EPStartXfer+0x2e4>)
 801537a:	400b      	ands	r3, r1
 801537c:	69b9      	ldr	r1, [r7, #24]
 801537e:	0148      	lsls	r0, r1, #5
 8015380:	69f9      	ldr	r1, [r7, #28]
 8015382:	4401      	add	r1, r0
 8015384:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015388:	4313      	orrs	r3, r2
 801538a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801538c:	69bb      	ldr	r3, [r7, #24]
 801538e:	015a      	lsls	r2, r3, #5
 8015390:	69fb      	ldr	r3, [r7, #28]
 8015392:	4413      	add	r3, r2
 8015394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015398:	691a      	ldr	r2, [r3, #16]
 801539a:	68bb      	ldr	r3, [r7, #8]
 801539c:	691b      	ldr	r3, [r3, #16]
 801539e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80153a2:	69b9      	ldr	r1, [r7, #24]
 80153a4:	0148      	lsls	r0, r1, #5
 80153a6:	69f9      	ldr	r1, [r7, #28]
 80153a8:	4401      	add	r1, r0
 80153aa:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80153ae:	4313      	orrs	r3, r2
 80153b0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80153b2:	68bb      	ldr	r3, [r7, #8]
 80153b4:	791b      	ldrb	r3, [r3, #4]
 80153b6:	2b01      	cmp	r3, #1
 80153b8:	d11f      	bne.n	80153fa <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80153ba:	69bb      	ldr	r3, [r7, #24]
 80153bc:	015a      	lsls	r2, r3, #5
 80153be:	69fb      	ldr	r3, [r7, #28]
 80153c0:	4413      	add	r3, r2
 80153c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c6:	691b      	ldr	r3, [r3, #16]
 80153c8:	69ba      	ldr	r2, [r7, #24]
 80153ca:	0151      	lsls	r1, r2, #5
 80153cc:	69fa      	ldr	r2, [r7, #28]
 80153ce:	440a      	add	r2, r1
 80153d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153d4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80153d8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80153da:	69bb      	ldr	r3, [r7, #24]
 80153dc:	015a      	lsls	r2, r3, #5
 80153de:	69fb      	ldr	r3, [r7, #28]
 80153e0:	4413      	add	r3, r2
 80153e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153e6:	691b      	ldr	r3, [r3, #16]
 80153e8:	69ba      	ldr	r2, [r7, #24]
 80153ea:	0151      	lsls	r1, r2, #5
 80153ec:	69fa      	ldr	r2, [r7, #28]
 80153ee:	440a      	add	r2, r1
 80153f0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80153f8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80153fa:	79fb      	ldrb	r3, [r7, #7]
 80153fc:	2b01      	cmp	r3, #1
 80153fe:	d14b      	bne.n	8015498 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8015400:	68bb      	ldr	r3, [r7, #8]
 8015402:	69db      	ldr	r3, [r3, #28]
 8015404:	2b00      	cmp	r3, #0
 8015406:	d009      	beq.n	801541c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8015408:	69bb      	ldr	r3, [r7, #24]
 801540a:	015a      	lsls	r2, r3, #5
 801540c:	69fb      	ldr	r3, [r7, #28]
 801540e:	4413      	add	r3, r2
 8015410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015414:	461a      	mov	r2, r3
 8015416:	68bb      	ldr	r3, [r7, #8]
 8015418:	69db      	ldr	r3, [r3, #28]
 801541a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801541c:	68bb      	ldr	r3, [r7, #8]
 801541e:	791b      	ldrb	r3, [r3, #4]
 8015420:	2b01      	cmp	r3, #1
 8015422:	d128      	bne.n	8015476 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8015424:	69fb      	ldr	r3, [r7, #28]
 8015426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801542a:	689b      	ldr	r3, [r3, #8]
 801542c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015430:	2b00      	cmp	r3, #0
 8015432:	d110      	bne.n	8015456 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8015434:	69bb      	ldr	r3, [r7, #24]
 8015436:	015a      	lsls	r2, r3, #5
 8015438:	69fb      	ldr	r3, [r7, #28]
 801543a:	4413      	add	r3, r2
 801543c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015440:	681b      	ldr	r3, [r3, #0]
 8015442:	69ba      	ldr	r2, [r7, #24]
 8015444:	0151      	lsls	r1, r2, #5
 8015446:	69fa      	ldr	r2, [r7, #28]
 8015448:	440a      	add	r2, r1
 801544a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801544e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015452:	6013      	str	r3, [r2, #0]
 8015454:	e00f      	b.n	8015476 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015456:	69bb      	ldr	r3, [r7, #24]
 8015458:	015a      	lsls	r2, r3, #5
 801545a:	69fb      	ldr	r3, [r7, #28]
 801545c:	4413      	add	r3, r2
 801545e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015462:	681b      	ldr	r3, [r3, #0]
 8015464:	69ba      	ldr	r2, [r7, #24]
 8015466:	0151      	lsls	r1, r2, #5
 8015468:	69fa      	ldr	r2, [r7, #28]
 801546a:	440a      	add	r2, r1
 801546c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015474:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015476:	69bb      	ldr	r3, [r7, #24]
 8015478:	015a      	lsls	r2, r3, #5
 801547a:	69fb      	ldr	r3, [r7, #28]
 801547c:	4413      	add	r3, r2
 801547e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	69ba      	ldr	r2, [r7, #24]
 8015486:	0151      	lsls	r1, r2, #5
 8015488:	69fa      	ldr	r2, [r7, #28]
 801548a:	440a      	add	r2, r1
 801548c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015490:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015494:	6013      	str	r3, [r2, #0]
 8015496:	e16a      	b.n	801576e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015498:	69bb      	ldr	r3, [r7, #24]
 801549a:	015a      	lsls	r2, r3, #5
 801549c:	69fb      	ldr	r3, [r7, #28]
 801549e:	4413      	add	r3, r2
 80154a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80154a4:	681b      	ldr	r3, [r3, #0]
 80154a6:	69ba      	ldr	r2, [r7, #24]
 80154a8:	0151      	lsls	r1, r2, #5
 80154aa:	69fa      	ldr	r2, [r7, #28]
 80154ac:	440a      	add	r2, r1
 80154ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80154b2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80154b6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80154b8:	68bb      	ldr	r3, [r7, #8]
 80154ba:	791b      	ldrb	r3, [r3, #4]
 80154bc:	2b01      	cmp	r3, #1
 80154be:	d015      	beq.n	80154ec <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80154c0:	68bb      	ldr	r3, [r7, #8]
 80154c2:	691b      	ldr	r3, [r3, #16]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	f000 8152 	beq.w	801576e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80154ca:	69fb      	ldr	r3, [r7, #28]
 80154cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	781b      	ldrb	r3, [r3, #0]
 80154d6:	f003 030f 	and.w	r3, r3, #15
 80154da:	2101      	movs	r1, #1
 80154dc:	fa01 f303 	lsl.w	r3, r1, r3
 80154e0:	69f9      	ldr	r1, [r7, #28]
 80154e2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80154e6:	4313      	orrs	r3, r2
 80154e8:	634b      	str	r3, [r1, #52]	@ 0x34
 80154ea:	e140      	b.n	801576e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80154ec:	69fb      	ldr	r3, [r7, #28]
 80154ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154f2:	689b      	ldr	r3, [r3, #8]
 80154f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d117      	bne.n	801552c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80154fc:	69bb      	ldr	r3, [r7, #24]
 80154fe:	015a      	lsls	r2, r3, #5
 8015500:	69fb      	ldr	r3, [r7, #28]
 8015502:	4413      	add	r3, r2
 8015504:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015508:	681b      	ldr	r3, [r3, #0]
 801550a:	69ba      	ldr	r2, [r7, #24]
 801550c:	0151      	lsls	r1, r2, #5
 801550e:	69fa      	ldr	r2, [r7, #28]
 8015510:	440a      	add	r2, r1
 8015512:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015516:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801551a:	6013      	str	r3, [r2, #0]
 801551c:	e016      	b.n	801554c <USB_EPStartXfer+0x308>
 801551e:	bf00      	nop
 8015520:	e007ffff 	.word	0xe007ffff
 8015524:	fff80000 	.word	0xfff80000
 8015528:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801552c:	69bb      	ldr	r3, [r7, #24]
 801552e:	015a      	lsls	r2, r3, #5
 8015530:	69fb      	ldr	r3, [r7, #28]
 8015532:	4413      	add	r3, r2
 8015534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015538:	681b      	ldr	r3, [r3, #0]
 801553a:	69ba      	ldr	r2, [r7, #24]
 801553c:	0151      	lsls	r1, r2, #5
 801553e:	69fa      	ldr	r2, [r7, #28]
 8015540:	440a      	add	r2, r1
 8015542:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015546:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801554a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801554c:	68bb      	ldr	r3, [r7, #8]
 801554e:	68d9      	ldr	r1, [r3, #12]
 8015550:	68bb      	ldr	r3, [r7, #8]
 8015552:	781a      	ldrb	r2, [r3, #0]
 8015554:	68bb      	ldr	r3, [r7, #8]
 8015556:	691b      	ldr	r3, [r3, #16]
 8015558:	b298      	uxth	r0, r3
 801555a:	79fb      	ldrb	r3, [r7, #7]
 801555c:	9300      	str	r3, [sp, #0]
 801555e:	4603      	mov	r3, r0
 8015560:	68f8      	ldr	r0, [r7, #12]
 8015562:	f000 f9b9 	bl	80158d8 <USB_WritePacket>
 8015566:	e102      	b.n	801576e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015568:	69bb      	ldr	r3, [r7, #24]
 801556a:	015a      	lsls	r2, r3, #5
 801556c:	69fb      	ldr	r3, [r7, #28]
 801556e:	4413      	add	r3, r2
 8015570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015574:	691a      	ldr	r2, [r3, #16]
 8015576:	69bb      	ldr	r3, [r7, #24]
 8015578:	0159      	lsls	r1, r3, #5
 801557a:	69fb      	ldr	r3, [r7, #28]
 801557c:	440b      	add	r3, r1
 801557e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015582:	4619      	mov	r1, r3
 8015584:	4b7c      	ldr	r3, [pc, #496]	@ (8015778 <USB_EPStartXfer+0x534>)
 8015586:	4013      	ands	r3, r2
 8015588:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801558a:	69bb      	ldr	r3, [r7, #24]
 801558c:	015a      	lsls	r2, r3, #5
 801558e:	69fb      	ldr	r3, [r7, #28]
 8015590:	4413      	add	r3, r2
 8015592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015596:	691a      	ldr	r2, [r3, #16]
 8015598:	69bb      	ldr	r3, [r7, #24]
 801559a:	0159      	lsls	r1, r3, #5
 801559c:	69fb      	ldr	r3, [r7, #28]
 801559e:	440b      	add	r3, r1
 80155a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155a4:	4619      	mov	r1, r3
 80155a6:	4b75      	ldr	r3, [pc, #468]	@ (801577c <USB_EPStartXfer+0x538>)
 80155a8:	4013      	ands	r3, r2
 80155aa:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80155ac:	69bb      	ldr	r3, [r7, #24]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	d12f      	bne.n	8015612 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 80155b2:	68bb      	ldr	r3, [r7, #8]
 80155b4:	691b      	ldr	r3, [r3, #16]
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d003      	beq.n	80155c2 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 80155ba:	68bb      	ldr	r3, [r7, #8]
 80155bc:	689a      	ldr	r2, [r3, #8]
 80155be:	68bb      	ldr	r3, [r7, #8]
 80155c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80155c2:	68bb      	ldr	r3, [r7, #8]
 80155c4:	689a      	ldr	r2, [r3, #8]
 80155c6:	68bb      	ldr	r3, [r7, #8]
 80155c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80155ca:	69bb      	ldr	r3, [r7, #24]
 80155cc:	015a      	lsls	r2, r3, #5
 80155ce:	69fb      	ldr	r3, [r7, #28]
 80155d0:	4413      	add	r3, r2
 80155d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155d6:	691a      	ldr	r2, [r3, #16]
 80155d8:	68bb      	ldr	r3, [r7, #8]
 80155da:	6a1b      	ldr	r3, [r3, #32]
 80155dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80155e0:	69b9      	ldr	r1, [r7, #24]
 80155e2:	0148      	lsls	r0, r1, #5
 80155e4:	69f9      	ldr	r1, [r7, #28]
 80155e6:	4401      	add	r1, r0
 80155e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80155ec:	4313      	orrs	r3, r2
 80155ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80155f0:	69bb      	ldr	r3, [r7, #24]
 80155f2:	015a      	lsls	r2, r3, #5
 80155f4:	69fb      	ldr	r3, [r7, #28]
 80155f6:	4413      	add	r3, r2
 80155f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155fc:	691b      	ldr	r3, [r3, #16]
 80155fe:	69ba      	ldr	r2, [r7, #24]
 8015600:	0151      	lsls	r1, r2, #5
 8015602:	69fa      	ldr	r2, [r7, #28]
 8015604:	440a      	add	r2, r1
 8015606:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801560a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801560e:	6113      	str	r3, [r2, #16]
 8015610:	e05f      	b.n	80156d2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8015612:	68bb      	ldr	r3, [r7, #8]
 8015614:	691b      	ldr	r3, [r3, #16]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d123      	bne.n	8015662 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801561a:	69bb      	ldr	r3, [r7, #24]
 801561c:	015a      	lsls	r2, r3, #5
 801561e:	69fb      	ldr	r3, [r7, #28]
 8015620:	4413      	add	r3, r2
 8015622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015626:	691a      	ldr	r2, [r3, #16]
 8015628:	68bb      	ldr	r3, [r7, #8]
 801562a:	689b      	ldr	r3, [r3, #8]
 801562c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015630:	69b9      	ldr	r1, [r7, #24]
 8015632:	0148      	lsls	r0, r1, #5
 8015634:	69f9      	ldr	r1, [r7, #28]
 8015636:	4401      	add	r1, r0
 8015638:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801563c:	4313      	orrs	r3, r2
 801563e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015640:	69bb      	ldr	r3, [r7, #24]
 8015642:	015a      	lsls	r2, r3, #5
 8015644:	69fb      	ldr	r3, [r7, #28]
 8015646:	4413      	add	r3, r2
 8015648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801564c:	691b      	ldr	r3, [r3, #16]
 801564e:	69ba      	ldr	r2, [r7, #24]
 8015650:	0151      	lsls	r1, r2, #5
 8015652:	69fa      	ldr	r2, [r7, #28]
 8015654:	440a      	add	r2, r1
 8015656:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801565a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801565e:	6113      	str	r3, [r2, #16]
 8015660:	e037      	b.n	80156d2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015662:	68bb      	ldr	r3, [r7, #8]
 8015664:	691a      	ldr	r2, [r3, #16]
 8015666:	68bb      	ldr	r3, [r7, #8]
 8015668:	689b      	ldr	r3, [r3, #8]
 801566a:	4413      	add	r3, r2
 801566c:	1e5a      	subs	r2, r3, #1
 801566e:	68bb      	ldr	r3, [r7, #8]
 8015670:	689b      	ldr	r3, [r3, #8]
 8015672:	fbb2 f3f3 	udiv	r3, r2, r3
 8015676:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8015678:	68bb      	ldr	r3, [r7, #8]
 801567a:	689b      	ldr	r3, [r3, #8]
 801567c:	8afa      	ldrh	r2, [r7, #22]
 801567e:	fb03 f202 	mul.w	r2, r3, r2
 8015682:	68bb      	ldr	r3, [r7, #8]
 8015684:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8015686:	69bb      	ldr	r3, [r7, #24]
 8015688:	015a      	lsls	r2, r3, #5
 801568a:	69fb      	ldr	r3, [r7, #28]
 801568c:	4413      	add	r3, r2
 801568e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015692:	691a      	ldr	r2, [r3, #16]
 8015694:	8afb      	ldrh	r3, [r7, #22]
 8015696:	04d9      	lsls	r1, r3, #19
 8015698:	4b39      	ldr	r3, [pc, #228]	@ (8015780 <USB_EPStartXfer+0x53c>)
 801569a:	400b      	ands	r3, r1
 801569c:	69b9      	ldr	r1, [r7, #24]
 801569e:	0148      	lsls	r0, r1, #5
 80156a0:	69f9      	ldr	r1, [r7, #28]
 80156a2:	4401      	add	r1, r0
 80156a4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80156a8:	4313      	orrs	r3, r2
 80156aa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80156ac:	69bb      	ldr	r3, [r7, #24]
 80156ae:	015a      	lsls	r2, r3, #5
 80156b0:	69fb      	ldr	r3, [r7, #28]
 80156b2:	4413      	add	r3, r2
 80156b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80156b8:	691a      	ldr	r2, [r3, #16]
 80156ba:	68bb      	ldr	r3, [r7, #8]
 80156bc:	6a1b      	ldr	r3, [r3, #32]
 80156be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80156c2:	69b9      	ldr	r1, [r7, #24]
 80156c4:	0148      	lsls	r0, r1, #5
 80156c6:	69f9      	ldr	r1, [r7, #28]
 80156c8:	4401      	add	r1, r0
 80156ca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80156ce:	4313      	orrs	r3, r2
 80156d0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80156d2:	79fb      	ldrb	r3, [r7, #7]
 80156d4:	2b01      	cmp	r3, #1
 80156d6:	d10d      	bne.n	80156f4 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80156d8:	68bb      	ldr	r3, [r7, #8]
 80156da:	68db      	ldr	r3, [r3, #12]
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d009      	beq.n	80156f4 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80156e0:	68bb      	ldr	r3, [r7, #8]
 80156e2:	68d9      	ldr	r1, [r3, #12]
 80156e4:	69bb      	ldr	r3, [r7, #24]
 80156e6:	015a      	lsls	r2, r3, #5
 80156e8:	69fb      	ldr	r3, [r7, #28]
 80156ea:	4413      	add	r3, r2
 80156ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80156f0:	460a      	mov	r2, r1
 80156f2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80156f4:	68bb      	ldr	r3, [r7, #8]
 80156f6:	791b      	ldrb	r3, [r3, #4]
 80156f8:	2b01      	cmp	r3, #1
 80156fa:	d128      	bne.n	801574e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80156fc:	69fb      	ldr	r3, [r7, #28]
 80156fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015702:	689b      	ldr	r3, [r3, #8]
 8015704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8015708:	2b00      	cmp	r3, #0
 801570a:	d110      	bne.n	801572e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801570c:	69bb      	ldr	r3, [r7, #24]
 801570e:	015a      	lsls	r2, r3, #5
 8015710:	69fb      	ldr	r3, [r7, #28]
 8015712:	4413      	add	r3, r2
 8015714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015718:	681b      	ldr	r3, [r3, #0]
 801571a:	69ba      	ldr	r2, [r7, #24]
 801571c:	0151      	lsls	r1, r2, #5
 801571e:	69fa      	ldr	r2, [r7, #28]
 8015720:	440a      	add	r2, r1
 8015722:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015726:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801572a:	6013      	str	r3, [r2, #0]
 801572c:	e00f      	b.n	801574e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801572e:	69bb      	ldr	r3, [r7, #24]
 8015730:	015a      	lsls	r2, r3, #5
 8015732:	69fb      	ldr	r3, [r7, #28]
 8015734:	4413      	add	r3, r2
 8015736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801573a:	681b      	ldr	r3, [r3, #0]
 801573c:	69ba      	ldr	r2, [r7, #24]
 801573e:	0151      	lsls	r1, r2, #5
 8015740:	69fa      	ldr	r2, [r7, #28]
 8015742:	440a      	add	r2, r1
 8015744:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801574c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801574e:	69bb      	ldr	r3, [r7, #24]
 8015750:	015a      	lsls	r2, r3, #5
 8015752:	69fb      	ldr	r3, [r7, #28]
 8015754:	4413      	add	r3, r2
 8015756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801575a:	681b      	ldr	r3, [r3, #0]
 801575c:	69ba      	ldr	r2, [r7, #24]
 801575e:	0151      	lsls	r1, r2, #5
 8015760:	69fa      	ldr	r2, [r7, #28]
 8015762:	440a      	add	r2, r1
 8015764:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015768:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801576c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801576e:	2300      	movs	r3, #0
}
 8015770:	4618      	mov	r0, r3
 8015772:	3720      	adds	r7, #32
 8015774:	46bd      	mov	sp, r7
 8015776:	bd80      	pop	{r7, pc}
 8015778:	fff80000 	.word	0xfff80000
 801577c:	e007ffff 	.word	0xe007ffff
 8015780:	1ff80000 	.word	0x1ff80000

08015784 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015784:	b480      	push	{r7}
 8015786:	b087      	sub	sp, #28
 8015788:	af00      	add	r7, sp, #0
 801578a:	6078      	str	r0, [r7, #4]
 801578c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801578e:	2300      	movs	r3, #0
 8015790:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8015792:	2300      	movs	r3, #0
 8015794:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801579a:	683b      	ldr	r3, [r7, #0]
 801579c:	785b      	ldrb	r3, [r3, #1]
 801579e:	2b01      	cmp	r3, #1
 80157a0:	d14a      	bne.n	8015838 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80157a2:	683b      	ldr	r3, [r7, #0]
 80157a4:	781b      	ldrb	r3, [r3, #0]
 80157a6:	015a      	lsls	r2, r3, #5
 80157a8:	693b      	ldr	r3, [r7, #16]
 80157aa:	4413      	add	r3, r2
 80157ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80157b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80157ba:	f040 8086 	bne.w	80158ca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80157be:	683b      	ldr	r3, [r7, #0]
 80157c0:	781b      	ldrb	r3, [r3, #0]
 80157c2:	015a      	lsls	r2, r3, #5
 80157c4:	693b      	ldr	r3, [r7, #16]
 80157c6:	4413      	add	r3, r2
 80157c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	683a      	ldr	r2, [r7, #0]
 80157d0:	7812      	ldrb	r2, [r2, #0]
 80157d2:	0151      	lsls	r1, r2, #5
 80157d4:	693a      	ldr	r2, [r7, #16]
 80157d6:	440a      	add	r2, r1
 80157d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80157dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80157e0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80157e2:	683b      	ldr	r3, [r7, #0]
 80157e4:	781b      	ldrb	r3, [r3, #0]
 80157e6:	015a      	lsls	r2, r3, #5
 80157e8:	693b      	ldr	r3, [r7, #16]
 80157ea:	4413      	add	r3, r2
 80157ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80157f0:	681b      	ldr	r3, [r3, #0]
 80157f2:	683a      	ldr	r2, [r7, #0]
 80157f4:	7812      	ldrb	r2, [r2, #0]
 80157f6:	0151      	lsls	r1, r2, #5
 80157f8:	693a      	ldr	r2, [r7, #16]
 80157fa:	440a      	add	r2, r1
 80157fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015800:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015804:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8015806:	68fb      	ldr	r3, [r7, #12]
 8015808:	3301      	adds	r3, #1
 801580a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801580c:	68fb      	ldr	r3, [r7, #12]
 801580e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015812:	4293      	cmp	r3, r2
 8015814:	d902      	bls.n	801581c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8015816:	2301      	movs	r3, #1
 8015818:	75fb      	strb	r3, [r7, #23]
          break;
 801581a:	e056      	b.n	80158ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801581c:	683b      	ldr	r3, [r7, #0]
 801581e:	781b      	ldrb	r3, [r3, #0]
 8015820:	015a      	lsls	r2, r3, #5
 8015822:	693b      	ldr	r3, [r7, #16]
 8015824:	4413      	add	r3, r2
 8015826:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801582a:	681b      	ldr	r3, [r3, #0]
 801582c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015830:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015834:	d0e7      	beq.n	8015806 <USB_EPStopXfer+0x82>
 8015836:	e048      	b.n	80158ca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015838:	683b      	ldr	r3, [r7, #0]
 801583a:	781b      	ldrb	r3, [r3, #0]
 801583c:	015a      	lsls	r2, r3, #5
 801583e:	693b      	ldr	r3, [r7, #16]
 8015840:	4413      	add	r3, r2
 8015842:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015846:	681b      	ldr	r3, [r3, #0]
 8015848:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801584c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015850:	d13b      	bne.n	80158ca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015852:	683b      	ldr	r3, [r7, #0]
 8015854:	781b      	ldrb	r3, [r3, #0]
 8015856:	015a      	lsls	r2, r3, #5
 8015858:	693b      	ldr	r3, [r7, #16]
 801585a:	4413      	add	r3, r2
 801585c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015860:	681b      	ldr	r3, [r3, #0]
 8015862:	683a      	ldr	r2, [r7, #0]
 8015864:	7812      	ldrb	r2, [r2, #0]
 8015866:	0151      	lsls	r1, r2, #5
 8015868:	693a      	ldr	r2, [r7, #16]
 801586a:	440a      	add	r2, r1
 801586c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015870:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015874:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8015876:	683b      	ldr	r3, [r7, #0]
 8015878:	781b      	ldrb	r3, [r3, #0]
 801587a:	015a      	lsls	r2, r3, #5
 801587c:	693b      	ldr	r3, [r7, #16]
 801587e:	4413      	add	r3, r2
 8015880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	683a      	ldr	r2, [r7, #0]
 8015888:	7812      	ldrb	r2, [r2, #0]
 801588a:	0151      	lsls	r1, r2, #5
 801588c:	693a      	ldr	r2, [r7, #16]
 801588e:	440a      	add	r2, r1
 8015890:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015894:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015898:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	3301      	adds	r3, #1
 801589e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80158a6:	4293      	cmp	r3, r2
 80158a8:	d902      	bls.n	80158b0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80158aa:	2301      	movs	r3, #1
 80158ac:	75fb      	strb	r3, [r7, #23]
          break;
 80158ae:	e00c      	b.n	80158ca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80158b0:	683b      	ldr	r3, [r7, #0]
 80158b2:	781b      	ldrb	r3, [r3, #0]
 80158b4:	015a      	lsls	r2, r3, #5
 80158b6:	693b      	ldr	r3, [r7, #16]
 80158b8:	4413      	add	r3, r2
 80158ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80158be:	681b      	ldr	r3, [r3, #0]
 80158c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80158c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80158c8:	d0e7      	beq.n	801589a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80158ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80158cc:	4618      	mov	r0, r3
 80158ce:	371c      	adds	r7, #28
 80158d0:	46bd      	mov	sp, r7
 80158d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158d6:	4770      	bx	lr

080158d8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80158d8:	b480      	push	{r7}
 80158da:	b089      	sub	sp, #36	@ 0x24
 80158dc:	af00      	add	r7, sp, #0
 80158de:	60f8      	str	r0, [r7, #12]
 80158e0:	60b9      	str	r1, [r7, #8]
 80158e2:	4611      	mov	r1, r2
 80158e4:	461a      	mov	r2, r3
 80158e6:	460b      	mov	r3, r1
 80158e8:	71fb      	strb	r3, [r7, #7]
 80158ea:	4613      	mov	r3, r2
 80158ec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80158f2:	68bb      	ldr	r3, [r7, #8]
 80158f4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80158f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80158fa:	2b00      	cmp	r3, #0
 80158fc:	d123      	bne.n	8015946 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80158fe:	88bb      	ldrh	r3, [r7, #4]
 8015900:	3303      	adds	r3, #3
 8015902:	089b      	lsrs	r3, r3, #2
 8015904:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8015906:	2300      	movs	r3, #0
 8015908:	61bb      	str	r3, [r7, #24]
 801590a:	e018      	b.n	801593e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801590c:	79fb      	ldrb	r3, [r7, #7]
 801590e:	031a      	lsls	r2, r3, #12
 8015910:	697b      	ldr	r3, [r7, #20]
 8015912:	4413      	add	r3, r2
 8015914:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015918:	461a      	mov	r2, r3
 801591a:	69fb      	ldr	r3, [r7, #28]
 801591c:	681b      	ldr	r3, [r3, #0]
 801591e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8015920:	69fb      	ldr	r3, [r7, #28]
 8015922:	3301      	adds	r3, #1
 8015924:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015926:	69fb      	ldr	r3, [r7, #28]
 8015928:	3301      	adds	r3, #1
 801592a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801592c:	69fb      	ldr	r3, [r7, #28]
 801592e:	3301      	adds	r3, #1
 8015930:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015932:	69fb      	ldr	r3, [r7, #28]
 8015934:	3301      	adds	r3, #1
 8015936:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8015938:	69bb      	ldr	r3, [r7, #24]
 801593a:	3301      	adds	r3, #1
 801593c:	61bb      	str	r3, [r7, #24]
 801593e:	69ba      	ldr	r2, [r7, #24]
 8015940:	693b      	ldr	r3, [r7, #16]
 8015942:	429a      	cmp	r2, r3
 8015944:	d3e2      	bcc.n	801590c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015946:	2300      	movs	r3, #0
}
 8015948:	4618      	mov	r0, r3
 801594a:	3724      	adds	r7, #36	@ 0x24
 801594c:	46bd      	mov	sp, r7
 801594e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015952:	4770      	bx	lr

08015954 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015954:	b480      	push	{r7}
 8015956:	b08b      	sub	sp, #44	@ 0x2c
 8015958:	af00      	add	r7, sp, #0
 801595a:	60f8      	str	r0, [r7, #12]
 801595c:	60b9      	str	r1, [r7, #8]
 801595e:	4613      	mov	r3, r2
 8015960:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015962:	68fb      	ldr	r3, [r7, #12]
 8015964:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8015966:	68bb      	ldr	r3, [r7, #8]
 8015968:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801596a:	88fb      	ldrh	r3, [r7, #6]
 801596c:	089b      	lsrs	r3, r3, #2
 801596e:	b29b      	uxth	r3, r3
 8015970:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015972:	88fb      	ldrh	r3, [r7, #6]
 8015974:	f003 0303 	and.w	r3, r3, #3
 8015978:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801597a:	2300      	movs	r3, #0
 801597c:	623b      	str	r3, [r7, #32]
 801597e:	e014      	b.n	80159aa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8015980:	69bb      	ldr	r3, [r7, #24]
 8015982:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015986:	681a      	ldr	r2, [r3, #0]
 8015988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801598a:	601a      	str	r2, [r3, #0]
    pDest++;
 801598c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801598e:	3301      	adds	r3, #1
 8015990:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015994:	3301      	adds	r3, #1
 8015996:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801599a:	3301      	adds	r3, #1
 801599c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801599e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159a0:	3301      	adds	r3, #1
 80159a2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80159a4:	6a3b      	ldr	r3, [r7, #32]
 80159a6:	3301      	adds	r3, #1
 80159a8:	623b      	str	r3, [r7, #32]
 80159aa:	6a3a      	ldr	r2, [r7, #32]
 80159ac:	697b      	ldr	r3, [r7, #20]
 80159ae:	429a      	cmp	r2, r3
 80159b0:	d3e6      	bcc.n	8015980 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80159b2:	8bfb      	ldrh	r3, [r7, #30]
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	d01e      	beq.n	80159f6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80159b8:	2300      	movs	r3, #0
 80159ba:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80159bc:	69bb      	ldr	r3, [r7, #24]
 80159be:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80159c2:	461a      	mov	r2, r3
 80159c4:	f107 0310 	add.w	r3, r7, #16
 80159c8:	6812      	ldr	r2, [r2, #0]
 80159ca:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80159cc:	693a      	ldr	r2, [r7, #16]
 80159ce:	6a3b      	ldr	r3, [r7, #32]
 80159d0:	b2db      	uxtb	r3, r3
 80159d2:	00db      	lsls	r3, r3, #3
 80159d4:	fa22 f303 	lsr.w	r3, r2, r3
 80159d8:	b2da      	uxtb	r2, r3
 80159da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159dc:	701a      	strb	r2, [r3, #0]
      i++;
 80159de:	6a3b      	ldr	r3, [r7, #32]
 80159e0:	3301      	adds	r3, #1
 80159e2:	623b      	str	r3, [r7, #32]
      pDest++;
 80159e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80159e6:	3301      	adds	r3, #1
 80159e8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80159ea:	8bfb      	ldrh	r3, [r7, #30]
 80159ec:	3b01      	subs	r3, #1
 80159ee:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80159f0:	8bfb      	ldrh	r3, [r7, #30]
 80159f2:	2b00      	cmp	r3, #0
 80159f4:	d1ea      	bne.n	80159cc <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80159f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80159f8:	4618      	mov	r0, r3
 80159fa:	372c      	adds	r7, #44	@ 0x2c
 80159fc:	46bd      	mov	sp, r7
 80159fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a02:	4770      	bx	lr

08015a04 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015a04:	b480      	push	{r7}
 8015a06:	b085      	sub	sp, #20
 8015a08:	af00      	add	r7, sp, #0
 8015a0a:	6078      	str	r0, [r7, #4]
 8015a0c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015a12:	683b      	ldr	r3, [r7, #0]
 8015a14:	781b      	ldrb	r3, [r3, #0]
 8015a16:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015a18:	683b      	ldr	r3, [r7, #0]
 8015a1a:	785b      	ldrb	r3, [r3, #1]
 8015a1c:	2b01      	cmp	r3, #1
 8015a1e:	d12c      	bne.n	8015a7a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015a20:	68bb      	ldr	r3, [r7, #8]
 8015a22:	015a      	lsls	r2, r3, #5
 8015a24:	68fb      	ldr	r3, [r7, #12]
 8015a26:	4413      	add	r3, r2
 8015a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a2c:	681b      	ldr	r3, [r3, #0]
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	db12      	blt.n	8015a58 <USB_EPSetStall+0x54>
 8015a32:	68bb      	ldr	r3, [r7, #8]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d00f      	beq.n	8015a58 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	015a      	lsls	r2, r3, #5
 8015a3c:	68fb      	ldr	r3, [r7, #12]
 8015a3e:	4413      	add	r3, r2
 8015a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a44:	681b      	ldr	r3, [r3, #0]
 8015a46:	68ba      	ldr	r2, [r7, #8]
 8015a48:	0151      	lsls	r1, r2, #5
 8015a4a:	68fa      	ldr	r2, [r7, #12]
 8015a4c:	440a      	add	r2, r1
 8015a4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a52:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015a56:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8015a58:	68bb      	ldr	r3, [r7, #8]
 8015a5a:	015a      	lsls	r2, r3, #5
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	4413      	add	r3, r2
 8015a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015a64:	681b      	ldr	r3, [r3, #0]
 8015a66:	68ba      	ldr	r2, [r7, #8]
 8015a68:	0151      	lsls	r1, r2, #5
 8015a6a:	68fa      	ldr	r2, [r7, #12]
 8015a6c:	440a      	add	r2, r1
 8015a6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a72:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015a76:	6013      	str	r3, [r2, #0]
 8015a78:	e02b      	b.n	8015ad2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015a7a:	68bb      	ldr	r3, [r7, #8]
 8015a7c:	015a      	lsls	r2, r3, #5
 8015a7e:	68fb      	ldr	r3, [r7, #12]
 8015a80:	4413      	add	r3, r2
 8015a82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a86:	681b      	ldr	r3, [r3, #0]
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	db12      	blt.n	8015ab2 <USB_EPSetStall+0xae>
 8015a8c:	68bb      	ldr	r3, [r7, #8]
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	d00f      	beq.n	8015ab2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8015a92:	68bb      	ldr	r3, [r7, #8]
 8015a94:	015a      	lsls	r2, r3, #5
 8015a96:	68fb      	ldr	r3, [r7, #12]
 8015a98:	4413      	add	r3, r2
 8015a9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a9e:	681b      	ldr	r3, [r3, #0]
 8015aa0:	68ba      	ldr	r2, [r7, #8]
 8015aa2:	0151      	lsls	r1, r2, #5
 8015aa4:	68fa      	ldr	r2, [r7, #12]
 8015aa6:	440a      	add	r2, r1
 8015aa8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015aac:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015ab0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8015ab2:	68bb      	ldr	r3, [r7, #8]
 8015ab4:	015a      	lsls	r2, r3, #5
 8015ab6:	68fb      	ldr	r3, [r7, #12]
 8015ab8:	4413      	add	r3, r2
 8015aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	68ba      	ldr	r2, [r7, #8]
 8015ac2:	0151      	lsls	r1, r2, #5
 8015ac4:	68fa      	ldr	r2, [r7, #12]
 8015ac6:	440a      	add	r2, r1
 8015ac8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015acc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015ad0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015ad2:	2300      	movs	r3, #0
}
 8015ad4:	4618      	mov	r0, r3
 8015ad6:	3714      	adds	r7, #20
 8015ad8:	46bd      	mov	sp, r7
 8015ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ade:	4770      	bx	lr

08015ae0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8015ae0:	b480      	push	{r7}
 8015ae2:	b085      	sub	sp, #20
 8015ae4:	af00      	add	r7, sp, #0
 8015ae6:	6078      	str	r0, [r7, #4]
 8015ae8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015aea:	687b      	ldr	r3, [r7, #4]
 8015aec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8015aee:	683b      	ldr	r3, [r7, #0]
 8015af0:	781b      	ldrb	r3, [r3, #0]
 8015af2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8015af4:	683b      	ldr	r3, [r7, #0]
 8015af6:	785b      	ldrb	r3, [r3, #1]
 8015af8:	2b01      	cmp	r3, #1
 8015afa:	d128      	bne.n	8015b4e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8015afc:	68bb      	ldr	r3, [r7, #8]
 8015afe:	015a      	lsls	r2, r3, #5
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	4413      	add	r3, r2
 8015b04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015b08:	681b      	ldr	r3, [r3, #0]
 8015b0a:	68ba      	ldr	r2, [r7, #8]
 8015b0c:	0151      	lsls	r1, r2, #5
 8015b0e:	68fa      	ldr	r2, [r7, #12]
 8015b10:	440a      	add	r2, r1
 8015b12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015b16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015b1a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015b1c:	683b      	ldr	r3, [r7, #0]
 8015b1e:	791b      	ldrb	r3, [r3, #4]
 8015b20:	2b03      	cmp	r3, #3
 8015b22:	d003      	beq.n	8015b2c <USB_EPClearStall+0x4c>
 8015b24:	683b      	ldr	r3, [r7, #0]
 8015b26:	791b      	ldrb	r3, [r3, #4]
 8015b28:	2b02      	cmp	r3, #2
 8015b2a:	d138      	bne.n	8015b9e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015b2c:	68bb      	ldr	r3, [r7, #8]
 8015b2e:	015a      	lsls	r2, r3, #5
 8015b30:	68fb      	ldr	r3, [r7, #12]
 8015b32:	4413      	add	r3, r2
 8015b34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015b38:	681b      	ldr	r3, [r3, #0]
 8015b3a:	68ba      	ldr	r2, [r7, #8]
 8015b3c:	0151      	lsls	r1, r2, #5
 8015b3e:	68fa      	ldr	r2, [r7, #12]
 8015b40:	440a      	add	r2, r1
 8015b42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015b46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015b4a:	6013      	str	r3, [r2, #0]
 8015b4c:	e027      	b.n	8015b9e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015b4e:	68bb      	ldr	r3, [r7, #8]
 8015b50:	015a      	lsls	r2, r3, #5
 8015b52:	68fb      	ldr	r3, [r7, #12]
 8015b54:	4413      	add	r3, r2
 8015b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	68ba      	ldr	r2, [r7, #8]
 8015b5e:	0151      	lsls	r1, r2, #5
 8015b60:	68fa      	ldr	r2, [r7, #12]
 8015b62:	440a      	add	r2, r1
 8015b64:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015b68:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015b6c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015b6e:	683b      	ldr	r3, [r7, #0]
 8015b70:	791b      	ldrb	r3, [r3, #4]
 8015b72:	2b03      	cmp	r3, #3
 8015b74:	d003      	beq.n	8015b7e <USB_EPClearStall+0x9e>
 8015b76:	683b      	ldr	r3, [r7, #0]
 8015b78:	791b      	ldrb	r3, [r3, #4]
 8015b7a:	2b02      	cmp	r3, #2
 8015b7c:	d10f      	bne.n	8015b9e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015b7e:	68bb      	ldr	r3, [r7, #8]
 8015b80:	015a      	lsls	r2, r3, #5
 8015b82:	68fb      	ldr	r3, [r7, #12]
 8015b84:	4413      	add	r3, r2
 8015b86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015b8a:	681b      	ldr	r3, [r3, #0]
 8015b8c:	68ba      	ldr	r2, [r7, #8]
 8015b8e:	0151      	lsls	r1, r2, #5
 8015b90:	68fa      	ldr	r2, [r7, #12]
 8015b92:	440a      	add	r2, r1
 8015b94:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015b98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015b9c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015b9e:	2300      	movs	r3, #0
}
 8015ba0:	4618      	mov	r0, r3
 8015ba2:	3714      	adds	r7, #20
 8015ba4:	46bd      	mov	sp, r7
 8015ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015baa:	4770      	bx	lr

08015bac <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015bac:	b480      	push	{r7}
 8015bae:	b085      	sub	sp, #20
 8015bb0:	af00      	add	r7, sp, #0
 8015bb2:	6078      	str	r0, [r7, #4]
 8015bb4:	460b      	mov	r3, r1
 8015bb6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015bbc:	68fb      	ldr	r3, [r7, #12]
 8015bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bc2:	681b      	ldr	r3, [r3, #0]
 8015bc4:	68fa      	ldr	r2, [r7, #12]
 8015bc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015bca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015bce:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015bd0:	68fb      	ldr	r3, [r7, #12]
 8015bd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bd6:	681a      	ldr	r2, [r3, #0]
 8015bd8:	78fb      	ldrb	r3, [r7, #3]
 8015bda:	011b      	lsls	r3, r3, #4
 8015bdc:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015be0:	68f9      	ldr	r1, [r7, #12]
 8015be2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015be6:	4313      	orrs	r3, r2
 8015be8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015bea:	2300      	movs	r3, #0
}
 8015bec:	4618      	mov	r0, r3
 8015bee:	3714      	adds	r7, #20
 8015bf0:	46bd      	mov	sp, r7
 8015bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bf6:	4770      	bx	lr

08015bf8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015bf8:	b480      	push	{r7}
 8015bfa:	b085      	sub	sp, #20
 8015bfc:	af00      	add	r7, sp, #0
 8015bfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015c0a:	681b      	ldr	r3, [r3, #0]
 8015c0c:	68fa      	ldr	r2, [r7, #12]
 8015c0e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015c12:	f023 0303 	bic.w	r3, r3, #3
 8015c16:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015c18:	68fb      	ldr	r3, [r7, #12]
 8015c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c1e:	685b      	ldr	r3, [r3, #4]
 8015c20:	68fa      	ldr	r2, [r7, #12]
 8015c22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015c26:	f023 0302 	bic.w	r3, r3, #2
 8015c2a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015c2c:	2300      	movs	r3, #0
}
 8015c2e:	4618      	mov	r0, r3
 8015c30:	3714      	adds	r7, #20
 8015c32:	46bd      	mov	sp, r7
 8015c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c38:	4770      	bx	lr

08015c3a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c3a:	b480      	push	{r7}
 8015c3c:	b085      	sub	sp, #20
 8015c3e:	af00      	add	r7, sp, #0
 8015c40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015c46:	68fb      	ldr	r3, [r7, #12]
 8015c48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015c4c:	681b      	ldr	r3, [r3, #0]
 8015c4e:	68fa      	ldr	r2, [r7, #12]
 8015c50:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015c54:	f023 0303 	bic.w	r3, r3, #3
 8015c58:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c60:	685b      	ldr	r3, [r3, #4]
 8015c62:	68fa      	ldr	r2, [r7, #12]
 8015c64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015c68:	f043 0302 	orr.w	r3, r3, #2
 8015c6c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015c6e:	2300      	movs	r3, #0
}
 8015c70:	4618      	mov	r0, r3
 8015c72:	3714      	adds	r7, #20
 8015c74:	46bd      	mov	sp, r7
 8015c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c7a:	4770      	bx	lr

08015c7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015c7c:	b480      	push	{r7}
 8015c7e:	b085      	sub	sp, #20
 8015c80:	af00      	add	r7, sp, #0
 8015c82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	695b      	ldr	r3, [r3, #20]
 8015c88:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	699b      	ldr	r3, [r3, #24]
 8015c8e:	68fa      	ldr	r2, [r7, #12]
 8015c90:	4013      	ands	r3, r2
 8015c92:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015c94:	68fb      	ldr	r3, [r7, #12]
}
 8015c96:	4618      	mov	r0, r3
 8015c98:	3714      	adds	r7, #20
 8015c9a:	46bd      	mov	sp, r7
 8015c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ca0:	4770      	bx	lr

08015ca2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015ca2:	b480      	push	{r7}
 8015ca4:	b085      	sub	sp, #20
 8015ca6:	af00      	add	r7, sp, #0
 8015ca8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015cae:	68fb      	ldr	r3, [r7, #12]
 8015cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015cb4:	699b      	ldr	r3, [r3, #24]
 8015cb6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015cbe:	69db      	ldr	r3, [r3, #28]
 8015cc0:	68ba      	ldr	r2, [r7, #8]
 8015cc2:	4013      	ands	r3, r2
 8015cc4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015cc6:	68bb      	ldr	r3, [r7, #8]
 8015cc8:	0c1b      	lsrs	r3, r3, #16
}
 8015cca:	4618      	mov	r0, r3
 8015ccc:	3714      	adds	r7, #20
 8015cce:	46bd      	mov	sp, r7
 8015cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cd4:	4770      	bx	lr

08015cd6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015cd6:	b480      	push	{r7}
 8015cd8:	b085      	sub	sp, #20
 8015cda:	af00      	add	r7, sp, #0
 8015cdc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015cde:	687b      	ldr	r3, [r7, #4]
 8015ce0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015ce2:	68fb      	ldr	r3, [r7, #12]
 8015ce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ce8:	699b      	ldr	r3, [r3, #24]
 8015cea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015cec:	68fb      	ldr	r3, [r7, #12]
 8015cee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015cf2:	69db      	ldr	r3, [r3, #28]
 8015cf4:	68ba      	ldr	r2, [r7, #8]
 8015cf6:	4013      	ands	r3, r2
 8015cf8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015cfa:	68bb      	ldr	r3, [r7, #8]
 8015cfc:	b29b      	uxth	r3, r3
}
 8015cfe:	4618      	mov	r0, r3
 8015d00:	3714      	adds	r7, #20
 8015d02:	46bd      	mov	sp, r7
 8015d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d08:	4770      	bx	lr

08015d0a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015d0a:	b480      	push	{r7}
 8015d0c:	b085      	sub	sp, #20
 8015d0e:	af00      	add	r7, sp, #0
 8015d10:	6078      	str	r0, [r7, #4]
 8015d12:	460b      	mov	r3, r1
 8015d14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015d1a:	78fb      	ldrb	r3, [r7, #3]
 8015d1c:	015a      	lsls	r2, r3, #5
 8015d1e:	68fb      	ldr	r3, [r7, #12]
 8015d20:	4413      	add	r3, r2
 8015d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d26:	689b      	ldr	r3, [r3, #8]
 8015d28:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015d2a:	68fb      	ldr	r3, [r7, #12]
 8015d2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d30:	695b      	ldr	r3, [r3, #20]
 8015d32:	68ba      	ldr	r2, [r7, #8]
 8015d34:	4013      	ands	r3, r2
 8015d36:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015d38:	68bb      	ldr	r3, [r7, #8]
}
 8015d3a:	4618      	mov	r0, r3
 8015d3c:	3714      	adds	r7, #20
 8015d3e:	46bd      	mov	sp, r7
 8015d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d44:	4770      	bx	lr

08015d46 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015d46:	b480      	push	{r7}
 8015d48:	b087      	sub	sp, #28
 8015d4a:	af00      	add	r7, sp, #0
 8015d4c:	6078      	str	r0, [r7, #4]
 8015d4e:	460b      	mov	r3, r1
 8015d50:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015d52:	687b      	ldr	r3, [r7, #4]
 8015d54:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015d56:	697b      	ldr	r3, [r7, #20]
 8015d58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d5c:	691b      	ldr	r3, [r3, #16]
 8015d5e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015d60:	697b      	ldr	r3, [r7, #20]
 8015d62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015d68:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015d6a:	78fb      	ldrb	r3, [r7, #3]
 8015d6c:	f003 030f 	and.w	r3, r3, #15
 8015d70:	68fa      	ldr	r2, [r7, #12]
 8015d72:	fa22 f303 	lsr.w	r3, r2, r3
 8015d76:	01db      	lsls	r3, r3, #7
 8015d78:	b2db      	uxtb	r3, r3
 8015d7a:	693a      	ldr	r2, [r7, #16]
 8015d7c:	4313      	orrs	r3, r2
 8015d7e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015d80:	78fb      	ldrb	r3, [r7, #3]
 8015d82:	015a      	lsls	r2, r3, #5
 8015d84:	697b      	ldr	r3, [r7, #20]
 8015d86:	4413      	add	r3, r2
 8015d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015d8c:	689b      	ldr	r3, [r3, #8]
 8015d8e:	693a      	ldr	r2, [r7, #16]
 8015d90:	4013      	ands	r3, r2
 8015d92:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015d94:	68bb      	ldr	r3, [r7, #8]
}
 8015d96:	4618      	mov	r0, r3
 8015d98:	371c      	adds	r7, #28
 8015d9a:	46bd      	mov	sp, r7
 8015d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015da0:	4770      	bx	lr

08015da2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015da2:	b480      	push	{r7}
 8015da4:	b083      	sub	sp, #12
 8015da6:	af00      	add	r7, sp, #0
 8015da8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015daa:	687b      	ldr	r3, [r7, #4]
 8015dac:	695b      	ldr	r3, [r3, #20]
 8015dae:	f003 0301 	and.w	r3, r3, #1
}
 8015db2:	4618      	mov	r0, r3
 8015db4:	370c      	adds	r7, #12
 8015db6:	46bd      	mov	sp, r7
 8015db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015dbc:	4770      	bx	lr
	...

08015dc0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015dc0:	b480      	push	{r7}
 8015dc2:	b085      	sub	sp, #20
 8015dc4:	af00      	add	r7, sp, #0
 8015dc6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015dc8:	687b      	ldr	r3, [r7, #4]
 8015dca:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015dcc:	68fb      	ldr	r3, [r7, #12]
 8015dce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015dd2:	681a      	ldr	r2, [r3, #0]
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015dda:	4619      	mov	r1, r3
 8015ddc:	4b09      	ldr	r3, [pc, #36]	@ (8015e04 <USB_ActivateSetup+0x44>)
 8015dde:	4013      	ands	r3, r2
 8015de0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015de8:	685b      	ldr	r3, [r3, #4]
 8015dea:	68fa      	ldr	r2, [r7, #12]
 8015dec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015df4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015df6:	2300      	movs	r3, #0
}
 8015df8:	4618      	mov	r0, r3
 8015dfa:	3714      	adds	r7, #20
 8015dfc:	46bd      	mov	sp, r7
 8015dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e02:	4770      	bx	lr
 8015e04:	fffff800 	.word	0xfffff800

08015e08 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015e08:	b480      	push	{r7}
 8015e0a:	b087      	sub	sp, #28
 8015e0c:	af00      	add	r7, sp, #0
 8015e0e:	60f8      	str	r0, [r7, #12]
 8015e10:	460b      	mov	r3, r1
 8015e12:	607a      	str	r2, [r7, #4]
 8015e14:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015e16:	68fb      	ldr	r3, [r7, #12]
 8015e18:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015e1a:	68fb      	ldr	r3, [r7, #12]
 8015e1c:	333c      	adds	r3, #60	@ 0x3c
 8015e1e:	3304      	adds	r3, #4
 8015e20:	681b      	ldr	r3, [r3, #0]
 8015e22:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015e24:	693b      	ldr	r3, [r7, #16]
 8015e26:	4a26      	ldr	r2, [pc, #152]	@ (8015ec0 <USB_EP0_OutStart+0xb8>)
 8015e28:	4293      	cmp	r3, r2
 8015e2a:	d90a      	bls.n	8015e42 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015e2c:	697b      	ldr	r3, [r7, #20]
 8015e2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015e38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015e3c:	d101      	bne.n	8015e42 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015e3e:	2300      	movs	r3, #0
 8015e40:	e037      	b.n	8015eb2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015e42:	697b      	ldr	r3, [r7, #20]
 8015e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e48:	461a      	mov	r2, r3
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015e4e:	697b      	ldr	r3, [r7, #20]
 8015e50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e54:	691b      	ldr	r3, [r3, #16]
 8015e56:	697a      	ldr	r2, [r7, #20]
 8015e58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015e5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015e60:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015e62:	697b      	ldr	r3, [r7, #20]
 8015e64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e68:	691b      	ldr	r3, [r3, #16]
 8015e6a:	697a      	ldr	r2, [r7, #20]
 8015e6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015e70:	f043 0318 	orr.w	r3, r3, #24
 8015e74:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015e76:	697b      	ldr	r3, [r7, #20]
 8015e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e7c:	691b      	ldr	r3, [r3, #16]
 8015e7e:	697a      	ldr	r2, [r7, #20]
 8015e80:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015e84:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015e88:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015e8a:	7afb      	ldrb	r3, [r7, #11]
 8015e8c:	2b01      	cmp	r3, #1
 8015e8e:	d10f      	bne.n	8015eb0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015e90:	697b      	ldr	r3, [r7, #20]
 8015e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015e96:	461a      	mov	r2, r3
 8015e98:	687b      	ldr	r3, [r7, #4]
 8015e9a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015e9c:	697b      	ldr	r3, [r7, #20]
 8015e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015ea2:	681b      	ldr	r3, [r3, #0]
 8015ea4:	697a      	ldr	r2, [r7, #20]
 8015ea6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015eaa:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015eae:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015eb0:	2300      	movs	r3, #0
}
 8015eb2:	4618      	mov	r0, r3
 8015eb4:	371c      	adds	r7, #28
 8015eb6:	46bd      	mov	sp, r7
 8015eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ebc:	4770      	bx	lr
 8015ebe:	bf00      	nop
 8015ec0:	4f54300a 	.word	0x4f54300a

08015ec4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015ec4:	b480      	push	{r7}
 8015ec6:	b085      	sub	sp, #20
 8015ec8:	af00      	add	r7, sp, #0
 8015eca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015ecc:	2300      	movs	r3, #0
 8015ece:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	3301      	adds	r3, #1
 8015ed4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015ed6:	68fb      	ldr	r3, [r7, #12]
 8015ed8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015edc:	d901      	bls.n	8015ee2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015ede:	2303      	movs	r3, #3
 8015ee0:	e01b      	b.n	8015f1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	691b      	ldr	r3, [r3, #16]
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	daf2      	bge.n	8015ed0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015eea:	2300      	movs	r3, #0
 8015eec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015eee:	687b      	ldr	r3, [r7, #4]
 8015ef0:	691b      	ldr	r3, [r3, #16]
 8015ef2:	f043 0201 	orr.w	r2, r3, #1
 8015ef6:	687b      	ldr	r3, [r7, #4]
 8015ef8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	3301      	adds	r3, #1
 8015efe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015f00:	68fb      	ldr	r3, [r7, #12]
 8015f02:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015f06:	d901      	bls.n	8015f0c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015f08:	2303      	movs	r3, #3
 8015f0a:	e006      	b.n	8015f1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	691b      	ldr	r3, [r3, #16]
 8015f10:	f003 0301 	and.w	r3, r3, #1
 8015f14:	2b01      	cmp	r3, #1
 8015f16:	d0f0      	beq.n	8015efa <USB_CoreReset+0x36>

  return HAL_OK;
 8015f18:	2300      	movs	r3, #0
}
 8015f1a:	4618      	mov	r0, r3
 8015f1c:	3714      	adds	r7, #20
 8015f1e:	46bd      	mov	sp, r7
 8015f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f24:	4770      	bx	lr
	...

08015f28 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015f28:	b580      	push	{r7, lr}
 8015f2a:	b084      	sub	sp, #16
 8015f2c:	af00      	add	r7, sp, #0
 8015f2e:	6078      	str	r0, [r7, #4]
 8015f30:	460b      	mov	r3, r1
 8015f32:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015f34:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015f38:	f002 fcca 	bl	80188d0 <USBD_static_malloc>
 8015f3c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015f3e:	68fb      	ldr	r3, [r7, #12]
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	d109      	bne.n	8015f58 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015f44:	687b      	ldr	r3, [r7, #4]
 8015f46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	32b0      	adds	r2, #176	@ 0xb0
 8015f4e:	2100      	movs	r1, #0
 8015f50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015f54:	2302      	movs	r3, #2
 8015f56:	e0d4      	b.n	8016102 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015f58:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015f5c:	2100      	movs	r1, #0
 8015f5e:	68f8      	ldr	r0, [r7, #12]
 8015f60:	f004 f89f 	bl	801a0a2 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015f64:	687b      	ldr	r3, [r7, #4]
 8015f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	32b0      	adds	r2, #176	@ 0xb0
 8015f6e:	68f9      	ldr	r1, [r7, #12]
 8015f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015f74:	687b      	ldr	r3, [r7, #4]
 8015f76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f7a:	687b      	ldr	r3, [r7, #4]
 8015f7c:	32b0      	adds	r2, #176	@ 0xb0
 8015f7e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015f82:	687b      	ldr	r3, [r7, #4]
 8015f84:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015f88:	687b      	ldr	r3, [r7, #4]
 8015f8a:	7c1b      	ldrb	r3, [r3, #16]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d138      	bne.n	8016002 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015f90:	4b5e      	ldr	r3, [pc, #376]	@ (801610c <USBD_CDC_Init+0x1e4>)
 8015f92:	7819      	ldrb	r1, [r3, #0]
 8015f94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015f98:	2202      	movs	r2, #2
 8015f9a:	6878      	ldr	r0, [r7, #4]
 8015f9c:	f002 fb75 	bl	801868a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015fa0:	4b5a      	ldr	r3, [pc, #360]	@ (801610c <USBD_CDC_Init+0x1e4>)
 8015fa2:	781b      	ldrb	r3, [r3, #0]
 8015fa4:	f003 020f 	and.w	r2, r3, #15
 8015fa8:	6879      	ldr	r1, [r7, #4]
 8015faa:	4613      	mov	r3, r2
 8015fac:	009b      	lsls	r3, r3, #2
 8015fae:	4413      	add	r3, r2
 8015fb0:	009b      	lsls	r3, r3, #2
 8015fb2:	440b      	add	r3, r1
 8015fb4:	3324      	adds	r3, #36	@ 0x24
 8015fb6:	2201      	movs	r2, #1
 8015fb8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015fba:	4b55      	ldr	r3, [pc, #340]	@ (8016110 <USBD_CDC_Init+0x1e8>)
 8015fbc:	7819      	ldrb	r1, [r3, #0]
 8015fbe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015fc2:	2202      	movs	r2, #2
 8015fc4:	6878      	ldr	r0, [r7, #4]
 8015fc6:	f002 fb60 	bl	801868a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015fca:	4b51      	ldr	r3, [pc, #324]	@ (8016110 <USBD_CDC_Init+0x1e8>)
 8015fcc:	781b      	ldrb	r3, [r3, #0]
 8015fce:	f003 020f 	and.w	r2, r3, #15
 8015fd2:	6879      	ldr	r1, [r7, #4]
 8015fd4:	4613      	mov	r3, r2
 8015fd6:	009b      	lsls	r3, r3, #2
 8015fd8:	4413      	add	r3, r2
 8015fda:	009b      	lsls	r3, r3, #2
 8015fdc:	440b      	add	r3, r1
 8015fde:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015fe2:	2201      	movs	r2, #1
 8015fe4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015fe6:	4b4b      	ldr	r3, [pc, #300]	@ (8016114 <USBD_CDC_Init+0x1ec>)
 8015fe8:	781b      	ldrb	r3, [r3, #0]
 8015fea:	f003 020f 	and.w	r2, r3, #15
 8015fee:	6879      	ldr	r1, [r7, #4]
 8015ff0:	4613      	mov	r3, r2
 8015ff2:	009b      	lsls	r3, r3, #2
 8015ff4:	4413      	add	r3, r2
 8015ff6:	009b      	lsls	r3, r3, #2
 8015ff8:	440b      	add	r3, r1
 8015ffa:	3326      	adds	r3, #38	@ 0x26
 8015ffc:	2210      	movs	r2, #16
 8015ffe:	801a      	strh	r2, [r3, #0]
 8016000:	e035      	b.n	801606e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8016002:	4b42      	ldr	r3, [pc, #264]	@ (801610c <USBD_CDC_Init+0x1e4>)
 8016004:	7819      	ldrb	r1, [r3, #0]
 8016006:	2340      	movs	r3, #64	@ 0x40
 8016008:	2202      	movs	r2, #2
 801600a:	6878      	ldr	r0, [r7, #4]
 801600c:	f002 fb3d 	bl	801868a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8016010:	4b3e      	ldr	r3, [pc, #248]	@ (801610c <USBD_CDC_Init+0x1e4>)
 8016012:	781b      	ldrb	r3, [r3, #0]
 8016014:	f003 020f 	and.w	r2, r3, #15
 8016018:	6879      	ldr	r1, [r7, #4]
 801601a:	4613      	mov	r3, r2
 801601c:	009b      	lsls	r3, r3, #2
 801601e:	4413      	add	r3, r2
 8016020:	009b      	lsls	r3, r3, #2
 8016022:	440b      	add	r3, r1
 8016024:	3324      	adds	r3, #36	@ 0x24
 8016026:	2201      	movs	r2, #1
 8016028:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801602a:	4b39      	ldr	r3, [pc, #228]	@ (8016110 <USBD_CDC_Init+0x1e8>)
 801602c:	7819      	ldrb	r1, [r3, #0]
 801602e:	2340      	movs	r3, #64	@ 0x40
 8016030:	2202      	movs	r2, #2
 8016032:	6878      	ldr	r0, [r7, #4]
 8016034:	f002 fb29 	bl	801868a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8016038:	4b35      	ldr	r3, [pc, #212]	@ (8016110 <USBD_CDC_Init+0x1e8>)
 801603a:	781b      	ldrb	r3, [r3, #0]
 801603c:	f003 020f 	and.w	r2, r3, #15
 8016040:	6879      	ldr	r1, [r7, #4]
 8016042:	4613      	mov	r3, r2
 8016044:	009b      	lsls	r3, r3, #2
 8016046:	4413      	add	r3, r2
 8016048:	009b      	lsls	r3, r3, #2
 801604a:	440b      	add	r3, r1
 801604c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016050:	2201      	movs	r2, #1
 8016052:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8016054:	4b2f      	ldr	r3, [pc, #188]	@ (8016114 <USBD_CDC_Init+0x1ec>)
 8016056:	781b      	ldrb	r3, [r3, #0]
 8016058:	f003 020f 	and.w	r2, r3, #15
 801605c:	6879      	ldr	r1, [r7, #4]
 801605e:	4613      	mov	r3, r2
 8016060:	009b      	lsls	r3, r3, #2
 8016062:	4413      	add	r3, r2
 8016064:	009b      	lsls	r3, r3, #2
 8016066:	440b      	add	r3, r1
 8016068:	3326      	adds	r3, #38	@ 0x26
 801606a:	2210      	movs	r2, #16
 801606c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801606e:	4b29      	ldr	r3, [pc, #164]	@ (8016114 <USBD_CDC_Init+0x1ec>)
 8016070:	7819      	ldrb	r1, [r3, #0]
 8016072:	2308      	movs	r3, #8
 8016074:	2203      	movs	r2, #3
 8016076:	6878      	ldr	r0, [r7, #4]
 8016078:	f002 fb07 	bl	801868a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801607c:	4b25      	ldr	r3, [pc, #148]	@ (8016114 <USBD_CDC_Init+0x1ec>)
 801607e:	781b      	ldrb	r3, [r3, #0]
 8016080:	f003 020f 	and.w	r2, r3, #15
 8016084:	6879      	ldr	r1, [r7, #4]
 8016086:	4613      	mov	r3, r2
 8016088:	009b      	lsls	r3, r3, #2
 801608a:	4413      	add	r3, r2
 801608c:	009b      	lsls	r3, r3, #2
 801608e:	440b      	add	r3, r1
 8016090:	3324      	adds	r3, #36	@ 0x24
 8016092:	2201      	movs	r2, #1
 8016094:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	2200      	movs	r2, #0
 801609a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80160a4:	687a      	ldr	r2, [r7, #4]
 80160a6:	33b0      	adds	r3, #176	@ 0xb0
 80160a8:	009b      	lsls	r3, r3, #2
 80160aa:	4413      	add	r3, r2
 80160ac:	685b      	ldr	r3, [r3, #4]
 80160ae:	681b      	ldr	r3, [r3, #0]
 80160b0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80160b2:	68fb      	ldr	r3, [r7, #12]
 80160b4:	2200      	movs	r2, #0
 80160b6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	2200      	movs	r2, #0
 80160be:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80160c2:	68fb      	ldr	r3, [r7, #12]
 80160c4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d101      	bne.n	80160d0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80160cc:	2302      	movs	r3, #2
 80160ce:	e018      	b.n	8016102 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80160d0:	687b      	ldr	r3, [r7, #4]
 80160d2:	7c1b      	ldrb	r3, [r3, #16]
 80160d4:	2b00      	cmp	r3, #0
 80160d6:	d10a      	bne.n	80160ee <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80160d8:	4b0d      	ldr	r3, [pc, #52]	@ (8016110 <USBD_CDC_Init+0x1e8>)
 80160da:	7819      	ldrb	r1, [r3, #0]
 80160dc:	68fb      	ldr	r3, [r7, #12]
 80160de:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80160e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80160e6:	6878      	ldr	r0, [r7, #4]
 80160e8:	f002 fbbe 	bl	8018868 <USBD_LL_PrepareReceive>
 80160ec:	e008      	b.n	8016100 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80160ee:	4b08      	ldr	r3, [pc, #32]	@ (8016110 <USBD_CDC_Init+0x1e8>)
 80160f0:	7819      	ldrb	r1, [r3, #0]
 80160f2:	68fb      	ldr	r3, [r7, #12]
 80160f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80160f8:	2340      	movs	r3, #64	@ 0x40
 80160fa:	6878      	ldr	r0, [r7, #4]
 80160fc:	f002 fbb4 	bl	8018868 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8016100:	2300      	movs	r3, #0
}
 8016102:	4618      	mov	r0, r3
 8016104:	3710      	adds	r7, #16
 8016106:	46bd      	mov	sp, r7
 8016108:	bd80      	pop	{r7, pc}
 801610a:	bf00      	nop
 801610c:	240000c7 	.word	0x240000c7
 8016110:	240000c8 	.word	0x240000c8
 8016114:	240000c9 	.word	0x240000c9

08016118 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016118:	b580      	push	{r7, lr}
 801611a:	b082      	sub	sp, #8
 801611c:	af00      	add	r7, sp, #0
 801611e:	6078      	str	r0, [r7, #4]
 8016120:	460b      	mov	r3, r1
 8016122:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8016124:	4b3a      	ldr	r3, [pc, #232]	@ (8016210 <USBD_CDC_DeInit+0xf8>)
 8016126:	781b      	ldrb	r3, [r3, #0]
 8016128:	4619      	mov	r1, r3
 801612a:	6878      	ldr	r0, [r7, #4]
 801612c:	f002 fad3 	bl	80186d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8016130:	4b37      	ldr	r3, [pc, #220]	@ (8016210 <USBD_CDC_DeInit+0xf8>)
 8016132:	781b      	ldrb	r3, [r3, #0]
 8016134:	f003 020f 	and.w	r2, r3, #15
 8016138:	6879      	ldr	r1, [r7, #4]
 801613a:	4613      	mov	r3, r2
 801613c:	009b      	lsls	r3, r3, #2
 801613e:	4413      	add	r3, r2
 8016140:	009b      	lsls	r3, r3, #2
 8016142:	440b      	add	r3, r1
 8016144:	3324      	adds	r3, #36	@ 0x24
 8016146:	2200      	movs	r2, #0
 8016148:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801614a:	4b32      	ldr	r3, [pc, #200]	@ (8016214 <USBD_CDC_DeInit+0xfc>)
 801614c:	781b      	ldrb	r3, [r3, #0]
 801614e:	4619      	mov	r1, r3
 8016150:	6878      	ldr	r0, [r7, #4]
 8016152:	f002 fac0 	bl	80186d6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8016156:	4b2f      	ldr	r3, [pc, #188]	@ (8016214 <USBD_CDC_DeInit+0xfc>)
 8016158:	781b      	ldrb	r3, [r3, #0]
 801615a:	f003 020f 	and.w	r2, r3, #15
 801615e:	6879      	ldr	r1, [r7, #4]
 8016160:	4613      	mov	r3, r2
 8016162:	009b      	lsls	r3, r3, #2
 8016164:	4413      	add	r3, r2
 8016166:	009b      	lsls	r3, r3, #2
 8016168:	440b      	add	r3, r1
 801616a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801616e:	2200      	movs	r2, #0
 8016170:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8016172:	4b29      	ldr	r3, [pc, #164]	@ (8016218 <USBD_CDC_DeInit+0x100>)
 8016174:	781b      	ldrb	r3, [r3, #0]
 8016176:	4619      	mov	r1, r3
 8016178:	6878      	ldr	r0, [r7, #4]
 801617a:	f002 faac 	bl	80186d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801617e:	4b26      	ldr	r3, [pc, #152]	@ (8016218 <USBD_CDC_DeInit+0x100>)
 8016180:	781b      	ldrb	r3, [r3, #0]
 8016182:	f003 020f 	and.w	r2, r3, #15
 8016186:	6879      	ldr	r1, [r7, #4]
 8016188:	4613      	mov	r3, r2
 801618a:	009b      	lsls	r3, r3, #2
 801618c:	4413      	add	r3, r2
 801618e:	009b      	lsls	r3, r3, #2
 8016190:	440b      	add	r3, r1
 8016192:	3324      	adds	r3, #36	@ 0x24
 8016194:	2200      	movs	r2, #0
 8016196:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8016198:	4b1f      	ldr	r3, [pc, #124]	@ (8016218 <USBD_CDC_DeInit+0x100>)
 801619a:	781b      	ldrb	r3, [r3, #0]
 801619c:	f003 020f 	and.w	r2, r3, #15
 80161a0:	6879      	ldr	r1, [r7, #4]
 80161a2:	4613      	mov	r3, r2
 80161a4:	009b      	lsls	r3, r3, #2
 80161a6:	4413      	add	r3, r2
 80161a8:	009b      	lsls	r3, r3, #2
 80161aa:	440b      	add	r3, r1
 80161ac:	3326      	adds	r3, #38	@ 0x26
 80161ae:	2200      	movs	r2, #0
 80161b0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	32b0      	adds	r2, #176	@ 0xb0
 80161bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	d01f      	beq.n	8016204 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80161ca:	687a      	ldr	r2, [r7, #4]
 80161cc:	33b0      	adds	r3, #176	@ 0xb0
 80161ce:	009b      	lsls	r3, r3, #2
 80161d0:	4413      	add	r3, r2
 80161d2:	685b      	ldr	r3, [r3, #4]
 80161d4:	685b      	ldr	r3, [r3, #4]
 80161d6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	32b0      	adds	r2, #176	@ 0xb0
 80161e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80161e6:	4618      	mov	r0, r3
 80161e8:	f002 fb80 	bl	80188ec <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80161ec:	687b      	ldr	r3, [r7, #4]
 80161ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	32b0      	adds	r2, #176	@ 0xb0
 80161f6:	2100      	movs	r1, #0
 80161f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	2200      	movs	r2, #0
 8016200:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8016204:	2300      	movs	r3, #0
}
 8016206:	4618      	mov	r0, r3
 8016208:	3708      	adds	r7, #8
 801620a:	46bd      	mov	sp, r7
 801620c:	bd80      	pop	{r7, pc}
 801620e:	bf00      	nop
 8016210:	240000c7 	.word	0x240000c7
 8016214:	240000c8 	.word	0x240000c8
 8016218:	240000c9 	.word	0x240000c9

0801621c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801621c:	b580      	push	{r7, lr}
 801621e:	b086      	sub	sp, #24
 8016220:	af00      	add	r7, sp, #0
 8016222:	6078      	str	r0, [r7, #4]
 8016224:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	32b0      	adds	r2, #176	@ 0xb0
 8016230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016234:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8016236:	2300      	movs	r3, #0
 8016238:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801623a:	2300      	movs	r3, #0
 801623c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801623e:	2300      	movs	r3, #0
 8016240:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8016242:	693b      	ldr	r3, [r7, #16]
 8016244:	2b00      	cmp	r3, #0
 8016246:	d101      	bne.n	801624c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8016248:	2303      	movs	r3, #3
 801624a:	e0bf      	b.n	80163cc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801624c:	683b      	ldr	r3, [r7, #0]
 801624e:	781b      	ldrb	r3, [r3, #0]
 8016250:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016254:	2b00      	cmp	r3, #0
 8016256:	d050      	beq.n	80162fa <USBD_CDC_Setup+0xde>
 8016258:	2b20      	cmp	r3, #32
 801625a:	f040 80af 	bne.w	80163bc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801625e:	683b      	ldr	r3, [r7, #0]
 8016260:	88db      	ldrh	r3, [r3, #6]
 8016262:	2b00      	cmp	r3, #0
 8016264:	d03a      	beq.n	80162dc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8016266:	683b      	ldr	r3, [r7, #0]
 8016268:	781b      	ldrb	r3, [r3, #0]
 801626a:	b25b      	sxtb	r3, r3
 801626c:	2b00      	cmp	r3, #0
 801626e:	da1b      	bge.n	80162a8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016276:	687a      	ldr	r2, [r7, #4]
 8016278:	33b0      	adds	r3, #176	@ 0xb0
 801627a:	009b      	lsls	r3, r3, #2
 801627c:	4413      	add	r3, r2
 801627e:	685b      	ldr	r3, [r3, #4]
 8016280:	689b      	ldr	r3, [r3, #8]
 8016282:	683a      	ldr	r2, [r7, #0]
 8016284:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8016286:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016288:	683a      	ldr	r2, [r7, #0]
 801628a:	88d2      	ldrh	r2, [r2, #6]
 801628c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801628e:	683b      	ldr	r3, [r7, #0]
 8016290:	88db      	ldrh	r3, [r3, #6]
 8016292:	2b07      	cmp	r3, #7
 8016294:	bf28      	it	cs
 8016296:	2307      	movcs	r3, #7
 8016298:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801629a:	693b      	ldr	r3, [r7, #16]
 801629c:	89fa      	ldrh	r2, [r7, #14]
 801629e:	4619      	mov	r1, r3
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f001 fdbd 	bl	8017e20 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80162a6:	e090      	b.n	80163ca <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80162a8:	683b      	ldr	r3, [r7, #0]
 80162aa:	785a      	ldrb	r2, [r3, #1]
 80162ac:	693b      	ldr	r3, [r7, #16]
 80162ae:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80162b2:	683b      	ldr	r3, [r7, #0]
 80162b4:	88db      	ldrh	r3, [r3, #6]
 80162b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80162b8:	d803      	bhi.n	80162c2 <USBD_CDC_Setup+0xa6>
 80162ba:	683b      	ldr	r3, [r7, #0]
 80162bc:	88db      	ldrh	r3, [r3, #6]
 80162be:	b2da      	uxtb	r2, r3
 80162c0:	e000      	b.n	80162c4 <USBD_CDC_Setup+0xa8>
 80162c2:	2240      	movs	r2, #64	@ 0x40
 80162c4:	693b      	ldr	r3, [r7, #16]
 80162c6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80162ca:	6939      	ldr	r1, [r7, #16]
 80162cc:	693b      	ldr	r3, [r7, #16]
 80162ce:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80162d2:	461a      	mov	r2, r3
 80162d4:	6878      	ldr	r0, [r7, #4]
 80162d6:	f001 fdcf 	bl	8017e78 <USBD_CtlPrepareRx>
      break;
 80162da:	e076      	b.n	80163ca <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80162e2:	687a      	ldr	r2, [r7, #4]
 80162e4:	33b0      	adds	r3, #176	@ 0xb0
 80162e6:	009b      	lsls	r3, r3, #2
 80162e8:	4413      	add	r3, r2
 80162ea:	685b      	ldr	r3, [r3, #4]
 80162ec:	689b      	ldr	r3, [r3, #8]
 80162ee:	683a      	ldr	r2, [r7, #0]
 80162f0:	7850      	ldrb	r0, [r2, #1]
 80162f2:	2200      	movs	r2, #0
 80162f4:	6839      	ldr	r1, [r7, #0]
 80162f6:	4798      	blx	r3
      break;
 80162f8:	e067      	b.n	80163ca <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80162fa:	683b      	ldr	r3, [r7, #0]
 80162fc:	785b      	ldrb	r3, [r3, #1]
 80162fe:	2b0b      	cmp	r3, #11
 8016300:	d851      	bhi.n	80163a6 <USBD_CDC_Setup+0x18a>
 8016302:	a201      	add	r2, pc, #4	@ (adr r2, 8016308 <USBD_CDC_Setup+0xec>)
 8016304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016308:	08016339 	.word	0x08016339
 801630c:	080163b5 	.word	0x080163b5
 8016310:	080163a7 	.word	0x080163a7
 8016314:	080163a7 	.word	0x080163a7
 8016318:	080163a7 	.word	0x080163a7
 801631c:	080163a7 	.word	0x080163a7
 8016320:	080163a7 	.word	0x080163a7
 8016324:	080163a7 	.word	0x080163a7
 8016328:	080163a7 	.word	0x080163a7
 801632c:	080163a7 	.word	0x080163a7
 8016330:	08016363 	.word	0x08016363
 8016334:	0801638d 	.word	0x0801638d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801633e:	b2db      	uxtb	r3, r3
 8016340:	2b03      	cmp	r3, #3
 8016342:	d107      	bne.n	8016354 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016344:	f107 030a 	add.w	r3, r7, #10
 8016348:	2202      	movs	r2, #2
 801634a:	4619      	mov	r1, r3
 801634c:	6878      	ldr	r0, [r7, #4]
 801634e:	f001 fd67 	bl	8017e20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016352:	e032      	b.n	80163ba <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016354:	6839      	ldr	r1, [r7, #0]
 8016356:	6878      	ldr	r0, [r7, #4]
 8016358:	f001 fce5 	bl	8017d26 <USBD_CtlError>
            ret = USBD_FAIL;
 801635c:	2303      	movs	r3, #3
 801635e:	75fb      	strb	r3, [r7, #23]
          break;
 8016360:	e02b      	b.n	80163ba <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016362:	687b      	ldr	r3, [r7, #4]
 8016364:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016368:	b2db      	uxtb	r3, r3
 801636a:	2b03      	cmp	r3, #3
 801636c:	d107      	bne.n	801637e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801636e:	f107 030d 	add.w	r3, r7, #13
 8016372:	2201      	movs	r2, #1
 8016374:	4619      	mov	r1, r3
 8016376:	6878      	ldr	r0, [r7, #4]
 8016378:	f001 fd52 	bl	8017e20 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801637c:	e01d      	b.n	80163ba <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801637e:	6839      	ldr	r1, [r7, #0]
 8016380:	6878      	ldr	r0, [r7, #4]
 8016382:	f001 fcd0 	bl	8017d26 <USBD_CtlError>
            ret = USBD_FAIL;
 8016386:	2303      	movs	r3, #3
 8016388:	75fb      	strb	r3, [r7, #23]
          break;
 801638a:	e016      	b.n	80163ba <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801638c:	687b      	ldr	r3, [r7, #4]
 801638e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016392:	b2db      	uxtb	r3, r3
 8016394:	2b03      	cmp	r3, #3
 8016396:	d00f      	beq.n	80163b8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8016398:	6839      	ldr	r1, [r7, #0]
 801639a:	6878      	ldr	r0, [r7, #4]
 801639c:	f001 fcc3 	bl	8017d26 <USBD_CtlError>
            ret = USBD_FAIL;
 80163a0:	2303      	movs	r3, #3
 80163a2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80163a4:	e008      	b.n	80163b8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80163a6:	6839      	ldr	r1, [r7, #0]
 80163a8:	6878      	ldr	r0, [r7, #4]
 80163aa:	f001 fcbc 	bl	8017d26 <USBD_CtlError>
          ret = USBD_FAIL;
 80163ae:	2303      	movs	r3, #3
 80163b0:	75fb      	strb	r3, [r7, #23]
          break;
 80163b2:	e002      	b.n	80163ba <USBD_CDC_Setup+0x19e>
          break;
 80163b4:	bf00      	nop
 80163b6:	e008      	b.n	80163ca <USBD_CDC_Setup+0x1ae>
          break;
 80163b8:	bf00      	nop
      }
      break;
 80163ba:	e006      	b.n	80163ca <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80163bc:	6839      	ldr	r1, [r7, #0]
 80163be:	6878      	ldr	r0, [r7, #4]
 80163c0:	f001 fcb1 	bl	8017d26 <USBD_CtlError>
      ret = USBD_FAIL;
 80163c4:	2303      	movs	r3, #3
 80163c6:	75fb      	strb	r3, [r7, #23]
      break;
 80163c8:	bf00      	nop
  }

  return (uint8_t)ret;
 80163ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80163cc:	4618      	mov	r0, r3
 80163ce:	3718      	adds	r7, #24
 80163d0:	46bd      	mov	sp, r7
 80163d2:	bd80      	pop	{r7, pc}

080163d4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80163d4:	b580      	push	{r7, lr}
 80163d6:	b084      	sub	sp, #16
 80163d8:	af00      	add	r7, sp, #0
 80163da:	6078      	str	r0, [r7, #4]
 80163dc:	460b      	mov	r3, r1
 80163de:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80163e6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	32b0      	adds	r2, #176	@ 0xb0
 80163f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d101      	bne.n	80163fe <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80163fa:	2303      	movs	r3, #3
 80163fc:	e065      	b.n	80164ca <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	32b0      	adds	r2, #176	@ 0xb0
 8016408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801640c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801640e:	78fb      	ldrb	r3, [r7, #3]
 8016410:	f003 020f 	and.w	r2, r3, #15
 8016414:	6879      	ldr	r1, [r7, #4]
 8016416:	4613      	mov	r3, r2
 8016418:	009b      	lsls	r3, r3, #2
 801641a:	4413      	add	r3, r2
 801641c:	009b      	lsls	r3, r3, #2
 801641e:	440b      	add	r3, r1
 8016420:	3318      	adds	r3, #24
 8016422:	681b      	ldr	r3, [r3, #0]
 8016424:	2b00      	cmp	r3, #0
 8016426:	d02f      	beq.n	8016488 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8016428:	78fb      	ldrb	r3, [r7, #3]
 801642a:	f003 020f 	and.w	r2, r3, #15
 801642e:	6879      	ldr	r1, [r7, #4]
 8016430:	4613      	mov	r3, r2
 8016432:	009b      	lsls	r3, r3, #2
 8016434:	4413      	add	r3, r2
 8016436:	009b      	lsls	r3, r3, #2
 8016438:	440b      	add	r3, r1
 801643a:	3318      	adds	r3, #24
 801643c:	681a      	ldr	r2, [r3, #0]
 801643e:	78fb      	ldrb	r3, [r7, #3]
 8016440:	f003 010f 	and.w	r1, r3, #15
 8016444:	68f8      	ldr	r0, [r7, #12]
 8016446:	460b      	mov	r3, r1
 8016448:	00db      	lsls	r3, r3, #3
 801644a:	440b      	add	r3, r1
 801644c:	009b      	lsls	r3, r3, #2
 801644e:	4403      	add	r3, r0
 8016450:	331c      	adds	r3, #28
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	fbb2 f1f3 	udiv	r1, r2, r3
 8016458:	fb01 f303 	mul.w	r3, r1, r3
 801645c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801645e:	2b00      	cmp	r3, #0
 8016460:	d112      	bne.n	8016488 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8016462:	78fb      	ldrb	r3, [r7, #3]
 8016464:	f003 020f 	and.w	r2, r3, #15
 8016468:	6879      	ldr	r1, [r7, #4]
 801646a:	4613      	mov	r3, r2
 801646c:	009b      	lsls	r3, r3, #2
 801646e:	4413      	add	r3, r2
 8016470:	009b      	lsls	r3, r3, #2
 8016472:	440b      	add	r3, r1
 8016474:	3318      	adds	r3, #24
 8016476:	2200      	movs	r2, #0
 8016478:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801647a:	78f9      	ldrb	r1, [r7, #3]
 801647c:	2300      	movs	r3, #0
 801647e:	2200      	movs	r2, #0
 8016480:	6878      	ldr	r0, [r7, #4]
 8016482:	f002 f9d0 	bl	8018826 <USBD_LL_Transmit>
 8016486:	e01f      	b.n	80164c8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8016488:	68bb      	ldr	r3, [r7, #8]
 801648a:	2200      	movs	r2, #0
 801648c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016496:	687a      	ldr	r2, [r7, #4]
 8016498:	33b0      	adds	r3, #176	@ 0xb0
 801649a:	009b      	lsls	r3, r3, #2
 801649c:	4413      	add	r3, r2
 801649e:	685b      	ldr	r3, [r3, #4]
 80164a0:	691b      	ldr	r3, [r3, #16]
 80164a2:	2b00      	cmp	r3, #0
 80164a4:	d010      	beq.n	80164c8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80164ac:	687a      	ldr	r2, [r7, #4]
 80164ae:	33b0      	adds	r3, #176	@ 0xb0
 80164b0:	009b      	lsls	r3, r3, #2
 80164b2:	4413      	add	r3, r2
 80164b4:	685b      	ldr	r3, [r3, #4]
 80164b6:	691b      	ldr	r3, [r3, #16]
 80164b8:	68ba      	ldr	r2, [r7, #8]
 80164ba:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80164be:	68ba      	ldr	r2, [r7, #8]
 80164c0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80164c4:	78fa      	ldrb	r2, [r7, #3]
 80164c6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80164c8:	2300      	movs	r3, #0
}
 80164ca:	4618      	mov	r0, r3
 80164cc:	3710      	adds	r7, #16
 80164ce:	46bd      	mov	sp, r7
 80164d0:	bd80      	pop	{r7, pc}

080164d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80164d2:	b580      	push	{r7, lr}
 80164d4:	b084      	sub	sp, #16
 80164d6:	af00      	add	r7, sp, #0
 80164d8:	6078      	str	r0, [r7, #4]
 80164da:	460b      	mov	r3, r1
 80164dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	32b0      	adds	r2, #176	@ 0xb0
 80164e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164ec:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	32b0      	adds	r2, #176	@ 0xb0
 80164f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80164fc:	2b00      	cmp	r3, #0
 80164fe:	d101      	bne.n	8016504 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8016500:	2303      	movs	r3, #3
 8016502:	e01a      	b.n	801653a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8016504:	78fb      	ldrb	r3, [r7, #3]
 8016506:	4619      	mov	r1, r3
 8016508:	6878      	ldr	r0, [r7, #4]
 801650a:	f002 f9ce 	bl	80188aa <USBD_LL_GetRxDataSize>
 801650e:	4602      	mov	r2, r0
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801651c:	687a      	ldr	r2, [r7, #4]
 801651e:	33b0      	adds	r3, #176	@ 0xb0
 8016520:	009b      	lsls	r3, r3, #2
 8016522:	4413      	add	r3, r2
 8016524:	685b      	ldr	r3, [r3, #4]
 8016526:	68db      	ldr	r3, [r3, #12]
 8016528:	68fa      	ldr	r2, [r7, #12]
 801652a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801652e:	68fa      	ldr	r2, [r7, #12]
 8016530:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8016534:	4611      	mov	r1, r2
 8016536:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8016538:	2300      	movs	r3, #0
}
 801653a:	4618      	mov	r0, r3
 801653c:	3710      	adds	r7, #16
 801653e:	46bd      	mov	sp, r7
 8016540:	bd80      	pop	{r7, pc}

08016542 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016542:	b580      	push	{r7, lr}
 8016544:	b084      	sub	sp, #16
 8016546:	af00      	add	r7, sp, #0
 8016548:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	32b0      	adds	r2, #176	@ 0xb0
 8016554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016558:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	2b00      	cmp	r3, #0
 801655e:	d101      	bne.n	8016564 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8016560:	2303      	movs	r3, #3
 8016562:	e024      	b.n	80165ae <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8016564:	687b      	ldr	r3, [r7, #4]
 8016566:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801656a:	687a      	ldr	r2, [r7, #4]
 801656c:	33b0      	adds	r3, #176	@ 0xb0
 801656e:	009b      	lsls	r3, r3, #2
 8016570:	4413      	add	r3, r2
 8016572:	685b      	ldr	r3, [r3, #4]
 8016574:	2b00      	cmp	r3, #0
 8016576:	d019      	beq.n	80165ac <USBD_CDC_EP0_RxReady+0x6a>
 8016578:	68fb      	ldr	r3, [r7, #12]
 801657a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801657e:	2bff      	cmp	r3, #255	@ 0xff
 8016580:	d014      	beq.n	80165ac <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016588:	687a      	ldr	r2, [r7, #4]
 801658a:	33b0      	adds	r3, #176	@ 0xb0
 801658c:	009b      	lsls	r3, r3, #2
 801658e:	4413      	add	r3, r2
 8016590:	685b      	ldr	r3, [r3, #4]
 8016592:	689b      	ldr	r3, [r3, #8]
 8016594:	68fa      	ldr	r2, [r7, #12]
 8016596:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801659a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801659c:	68fa      	ldr	r2, [r7, #12]
 801659e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80165a2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	22ff      	movs	r2, #255	@ 0xff
 80165a8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80165ac:	2300      	movs	r3, #0
}
 80165ae:	4618      	mov	r0, r3
 80165b0:	3710      	adds	r7, #16
 80165b2:	46bd      	mov	sp, r7
 80165b4:	bd80      	pop	{r7, pc}
	...

080165b8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80165b8:	b580      	push	{r7, lr}
 80165ba:	b086      	sub	sp, #24
 80165bc:	af00      	add	r7, sp, #0
 80165be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80165c0:	2182      	movs	r1, #130	@ 0x82
 80165c2:	4818      	ldr	r0, [pc, #96]	@ (8016624 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80165c4:	f000 fd4f 	bl	8017066 <USBD_GetEpDesc>
 80165c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80165ca:	2101      	movs	r1, #1
 80165cc:	4815      	ldr	r0, [pc, #84]	@ (8016624 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80165ce:	f000 fd4a 	bl	8017066 <USBD_GetEpDesc>
 80165d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80165d4:	2181      	movs	r1, #129	@ 0x81
 80165d6:	4813      	ldr	r0, [pc, #76]	@ (8016624 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80165d8:	f000 fd45 	bl	8017066 <USBD_GetEpDesc>
 80165dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80165de:	697b      	ldr	r3, [r7, #20]
 80165e0:	2b00      	cmp	r3, #0
 80165e2:	d002      	beq.n	80165ea <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80165e4:	697b      	ldr	r3, [r7, #20]
 80165e6:	2210      	movs	r2, #16
 80165e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80165ea:	693b      	ldr	r3, [r7, #16]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d006      	beq.n	80165fe <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80165f0:	693b      	ldr	r3, [r7, #16]
 80165f2:	2200      	movs	r2, #0
 80165f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80165f8:	711a      	strb	r2, [r3, #4]
 80165fa:	2200      	movs	r2, #0
 80165fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80165fe:	68fb      	ldr	r3, [r7, #12]
 8016600:	2b00      	cmp	r3, #0
 8016602:	d006      	beq.n	8016612 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016604:	68fb      	ldr	r3, [r7, #12]
 8016606:	2200      	movs	r2, #0
 8016608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801660c:	711a      	strb	r2, [r3, #4]
 801660e:	2200      	movs	r2, #0
 8016610:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	2243      	movs	r2, #67	@ 0x43
 8016616:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016618:	4b02      	ldr	r3, [pc, #8]	@ (8016624 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801661a:	4618      	mov	r0, r3
 801661c:	3718      	adds	r7, #24
 801661e:	46bd      	mov	sp, r7
 8016620:	bd80      	pop	{r7, pc}
 8016622:	bf00      	nop
 8016624:	24000084 	.word	0x24000084

08016628 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8016628:	b580      	push	{r7, lr}
 801662a:	b086      	sub	sp, #24
 801662c:	af00      	add	r7, sp, #0
 801662e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016630:	2182      	movs	r1, #130	@ 0x82
 8016632:	4818      	ldr	r0, [pc, #96]	@ (8016694 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016634:	f000 fd17 	bl	8017066 <USBD_GetEpDesc>
 8016638:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801663a:	2101      	movs	r1, #1
 801663c:	4815      	ldr	r0, [pc, #84]	@ (8016694 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801663e:	f000 fd12 	bl	8017066 <USBD_GetEpDesc>
 8016642:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016644:	2181      	movs	r1, #129	@ 0x81
 8016646:	4813      	ldr	r0, [pc, #76]	@ (8016694 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016648:	f000 fd0d 	bl	8017066 <USBD_GetEpDesc>
 801664c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801664e:	697b      	ldr	r3, [r7, #20]
 8016650:	2b00      	cmp	r3, #0
 8016652:	d002      	beq.n	801665a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016654:	697b      	ldr	r3, [r7, #20]
 8016656:	2210      	movs	r2, #16
 8016658:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801665a:	693b      	ldr	r3, [r7, #16]
 801665c:	2b00      	cmp	r3, #0
 801665e:	d006      	beq.n	801666e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016660:	693b      	ldr	r3, [r7, #16]
 8016662:	2200      	movs	r2, #0
 8016664:	711a      	strb	r2, [r3, #4]
 8016666:	2200      	movs	r2, #0
 8016668:	f042 0202 	orr.w	r2, r2, #2
 801666c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801666e:	68fb      	ldr	r3, [r7, #12]
 8016670:	2b00      	cmp	r3, #0
 8016672:	d006      	beq.n	8016682 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016674:	68fb      	ldr	r3, [r7, #12]
 8016676:	2200      	movs	r2, #0
 8016678:	711a      	strb	r2, [r3, #4]
 801667a:	2200      	movs	r2, #0
 801667c:	f042 0202 	orr.w	r2, r2, #2
 8016680:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	2243      	movs	r2, #67	@ 0x43
 8016686:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016688:	4b02      	ldr	r3, [pc, #8]	@ (8016694 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801668a:	4618      	mov	r0, r3
 801668c:	3718      	adds	r7, #24
 801668e:	46bd      	mov	sp, r7
 8016690:	bd80      	pop	{r7, pc}
 8016692:	bf00      	nop
 8016694:	24000084 	.word	0x24000084

08016698 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8016698:	b580      	push	{r7, lr}
 801669a:	b086      	sub	sp, #24
 801669c:	af00      	add	r7, sp, #0
 801669e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80166a0:	2182      	movs	r1, #130	@ 0x82
 80166a2:	4818      	ldr	r0, [pc, #96]	@ (8016704 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80166a4:	f000 fcdf 	bl	8017066 <USBD_GetEpDesc>
 80166a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80166aa:	2101      	movs	r1, #1
 80166ac:	4815      	ldr	r0, [pc, #84]	@ (8016704 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80166ae:	f000 fcda 	bl	8017066 <USBD_GetEpDesc>
 80166b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80166b4:	2181      	movs	r1, #129	@ 0x81
 80166b6:	4813      	ldr	r0, [pc, #76]	@ (8016704 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80166b8:	f000 fcd5 	bl	8017066 <USBD_GetEpDesc>
 80166bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80166be:	697b      	ldr	r3, [r7, #20]
 80166c0:	2b00      	cmp	r3, #0
 80166c2:	d002      	beq.n	80166ca <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80166c4:	697b      	ldr	r3, [r7, #20]
 80166c6:	2210      	movs	r2, #16
 80166c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80166ca:	693b      	ldr	r3, [r7, #16]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d006      	beq.n	80166de <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80166d0:	693b      	ldr	r3, [r7, #16]
 80166d2:	2200      	movs	r2, #0
 80166d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80166d8:	711a      	strb	r2, [r3, #4]
 80166da:	2200      	movs	r2, #0
 80166dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d006      	beq.n	80166f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80166e4:	68fb      	ldr	r3, [r7, #12]
 80166e6:	2200      	movs	r2, #0
 80166e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80166ec:	711a      	strb	r2, [r3, #4]
 80166ee:	2200      	movs	r2, #0
 80166f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	2243      	movs	r2, #67	@ 0x43
 80166f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80166f8:	4b02      	ldr	r3, [pc, #8]	@ (8016704 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80166fa:	4618      	mov	r0, r3
 80166fc:	3718      	adds	r7, #24
 80166fe:	46bd      	mov	sp, r7
 8016700:	bd80      	pop	{r7, pc}
 8016702:	bf00      	nop
 8016704:	24000084 	.word	0x24000084

08016708 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8016708:	b480      	push	{r7}
 801670a:	b083      	sub	sp, #12
 801670c:	af00      	add	r7, sp, #0
 801670e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	220a      	movs	r2, #10
 8016714:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8016716:	4b03      	ldr	r3, [pc, #12]	@ (8016724 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8016718:	4618      	mov	r0, r3
 801671a:	370c      	adds	r7, #12
 801671c:	46bd      	mov	sp, r7
 801671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016722:	4770      	bx	lr
 8016724:	24000040 	.word	0x24000040

08016728 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8016728:	b480      	push	{r7}
 801672a:	b083      	sub	sp, #12
 801672c:	af00      	add	r7, sp, #0
 801672e:	6078      	str	r0, [r7, #4]
 8016730:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8016732:	683b      	ldr	r3, [r7, #0]
 8016734:	2b00      	cmp	r3, #0
 8016736:	d101      	bne.n	801673c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8016738:	2303      	movs	r3, #3
 801673a:	e009      	b.n	8016750 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016742:	687a      	ldr	r2, [r7, #4]
 8016744:	33b0      	adds	r3, #176	@ 0xb0
 8016746:	009b      	lsls	r3, r3, #2
 8016748:	4413      	add	r3, r2
 801674a:	683a      	ldr	r2, [r7, #0]
 801674c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801674e:	2300      	movs	r3, #0
}
 8016750:	4618      	mov	r0, r3
 8016752:	370c      	adds	r7, #12
 8016754:	46bd      	mov	sp, r7
 8016756:	f85d 7b04 	ldr.w	r7, [sp], #4
 801675a:	4770      	bx	lr

0801675c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801675c:	b480      	push	{r7}
 801675e:	b087      	sub	sp, #28
 8016760:	af00      	add	r7, sp, #0
 8016762:	60f8      	str	r0, [r7, #12]
 8016764:	60b9      	str	r1, [r7, #8]
 8016766:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016768:	68fb      	ldr	r3, [r7, #12]
 801676a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801676e:	68fb      	ldr	r3, [r7, #12]
 8016770:	32b0      	adds	r2, #176	@ 0xb0
 8016772:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016776:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016778:	697b      	ldr	r3, [r7, #20]
 801677a:	2b00      	cmp	r3, #0
 801677c:	d101      	bne.n	8016782 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801677e:	2303      	movs	r3, #3
 8016780:	e008      	b.n	8016794 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8016782:	697b      	ldr	r3, [r7, #20]
 8016784:	68ba      	ldr	r2, [r7, #8]
 8016786:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801678a:	697b      	ldr	r3, [r7, #20]
 801678c:	687a      	ldr	r2, [r7, #4]
 801678e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8016792:	2300      	movs	r3, #0
}
 8016794:	4618      	mov	r0, r3
 8016796:	371c      	adds	r7, #28
 8016798:	46bd      	mov	sp, r7
 801679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801679e:	4770      	bx	lr

080167a0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80167a0:	b480      	push	{r7}
 80167a2:	b085      	sub	sp, #20
 80167a4:	af00      	add	r7, sp, #0
 80167a6:	6078      	str	r0, [r7, #4]
 80167a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80167aa:	687b      	ldr	r3, [r7, #4]
 80167ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	32b0      	adds	r2, #176	@ 0xb0
 80167b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167b8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80167ba:	68fb      	ldr	r3, [r7, #12]
 80167bc:	2b00      	cmp	r3, #0
 80167be:	d101      	bne.n	80167c4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80167c0:	2303      	movs	r3, #3
 80167c2:	e004      	b.n	80167ce <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80167c4:	68fb      	ldr	r3, [r7, #12]
 80167c6:	683a      	ldr	r2, [r7, #0]
 80167c8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80167cc:	2300      	movs	r3, #0
}
 80167ce:	4618      	mov	r0, r3
 80167d0:	3714      	adds	r7, #20
 80167d2:	46bd      	mov	sp, r7
 80167d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167d8:	4770      	bx	lr
	...

080167dc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80167dc:	b580      	push	{r7, lr}
 80167de:	b084      	sub	sp, #16
 80167e0:	af00      	add	r7, sp, #0
 80167e2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	32b0      	adds	r2, #176	@ 0xb0
 80167ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167f2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80167f4:	2301      	movs	r3, #1
 80167f6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80167f8:	68bb      	ldr	r3, [r7, #8]
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d101      	bne.n	8016802 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80167fe:	2303      	movs	r3, #3
 8016800:	e025      	b.n	801684e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8016802:	68bb      	ldr	r3, [r7, #8]
 8016804:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016808:	2b00      	cmp	r3, #0
 801680a:	d11f      	bne.n	801684c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801680c:	68bb      	ldr	r3, [r7, #8]
 801680e:	2201      	movs	r2, #1
 8016810:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8016814:	4b10      	ldr	r3, [pc, #64]	@ (8016858 <USBD_CDC_TransmitPacket+0x7c>)
 8016816:	781b      	ldrb	r3, [r3, #0]
 8016818:	f003 020f 	and.w	r2, r3, #15
 801681c:	68bb      	ldr	r3, [r7, #8]
 801681e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8016822:	6878      	ldr	r0, [r7, #4]
 8016824:	4613      	mov	r3, r2
 8016826:	009b      	lsls	r3, r3, #2
 8016828:	4413      	add	r3, r2
 801682a:	009b      	lsls	r3, r3, #2
 801682c:	4403      	add	r3, r0
 801682e:	3318      	adds	r3, #24
 8016830:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8016832:	4b09      	ldr	r3, [pc, #36]	@ (8016858 <USBD_CDC_TransmitPacket+0x7c>)
 8016834:	7819      	ldrb	r1, [r3, #0]
 8016836:	68bb      	ldr	r3, [r7, #8]
 8016838:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801683c:	68bb      	ldr	r3, [r7, #8]
 801683e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016842:	6878      	ldr	r0, [r7, #4]
 8016844:	f001 ffef 	bl	8018826 <USBD_LL_Transmit>

    ret = USBD_OK;
 8016848:	2300      	movs	r3, #0
 801684a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801684c:	7bfb      	ldrb	r3, [r7, #15]
}
 801684e:	4618      	mov	r0, r3
 8016850:	3710      	adds	r7, #16
 8016852:	46bd      	mov	sp, r7
 8016854:	bd80      	pop	{r7, pc}
 8016856:	bf00      	nop
 8016858:	240000c7 	.word	0x240000c7

0801685c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801685c:	b580      	push	{r7, lr}
 801685e:	b084      	sub	sp, #16
 8016860:	af00      	add	r7, sp, #0
 8016862:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	32b0      	adds	r2, #176	@ 0xb0
 801686e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016872:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	32b0      	adds	r2, #176	@ 0xb0
 801687e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d101      	bne.n	801688a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8016886:	2303      	movs	r3, #3
 8016888:	e018      	b.n	80168bc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	7c1b      	ldrb	r3, [r3, #16]
 801688e:	2b00      	cmp	r3, #0
 8016890:	d10a      	bne.n	80168a8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016892:	4b0c      	ldr	r3, [pc, #48]	@ (80168c4 <USBD_CDC_ReceivePacket+0x68>)
 8016894:	7819      	ldrb	r1, [r3, #0]
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801689c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80168a0:	6878      	ldr	r0, [r7, #4]
 80168a2:	f001 ffe1 	bl	8018868 <USBD_LL_PrepareReceive>
 80168a6:	e008      	b.n	80168ba <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80168a8:	4b06      	ldr	r3, [pc, #24]	@ (80168c4 <USBD_CDC_ReceivePacket+0x68>)
 80168aa:	7819      	ldrb	r1, [r3, #0]
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80168b2:	2340      	movs	r3, #64	@ 0x40
 80168b4:	6878      	ldr	r0, [r7, #4]
 80168b6:	f001 ffd7 	bl	8018868 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80168ba:	2300      	movs	r3, #0
}
 80168bc:	4618      	mov	r0, r3
 80168be:	3710      	adds	r7, #16
 80168c0:	46bd      	mov	sp, r7
 80168c2:	bd80      	pop	{r7, pc}
 80168c4:	240000c8 	.word	0x240000c8

080168c8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80168c8:	b580      	push	{r7, lr}
 80168ca:	b086      	sub	sp, #24
 80168cc:	af00      	add	r7, sp, #0
 80168ce:	60f8      	str	r0, [r7, #12]
 80168d0:	60b9      	str	r1, [r7, #8]
 80168d2:	4613      	mov	r3, r2
 80168d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80168d6:	68fb      	ldr	r3, [r7, #12]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d101      	bne.n	80168e0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80168dc:	2303      	movs	r3, #3
 80168de:	e01f      	b.n	8016920 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80168e0:	68fb      	ldr	r3, [r7, #12]
 80168e2:	2200      	movs	r2, #0
 80168e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	2200      	movs	r2, #0
 80168ec:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80168f0:	68fb      	ldr	r3, [r7, #12]
 80168f2:	2200      	movs	r2, #0
 80168f4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80168f8:	68bb      	ldr	r3, [r7, #8]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d003      	beq.n	8016906 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80168fe:	68fb      	ldr	r3, [r7, #12]
 8016900:	68ba      	ldr	r2, [r7, #8]
 8016902:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016906:	68fb      	ldr	r3, [r7, #12]
 8016908:	2201      	movs	r2, #1
 801690a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	79fa      	ldrb	r2, [r7, #7]
 8016912:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8016914:	68f8      	ldr	r0, [r7, #12]
 8016916:	f001 fe4b 	bl	80185b0 <USBD_LL_Init>
 801691a:	4603      	mov	r3, r0
 801691c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801691e:	7dfb      	ldrb	r3, [r7, #23]
}
 8016920:	4618      	mov	r0, r3
 8016922:	3718      	adds	r7, #24
 8016924:	46bd      	mov	sp, r7
 8016926:	bd80      	pop	{r7, pc}

08016928 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8016928:	b580      	push	{r7, lr}
 801692a:	b084      	sub	sp, #16
 801692c:	af00      	add	r7, sp, #0
 801692e:	6078      	str	r0, [r7, #4]
 8016930:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016932:	2300      	movs	r3, #0
 8016934:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8016936:	683b      	ldr	r3, [r7, #0]
 8016938:	2b00      	cmp	r3, #0
 801693a:	d101      	bne.n	8016940 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801693c:	2303      	movs	r3, #3
 801693e:	e025      	b.n	801698c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	683a      	ldr	r2, [r7, #0]
 8016944:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	32ae      	adds	r2, #174	@ 0xae
 8016952:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016958:	2b00      	cmp	r3, #0
 801695a:	d00f      	beq.n	801697c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016962:	687b      	ldr	r3, [r7, #4]
 8016964:	32ae      	adds	r2, #174	@ 0xae
 8016966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801696a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801696c:	f107 020e 	add.w	r2, r7, #14
 8016970:	4610      	mov	r0, r2
 8016972:	4798      	blx	r3
 8016974:	4602      	mov	r2, r0
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016982:	1c5a      	adds	r2, r3, #1
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801698a:	2300      	movs	r3, #0
}
 801698c:	4618      	mov	r0, r3
 801698e:	3710      	adds	r7, #16
 8016990:	46bd      	mov	sp, r7
 8016992:	bd80      	pop	{r7, pc}

08016994 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8016994:	b580      	push	{r7, lr}
 8016996:	b082      	sub	sp, #8
 8016998:	af00      	add	r7, sp, #0
 801699a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801699c:	6878      	ldr	r0, [r7, #4]
 801699e:	f001 fe59 	bl	8018654 <USBD_LL_Start>
 80169a2:	4603      	mov	r3, r0
}
 80169a4:	4618      	mov	r0, r3
 80169a6:	3708      	adds	r7, #8
 80169a8:	46bd      	mov	sp, r7
 80169aa:	bd80      	pop	{r7, pc}

080169ac <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80169ac:	b480      	push	{r7}
 80169ae:	b083      	sub	sp, #12
 80169b0:	af00      	add	r7, sp, #0
 80169b2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80169b4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80169b6:	4618      	mov	r0, r3
 80169b8:	370c      	adds	r7, #12
 80169ba:	46bd      	mov	sp, r7
 80169bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80169c0:	4770      	bx	lr

080169c2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80169c2:	b580      	push	{r7, lr}
 80169c4:	b084      	sub	sp, #16
 80169c6:	af00      	add	r7, sp, #0
 80169c8:	6078      	str	r0, [r7, #4]
 80169ca:	460b      	mov	r3, r1
 80169cc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80169ce:	2300      	movs	r3, #0
 80169d0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d009      	beq.n	80169f0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	78fa      	ldrb	r2, [r7, #3]
 80169e6:	4611      	mov	r1, r2
 80169e8:	6878      	ldr	r0, [r7, #4]
 80169ea:	4798      	blx	r3
 80169ec:	4603      	mov	r3, r0
 80169ee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80169f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80169f2:	4618      	mov	r0, r3
 80169f4:	3710      	adds	r7, #16
 80169f6:	46bd      	mov	sp, r7
 80169f8:	bd80      	pop	{r7, pc}

080169fa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80169fa:	b580      	push	{r7, lr}
 80169fc:	b084      	sub	sp, #16
 80169fe:	af00      	add	r7, sp, #0
 8016a00:	6078      	str	r0, [r7, #4]
 8016a02:	460b      	mov	r3, r1
 8016a04:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8016a06:	2300      	movs	r3, #0
 8016a08:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8016a0a:	687b      	ldr	r3, [r7, #4]
 8016a0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016a10:	685b      	ldr	r3, [r3, #4]
 8016a12:	78fa      	ldrb	r2, [r7, #3]
 8016a14:	4611      	mov	r1, r2
 8016a16:	6878      	ldr	r0, [r7, #4]
 8016a18:	4798      	blx	r3
 8016a1a:	4603      	mov	r3, r0
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	d001      	beq.n	8016a24 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8016a20:	2303      	movs	r3, #3
 8016a22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a26:	4618      	mov	r0, r3
 8016a28:	3710      	adds	r7, #16
 8016a2a:	46bd      	mov	sp, r7
 8016a2c:	bd80      	pop	{r7, pc}

08016a2e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8016a2e:	b580      	push	{r7, lr}
 8016a30:	b084      	sub	sp, #16
 8016a32:	af00      	add	r7, sp, #0
 8016a34:	6078      	str	r0, [r7, #4]
 8016a36:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016a3e:	6839      	ldr	r1, [r7, #0]
 8016a40:	4618      	mov	r0, r3
 8016a42:	f001 f936 	bl	8017cb2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	2201      	movs	r2, #1
 8016a4a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016a54:	461a      	mov	r2, r3
 8016a56:	687b      	ldr	r3, [r7, #4]
 8016a58:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016a62:	f003 031f 	and.w	r3, r3, #31
 8016a66:	2b02      	cmp	r3, #2
 8016a68:	d01a      	beq.n	8016aa0 <USBD_LL_SetupStage+0x72>
 8016a6a:	2b02      	cmp	r3, #2
 8016a6c:	d822      	bhi.n	8016ab4 <USBD_LL_SetupStage+0x86>
 8016a6e:	2b00      	cmp	r3, #0
 8016a70:	d002      	beq.n	8016a78 <USBD_LL_SetupStage+0x4a>
 8016a72:	2b01      	cmp	r3, #1
 8016a74:	d00a      	beq.n	8016a8c <USBD_LL_SetupStage+0x5e>
 8016a76:	e01d      	b.n	8016ab4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016a7e:	4619      	mov	r1, r3
 8016a80:	6878      	ldr	r0, [r7, #4]
 8016a82:	f000 fb63 	bl	801714c <USBD_StdDevReq>
 8016a86:	4603      	mov	r3, r0
 8016a88:	73fb      	strb	r3, [r7, #15]
      break;
 8016a8a:	e020      	b.n	8016ace <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016a92:	4619      	mov	r1, r3
 8016a94:	6878      	ldr	r0, [r7, #4]
 8016a96:	f000 fbcb 	bl	8017230 <USBD_StdItfReq>
 8016a9a:	4603      	mov	r3, r0
 8016a9c:	73fb      	strb	r3, [r7, #15]
      break;
 8016a9e:	e016      	b.n	8016ace <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016aa6:	4619      	mov	r1, r3
 8016aa8:	6878      	ldr	r0, [r7, #4]
 8016aaa:	f000 fc2d 	bl	8017308 <USBD_StdEPReq>
 8016aae:	4603      	mov	r3, r0
 8016ab0:	73fb      	strb	r3, [r7, #15]
      break;
 8016ab2:	e00c      	b.n	8016ace <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016aba:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8016abe:	b2db      	uxtb	r3, r3
 8016ac0:	4619      	mov	r1, r3
 8016ac2:	6878      	ldr	r0, [r7, #4]
 8016ac4:	f001 fe26 	bl	8018714 <USBD_LL_StallEP>
 8016ac8:	4603      	mov	r3, r0
 8016aca:	73fb      	strb	r3, [r7, #15]
      break;
 8016acc:	bf00      	nop
  }

  return ret;
 8016ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8016ad0:	4618      	mov	r0, r3
 8016ad2:	3710      	adds	r7, #16
 8016ad4:	46bd      	mov	sp, r7
 8016ad6:	bd80      	pop	{r7, pc}

08016ad8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016ad8:	b580      	push	{r7, lr}
 8016ada:	b086      	sub	sp, #24
 8016adc:	af00      	add	r7, sp, #0
 8016ade:	60f8      	str	r0, [r7, #12]
 8016ae0:	460b      	mov	r3, r1
 8016ae2:	607a      	str	r2, [r7, #4]
 8016ae4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8016aea:	7afb      	ldrb	r3, [r7, #11]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d16e      	bne.n	8016bce <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8016af6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8016af8:	68fb      	ldr	r3, [r7, #12]
 8016afa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016afe:	2b03      	cmp	r3, #3
 8016b00:	f040 8098 	bne.w	8016c34 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8016b04:	693b      	ldr	r3, [r7, #16]
 8016b06:	689a      	ldr	r2, [r3, #8]
 8016b08:	693b      	ldr	r3, [r7, #16]
 8016b0a:	68db      	ldr	r3, [r3, #12]
 8016b0c:	429a      	cmp	r2, r3
 8016b0e:	d913      	bls.n	8016b38 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8016b10:	693b      	ldr	r3, [r7, #16]
 8016b12:	689a      	ldr	r2, [r3, #8]
 8016b14:	693b      	ldr	r3, [r7, #16]
 8016b16:	68db      	ldr	r3, [r3, #12]
 8016b18:	1ad2      	subs	r2, r2, r3
 8016b1a:	693b      	ldr	r3, [r7, #16]
 8016b1c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016b1e:	693b      	ldr	r3, [r7, #16]
 8016b20:	68da      	ldr	r2, [r3, #12]
 8016b22:	693b      	ldr	r3, [r7, #16]
 8016b24:	689b      	ldr	r3, [r3, #8]
 8016b26:	4293      	cmp	r3, r2
 8016b28:	bf28      	it	cs
 8016b2a:	4613      	movcs	r3, r2
 8016b2c:	461a      	mov	r2, r3
 8016b2e:	6879      	ldr	r1, [r7, #4]
 8016b30:	68f8      	ldr	r0, [r7, #12]
 8016b32:	f001 f9be 	bl	8017eb2 <USBD_CtlContinueRx>
 8016b36:	e07d      	b.n	8016c34 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8016b38:	68fb      	ldr	r3, [r7, #12]
 8016b3a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016b3e:	f003 031f 	and.w	r3, r3, #31
 8016b42:	2b02      	cmp	r3, #2
 8016b44:	d014      	beq.n	8016b70 <USBD_LL_DataOutStage+0x98>
 8016b46:	2b02      	cmp	r3, #2
 8016b48:	d81d      	bhi.n	8016b86 <USBD_LL_DataOutStage+0xae>
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d002      	beq.n	8016b54 <USBD_LL_DataOutStage+0x7c>
 8016b4e:	2b01      	cmp	r3, #1
 8016b50:	d003      	beq.n	8016b5a <USBD_LL_DataOutStage+0x82>
 8016b52:	e018      	b.n	8016b86 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016b54:	2300      	movs	r3, #0
 8016b56:	75bb      	strb	r3, [r7, #22]
            break;
 8016b58:	e018      	b.n	8016b8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016b5a:	68fb      	ldr	r3, [r7, #12]
 8016b5c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016b60:	b2db      	uxtb	r3, r3
 8016b62:	4619      	mov	r1, r3
 8016b64:	68f8      	ldr	r0, [r7, #12]
 8016b66:	f000 fa64 	bl	8017032 <USBD_CoreFindIF>
 8016b6a:	4603      	mov	r3, r0
 8016b6c:	75bb      	strb	r3, [r7, #22]
            break;
 8016b6e:	e00d      	b.n	8016b8c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016b70:	68fb      	ldr	r3, [r7, #12]
 8016b72:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016b76:	b2db      	uxtb	r3, r3
 8016b78:	4619      	mov	r1, r3
 8016b7a:	68f8      	ldr	r0, [r7, #12]
 8016b7c:	f000 fa66 	bl	801704c <USBD_CoreFindEP>
 8016b80:	4603      	mov	r3, r0
 8016b82:	75bb      	strb	r3, [r7, #22]
            break;
 8016b84:	e002      	b.n	8016b8c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016b86:	2300      	movs	r3, #0
 8016b88:	75bb      	strb	r3, [r7, #22]
            break;
 8016b8a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016b8c:	7dbb      	ldrb	r3, [r7, #22]
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	d119      	bne.n	8016bc6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b92:	68fb      	ldr	r3, [r7, #12]
 8016b94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b98:	b2db      	uxtb	r3, r3
 8016b9a:	2b03      	cmp	r3, #3
 8016b9c:	d113      	bne.n	8016bc6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016b9e:	7dba      	ldrb	r2, [r7, #22]
 8016ba0:	68fb      	ldr	r3, [r7, #12]
 8016ba2:	32ae      	adds	r2, #174	@ 0xae
 8016ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ba8:	691b      	ldr	r3, [r3, #16]
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d00b      	beq.n	8016bc6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016bae:	7dba      	ldrb	r2, [r7, #22]
 8016bb0:	68fb      	ldr	r3, [r7, #12]
 8016bb2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016bb6:	7dba      	ldrb	r2, [r7, #22]
 8016bb8:	68fb      	ldr	r3, [r7, #12]
 8016bba:	32ae      	adds	r2, #174	@ 0xae
 8016bbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016bc0:	691b      	ldr	r3, [r3, #16]
 8016bc2:	68f8      	ldr	r0, [r7, #12]
 8016bc4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016bc6:	68f8      	ldr	r0, [r7, #12]
 8016bc8:	f001 f984 	bl	8017ed4 <USBD_CtlSendStatus>
 8016bcc:	e032      	b.n	8016c34 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016bce:	7afb      	ldrb	r3, [r7, #11]
 8016bd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016bd4:	b2db      	uxtb	r3, r3
 8016bd6:	4619      	mov	r1, r3
 8016bd8:	68f8      	ldr	r0, [r7, #12]
 8016bda:	f000 fa37 	bl	801704c <USBD_CoreFindEP>
 8016bde:	4603      	mov	r3, r0
 8016be0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016be2:	7dbb      	ldrb	r3, [r7, #22]
 8016be4:	2bff      	cmp	r3, #255	@ 0xff
 8016be6:	d025      	beq.n	8016c34 <USBD_LL_DataOutStage+0x15c>
 8016be8:	7dbb      	ldrb	r3, [r7, #22]
 8016bea:	2b00      	cmp	r3, #0
 8016bec:	d122      	bne.n	8016c34 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016bee:	68fb      	ldr	r3, [r7, #12]
 8016bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016bf4:	b2db      	uxtb	r3, r3
 8016bf6:	2b03      	cmp	r3, #3
 8016bf8:	d117      	bne.n	8016c2a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016bfa:	7dba      	ldrb	r2, [r7, #22]
 8016bfc:	68fb      	ldr	r3, [r7, #12]
 8016bfe:	32ae      	adds	r2, #174	@ 0xae
 8016c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c04:	699b      	ldr	r3, [r3, #24]
 8016c06:	2b00      	cmp	r3, #0
 8016c08:	d00f      	beq.n	8016c2a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016c0a:	7dba      	ldrb	r2, [r7, #22]
 8016c0c:	68fb      	ldr	r3, [r7, #12]
 8016c0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016c12:	7dba      	ldrb	r2, [r7, #22]
 8016c14:	68fb      	ldr	r3, [r7, #12]
 8016c16:	32ae      	adds	r2, #174	@ 0xae
 8016c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c1c:	699b      	ldr	r3, [r3, #24]
 8016c1e:	7afa      	ldrb	r2, [r7, #11]
 8016c20:	4611      	mov	r1, r2
 8016c22:	68f8      	ldr	r0, [r7, #12]
 8016c24:	4798      	blx	r3
 8016c26:	4603      	mov	r3, r0
 8016c28:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016c2a:	7dfb      	ldrb	r3, [r7, #23]
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d001      	beq.n	8016c34 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016c30:	7dfb      	ldrb	r3, [r7, #23]
 8016c32:	e000      	b.n	8016c36 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016c34:	2300      	movs	r3, #0
}
 8016c36:	4618      	mov	r0, r3
 8016c38:	3718      	adds	r7, #24
 8016c3a:	46bd      	mov	sp, r7
 8016c3c:	bd80      	pop	{r7, pc}

08016c3e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016c3e:	b580      	push	{r7, lr}
 8016c40:	b086      	sub	sp, #24
 8016c42:	af00      	add	r7, sp, #0
 8016c44:	60f8      	str	r0, [r7, #12]
 8016c46:	460b      	mov	r3, r1
 8016c48:	607a      	str	r2, [r7, #4]
 8016c4a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016c4c:	7afb      	ldrb	r3, [r7, #11]
 8016c4e:	2b00      	cmp	r3, #0
 8016c50:	d16f      	bne.n	8016d32 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016c52:	68fb      	ldr	r3, [r7, #12]
 8016c54:	3314      	adds	r3, #20
 8016c56:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016c58:	68fb      	ldr	r3, [r7, #12]
 8016c5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016c5e:	2b02      	cmp	r3, #2
 8016c60:	d15a      	bne.n	8016d18 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016c62:	693b      	ldr	r3, [r7, #16]
 8016c64:	689a      	ldr	r2, [r3, #8]
 8016c66:	693b      	ldr	r3, [r7, #16]
 8016c68:	68db      	ldr	r3, [r3, #12]
 8016c6a:	429a      	cmp	r2, r3
 8016c6c:	d914      	bls.n	8016c98 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016c6e:	693b      	ldr	r3, [r7, #16]
 8016c70:	689a      	ldr	r2, [r3, #8]
 8016c72:	693b      	ldr	r3, [r7, #16]
 8016c74:	68db      	ldr	r3, [r3, #12]
 8016c76:	1ad2      	subs	r2, r2, r3
 8016c78:	693b      	ldr	r3, [r7, #16]
 8016c7a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016c7c:	693b      	ldr	r3, [r7, #16]
 8016c7e:	689b      	ldr	r3, [r3, #8]
 8016c80:	461a      	mov	r2, r3
 8016c82:	6879      	ldr	r1, [r7, #4]
 8016c84:	68f8      	ldr	r0, [r7, #12]
 8016c86:	f001 f8e6 	bl	8017e56 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	2200      	movs	r2, #0
 8016c8e:	2100      	movs	r1, #0
 8016c90:	68f8      	ldr	r0, [r7, #12]
 8016c92:	f001 fde9 	bl	8018868 <USBD_LL_PrepareReceive>
 8016c96:	e03f      	b.n	8016d18 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016c98:	693b      	ldr	r3, [r7, #16]
 8016c9a:	68da      	ldr	r2, [r3, #12]
 8016c9c:	693b      	ldr	r3, [r7, #16]
 8016c9e:	689b      	ldr	r3, [r3, #8]
 8016ca0:	429a      	cmp	r2, r3
 8016ca2:	d11c      	bne.n	8016cde <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016ca4:	693b      	ldr	r3, [r7, #16]
 8016ca6:	685a      	ldr	r2, [r3, #4]
 8016ca8:	693b      	ldr	r3, [r7, #16]
 8016caa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016cac:	429a      	cmp	r2, r3
 8016cae:	d316      	bcc.n	8016cde <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016cb0:	693b      	ldr	r3, [r7, #16]
 8016cb2:	685a      	ldr	r2, [r3, #4]
 8016cb4:	68fb      	ldr	r3, [r7, #12]
 8016cb6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016cba:	429a      	cmp	r2, r3
 8016cbc:	d20f      	bcs.n	8016cde <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016cbe:	2200      	movs	r2, #0
 8016cc0:	2100      	movs	r1, #0
 8016cc2:	68f8      	ldr	r0, [r7, #12]
 8016cc4:	f001 f8c7 	bl	8017e56 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016cc8:	68fb      	ldr	r3, [r7, #12]
 8016cca:	2200      	movs	r2, #0
 8016ccc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016cd0:	2300      	movs	r3, #0
 8016cd2:	2200      	movs	r2, #0
 8016cd4:	2100      	movs	r1, #0
 8016cd6:	68f8      	ldr	r0, [r7, #12]
 8016cd8:	f001 fdc6 	bl	8018868 <USBD_LL_PrepareReceive>
 8016cdc:	e01c      	b.n	8016d18 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016cde:	68fb      	ldr	r3, [r7, #12]
 8016ce0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ce4:	b2db      	uxtb	r3, r3
 8016ce6:	2b03      	cmp	r3, #3
 8016ce8:	d10f      	bne.n	8016d0a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016cea:	68fb      	ldr	r3, [r7, #12]
 8016cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016cf0:	68db      	ldr	r3, [r3, #12]
 8016cf2:	2b00      	cmp	r3, #0
 8016cf4:	d009      	beq.n	8016d0a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	2200      	movs	r2, #0
 8016cfa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016cfe:	68fb      	ldr	r3, [r7, #12]
 8016d00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016d04:	68db      	ldr	r3, [r3, #12]
 8016d06:	68f8      	ldr	r0, [r7, #12]
 8016d08:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016d0a:	2180      	movs	r1, #128	@ 0x80
 8016d0c:	68f8      	ldr	r0, [r7, #12]
 8016d0e:	f001 fd01 	bl	8018714 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016d12:	68f8      	ldr	r0, [r7, #12]
 8016d14:	f001 f8f1 	bl	8017efa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016d18:	68fb      	ldr	r3, [r7, #12]
 8016d1a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d03a      	beq.n	8016d98 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016d22:	68f8      	ldr	r0, [r7, #12]
 8016d24:	f7ff fe42 	bl	80169ac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016d28:	68fb      	ldr	r3, [r7, #12]
 8016d2a:	2200      	movs	r2, #0
 8016d2c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016d30:	e032      	b.n	8016d98 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016d32:	7afb      	ldrb	r3, [r7, #11]
 8016d34:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016d38:	b2db      	uxtb	r3, r3
 8016d3a:	4619      	mov	r1, r3
 8016d3c:	68f8      	ldr	r0, [r7, #12]
 8016d3e:	f000 f985 	bl	801704c <USBD_CoreFindEP>
 8016d42:	4603      	mov	r3, r0
 8016d44:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016d46:	7dfb      	ldrb	r3, [r7, #23]
 8016d48:	2bff      	cmp	r3, #255	@ 0xff
 8016d4a:	d025      	beq.n	8016d98 <USBD_LL_DataInStage+0x15a>
 8016d4c:	7dfb      	ldrb	r3, [r7, #23]
 8016d4e:	2b00      	cmp	r3, #0
 8016d50:	d122      	bne.n	8016d98 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016d52:	68fb      	ldr	r3, [r7, #12]
 8016d54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d58:	b2db      	uxtb	r3, r3
 8016d5a:	2b03      	cmp	r3, #3
 8016d5c:	d11c      	bne.n	8016d98 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016d5e:	7dfa      	ldrb	r2, [r7, #23]
 8016d60:	68fb      	ldr	r3, [r7, #12]
 8016d62:	32ae      	adds	r2, #174	@ 0xae
 8016d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016d68:	695b      	ldr	r3, [r3, #20]
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	d014      	beq.n	8016d98 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016d6e:	7dfa      	ldrb	r2, [r7, #23]
 8016d70:	68fb      	ldr	r3, [r7, #12]
 8016d72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016d76:	7dfa      	ldrb	r2, [r7, #23]
 8016d78:	68fb      	ldr	r3, [r7, #12]
 8016d7a:	32ae      	adds	r2, #174	@ 0xae
 8016d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016d80:	695b      	ldr	r3, [r3, #20]
 8016d82:	7afa      	ldrb	r2, [r7, #11]
 8016d84:	4611      	mov	r1, r2
 8016d86:	68f8      	ldr	r0, [r7, #12]
 8016d88:	4798      	blx	r3
 8016d8a:	4603      	mov	r3, r0
 8016d8c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016d8e:	7dbb      	ldrb	r3, [r7, #22]
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d001      	beq.n	8016d98 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016d94:	7dbb      	ldrb	r3, [r7, #22]
 8016d96:	e000      	b.n	8016d9a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016d98:	2300      	movs	r3, #0
}
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	3718      	adds	r7, #24
 8016d9e:	46bd      	mov	sp, r7
 8016da0:	bd80      	pop	{r7, pc}

08016da2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016da2:	b580      	push	{r7, lr}
 8016da4:	b084      	sub	sp, #16
 8016da6:	af00      	add	r7, sp, #0
 8016da8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016daa:	2300      	movs	r3, #0
 8016dac:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	2201      	movs	r2, #1
 8016db2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	2200      	movs	r2, #0
 8016dba:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016dbe:	687b      	ldr	r3, [r7, #4]
 8016dc0:	2200      	movs	r2, #0
 8016dc2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016dc4:	687b      	ldr	r3, [r7, #4]
 8016dc6:	2200      	movs	r2, #0
 8016dc8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016dcc:	687b      	ldr	r3, [r7, #4]
 8016dce:	2200      	movs	r2, #0
 8016dd0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d014      	beq.n	8016e08 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016dde:	687b      	ldr	r3, [r7, #4]
 8016de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016de4:	685b      	ldr	r3, [r3, #4]
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d00e      	beq.n	8016e08 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016dea:	687b      	ldr	r3, [r7, #4]
 8016dec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016df0:	685b      	ldr	r3, [r3, #4]
 8016df2:	687a      	ldr	r2, [r7, #4]
 8016df4:	6852      	ldr	r2, [r2, #4]
 8016df6:	b2d2      	uxtb	r2, r2
 8016df8:	4611      	mov	r1, r2
 8016dfa:	6878      	ldr	r0, [r7, #4]
 8016dfc:	4798      	blx	r3
 8016dfe:	4603      	mov	r3, r0
 8016e00:	2b00      	cmp	r3, #0
 8016e02:	d001      	beq.n	8016e08 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016e04:	2303      	movs	r3, #3
 8016e06:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016e08:	2340      	movs	r3, #64	@ 0x40
 8016e0a:	2200      	movs	r2, #0
 8016e0c:	2100      	movs	r1, #0
 8016e0e:	6878      	ldr	r0, [r7, #4]
 8016e10:	f001 fc3b 	bl	801868a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016e14:	687b      	ldr	r3, [r7, #4]
 8016e16:	2201      	movs	r2, #1
 8016e18:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	2240      	movs	r2, #64	@ 0x40
 8016e20:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016e24:	2340      	movs	r3, #64	@ 0x40
 8016e26:	2200      	movs	r2, #0
 8016e28:	2180      	movs	r1, #128	@ 0x80
 8016e2a:	6878      	ldr	r0, [r7, #4]
 8016e2c:	f001 fc2d 	bl	801868a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	2201      	movs	r2, #1
 8016e34:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016e36:	687b      	ldr	r3, [r7, #4]
 8016e38:	2240      	movs	r2, #64	@ 0x40
 8016e3a:	621a      	str	r2, [r3, #32]

  return ret;
 8016e3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016e3e:	4618      	mov	r0, r3
 8016e40:	3710      	adds	r7, #16
 8016e42:	46bd      	mov	sp, r7
 8016e44:	bd80      	pop	{r7, pc}

08016e46 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016e46:	b480      	push	{r7}
 8016e48:	b083      	sub	sp, #12
 8016e4a:	af00      	add	r7, sp, #0
 8016e4c:	6078      	str	r0, [r7, #4]
 8016e4e:	460b      	mov	r3, r1
 8016e50:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	78fa      	ldrb	r2, [r7, #3]
 8016e56:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016e58:	2300      	movs	r3, #0
}
 8016e5a:	4618      	mov	r0, r3
 8016e5c:	370c      	adds	r7, #12
 8016e5e:	46bd      	mov	sp, r7
 8016e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e64:	4770      	bx	lr

08016e66 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016e66:	b480      	push	{r7}
 8016e68:	b083      	sub	sp, #12
 8016e6a:	af00      	add	r7, sp, #0
 8016e6c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016e6e:	687b      	ldr	r3, [r7, #4]
 8016e70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e74:	b2db      	uxtb	r3, r3
 8016e76:	2b04      	cmp	r3, #4
 8016e78:	d006      	beq.n	8016e88 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e80:	b2da      	uxtb	r2, r3
 8016e82:	687b      	ldr	r3, [r7, #4]
 8016e84:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016e88:	687b      	ldr	r3, [r7, #4]
 8016e8a:	2204      	movs	r2, #4
 8016e8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016e90:	2300      	movs	r3, #0
}
 8016e92:	4618      	mov	r0, r3
 8016e94:	370c      	adds	r7, #12
 8016e96:	46bd      	mov	sp, r7
 8016e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e9c:	4770      	bx	lr

08016e9e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016e9e:	b480      	push	{r7}
 8016ea0:	b083      	sub	sp, #12
 8016ea2:	af00      	add	r7, sp, #0
 8016ea4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016ea6:	687b      	ldr	r3, [r7, #4]
 8016ea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016eac:	b2db      	uxtb	r3, r3
 8016eae:	2b04      	cmp	r3, #4
 8016eb0:	d106      	bne.n	8016ec0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016eb2:	687b      	ldr	r3, [r7, #4]
 8016eb4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016eb8:	b2da      	uxtb	r2, r3
 8016eba:	687b      	ldr	r3, [r7, #4]
 8016ebc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016ec0:	2300      	movs	r3, #0
}
 8016ec2:	4618      	mov	r0, r3
 8016ec4:	370c      	adds	r7, #12
 8016ec6:	46bd      	mov	sp, r7
 8016ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ecc:	4770      	bx	lr

08016ece <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016ece:	b580      	push	{r7, lr}
 8016ed0:	b082      	sub	sp, #8
 8016ed2:	af00      	add	r7, sp, #0
 8016ed4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016edc:	b2db      	uxtb	r3, r3
 8016ede:	2b03      	cmp	r3, #3
 8016ee0:	d110      	bne.n	8016f04 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d00b      	beq.n	8016f04 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ef2:	69db      	ldr	r3, [r3, #28]
 8016ef4:	2b00      	cmp	r3, #0
 8016ef6:	d005      	beq.n	8016f04 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016ef8:	687b      	ldr	r3, [r7, #4]
 8016efa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016efe:	69db      	ldr	r3, [r3, #28]
 8016f00:	6878      	ldr	r0, [r7, #4]
 8016f02:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016f04:	2300      	movs	r3, #0
}
 8016f06:	4618      	mov	r0, r3
 8016f08:	3708      	adds	r7, #8
 8016f0a:	46bd      	mov	sp, r7
 8016f0c:	bd80      	pop	{r7, pc}

08016f0e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016f0e:	b580      	push	{r7, lr}
 8016f10:	b082      	sub	sp, #8
 8016f12:	af00      	add	r7, sp, #0
 8016f14:	6078      	str	r0, [r7, #4]
 8016f16:	460b      	mov	r3, r1
 8016f18:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	32ae      	adds	r2, #174	@ 0xae
 8016f24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	d101      	bne.n	8016f30 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016f2c:	2303      	movs	r3, #3
 8016f2e:	e01c      	b.n	8016f6a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016f36:	b2db      	uxtb	r3, r3
 8016f38:	2b03      	cmp	r3, #3
 8016f3a:	d115      	bne.n	8016f68 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	32ae      	adds	r2, #174	@ 0xae
 8016f46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f4a:	6a1b      	ldr	r3, [r3, #32]
 8016f4c:	2b00      	cmp	r3, #0
 8016f4e:	d00b      	beq.n	8016f68 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f56:	687b      	ldr	r3, [r7, #4]
 8016f58:	32ae      	adds	r2, #174	@ 0xae
 8016f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f5e:	6a1b      	ldr	r3, [r3, #32]
 8016f60:	78fa      	ldrb	r2, [r7, #3]
 8016f62:	4611      	mov	r1, r2
 8016f64:	6878      	ldr	r0, [r7, #4]
 8016f66:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016f68:	2300      	movs	r3, #0
}
 8016f6a:	4618      	mov	r0, r3
 8016f6c:	3708      	adds	r7, #8
 8016f6e:	46bd      	mov	sp, r7
 8016f70:	bd80      	pop	{r7, pc}

08016f72 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016f72:	b580      	push	{r7, lr}
 8016f74:	b082      	sub	sp, #8
 8016f76:	af00      	add	r7, sp, #0
 8016f78:	6078      	str	r0, [r7, #4]
 8016f7a:	460b      	mov	r3, r1
 8016f7c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016f84:	687b      	ldr	r3, [r7, #4]
 8016f86:	32ae      	adds	r2, #174	@ 0xae
 8016f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016f8c:	2b00      	cmp	r3, #0
 8016f8e:	d101      	bne.n	8016f94 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016f90:	2303      	movs	r3, #3
 8016f92:	e01c      	b.n	8016fce <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016f9a:	b2db      	uxtb	r3, r3
 8016f9c:	2b03      	cmp	r3, #3
 8016f9e:	d115      	bne.n	8016fcc <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016fa6:	687b      	ldr	r3, [r7, #4]
 8016fa8:	32ae      	adds	r2, #174	@ 0xae
 8016faa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016fb0:	2b00      	cmp	r3, #0
 8016fb2:	d00b      	beq.n	8016fcc <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	32ae      	adds	r2, #174	@ 0xae
 8016fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016fc4:	78fa      	ldrb	r2, [r7, #3]
 8016fc6:	4611      	mov	r1, r2
 8016fc8:	6878      	ldr	r0, [r7, #4]
 8016fca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016fcc:	2300      	movs	r3, #0
}
 8016fce:	4618      	mov	r0, r3
 8016fd0:	3708      	adds	r7, #8
 8016fd2:	46bd      	mov	sp, r7
 8016fd4:	bd80      	pop	{r7, pc}

08016fd6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016fd6:	b480      	push	{r7}
 8016fd8:	b083      	sub	sp, #12
 8016fda:	af00      	add	r7, sp, #0
 8016fdc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016fde:	2300      	movs	r3, #0
}
 8016fe0:	4618      	mov	r0, r3
 8016fe2:	370c      	adds	r7, #12
 8016fe4:	46bd      	mov	sp, r7
 8016fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fea:	4770      	bx	lr

08016fec <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016fec:	b580      	push	{r7, lr}
 8016fee:	b084      	sub	sp, #16
 8016ff0:	af00      	add	r7, sp, #0
 8016ff2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016ff4:	2300      	movs	r3, #0
 8016ff6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016ff8:	687b      	ldr	r3, [r7, #4]
 8016ffa:	2201      	movs	r2, #1
 8016ffc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017006:	2b00      	cmp	r3, #0
 8017008:	d00e      	beq.n	8017028 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017010:	685b      	ldr	r3, [r3, #4]
 8017012:	687a      	ldr	r2, [r7, #4]
 8017014:	6852      	ldr	r2, [r2, #4]
 8017016:	b2d2      	uxtb	r2, r2
 8017018:	4611      	mov	r1, r2
 801701a:	6878      	ldr	r0, [r7, #4]
 801701c:	4798      	blx	r3
 801701e:	4603      	mov	r3, r0
 8017020:	2b00      	cmp	r3, #0
 8017022:	d001      	beq.n	8017028 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8017024:	2303      	movs	r3, #3
 8017026:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8017028:	7bfb      	ldrb	r3, [r7, #15]
}
 801702a:	4618      	mov	r0, r3
 801702c:	3710      	adds	r7, #16
 801702e:	46bd      	mov	sp, r7
 8017030:	bd80      	pop	{r7, pc}

08017032 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8017032:	b480      	push	{r7}
 8017034:	b083      	sub	sp, #12
 8017036:	af00      	add	r7, sp, #0
 8017038:	6078      	str	r0, [r7, #4]
 801703a:	460b      	mov	r3, r1
 801703c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801703e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8017040:	4618      	mov	r0, r3
 8017042:	370c      	adds	r7, #12
 8017044:	46bd      	mov	sp, r7
 8017046:	f85d 7b04 	ldr.w	r7, [sp], #4
 801704a:	4770      	bx	lr

0801704c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801704c:	b480      	push	{r7}
 801704e:	b083      	sub	sp, #12
 8017050:	af00      	add	r7, sp, #0
 8017052:	6078      	str	r0, [r7, #4]
 8017054:	460b      	mov	r3, r1
 8017056:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8017058:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801705a:	4618      	mov	r0, r3
 801705c:	370c      	adds	r7, #12
 801705e:	46bd      	mov	sp, r7
 8017060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017064:	4770      	bx	lr

08017066 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8017066:	b580      	push	{r7, lr}
 8017068:	b086      	sub	sp, #24
 801706a:	af00      	add	r7, sp, #0
 801706c:	6078      	str	r0, [r7, #4]
 801706e:	460b      	mov	r3, r1
 8017070:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8017072:	687b      	ldr	r3, [r7, #4]
 8017074:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8017076:	687b      	ldr	r3, [r7, #4]
 8017078:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801707a:	2300      	movs	r3, #0
 801707c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801707e:	68fb      	ldr	r3, [r7, #12]
 8017080:	885b      	ldrh	r3, [r3, #2]
 8017082:	b29b      	uxth	r3, r3
 8017084:	68fa      	ldr	r2, [r7, #12]
 8017086:	7812      	ldrb	r2, [r2, #0]
 8017088:	4293      	cmp	r3, r2
 801708a:	d91f      	bls.n	80170cc <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801708c:	68fb      	ldr	r3, [r7, #12]
 801708e:	781b      	ldrb	r3, [r3, #0]
 8017090:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8017092:	e013      	b.n	80170bc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8017094:	f107 030a 	add.w	r3, r7, #10
 8017098:	4619      	mov	r1, r3
 801709a:	6978      	ldr	r0, [r7, #20]
 801709c:	f000 f81b 	bl	80170d6 <USBD_GetNextDesc>
 80170a0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80170a2:	697b      	ldr	r3, [r7, #20]
 80170a4:	785b      	ldrb	r3, [r3, #1]
 80170a6:	2b05      	cmp	r3, #5
 80170a8:	d108      	bne.n	80170bc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80170aa:	697b      	ldr	r3, [r7, #20]
 80170ac:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80170ae:	693b      	ldr	r3, [r7, #16]
 80170b0:	789b      	ldrb	r3, [r3, #2]
 80170b2:	78fa      	ldrb	r2, [r7, #3]
 80170b4:	429a      	cmp	r2, r3
 80170b6:	d008      	beq.n	80170ca <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80170b8:	2300      	movs	r3, #0
 80170ba:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80170bc:	68fb      	ldr	r3, [r7, #12]
 80170be:	885b      	ldrh	r3, [r3, #2]
 80170c0:	b29a      	uxth	r2, r3
 80170c2:	897b      	ldrh	r3, [r7, #10]
 80170c4:	429a      	cmp	r2, r3
 80170c6:	d8e5      	bhi.n	8017094 <USBD_GetEpDesc+0x2e>
 80170c8:	e000      	b.n	80170cc <USBD_GetEpDesc+0x66>
          break;
 80170ca:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80170cc:	693b      	ldr	r3, [r7, #16]
}
 80170ce:	4618      	mov	r0, r3
 80170d0:	3718      	adds	r7, #24
 80170d2:	46bd      	mov	sp, r7
 80170d4:	bd80      	pop	{r7, pc}

080170d6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80170d6:	b480      	push	{r7}
 80170d8:	b085      	sub	sp, #20
 80170da:	af00      	add	r7, sp, #0
 80170dc:	6078      	str	r0, [r7, #4]
 80170de:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80170e0:	687b      	ldr	r3, [r7, #4]
 80170e2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80170e4:	683b      	ldr	r3, [r7, #0]
 80170e6:	881b      	ldrh	r3, [r3, #0]
 80170e8:	68fa      	ldr	r2, [r7, #12]
 80170ea:	7812      	ldrb	r2, [r2, #0]
 80170ec:	4413      	add	r3, r2
 80170ee:	b29a      	uxth	r2, r3
 80170f0:	683b      	ldr	r3, [r7, #0]
 80170f2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80170f4:	68fb      	ldr	r3, [r7, #12]
 80170f6:	781b      	ldrb	r3, [r3, #0]
 80170f8:	461a      	mov	r2, r3
 80170fa:	687b      	ldr	r3, [r7, #4]
 80170fc:	4413      	add	r3, r2
 80170fe:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8017100:	68fb      	ldr	r3, [r7, #12]
}
 8017102:	4618      	mov	r0, r3
 8017104:	3714      	adds	r7, #20
 8017106:	46bd      	mov	sp, r7
 8017108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801710c:	4770      	bx	lr

0801710e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801710e:	b480      	push	{r7}
 8017110:	b087      	sub	sp, #28
 8017112:	af00      	add	r7, sp, #0
 8017114:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801711a:	697b      	ldr	r3, [r7, #20]
 801711c:	781b      	ldrb	r3, [r3, #0]
 801711e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8017120:	697b      	ldr	r3, [r7, #20]
 8017122:	3301      	adds	r3, #1
 8017124:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8017126:	697b      	ldr	r3, [r7, #20]
 8017128:	781b      	ldrb	r3, [r3, #0]
 801712a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801712c:	8a3b      	ldrh	r3, [r7, #16]
 801712e:	021b      	lsls	r3, r3, #8
 8017130:	b21a      	sxth	r2, r3
 8017132:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8017136:	4313      	orrs	r3, r2
 8017138:	b21b      	sxth	r3, r3
 801713a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801713c:	89fb      	ldrh	r3, [r7, #14]
}
 801713e:	4618      	mov	r0, r3
 8017140:	371c      	adds	r7, #28
 8017142:	46bd      	mov	sp, r7
 8017144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017148:	4770      	bx	lr
	...

0801714c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801714c:	b580      	push	{r7, lr}
 801714e:	b084      	sub	sp, #16
 8017150:	af00      	add	r7, sp, #0
 8017152:	6078      	str	r0, [r7, #4]
 8017154:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017156:	2300      	movs	r3, #0
 8017158:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801715a:	683b      	ldr	r3, [r7, #0]
 801715c:	781b      	ldrb	r3, [r3, #0]
 801715e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017162:	2b40      	cmp	r3, #64	@ 0x40
 8017164:	d005      	beq.n	8017172 <USBD_StdDevReq+0x26>
 8017166:	2b40      	cmp	r3, #64	@ 0x40
 8017168:	d857      	bhi.n	801721a <USBD_StdDevReq+0xce>
 801716a:	2b00      	cmp	r3, #0
 801716c:	d00f      	beq.n	801718e <USBD_StdDevReq+0x42>
 801716e:	2b20      	cmp	r3, #32
 8017170:	d153      	bne.n	801721a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017178:	687b      	ldr	r3, [r7, #4]
 801717a:	32ae      	adds	r2, #174	@ 0xae
 801717c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017180:	689b      	ldr	r3, [r3, #8]
 8017182:	6839      	ldr	r1, [r7, #0]
 8017184:	6878      	ldr	r0, [r7, #4]
 8017186:	4798      	blx	r3
 8017188:	4603      	mov	r3, r0
 801718a:	73fb      	strb	r3, [r7, #15]
      break;
 801718c:	e04a      	b.n	8017224 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801718e:	683b      	ldr	r3, [r7, #0]
 8017190:	785b      	ldrb	r3, [r3, #1]
 8017192:	2b09      	cmp	r3, #9
 8017194:	d83b      	bhi.n	801720e <USBD_StdDevReq+0xc2>
 8017196:	a201      	add	r2, pc, #4	@ (adr r2, 801719c <USBD_StdDevReq+0x50>)
 8017198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801719c:	080171f1 	.word	0x080171f1
 80171a0:	08017205 	.word	0x08017205
 80171a4:	0801720f 	.word	0x0801720f
 80171a8:	080171fb 	.word	0x080171fb
 80171ac:	0801720f 	.word	0x0801720f
 80171b0:	080171cf 	.word	0x080171cf
 80171b4:	080171c5 	.word	0x080171c5
 80171b8:	0801720f 	.word	0x0801720f
 80171bc:	080171e7 	.word	0x080171e7
 80171c0:	080171d9 	.word	0x080171d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80171c4:	6839      	ldr	r1, [r7, #0]
 80171c6:	6878      	ldr	r0, [r7, #4]
 80171c8:	f000 fa3c 	bl	8017644 <USBD_GetDescriptor>
          break;
 80171cc:	e024      	b.n	8017218 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80171ce:	6839      	ldr	r1, [r7, #0]
 80171d0:	6878      	ldr	r0, [r7, #4]
 80171d2:	f000 fbcb 	bl	801796c <USBD_SetAddress>
          break;
 80171d6:	e01f      	b.n	8017218 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80171d8:	6839      	ldr	r1, [r7, #0]
 80171da:	6878      	ldr	r0, [r7, #4]
 80171dc:	f000 fc0a 	bl	80179f4 <USBD_SetConfig>
 80171e0:	4603      	mov	r3, r0
 80171e2:	73fb      	strb	r3, [r7, #15]
          break;
 80171e4:	e018      	b.n	8017218 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80171e6:	6839      	ldr	r1, [r7, #0]
 80171e8:	6878      	ldr	r0, [r7, #4]
 80171ea:	f000 fcad 	bl	8017b48 <USBD_GetConfig>
          break;
 80171ee:	e013      	b.n	8017218 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80171f0:	6839      	ldr	r1, [r7, #0]
 80171f2:	6878      	ldr	r0, [r7, #4]
 80171f4:	f000 fcde 	bl	8017bb4 <USBD_GetStatus>
          break;
 80171f8:	e00e      	b.n	8017218 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80171fa:	6839      	ldr	r1, [r7, #0]
 80171fc:	6878      	ldr	r0, [r7, #4]
 80171fe:	f000 fd0d 	bl	8017c1c <USBD_SetFeature>
          break;
 8017202:	e009      	b.n	8017218 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8017204:	6839      	ldr	r1, [r7, #0]
 8017206:	6878      	ldr	r0, [r7, #4]
 8017208:	f000 fd31 	bl	8017c6e <USBD_ClrFeature>
          break;
 801720c:	e004      	b.n	8017218 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801720e:	6839      	ldr	r1, [r7, #0]
 8017210:	6878      	ldr	r0, [r7, #4]
 8017212:	f000 fd88 	bl	8017d26 <USBD_CtlError>
          break;
 8017216:	bf00      	nop
      }
      break;
 8017218:	e004      	b.n	8017224 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801721a:	6839      	ldr	r1, [r7, #0]
 801721c:	6878      	ldr	r0, [r7, #4]
 801721e:	f000 fd82 	bl	8017d26 <USBD_CtlError>
      break;
 8017222:	bf00      	nop
  }

  return ret;
 8017224:	7bfb      	ldrb	r3, [r7, #15]
}
 8017226:	4618      	mov	r0, r3
 8017228:	3710      	adds	r7, #16
 801722a:	46bd      	mov	sp, r7
 801722c:	bd80      	pop	{r7, pc}
 801722e:	bf00      	nop

08017230 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017230:	b580      	push	{r7, lr}
 8017232:	b084      	sub	sp, #16
 8017234:	af00      	add	r7, sp, #0
 8017236:	6078      	str	r0, [r7, #4]
 8017238:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801723a:	2300      	movs	r3, #0
 801723c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801723e:	683b      	ldr	r3, [r7, #0]
 8017240:	781b      	ldrb	r3, [r3, #0]
 8017242:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017246:	2b40      	cmp	r3, #64	@ 0x40
 8017248:	d005      	beq.n	8017256 <USBD_StdItfReq+0x26>
 801724a:	2b40      	cmp	r3, #64	@ 0x40
 801724c:	d852      	bhi.n	80172f4 <USBD_StdItfReq+0xc4>
 801724e:	2b00      	cmp	r3, #0
 8017250:	d001      	beq.n	8017256 <USBD_StdItfReq+0x26>
 8017252:	2b20      	cmp	r3, #32
 8017254:	d14e      	bne.n	80172f4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017256:	687b      	ldr	r3, [r7, #4]
 8017258:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801725c:	b2db      	uxtb	r3, r3
 801725e:	3b01      	subs	r3, #1
 8017260:	2b02      	cmp	r3, #2
 8017262:	d840      	bhi.n	80172e6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8017264:	683b      	ldr	r3, [r7, #0]
 8017266:	889b      	ldrh	r3, [r3, #4]
 8017268:	b2db      	uxtb	r3, r3
 801726a:	2b01      	cmp	r3, #1
 801726c:	d836      	bhi.n	80172dc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801726e:	683b      	ldr	r3, [r7, #0]
 8017270:	889b      	ldrh	r3, [r3, #4]
 8017272:	b2db      	uxtb	r3, r3
 8017274:	4619      	mov	r1, r3
 8017276:	6878      	ldr	r0, [r7, #4]
 8017278:	f7ff fedb 	bl	8017032 <USBD_CoreFindIF>
 801727c:	4603      	mov	r3, r0
 801727e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017280:	7bbb      	ldrb	r3, [r7, #14]
 8017282:	2bff      	cmp	r3, #255	@ 0xff
 8017284:	d01d      	beq.n	80172c2 <USBD_StdItfReq+0x92>
 8017286:	7bbb      	ldrb	r3, [r7, #14]
 8017288:	2b00      	cmp	r3, #0
 801728a:	d11a      	bne.n	80172c2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801728c:	7bba      	ldrb	r2, [r7, #14]
 801728e:	687b      	ldr	r3, [r7, #4]
 8017290:	32ae      	adds	r2, #174	@ 0xae
 8017292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017296:	689b      	ldr	r3, [r3, #8]
 8017298:	2b00      	cmp	r3, #0
 801729a:	d00f      	beq.n	80172bc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801729c:	7bba      	ldrb	r2, [r7, #14]
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80172a4:	7bba      	ldrb	r2, [r7, #14]
 80172a6:	687b      	ldr	r3, [r7, #4]
 80172a8:	32ae      	adds	r2, #174	@ 0xae
 80172aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80172ae:	689b      	ldr	r3, [r3, #8]
 80172b0:	6839      	ldr	r1, [r7, #0]
 80172b2:	6878      	ldr	r0, [r7, #4]
 80172b4:	4798      	blx	r3
 80172b6:	4603      	mov	r3, r0
 80172b8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80172ba:	e004      	b.n	80172c6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80172bc:	2303      	movs	r3, #3
 80172be:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80172c0:	e001      	b.n	80172c6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80172c2:	2303      	movs	r3, #3
 80172c4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80172c6:	683b      	ldr	r3, [r7, #0]
 80172c8:	88db      	ldrh	r3, [r3, #6]
 80172ca:	2b00      	cmp	r3, #0
 80172cc:	d110      	bne.n	80172f0 <USBD_StdItfReq+0xc0>
 80172ce:	7bfb      	ldrb	r3, [r7, #15]
 80172d0:	2b00      	cmp	r3, #0
 80172d2:	d10d      	bne.n	80172f0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80172d4:	6878      	ldr	r0, [r7, #4]
 80172d6:	f000 fdfd 	bl	8017ed4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80172da:	e009      	b.n	80172f0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80172dc:	6839      	ldr	r1, [r7, #0]
 80172de:	6878      	ldr	r0, [r7, #4]
 80172e0:	f000 fd21 	bl	8017d26 <USBD_CtlError>
          break;
 80172e4:	e004      	b.n	80172f0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80172e6:	6839      	ldr	r1, [r7, #0]
 80172e8:	6878      	ldr	r0, [r7, #4]
 80172ea:	f000 fd1c 	bl	8017d26 <USBD_CtlError>
          break;
 80172ee:	e000      	b.n	80172f2 <USBD_StdItfReq+0xc2>
          break;
 80172f0:	bf00      	nop
      }
      break;
 80172f2:	e004      	b.n	80172fe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80172f4:	6839      	ldr	r1, [r7, #0]
 80172f6:	6878      	ldr	r0, [r7, #4]
 80172f8:	f000 fd15 	bl	8017d26 <USBD_CtlError>
      break;
 80172fc:	bf00      	nop
  }

  return ret;
 80172fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8017300:	4618      	mov	r0, r3
 8017302:	3710      	adds	r7, #16
 8017304:	46bd      	mov	sp, r7
 8017306:	bd80      	pop	{r7, pc}

08017308 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017308:	b580      	push	{r7, lr}
 801730a:	b084      	sub	sp, #16
 801730c:	af00      	add	r7, sp, #0
 801730e:	6078      	str	r0, [r7, #4]
 8017310:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8017312:	2300      	movs	r3, #0
 8017314:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8017316:	683b      	ldr	r3, [r7, #0]
 8017318:	889b      	ldrh	r3, [r3, #4]
 801731a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801731c:	683b      	ldr	r3, [r7, #0]
 801731e:	781b      	ldrb	r3, [r3, #0]
 8017320:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017324:	2b40      	cmp	r3, #64	@ 0x40
 8017326:	d007      	beq.n	8017338 <USBD_StdEPReq+0x30>
 8017328:	2b40      	cmp	r3, #64	@ 0x40
 801732a:	f200 817f 	bhi.w	801762c <USBD_StdEPReq+0x324>
 801732e:	2b00      	cmp	r3, #0
 8017330:	d02a      	beq.n	8017388 <USBD_StdEPReq+0x80>
 8017332:	2b20      	cmp	r3, #32
 8017334:	f040 817a 	bne.w	801762c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8017338:	7bbb      	ldrb	r3, [r7, #14]
 801733a:	4619      	mov	r1, r3
 801733c:	6878      	ldr	r0, [r7, #4]
 801733e:	f7ff fe85 	bl	801704c <USBD_CoreFindEP>
 8017342:	4603      	mov	r3, r0
 8017344:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017346:	7b7b      	ldrb	r3, [r7, #13]
 8017348:	2bff      	cmp	r3, #255	@ 0xff
 801734a:	f000 8174 	beq.w	8017636 <USBD_StdEPReq+0x32e>
 801734e:	7b7b      	ldrb	r3, [r7, #13]
 8017350:	2b00      	cmp	r3, #0
 8017352:	f040 8170 	bne.w	8017636 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8017356:	7b7a      	ldrb	r2, [r7, #13]
 8017358:	687b      	ldr	r3, [r7, #4]
 801735a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801735e:	7b7a      	ldrb	r2, [r7, #13]
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	32ae      	adds	r2, #174	@ 0xae
 8017364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017368:	689b      	ldr	r3, [r3, #8]
 801736a:	2b00      	cmp	r3, #0
 801736c:	f000 8163 	beq.w	8017636 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8017370:	7b7a      	ldrb	r2, [r7, #13]
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	32ae      	adds	r2, #174	@ 0xae
 8017376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801737a:	689b      	ldr	r3, [r3, #8]
 801737c:	6839      	ldr	r1, [r7, #0]
 801737e:	6878      	ldr	r0, [r7, #4]
 8017380:	4798      	blx	r3
 8017382:	4603      	mov	r3, r0
 8017384:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8017386:	e156      	b.n	8017636 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8017388:	683b      	ldr	r3, [r7, #0]
 801738a:	785b      	ldrb	r3, [r3, #1]
 801738c:	2b03      	cmp	r3, #3
 801738e:	d008      	beq.n	80173a2 <USBD_StdEPReq+0x9a>
 8017390:	2b03      	cmp	r3, #3
 8017392:	f300 8145 	bgt.w	8017620 <USBD_StdEPReq+0x318>
 8017396:	2b00      	cmp	r3, #0
 8017398:	f000 809b 	beq.w	80174d2 <USBD_StdEPReq+0x1ca>
 801739c:	2b01      	cmp	r3, #1
 801739e:	d03c      	beq.n	801741a <USBD_StdEPReq+0x112>
 80173a0:	e13e      	b.n	8017620 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80173a8:	b2db      	uxtb	r3, r3
 80173aa:	2b02      	cmp	r3, #2
 80173ac:	d002      	beq.n	80173b4 <USBD_StdEPReq+0xac>
 80173ae:	2b03      	cmp	r3, #3
 80173b0:	d016      	beq.n	80173e0 <USBD_StdEPReq+0xd8>
 80173b2:	e02c      	b.n	801740e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80173b4:	7bbb      	ldrb	r3, [r7, #14]
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d00d      	beq.n	80173d6 <USBD_StdEPReq+0xce>
 80173ba:	7bbb      	ldrb	r3, [r7, #14]
 80173bc:	2b80      	cmp	r3, #128	@ 0x80
 80173be:	d00a      	beq.n	80173d6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80173c0:	7bbb      	ldrb	r3, [r7, #14]
 80173c2:	4619      	mov	r1, r3
 80173c4:	6878      	ldr	r0, [r7, #4]
 80173c6:	f001 f9a5 	bl	8018714 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80173ca:	2180      	movs	r1, #128	@ 0x80
 80173cc:	6878      	ldr	r0, [r7, #4]
 80173ce:	f001 f9a1 	bl	8018714 <USBD_LL_StallEP>
 80173d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80173d4:	e020      	b.n	8017418 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80173d6:	6839      	ldr	r1, [r7, #0]
 80173d8:	6878      	ldr	r0, [r7, #4]
 80173da:	f000 fca4 	bl	8017d26 <USBD_CtlError>
              break;
 80173de:	e01b      	b.n	8017418 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80173e0:	683b      	ldr	r3, [r7, #0]
 80173e2:	885b      	ldrh	r3, [r3, #2]
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d10e      	bne.n	8017406 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80173e8:	7bbb      	ldrb	r3, [r7, #14]
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	d00b      	beq.n	8017406 <USBD_StdEPReq+0xfe>
 80173ee:	7bbb      	ldrb	r3, [r7, #14]
 80173f0:	2b80      	cmp	r3, #128	@ 0x80
 80173f2:	d008      	beq.n	8017406 <USBD_StdEPReq+0xfe>
 80173f4:	683b      	ldr	r3, [r7, #0]
 80173f6:	88db      	ldrh	r3, [r3, #6]
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d104      	bne.n	8017406 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80173fc:	7bbb      	ldrb	r3, [r7, #14]
 80173fe:	4619      	mov	r1, r3
 8017400:	6878      	ldr	r0, [r7, #4]
 8017402:	f001 f987 	bl	8018714 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8017406:	6878      	ldr	r0, [r7, #4]
 8017408:	f000 fd64 	bl	8017ed4 <USBD_CtlSendStatus>

              break;
 801740c:	e004      	b.n	8017418 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801740e:	6839      	ldr	r1, [r7, #0]
 8017410:	6878      	ldr	r0, [r7, #4]
 8017412:	f000 fc88 	bl	8017d26 <USBD_CtlError>
              break;
 8017416:	bf00      	nop
          }
          break;
 8017418:	e107      	b.n	801762a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017420:	b2db      	uxtb	r3, r3
 8017422:	2b02      	cmp	r3, #2
 8017424:	d002      	beq.n	801742c <USBD_StdEPReq+0x124>
 8017426:	2b03      	cmp	r3, #3
 8017428:	d016      	beq.n	8017458 <USBD_StdEPReq+0x150>
 801742a:	e04b      	b.n	80174c4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801742c:	7bbb      	ldrb	r3, [r7, #14]
 801742e:	2b00      	cmp	r3, #0
 8017430:	d00d      	beq.n	801744e <USBD_StdEPReq+0x146>
 8017432:	7bbb      	ldrb	r3, [r7, #14]
 8017434:	2b80      	cmp	r3, #128	@ 0x80
 8017436:	d00a      	beq.n	801744e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017438:	7bbb      	ldrb	r3, [r7, #14]
 801743a:	4619      	mov	r1, r3
 801743c:	6878      	ldr	r0, [r7, #4]
 801743e:	f001 f969 	bl	8018714 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017442:	2180      	movs	r1, #128	@ 0x80
 8017444:	6878      	ldr	r0, [r7, #4]
 8017446:	f001 f965 	bl	8018714 <USBD_LL_StallEP>
 801744a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801744c:	e040      	b.n	80174d0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801744e:	6839      	ldr	r1, [r7, #0]
 8017450:	6878      	ldr	r0, [r7, #4]
 8017452:	f000 fc68 	bl	8017d26 <USBD_CtlError>
              break;
 8017456:	e03b      	b.n	80174d0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017458:	683b      	ldr	r3, [r7, #0]
 801745a:	885b      	ldrh	r3, [r3, #2]
 801745c:	2b00      	cmp	r3, #0
 801745e:	d136      	bne.n	80174ce <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8017460:	7bbb      	ldrb	r3, [r7, #14]
 8017462:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017466:	2b00      	cmp	r3, #0
 8017468:	d004      	beq.n	8017474 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801746a:	7bbb      	ldrb	r3, [r7, #14]
 801746c:	4619      	mov	r1, r3
 801746e:	6878      	ldr	r0, [r7, #4]
 8017470:	f001 f96f 	bl	8018752 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8017474:	6878      	ldr	r0, [r7, #4]
 8017476:	f000 fd2d 	bl	8017ed4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801747a:	7bbb      	ldrb	r3, [r7, #14]
 801747c:	4619      	mov	r1, r3
 801747e:	6878      	ldr	r0, [r7, #4]
 8017480:	f7ff fde4 	bl	801704c <USBD_CoreFindEP>
 8017484:	4603      	mov	r3, r0
 8017486:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017488:	7b7b      	ldrb	r3, [r7, #13]
 801748a:	2bff      	cmp	r3, #255	@ 0xff
 801748c:	d01f      	beq.n	80174ce <USBD_StdEPReq+0x1c6>
 801748e:	7b7b      	ldrb	r3, [r7, #13]
 8017490:	2b00      	cmp	r3, #0
 8017492:	d11c      	bne.n	80174ce <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8017494:	7b7a      	ldrb	r2, [r7, #13]
 8017496:	687b      	ldr	r3, [r7, #4]
 8017498:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801749c:	7b7a      	ldrb	r2, [r7, #13]
 801749e:	687b      	ldr	r3, [r7, #4]
 80174a0:	32ae      	adds	r2, #174	@ 0xae
 80174a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80174a6:	689b      	ldr	r3, [r3, #8]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d010      	beq.n	80174ce <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80174ac:	7b7a      	ldrb	r2, [r7, #13]
 80174ae:	687b      	ldr	r3, [r7, #4]
 80174b0:	32ae      	adds	r2, #174	@ 0xae
 80174b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80174b6:	689b      	ldr	r3, [r3, #8]
 80174b8:	6839      	ldr	r1, [r7, #0]
 80174ba:	6878      	ldr	r0, [r7, #4]
 80174bc:	4798      	blx	r3
 80174be:	4603      	mov	r3, r0
 80174c0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80174c2:	e004      	b.n	80174ce <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80174c4:	6839      	ldr	r1, [r7, #0]
 80174c6:	6878      	ldr	r0, [r7, #4]
 80174c8:	f000 fc2d 	bl	8017d26 <USBD_CtlError>
              break;
 80174cc:	e000      	b.n	80174d0 <USBD_StdEPReq+0x1c8>
              break;
 80174ce:	bf00      	nop
          }
          break;
 80174d0:	e0ab      	b.n	801762a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80174d2:	687b      	ldr	r3, [r7, #4]
 80174d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80174d8:	b2db      	uxtb	r3, r3
 80174da:	2b02      	cmp	r3, #2
 80174dc:	d002      	beq.n	80174e4 <USBD_StdEPReq+0x1dc>
 80174de:	2b03      	cmp	r3, #3
 80174e0:	d032      	beq.n	8017548 <USBD_StdEPReq+0x240>
 80174e2:	e097      	b.n	8017614 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80174e4:	7bbb      	ldrb	r3, [r7, #14]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d007      	beq.n	80174fa <USBD_StdEPReq+0x1f2>
 80174ea:	7bbb      	ldrb	r3, [r7, #14]
 80174ec:	2b80      	cmp	r3, #128	@ 0x80
 80174ee:	d004      	beq.n	80174fa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80174f0:	6839      	ldr	r1, [r7, #0]
 80174f2:	6878      	ldr	r0, [r7, #4]
 80174f4:	f000 fc17 	bl	8017d26 <USBD_CtlError>
                break;
 80174f8:	e091      	b.n	801761e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80174fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80174fe:	2b00      	cmp	r3, #0
 8017500:	da0b      	bge.n	801751a <USBD_StdEPReq+0x212>
 8017502:	7bbb      	ldrb	r3, [r7, #14]
 8017504:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017508:	4613      	mov	r3, r2
 801750a:	009b      	lsls	r3, r3, #2
 801750c:	4413      	add	r3, r2
 801750e:	009b      	lsls	r3, r3, #2
 8017510:	3310      	adds	r3, #16
 8017512:	687a      	ldr	r2, [r7, #4]
 8017514:	4413      	add	r3, r2
 8017516:	3304      	adds	r3, #4
 8017518:	e00b      	b.n	8017532 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801751a:	7bbb      	ldrb	r3, [r7, #14]
 801751c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017520:	4613      	mov	r3, r2
 8017522:	009b      	lsls	r3, r3, #2
 8017524:	4413      	add	r3, r2
 8017526:	009b      	lsls	r3, r3, #2
 8017528:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801752c:	687a      	ldr	r2, [r7, #4]
 801752e:	4413      	add	r3, r2
 8017530:	3304      	adds	r3, #4
 8017532:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8017534:	68bb      	ldr	r3, [r7, #8]
 8017536:	2200      	movs	r2, #0
 8017538:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801753a:	68bb      	ldr	r3, [r7, #8]
 801753c:	2202      	movs	r2, #2
 801753e:	4619      	mov	r1, r3
 8017540:	6878      	ldr	r0, [r7, #4]
 8017542:	f000 fc6d 	bl	8017e20 <USBD_CtlSendData>
              break;
 8017546:	e06a      	b.n	801761e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8017548:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801754c:	2b00      	cmp	r3, #0
 801754e:	da11      	bge.n	8017574 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8017550:	7bbb      	ldrb	r3, [r7, #14]
 8017552:	f003 020f 	and.w	r2, r3, #15
 8017556:	6879      	ldr	r1, [r7, #4]
 8017558:	4613      	mov	r3, r2
 801755a:	009b      	lsls	r3, r3, #2
 801755c:	4413      	add	r3, r2
 801755e:	009b      	lsls	r3, r3, #2
 8017560:	440b      	add	r3, r1
 8017562:	3324      	adds	r3, #36	@ 0x24
 8017564:	881b      	ldrh	r3, [r3, #0]
 8017566:	2b00      	cmp	r3, #0
 8017568:	d117      	bne.n	801759a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801756a:	6839      	ldr	r1, [r7, #0]
 801756c:	6878      	ldr	r0, [r7, #4]
 801756e:	f000 fbda 	bl	8017d26 <USBD_CtlError>
                  break;
 8017572:	e054      	b.n	801761e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8017574:	7bbb      	ldrb	r3, [r7, #14]
 8017576:	f003 020f 	and.w	r2, r3, #15
 801757a:	6879      	ldr	r1, [r7, #4]
 801757c:	4613      	mov	r3, r2
 801757e:	009b      	lsls	r3, r3, #2
 8017580:	4413      	add	r3, r2
 8017582:	009b      	lsls	r3, r3, #2
 8017584:	440b      	add	r3, r1
 8017586:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801758a:	881b      	ldrh	r3, [r3, #0]
 801758c:	2b00      	cmp	r3, #0
 801758e:	d104      	bne.n	801759a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8017590:	6839      	ldr	r1, [r7, #0]
 8017592:	6878      	ldr	r0, [r7, #4]
 8017594:	f000 fbc7 	bl	8017d26 <USBD_CtlError>
                  break;
 8017598:	e041      	b.n	801761e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801759a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801759e:	2b00      	cmp	r3, #0
 80175a0:	da0b      	bge.n	80175ba <USBD_StdEPReq+0x2b2>
 80175a2:	7bbb      	ldrb	r3, [r7, #14]
 80175a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80175a8:	4613      	mov	r3, r2
 80175aa:	009b      	lsls	r3, r3, #2
 80175ac:	4413      	add	r3, r2
 80175ae:	009b      	lsls	r3, r3, #2
 80175b0:	3310      	adds	r3, #16
 80175b2:	687a      	ldr	r2, [r7, #4]
 80175b4:	4413      	add	r3, r2
 80175b6:	3304      	adds	r3, #4
 80175b8:	e00b      	b.n	80175d2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80175ba:	7bbb      	ldrb	r3, [r7, #14]
 80175bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80175c0:	4613      	mov	r3, r2
 80175c2:	009b      	lsls	r3, r3, #2
 80175c4:	4413      	add	r3, r2
 80175c6:	009b      	lsls	r3, r3, #2
 80175c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80175cc:	687a      	ldr	r2, [r7, #4]
 80175ce:	4413      	add	r3, r2
 80175d0:	3304      	adds	r3, #4
 80175d2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80175d4:	7bbb      	ldrb	r3, [r7, #14]
 80175d6:	2b00      	cmp	r3, #0
 80175d8:	d002      	beq.n	80175e0 <USBD_StdEPReq+0x2d8>
 80175da:	7bbb      	ldrb	r3, [r7, #14]
 80175dc:	2b80      	cmp	r3, #128	@ 0x80
 80175de:	d103      	bne.n	80175e8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80175e0:	68bb      	ldr	r3, [r7, #8]
 80175e2:	2200      	movs	r2, #0
 80175e4:	601a      	str	r2, [r3, #0]
 80175e6:	e00e      	b.n	8017606 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80175e8:	7bbb      	ldrb	r3, [r7, #14]
 80175ea:	4619      	mov	r1, r3
 80175ec:	6878      	ldr	r0, [r7, #4]
 80175ee:	f001 f8cf 	bl	8018790 <USBD_LL_IsStallEP>
 80175f2:	4603      	mov	r3, r0
 80175f4:	2b00      	cmp	r3, #0
 80175f6:	d003      	beq.n	8017600 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80175f8:	68bb      	ldr	r3, [r7, #8]
 80175fa:	2201      	movs	r2, #1
 80175fc:	601a      	str	r2, [r3, #0]
 80175fe:	e002      	b.n	8017606 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8017600:	68bb      	ldr	r3, [r7, #8]
 8017602:	2200      	movs	r2, #0
 8017604:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8017606:	68bb      	ldr	r3, [r7, #8]
 8017608:	2202      	movs	r2, #2
 801760a:	4619      	mov	r1, r3
 801760c:	6878      	ldr	r0, [r7, #4]
 801760e:	f000 fc07 	bl	8017e20 <USBD_CtlSendData>
              break;
 8017612:	e004      	b.n	801761e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8017614:	6839      	ldr	r1, [r7, #0]
 8017616:	6878      	ldr	r0, [r7, #4]
 8017618:	f000 fb85 	bl	8017d26 <USBD_CtlError>
              break;
 801761c:	bf00      	nop
          }
          break;
 801761e:	e004      	b.n	801762a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8017620:	6839      	ldr	r1, [r7, #0]
 8017622:	6878      	ldr	r0, [r7, #4]
 8017624:	f000 fb7f 	bl	8017d26 <USBD_CtlError>
          break;
 8017628:	bf00      	nop
      }
      break;
 801762a:	e005      	b.n	8017638 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801762c:	6839      	ldr	r1, [r7, #0]
 801762e:	6878      	ldr	r0, [r7, #4]
 8017630:	f000 fb79 	bl	8017d26 <USBD_CtlError>
      break;
 8017634:	e000      	b.n	8017638 <USBD_StdEPReq+0x330>
      break;
 8017636:	bf00      	nop
  }

  return ret;
 8017638:	7bfb      	ldrb	r3, [r7, #15]
}
 801763a:	4618      	mov	r0, r3
 801763c:	3710      	adds	r7, #16
 801763e:	46bd      	mov	sp, r7
 8017640:	bd80      	pop	{r7, pc}
	...

08017644 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017644:	b580      	push	{r7, lr}
 8017646:	b084      	sub	sp, #16
 8017648:	af00      	add	r7, sp, #0
 801764a:	6078      	str	r0, [r7, #4]
 801764c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801764e:	2300      	movs	r3, #0
 8017650:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017652:	2300      	movs	r3, #0
 8017654:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017656:	2300      	movs	r3, #0
 8017658:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801765a:	683b      	ldr	r3, [r7, #0]
 801765c:	885b      	ldrh	r3, [r3, #2]
 801765e:	0a1b      	lsrs	r3, r3, #8
 8017660:	b29b      	uxth	r3, r3
 8017662:	3b01      	subs	r3, #1
 8017664:	2b0e      	cmp	r3, #14
 8017666:	f200 8152 	bhi.w	801790e <USBD_GetDescriptor+0x2ca>
 801766a:	a201      	add	r2, pc, #4	@ (adr r2, 8017670 <USBD_GetDescriptor+0x2c>)
 801766c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017670:	080176e1 	.word	0x080176e1
 8017674:	080176f9 	.word	0x080176f9
 8017678:	08017739 	.word	0x08017739
 801767c:	0801790f 	.word	0x0801790f
 8017680:	0801790f 	.word	0x0801790f
 8017684:	080178af 	.word	0x080178af
 8017688:	080178db 	.word	0x080178db
 801768c:	0801790f 	.word	0x0801790f
 8017690:	0801790f 	.word	0x0801790f
 8017694:	0801790f 	.word	0x0801790f
 8017698:	0801790f 	.word	0x0801790f
 801769c:	0801790f 	.word	0x0801790f
 80176a0:	0801790f 	.word	0x0801790f
 80176a4:	0801790f 	.word	0x0801790f
 80176a8:	080176ad 	.word	0x080176ad
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176b2:	69db      	ldr	r3, [r3, #28]
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	d00b      	beq.n	80176d0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80176b8:	687b      	ldr	r3, [r7, #4]
 80176ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176be:	69db      	ldr	r3, [r3, #28]
 80176c0:	687a      	ldr	r2, [r7, #4]
 80176c2:	7c12      	ldrb	r2, [r2, #16]
 80176c4:	f107 0108 	add.w	r1, r7, #8
 80176c8:	4610      	mov	r0, r2
 80176ca:	4798      	blx	r3
 80176cc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80176ce:	e126      	b.n	801791e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80176d0:	6839      	ldr	r1, [r7, #0]
 80176d2:	6878      	ldr	r0, [r7, #4]
 80176d4:	f000 fb27 	bl	8017d26 <USBD_CtlError>
        err++;
 80176d8:	7afb      	ldrb	r3, [r7, #11]
 80176da:	3301      	adds	r3, #1
 80176dc:	72fb      	strb	r3, [r7, #11]
      break;
 80176de:	e11e      	b.n	801791e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176e6:	681b      	ldr	r3, [r3, #0]
 80176e8:	687a      	ldr	r2, [r7, #4]
 80176ea:	7c12      	ldrb	r2, [r2, #16]
 80176ec:	f107 0108 	add.w	r1, r7, #8
 80176f0:	4610      	mov	r0, r2
 80176f2:	4798      	blx	r3
 80176f4:	60f8      	str	r0, [r7, #12]
      break;
 80176f6:	e112      	b.n	801791e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80176f8:	687b      	ldr	r3, [r7, #4]
 80176fa:	7c1b      	ldrb	r3, [r3, #16]
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d10d      	bne.n	801771c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017708:	f107 0208 	add.w	r2, r7, #8
 801770c:	4610      	mov	r0, r2
 801770e:	4798      	blx	r3
 8017710:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8017712:	68fb      	ldr	r3, [r7, #12]
 8017714:	3301      	adds	r3, #1
 8017716:	2202      	movs	r2, #2
 8017718:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801771a:	e100      	b.n	801791e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8017722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017724:	f107 0208 	add.w	r2, r7, #8
 8017728:	4610      	mov	r0, r2
 801772a:	4798      	blx	r3
 801772c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801772e:	68fb      	ldr	r3, [r7, #12]
 8017730:	3301      	adds	r3, #1
 8017732:	2202      	movs	r2, #2
 8017734:	701a      	strb	r2, [r3, #0]
      break;
 8017736:	e0f2      	b.n	801791e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8017738:	683b      	ldr	r3, [r7, #0]
 801773a:	885b      	ldrh	r3, [r3, #2]
 801773c:	b2db      	uxtb	r3, r3
 801773e:	2b05      	cmp	r3, #5
 8017740:	f200 80ac 	bhi.w	801789c <USBD_GetDescriptor+0x258>
 8017744:	a201      	add	r2, pc, #4	@ (adr r2, 801774c <USBD_GetDescriptor+0x108>)
 8017746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801774a:	bf00      	nop
 801774c:	08017765 	.word	0x08017765
 8017750:	08017799 	.word	0x08017799
 8017754:	080177cd 	.word	0x080177cd
 8017758:	08017801 	.word	0x08017801
 801775c:	08017835 	.word	0x08017835
 8017760:	08017869 	.word	0x08017869
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801776a:	685b      	ldr	r3, [r3, #4]
 801776c:	2b00      	cmp	r3, #0
 801776e:	d00b      	beq.n	8017788 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017776:	685b      	ldr	r3, [r3, #4]
 8017778:	687a      	ldr	r2, [r7, #4]
 801777a:	7c12      	ldrb	r2, [r2, #16]
 801777c:	f107 0108 	add.w	r1, r7, #8
 8017780:	4610      	mov	r0, r2
 8017782:	4798      	blx	r3
 8017784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017786:	e091      	b.n	80178ac <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017788:	6839      	ldr	r1, [r7, #0]
 801778a:	6878      	ldr	r0, [r7, #4]
 801778c:	f000 facb 	bl	8017d26 <USBD_CtlError>
            err++;
 8017790:	7afb      	ldrb	r3, [r7, #11]
 8017792:	3301      	adds	r3, #1
 8017794:	72fb      	strb	r3, [r7, #11]
          break;
 8017796:	e089      	b.n	80178ac <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8017798:	687b      	ldr	r3, [r7, #4]
 801779a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801779e:	689b      	ldr	r3, [r3, #8]
 80177a0:	2b00      	cmp	r3, #0
 80177a2:	d00b      	beq.n	80177bc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177aa:	689b      	ldr	r3, [r3, #8]
 80177ac:	687a      	ldr	r2, [r7, #4]
 80177ae:	7c12      	ldrb	r2, [r2, #16]
 80177b0:	f107 0108 	add.w	r1, r7, #8
 80177b4:	4610      	mov	r0, r2
 80177b6:	4798      	blx	r3
 80177b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177ba:	e077      	b.n	80178ac <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177bc:	6839      	ldr	r1, [r7, #0]
 80177be:	6878      	ldr	r0, [r7, #4]
 80177c0:	f000 fab1 	bl	8017d26 <USBD_CtlError>
            err++;
 80177c4:	7afb      	ldrb	r3, [r7, #11]
 80177c6:	3301      	adds	r3, #1
 80177c8:	72fb      	strb	r3, [r7, #11]
          break;
 80177ca:	e06f      	b.n	80178ac <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80177cc:	687b      	ldr	r3, [r7, #4]
 80177ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177d2:	68db      	ldr	r3, [r3, #12]
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	d00b      	beq.n	80177f0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80177de:	68db      	ldr	r3, [r3, #12]
 80177e0:	687a      	ldr	r2, [r7, #4]
 80177e2:	7c12      	ldrb	r2, [r2, #16]
 80177e4:	f107 0108 	add.w	r1, r7, #8
 80177e8:	4610      	mov	r0, r2
 80177ea:	4798      	blx	r3
 80177ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80177ee:	e05d      	b.n	80178ac <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80177f0:	6839      	ldr	r1, [r7, #0]
 80177f2:	6878      	ldr	r0, [r7, #4]
 80177f4:	f000 fa97 	bl	8017d26 <USBD_CtlError>
            err++;
 80177f8:	7afb      	ldrb	r3, [r7, #11]
 80177fa:	3301      	adds	r3, #1
 80177fc:	72fb      	strb	r3, [r7, #11]
          break;
 80177fe:	e055      	b.n	80178ac <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017806:	691b      	ldr	r3, [r3, #16]
 8017808:	2b00      	cmp	r3, #0
 801780a:	d00b      	beq.n	8017824 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017812:	691b      	ldr	r3, [r3, #16]
 8017814:	687a      	ldr	r2, [r7, #4]
 8017816:	7c12      	ldrb	r2, [r2, #16]
 8017818:	f107 0108 	add.w	r1, r7, #8
 801781c:	4610      	mov	r0, r2
 801781e:	4798      	blx	r3
 8017820:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017822:	e043      	b.n	80178ac <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017824:	6839      	ldr	r1, [r7, #0]
 8017826:	6878      	ldr	r0, [r7, #4]
 8017828:	f000 fa7d 	bl	8017d26 <USBD_CtlError>
            err++;
 801782c:	7afb      	ldrb	r3, [r7, #11]
 801782e:	3301      	adds	r3, #1
 8017830:	72fb      	strb	r3, [r7, #11]
          break;
 8017832:	e03b      	b.n	80178ac <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801783a:	695b      	ldr	r3, [r3, #20]
 801783c:	2b00      	cmp	r3, #0
 801783e:	d00b      	beq.n	8017858 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017840:	687b      	ldr	r3, [r7, #4]
 8017842:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017846:	695b      	ldr	r3, [r3, #20]
 8017848:	687a      	ldr	r2, [r7, #4]
 801784a:	7c12      	ldrb	r2, [r2, #16]
 801784c:	f107 0108 	add.w	r1, r7, #8
 8017850:	4610      	mov	r0, r2
 8017852:	4798      	blx	r3
 8017854:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017856:	e029      	b.n	80178ac <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017858:	6839      	ldr	r1, [r7, #0]
 801785a:	6878      	ldr	r0, [r7, #4]
 801785c:	f000 fa63 	bl	8017d26 <USBD_CtlError>
            err++;
 8017860:	7afb      	ldrb	r3, [r7, #11]
 8017862:	3301      	adds	r3, #1
 8017864:	72fb      	strb	r3, [r7, #11]
          break;
 8017866:	e021      	b.n	80178ac <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801786e:	699b      	ldr	r3, [r3, #24]
 8017870:	2b00      	cmp	r3, #0
 8017872:	d00b      	beq.n	801788c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017874:	687b      	ldr	r3, [r7, #4]
 8017876:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801787a:	699b      	ldr	r3, [r3, #24]
 801787c:	687a      	ldr	r2, [r7, #4]
 801787e:	7c12      	ldrb	r2, [r2, #16]
 8017880:	f107 0108 	add.w	r1, r7, #8
 8017884:	4610      	mov	r0, r2
 8017886:	4798      	blx	r3
 8017888:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801788a:	e00f      	b.n	80178ac <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801788c:	6839      	ldr	r1, [r7, #0]
 801788e:	6878      	ldr	r0, [r7, #4]
 8017890:	f000 fa49 	bl	8017d26 <USBD_CtlError>
            err++;
 8017894:	7afb      	ldrb	r3, [r7, #11]
 8017896:	3301      	adds	r3, #1
 8017898:	72fb      	strb	r3, [r7, #11]
          break;
 801789a:	e007      	b.n	80178ac <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801789c:	6839      	ldr	r1, [r7, #0]
 801789e:	6878      	ldr	r0, [r7, #4]
 80178a0:	f000 fa41 	bl	8017d26 <USBD_CtlError>
          err++;
 80178a4:	7afb      	ldrb	r3, [r7, #11]
 80178a6:	3301      	adds	r3, #1
 80178a8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80178aa:	bf00      	nop
      }
      break;
 80178ac:	e037      	b.n	801791e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80178ae:	687b      	ldr	r3, [r7, #4]
 80178b0:	7c1b      	ldrb	r3, [r3, #16]
 80178b2:	2b00      	cmp	r3, #0
 80178b4:	d109      	bne.n	80178ca <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80178b6:	687b      	ldr	r3, [r7, #4]
 80178b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80178bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80178be:	f107 0208 	add.w	r2, r7, #8
 80178c2:	4610      	mov	r0, r2
 80178c4:	4798      	blx	r3
 80178c6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80178c8:	e029      	b.n	801791e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80178ca:	6839      	ldr	r1, [r7, #0]
 80178cc:	6878      	ldr	r0, [r7, #4]
 80178ce:	f000 fa2a 	bl	8017d26 <USBD_CtlError>
        err++;
 80178d2:	7afb      	ldrb	r3, [r7, #11]
 80178d4:	3301      	adds	r3, #1
 80178d6:	72fb      	strb	r3, [r7, #11]
      break;
 80178d8:	e021      	b.n	801791e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80178da:	687b      	ldr	r3, [r7, #4]
 80178dc:	7c1b      	ldrb	r3, [r3, #16]
 80178de:	2b00      	cmp	r3, #0
 80178e0:	d10d      	bne.n	80178fe <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80178e2:	687b      	ldr	r3, [r7, #4]
 80178e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80178e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80178ea:	f107 0208 	add.w	r2, r7, #8
 80178ee:	4610      	mov	r0, r2
 80178f0:	4798      	blx	r3
 80178f2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80178f4:	68fb      	ldr	r3, [r7, #12]
 80178f6:	3301      	adds	r3, #1
 80178f8:	2207      	movs	r2, #7
 80178fa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80178fc:	e00f      	b.n	801791e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80178fe:	6839      	ldr	r1, [r7, #0]
 8017900:	6878      	ldr	r0, [r7, #4]
 8017902:	f000 fa10 	bl	8017d26 <USBD_CtlError>
        err++;
 8017906:	7afb      	ldrb	r3, [r7, #11]
 8017908:	3301      	adds	r3, #1
 801790a:	72fb      	strb	r3, [r7, #11]
      break;
 801790c:	e007      	b.n	801791e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801790e:	6839      	ldr	r1, [r7, #0]
 8017910:	6878      	ldr	r0, [r7, #4]
 8017912:	f000 fa08 	bl	8017d26 <USBD_CtlError>
      err++;
 8017916:	7afb      	ldrb	r3, [r7, #11]
 8017918:	3301      	adds	r3, #1
 801791a:	72fb      	strb	r3, [r7, #11]
      break;
 801791c:	bf00      	nop
  }

  if (err != 0U)
 801791e:	7afb      	ldrb	r3, [r7, #11]
 8017920:	2b00      	cmp	r3, #0
 8017922:	d11e      	bne.n	8017962 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8017924:	683b      	ldr	r3, [r7, #0]
 8017926:	88db      	ldrh	r3, [r3, #6]
 8017928:	2b00      	cmp	r3, #0
 801792a:	d016      	beq.n	801795a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801792c:	893b      	ldrh	r3, [r7, #8]
 801792e:	2b00      	cmp	r3, #0
 8017930:	d00e      	beq.n	8017950 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8017932:	683b      	ldr	r3, [r7, #0]
 8017934:	88da      	ldrh	r2, [r3, #6]
 8017936:	893b      	ldrh	r3, [r7, #8]
 8017938:	4293      	cmp	r3, r2
 801793a:	bf28      	it	cs
 801793c:	4613      	movcs	r3, r2
 801793e:	b29b      	uxth	r3, r3
 8017940:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8017942:	893b      	ldrh	r3, [r7, #8]
 8017944:	461a      	mov	r2, r3
 8017946:	68f9      	ldr	r1, [r7, #12]
 8017948:	6878      	ldr	r0, [r7, #4]
 801794a:	f000 fa69 	bl	8017e20 <USBD_CtlSendData>
 801794e:	e009      	b.n	8017964 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8017950:	6839      	ldr	r1, [r7, #0]
 8017952:	6878      	ldr	r0, [r7, #4]
 8017954:	f000 f9e7 	bl	8017d26 <USBD_CtlError>
 8017958:	e004      	b.n	8017964 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801795a:	6878      	ldr	r0, [r7, #4]
 801795c:	f000 faba 	bl	8017ed4 <USBD_CtlSendStatus>
 8017960:	e000      	b.n	8017964 <USBD_GetDescriptor+0x320>
    return;
 8017962:	bf00      	nop
  }
}
 8017964:	3710      	adds	r7, #16
 8017966:	46bd      	mov	sp, r7
 8017968:	bd80      	pop	{r7, pc}
 801796a:	bf00      	nop

0801796c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801796c:	b580      	push	{r7, lr}
 801796e:	b084      	sub	sp, #16
 8017970:	af00      	add	r7, sp, #0
 8017972:	6078      	str	r0, [r7, #4]
 8017974:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8017976:	683b      	ldr	r3, [r7, #0]
 8017978:	889b      	ldrh	r3, [r3, #4]
 801797a:	2b00      	cmp	r3, #0
 801797c:	d131      	bne.n	80179e2 <USBD_SetAddress+0x76>
 801797e:	683b      	ldr	r3, [r7, #0]
 8017980:	88db      	ldrh	r3, [r3, #6]
 8017982:	2b00      	cmp	r3, #0
 8017984:	d12d      	bne.n	80179e2 <USBD_SetAddress+0x76>
 8017986:	683b      	ldr	r3, [r7, #0]
 8017988:	885b      	ldrh	r3, [r3, #2]
 801798a:	2b7f      	cmp	r3, #127	@ 0x7f
 801798c:	d829      	bhi.n	80179e2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801798e:	683b      	ldr	r3, [r7, #0]
 8017990:	885b      	ldrh	r3, [r3, #2]
 8017992:	b2db      	uxtb	r3, r3
 8017994:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017998:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801799a:	687b      	ldr	r3, [r7, #4]
 801799c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80179a0:	b2db      	uxtb	r3, r3
 80179a2:	2b03      	cmp	r3, #3
 80179a4:	d104      	bne.n	80179b0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80179a6:	6839      	ldr	r1, [r7, #0]
 80179a8:	6878      	ldr	r0, [r7, #4]
 80179aa:	f000 f9bc 	bl	8017d26 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80179ae:	e01d      	b.n	80179ec <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80179b0:	687b      	ldr	r3, [r7, #4]
 80179b2:	7bfa      	ldrb	r2, [r7, #15]
 80179b4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80179b8:	7bfb      	ldrb	r3, [r7, #15]
 80179ba:	4619      	mov	r1, r3
 80179bc:	6878      	ldr	r0, [r7, #4]
 80179be:	f000 ff13 	bl	80187e8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80179c2:	6878      	ldr	r0, [r7, #4]
 80179c4:	f000 fa86 	bl	8017ed4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80179c8:	7bfb      	ldrb	r3, [r7, #15]
 80179ca:	2b00      	cmp	r3, #0
 80179cc:	d004      	beq.n	80179d8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	2202      	movs	r2, #2
 80179d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80179d6:	e009      	b.n	80179ec <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	2201      	movs	r2, #1
 80179dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80179e0:	e004      	b.n	80179ec <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80179e2:	6839      	ldr	r1, [r7, #0]
 80179e4:	6878      	ldr	r0, [r7, #4]
 80179e6:	f000 f99e 	bl	8017d26 <USBD_CtlError>
  }
}
 80179ea:	bf00      	nop
 80179ec:	bf00      	nop
 80179ee:	3710      	adds	r7, #16
 80179f0:	46bd      	mov	sp, r7
 80179f2:	bd80      	pop	{r7, pc}

080179f4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80179f4:	b580      	push	{r7, lr}
 80179f6:	b084      	sub	sp, #16
 80179f8:	af00      	add	r7, sp, #0
 80179fa:	6078      	str	r0, [r7, #4]
 80179fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80179fe:	2300      	movs	r3, #0
 8017a00:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8017a02:	683b      	ldr	r3, [r7, #0]
 8017a04:	885b      	ldrh	r3, [r3, #2]
 8017a06:	b2da      	uxtb	r2, r3
 8017a08:	4b4e      	ldr	r3, [pc, #312]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a0a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8017a0c:	4b4d      	ldr	r3, [pc, #308]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a0e:	781b      	ldrb	r3, [r3, #0]
 8017a10:	2b01      	cmp	r3, #1
 8017a12:	d905      	bls.n	8017a20 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8017a14:	6839      	ldr	r1, [r7, #0]
 8017a16:	6878      	ldr	r0, [r7, #4]
 8017a18:	f000 f985 	bl	8017d26 <USBD_CtlError>
    return USBD_FAIL;
 8017a1c:	2303      	movs	r3, #3
 8017a1e:	e08c      	b.n	8017b3a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a26:	b2db      	uxtb	r3, r3
 8017a28:	2b02      	cmp	r3, #2
 8017a2a:	d002      	beq.n	8017a32 <USBD_SetConfig+0x3e>
 8017a2c:	2b03      	cmp	r3, #3
 8017a2e:	d029      	beq.n	8017a84 <USBD_SetConfig+0x90>
 8017a30:	e075      	b.n	8017b1e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8017a32:	4b44      	ldr	r3, [pc, #272]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a34:	781b      	ldrb	r3, [r3, #0]
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d020      	beq.n	8017a7c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8017a3a:	4b42      	ldr	r3, [pc, #264]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a3c:	781b      	ldrb	r3, [r3, #0]
 8017a3e:	461a      	mov	r2, r3
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017a44:	4b3f      	ldr	r3, [pc, #252]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a46:	781b      	ldrb	r3, [r3, #0]
 8017a48:	4619      	mov	r1, r3
 8017a4a:	6878      	ldr	r0, [r7, #4]
 8017a4c:	f7fe ffb9 	bl	80169c2 <USBD_SetClassConfig>
 8017a50:	4603      	mov	r3, r0
 8017a52:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017a54:	7bfb      	ldrb	r3, [r7, #15]
 8017a56:	2b00      	cmp	r3, #0
 8017a58:	d008      	beq.n	8017a6c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8017a5a:	6839      	ldr	r1, [r7, #0]
 8017a5c:	6878      	ldr	r0, [r7, #4]
 8017a5e:	f000 f962 	bl	8017d26 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a62:	687b      	ldr	r3, [r7, #4]
 8017a64:	2202      	movs	r2, #2
 8017a66:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017a6a:	e065      	b.n	8017b38 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017a6c:	6878      	ldr	r0, [r7, #4]
 8017a6e:	f000 fa31 	bl	8017ed4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	2203      	movs	r2, #3
 8017a76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017a7a:	e05d      	b.n	8017b38 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017a7c:	6878      	ldr	r0, [r7, #4]
 8017a7e:	f000 fa29 	bl	8017ed4 <USBD_CtlSendStatus>
      break;
 8017a82:	e059      	b.n	8017b38 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017a84:	4b2f      	ldr	r3, [pc, #188]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a86:	781b      	ldrb	r3, [r3, #0]
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d112      	bne.n	8017ab2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	2202      	movs	r2, #2
 8017a90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8017a94:	4b2b      	ldr	r3, [pc, #172]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017a96:	781b      	ldrb	r3, [r3, #0]
 8017a98:	461a      	mov	r2, r3
 8017a9a:	687b      	ldr	r3, [r7, #4]
 8017a9c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017a9e:	4b29      	ldr	r3, [pc, #164]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017aa0:	781b      	ldrb	r3, [r3, #0]
 8017aa2:	4619      	mov	r1, r3
 8017aa4:	6878      	ldr	r0, [r7, #4]
 8017aa6:	f7fe ffa8 	bl	80169fa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8017aaa:	6878      	ldr	r0, [r7, #4]
 8017aac:	f000 fa12 	bl	8017ed4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017ab0:	e042      	b.n	8017b38 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8017ab2:	4b24      	ldr	r3, [pc, #144]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017ab4:	781b      	ldrb	r3, [r3, #0]
 8017ab6:	461a      	mov	r2, r3
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	685b      	ldr	r3, [r3, #4]
 8017abc:	429a      	cmp	r2, r3
 8017abe:	d02a      	beq.n	8017b16 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	685b      	ldr	r3, [r3, #4]
 8017ac4:	b2db      	uxtb	r3, r3
 8017ac6:	4619      	mov	r1, r3
 8017ac8:	6878      	ldr	r0, [r7, #4]
 8017aca:	f7fe ff96 	bl	80169fa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8017ace:	4b1d      	ldr	r3, [pc, #116]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017ad0:	781b      	ldrb	r3, [r3, #0]
 8017ad2:	461a      	mov	r2, r3
 8017ad4:	687b      	ldr	r3, [r7, #4]
 8017ad6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017ada:	781b      	ldrb	r3, [r3, #0]
 8017adc:	4619      	mov	r1, r3
 8017ade:	6878      	ldr	r0, [r7, #4]
 8017ae0:	f7fe ff6f 	bl	80169c2 <USBD_SetClassConfig>
 8017ae4:	4603      	mov	r3, r0
 8017ae6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8017ae8:	7bfb      	ldrb	r3, [r7, #15]
 8017aea:	2b00      	cmp	r3, #0
 8017aec:	d00f      	beq.n	8017b0e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8017aee:	6839      	ldr	r1, [r7, #0]
 8017af0:	6878      	ldr	r0, [r7, #4]
 8017af2:	f000 f918 	bl	8017d26 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017af6:	687b      	ldr	r3, [r7, #4]
 8017af8:	685b      	ldr	r3, [r3, #4]
 8017afa:	b2db      	uxtb	r3, r3
 8017afc:	4619      	mov	r1, r3
 8017afe:	6878      	ldr	r0, [r7, #4]
 8017b00:	f7fe ff7b 	bl	80169fa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017b04:	687b      	ldr	r3, [r7, #4]
 8017b06:	2202      	movs	r2, #2
 8017b08:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8017b0c:	e014      	b.n	8017b38 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017b0e:	6878      	ldr	r0, [r7, #4]
 8017b10:	f000 f9e0 	bl	8017ed4 <USBD_CtlSendStatus>
      break;
 8017b14:	e010      	b.n	8017b38 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017b16:	6878      	ldr	r0, [r7, #4]
 8017b18:	f000 f9dc 	bl	8017ed4 <USBD_CtlSendStatus>
      break;
 8017b1c:	e00c      	b.n	8017b38 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8017b1e:	6839      	ldr	r1, [r7, #0]
 8017b20:	6878      	ldr	r0, [r7, #4]
 8017b22:	f000 f900 	bl	8017d26 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017b26:	4b07      	ldr	r3, [pc, #28]	@ (8017b44 <USBD_SetConfig+0x150>)
 8017b28:	781b      	ldrb	r3, [r3, #0]
 8017b2a:	4619      	mov	r1, r3
 8017b2c:	6878      	ldr	r0, [r7, #4]
 8017b2e:	f7fe ff64 	bl	80169fa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017b32:	2303      	movs	r3, #3
 8017b34:	73fb      	strb	r3, [r7, #15]
      break;
 8017b36:	bf00      	nop
  }

  return ret;
 8017b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b3a:	4618      	mov	r0, r3
 8017b3c:	3710      	adds	r7, #16
 8017b3e:	46bd      	mov	sp, r7
 8017b40:	bd80      	pop	{r7, pc}
 8017b42:	bf00      	nop
 8017b44:	24013914 	.word	0x24013914

08017b48 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b48:	b580      	push	{r7, lr}
 8017b4a:	b082      	sub	sp, #8
 8017b4c:	af00      	add	r7, sp, #0
 8017b4e:	6078      	str	r0, [r7, #4]
 8017b50:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017b52:	683b      	ldr	r3, [r7, #0]
 8017b54:	88db      	ldrh	r3, [r3, #6]
 8017b56:	2b01      	cmp	r3, #1
 8017b58:	d004      	beq.n	8017b64 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017b5a:	6839      	ldr	r1, [r7, #0]
 8017b5c:	6878      	ldr	r0, [r7, #4]
 8017b5e:	f000 f8e2 	bl	8017d26 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017b62:	e023      	b.n	8017bac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b6a:	b2db      	uxtb	r3, r3
 8017b6c:	2b02      	cmp	r3, #2
 8017b6e:	dc02      	bgt.n	8017b76 <USBD_GetConfig+0x2e>
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	dc03      	bgt.n	8017b7c <USBD_GetConfig+0x34>
 8017b74:	e015      	b.n	8017ba2 <USBD_GetConfig+0x5a>
 8017b76:	2b03      	cmp	r3, #3
 8017b78:	d00b      	beq.n	8017b92 <USBD_GetConfig+0x4a>
 8017b7a:	e012      	b.n	8017ba2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	2200      	movs	r2, #0
 8017b80:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017b82:	687b      	ldr	r3, [r7, #4]
 8017b84:	3308      	adds	r3, #8
 8017b86:	2201      	movs	r2, #1
 8017b88:	4619      	mov	r1, r3
 8017b8a:	6878      	ldr	r0, [r7, #4]
 8017b8c:	f000 f948 	bl	8017e20 <USBD_CtlSendData>
        break;
 8017b90:	e00c      	b.n	8017bac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	3304      	adds	r3, #4
 8017b96:	2201      	movs	r2, #1
 8017b98:	4619      	mov	r1, r3
 8017b9a:	6878      	ldr	r0, [r7, #4]
 8017b9c:	f000 f940 	bl	8017e20 <USBD_CtlSendData>
        break;
 8017ba0:	e004      	b.n	8017bac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017ba2:	6839      	ldr	r1, [r7, #0]
 8017ba4:	6878      	ldr	r0, [r7, #4]
 8017ba6:	f000 f8be 	bl	8017d26 <USBD_CtlError>
        break;
 8017baa:	bf00      	nop
}
 8017bac:	bf00      	nop
 8017bae:	3708      	adds	r7, #8
 8017bb0:	46bd      	mov	sp, r7
 8017bb2:	bd80      	pop	{r7, pc}

08017bb4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017bb4:	b580      	push	{r7, lr}
 8017bb6:	b082      	sub	sp, #8
 8017bb8:	af00      	add	r7, sp, #0
 8017bba:	6078      	str	r0, [r7, #4]
 8017bbc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017bbe:	687b      	ldr	r3, [r7, #4]
 8017bc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017bc4:	b2db      	uxtb	r3, r3
 8017bc6:	3b01      	subs	r3, #1
 8017bc8:	2b02      	cmp	r3, #2
 8017bca:	d81e      	bhi.n	8017c0a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017bcc:	683b      	ldr	r3, [r7, #0]
 8017bce:	88db      	ldrh	r3, [r3, #6]
 8017bd0:	2b02      	cmp	r3, #2
 8017bd2:	d004      	beq.n	8017bde <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017bd4:	6839      	ldr	r1, [r7, #0]
 8017bd6:	6878      	ldr	r0, [r7, #4]
 8017bd8:	f000 f8a5 	bl	8017d26 <USBD_CtlError>
        break;
 8017bdc:	e01a      	b.n	8017c14 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017bde:	687b      	ldr	r3, [r7, #4]
 8017be0:	2201      	movs	r2, #1
 8017be2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017be4:	687b      	ldr	r3, [r7, #4]
 8017be6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017bea:	2b00      	cmp	r3, #0
 8017bec:	d005      	beq.n	8017bfa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017bee:	687b      	ldr	r3, [r7, #4]
 8017bf0:	68db      	ldr	r3, [r3, #12]
 8017bf2:	f043 0202 	orr.w	r2, r3, #2
 8017bf6:	687b      	ldr	r3, [r7, #4]
 8017bf8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017bfa:	687b      	ldr	r3, [r7, #4]
 8017bfc:	330c      	adds	r3, #12
 8017bfe:	2202      	movs	r2, #2
 8017c00:	4619      	mov	r1, r3
 8017c02:	6878      	ldr	r0, [r7, #4]
 8017c04:	f000 f90c 	bl	8017e20 <USBD_CtlSendData>
      break;
 8017c08:	e004      	b.n	8017c14 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017c0a:	6839      	ldr	r1, [r7, #0]
 8017c0c:	6878      	ldr	r0, [r7, #4]
 8017c0e:	f000 f88a 	bl	8017d26 <USBD_CtlError>
      break;
 8017c12:	bf00      	nop
  }
}
 8017c14:	bf00      	nop
 8017c16:	3708      	adds	r7, #8
 8017c18:	46bd      	mov	sp, r7
 8017c1a:	bd80      	pop	{r7, pc}

08017c1c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b082      	sub	sp, #8
 8017c20:	af00      	add	r7, sp, #0
 8017c22:	6078      	str	r0, [r7, #4]
 8017c24:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017c26:	683b      	ldr	r3, [r7, #0]
 8017c28:	885b      	ldrh	r3, [r3, #2]
 8017c2a:	2b01      	cmp	r3, #1
 8017c2c:	d107      	bne.n	8017c3e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017c2e:	687b      	ldr	r3, [r7, #4]
 8017c30:	2201      	movs	r2, #1
 8017c32:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017c36:	6878      	ldr	r0, [r7, #4]
 8017c38:	f000 f94c 	bl	8017ed4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017c3c:	e013      	b.n	8017c66 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017c3e:	683b      	ldr	r3, [r7, #0]
 8017c40:	885b      	ldrh	r3, [r3, #2]
 8017c42:	2b02      	cmp	r3, #2
 8017c44:	d10b      	bne.n	8017c5e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017c46:	683b      	ldr	r3, [r7, #0]
 8017c48:	889b      	ldrh	r3, [r3, #4]
 8017c4a:	0a1b      	lsrs	r3, r3, #8
 8017c4c:	b29b      	uxth	r3, r3
 8017c4e:	b2da      	uxtb	r2, r3
 8017c50:	687b      	ldr	r3, [r7, #4]
 8017c52:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017c56:	6878      	ldr	r0, [r7, #4]
 8017c58:	f000 f93c 	bl	8017ed4 <USBD_CtlSendStatus>
}
 8017c5c:	e003      	b.n	8017c66 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017c5e:	6839      	ldr	r1, [r7, #0]
 8017c60:	6878      	ldr	r0, [r7, #4]
 8017c62:	f000 f860 	bl	8017d26 <USBD_CtlError>
}
 8017c66:	bf00      	nop
 8017c68:	3708      	adds	r7, #8
 8017c6a:	46bd      	mov	sp, r7
 8017c6c:	bd80      	pop	{r7, pc}

08017c6e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017c6e:	b580      	push	{r7, lr}
 8017c70:	b082      	sub	sp, #8
 8017c72:	af00      	add	r7, sp, #0
 8017c74:	6078      	str	r0, [r7, #4]
 8017c76:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017c78:	687b      	ldr	r3, [r7, #4]
 8017c7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017c7e:	b2db      	uxtb	r3, r3
 8017c80:	3b01      	subs	r3, #1
 8017c82:	2b02      	cmp	r3, #2
 8017c84:	d80b      	bhi.n	8017c9e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017c86:	683b      	ldr	r3, [r7, #0]
 8017c88:	885b      	ldrh	r3, [r3, #2]
 8017c8a:	2b01      	cmp	r3, #1
 8017c8c:	d10c      	bne.n	8017ca8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	2200      	movs	r2, #0
 8017c92:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017c96:	6878      	ldr	r0, [r7, #4]
 8017c98:	f000 f91c 	bl	8017ed4 <USBD_CtlSendStatus>
      }
      break;
 8017c9c:	e004      	b.n	8017ca8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017c9e:	6839      	ldr	r1, [r7, #0]
 8017ca0:	6878      	ldr	r0, [r7, #4]
 8017ca2:	f000 f840 	bl	8017d26 <USBD_CtlError>
      break;
 8017ca6:	e000      	b.n	8017caa <USBD_ClrFeature+0x3c>
      break;
 8017ca8:	bf00      	nop
  }
}
 8017caa:	bf00      	nop
 8017cac:	3708      	adds	r7, #8
 8017cae:	46bd      	mov	sp, r7
 8017cb0:	bd80      	pop	{r7, pc}

08017cb2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017cb2:	b580      	push	{r7, lr}
 8017cb4:	b084      	sub	sp, #16
 8017cb6:	af00      	add	r7, sp, #0
 8017cb8:	6078      	str	r0, [r7, #4]
 8017cba:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017cbc:	683b      	ldr	r3, [r7, #0]
 8017cbe:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017cc0:	68fb      	ldr	r3, [r7, #12]
 8017cc2:	781a      	ldrb	r2, [r3, #0]
 8017cc4:	687b      	ldr	r3, [r7, #4]
 8017cc6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017cc8:	68fb      	ldr	r3, [r7, #12]
 8017cca:	3301      	adds	r3, #1
 8017ccc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017cce:	68fb      	ldr	r3, [r7, #12]
 8017cd0:	781a      	ldrb	r2, [r3, #0]
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017cd6:	68fb      	ldr	r3, [r7, #12]
 8017cd8:	3301      	adds	r3, #1
 8017cda:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017cdc:	68f8      	ldr	r0, [r7, #12]
 8017cde:	f7ff fa16 	bl	801710e <SWAPBYTE>
 8017ce2:	4603      	mov	r3, r0
 8017ce4:	461a      	mov	r2, r3
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017cea:	68fb      	ldr	r3, [r7, #12]
 8017cec:	3301      	adds	r3, #1
 8017cee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	3301      	adds	r3, #1
 8017cf4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017cf6:	68f8      	ldr	r0, [r7, #12]
 8017cf8:	f7ff fa09 	bl	801710e <SWAPBYTE>
 8017cfc:	4603      	mov	r3, r0
 8017cfe:	461a      	mov	r2, r3
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017d04:	68fb      	ldr	r3, [r7, #12]
 8017d06:	3301      	adds	r3, #1
 8017d08:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017d0a:	68fb      	ldr	r3, [r7, #12]
 8017d0c:	3301      	adds	r3, #1
 8017d0e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017d10:	68f8      	ldr	r0, [r7, #12]
 8017d12:	f7ff f9fc 	bl	801710e <SWAPBYTE>
 8017d16:	4603      	mov	r3, r0
 8017d18:	461a      	mov	r2, r3
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	80da      	strh	r2, [r3, #6]
}
 8017d1e:	bf00      	nop
 8017d20:	3710      	adds	r7, #16
 8017d22:	46bd      	mov	sp, r7
 8017d24:	bd80      	pop	{r7, pc}

08017d26 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017d26:	b580      	push	{r7, lr}
 8017d28:	b082      	sub	sp, #8
 8017d2a:	af00      	add	r7, sp, #0
 8017d2c:	6078      	str	r0, [r7, #4]
 8017d2e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017d30:	2180      	movs	r1, #128	@ 0x80
 8017d32:	6878      	ldr	r0, [r7, #4]
 8017d34:	f000 fcee 	bl	8018714 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017d38:	2100      	movs	r1, #0
 8017d3a:	6878      	ldr	r0, [r7, #4]
 8017d3c:	f000 fcea 	bl	8018714 <USBD_LL_StallEP>
}
 8017d40:	bf00      	nop
 8017d42:	3708      	adds	r7, #8
 8017d44:	46bd      	mov	sp, r7
 8017d46:	bd80      	pop	{r7, pc}

08017d48 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017d48:	b580      	push	{r7, lr}
 8017d4a:	b086      	sub	sp, #24
 8017d4c:	af00      	add	r7, sp, #0
 8017d4e:	60f8      	str	r0, [r7, #12]
 8017d50:	60b9      	str	r1, [r7, #8]
 8017d52:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017d54:	2300      	movs	r3, #0
 8017d56:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017d58:	68fb      	ldr	r3, [r7, #12]
 8017d5a:	2b00      	cmp	r3, #0
 8017d5c:	d042      	beq.n	8017de4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017d5e:	68fb      	ldr	r3, [r7, #12]
 8017d60:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017d62:	6938      	ldr	r0, [r7, #16]
 8017d64:	f000 f842 	bl	8017dec <USBD_GetLen>
 8017d68:	4603      	mov	r3, r0
 8017d6a:	3301      	adds	r3, #1
 8017d6c:	005b      	lsls	r3, r3, #1
 8017d6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017d72:	d808      	bhi.n	8017d86 <USBD_GetString+0x3e>
 8017d74:	6938      	ldr	r0, [r7, #16]
 8017d76:	f000 f839 	bl	8017dec <USBD_GetLen>
 8017d7a:	4603      	mov	r3, r0
 8017d7c:	3301      	adds	r3, #1
 8017d7e:	b29b      	uxth	r3, r3
 8017d80:	005b      	lsls	r3, r3, #1
 8017d82:	b29a      	uxth	r2, r3
 8017d84:	e001      	b.n	8017d8a <USBD_GetString+0x42>
 8017d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017d8a:	687b      	ldr	r3, [r7, #4]
 8017d8c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017d8e:	7dfb      	ldrb	r3, [r7, #23]
 8017d90:	68ba      	ldr	r2, [r7, #8]
 8017d92:	4413      	add	r3, r2
 8017d94:	687a      	ldr	r2, [r7, #4]
 8017d96:	7812      	ldrb	r2, [r2, #0]
 8017d98:	701a      	strb	r2, [r3, #0]
  idx++;
 8017d9a:	7dfb      	ldrb	r3, [r7, #23]
 8017d9c:	3301      	adds	r3, #1
 8017d9e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017da0:	7dfb      	ldrb	r3, [r7, #23]
 8017da2:	68ba      	ldr	r2, [r7, #8]
 8017da4:	4413      	add	r3, r2
 8017da6:	2203      	movs	r2, #3
 8017da8:	701a      	strb	r2, [r3, #0]
  idx++;
 8017daa:	7dfb      	ldrb	r3, [r7, #23]
 8017dac:	3301      	adds	r3, #1
 8017dae:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017db0:	e013      	b.n	8017dda <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017db2:	7dfb      	ldrb	r3, [r7, #23]
 8017db4:	68ba      	ldr	r2, [r7, #8]
 8017db6:	4413      	add	r3, r2
 8017db8:	693a      	ldr	r2, [r7, #16]
 8017dba:	7812      	ldrb	r2, [r2, #0]
 8017dbc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017dbe:	693b      	ldr	r3, [r7, #16]
 8017dc0:	3301      	adds	r3, #1
 8017dc2:	613b      	str	r3, [r7, #16]
    idx++;
 8017dc4:	7dfb      	ldrb	r3, [r7, #23]
 8017dc6:	3301      	adds	r3, #1
 8017dc8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017dca:	7dfb      	ldrb	r3, [r7, #23]
 8017dcc:	68ba      	ldr	r2, [r7, #8]
 8017dce:	4413      	add	r3, r2
 8017dd0:	2200      	movs	r2, #0
 8017dd2:	701a      	strb	r2, [r3, #0]
    idx++;
 8017dd4:	7dfb      	ldrb	r3, [r7, #23]
 8017dd6:	3301      	adds	r3, #1
 8017dd8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017dda:	693b      	ldr	r3, [r7, #16]
 8017ddc:	781b      	ldrb	r3, [r3, #0]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d1e7      	bne.n	8017db2 <USBD_GetString+0x6a>
 8017de2:	e000      	b.n	8017de6 <USBD_GetString+0x9e>
    return;
 8017de4:	bf00      	nop
  }
}
 8017de6:	3718      	adds	r7, #24
 8017de8:	46bd      	mov	sp, r7
 8017dea:	bd80      	pop	{r7, pc}

08017dec <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017dec:	b480      	push	{r7}
 8017dee:	b085      	sub	sp, #20
 8017df0:	af00      	add	r7, sp, #0
 8017df2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017df4:	2300      	movs	r3, #0
 8017df6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017dfc:	e005      	b.n	8017e0a <USBD_GetLen+0x1e>
  {
    len++;
 8017dfe:	7bfb      	ldrb	r3, [r7, #15]
 8017e00:	3301      	adds	r3, #1
 8017e02:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017e04:	68bb      	ldr	r3, [r7, #8]
 8017e06:	3301      	adds	r3, #1
 8017e08:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017e0a:	68bb      	ldr	r3, [r7, #8]
 8017e0c:	781b      	ldrb	r3, [r3, #0]
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d1f5      	bne.n	8017dfe <USBD_GetLen+0x12>
  }

  return len;
 8017e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8017e14:	4618      	mov	r0, r3
 8017e16:	3714      	adds	r7, #20
 8017e18:	46bd      	mov	sp, r7
 8017e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e1e:	4770      	bx	lr

08017e20 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017e20:	b580      	push	{r7, lr}
 8017e22:	b084      	sub	sp, #16
 8017e24:	af00      	add	r7, sp, #0
 8017e26:	60f8      	str	r0, [r7, #12]
 8017e28:	60b9      	str	r1, [r7, #8]
 8017e2a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017e2c:	68fb      	ldr	r3, [r7, #12]
 8017e2e:	2202      	movs	r2, #2
 8017e30:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017e34:	68fb      	ldr	r3, [r7, #12]
 8017e36:	687a      	ldr	r2, [r7, #4]
 8017e38:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017e3a:	68fb      	ldr	r3, [r7, #12]
 8017e3c:	687a      	ldr	r2, [r7, #4]
 8017e3e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	68ba      	ldr	r2, [r7, #8]
 8017e44:	2100      	movs	r1, #0
 8017e46:	68f8      	ldr	r0, [r7, #12]
 8017e48:	f000 fced 	bl	8018826 <USBD_LL_Transmit>

  return USBD_OK;
 8017e4c:	2300      	movs	r3, #0
}
 8017e4e:	4618      	mov	r0, r3
 8017e50:	3710      	adds	r7, #16
 8017e52:	46bd      	mov	sp, r7
 8017e54:	bd80      	pop	{r7, pc}

08017e56 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017e56:	b580      	push	{r7, lr}
 8017e58:	b084      	sub	sp, #16
 8017e5a:	af00      	add	r7, sp, #0
 8017e5c:	60f8      	str	r0, [r7, #12]
 8017e5e:	60b9      	str	r1, [r7, #8]
 8017e60:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	68ba      	ldr	r2, [r7, #8]
 8017e66:	2100      	movs	r1, #0
 8017e68:	68f8      	ldr	r0, [r7, #12]
 8017e6a:	f000 fcdc 	bl	8018826 <USBD_LL_Transmit>

  return USBD_OK;
 8017e6e:	2300      	movs	r3, #0
}
 8017e70:	4618      	mov	r0, r3
 8017e72:	3710      	adds	r7, #16
 8017e74:	46bd      	mov	sp, r7
 8017e76:	bd80      	pop	{r7, pc}

08017e78 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017e78:	b580      	push	{r7, lr}
 8017e7a:	b084      	sub	sp, #16
 8017e7c:	af00      	add	r7, sp, #0
 8017e7e:	60f8      	str	r0, [r7, #12]
 8017e80:	60b9      	str	r1, [r7, #8]
 8017e82:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017e84:	68fb      	ldr	r3, [r7, #12]
 8017e86:	2203      	movs	r2, #3
 8017e88:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017e8c:	68fb      	ldr	r3, [r7, #12]
 8017e8e:	687a      	ldr	r2, [r7, #4]
 8017e90:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017e94:	68fb      	ldr	r3, [r7, #12]
 8017e96:	687a      	ldr	r2, [r7, #4]
 8017e98:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	68ba      	ldr	r2, [r7, #8]
 8017ea0:	2100      	movs	r1, #0
 8017ea2:	68f8      	ldr	r0, [r7, #12]
 8017ea4:	f000 fce0 	bl	8018868 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017ea8:	2300      	movs	r3, #0
}
 8017eaa:	4618      	mov	r0, r3
 8017eac:	3710      	adds	r7, #16
 8017eae:	46bd      	mov	sp, r7
 8017eb0:	bd80      	pop	{r7, pc}

08017eb2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017eb2:	b580      	push	{r7, lr}
 8017eb4:	b084      	sub	sp, #16
 8017eb6:	af00      	add	r7, sp, #0
 8017eb8:	60f8      	str	r0, [r7, #12]
 8017eba:	60b9      	str	r1, [r7, #8]
 8017ebc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017ebe:	687b      	ldr	r3, [r7, #4]
 8017ec0:	68ba      	ldr	r2, [r7, #8]
 8017ec2:	2100      	movs	r1, #0
 8017ec4:	68f8      	ldr	r0, [r7, #12]
 8017ec6:	f000 fccf 	bl	8018868 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017eca:	2300      	movs	r3, #0
}
 8017ecc:	4618      	mov	r0, r3
 8017ece:	3710      	adds	r7, #16
 8017ed0:	46bd      	mov	sp, r7
 8017ed2:	bd80      	pop	{r7, pc}

08017ed4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017ed4:	b580      	push	{r7, lr}
 8017ed6:	b082      	sub	sp, #8
 8017ed8:	af00      	add	r7, sp, #0
 8017eda:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	2204      	movs	r2, #4
 8017ee0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017ee4:	2300      	movs	r3, #0
 8017ee6:	2200      	movs	r2, #0
 8017ee8:	2100      	movs	r1, #0
 8017eea:	6878      	ldr	r0, [r7, #4]
 8017eec:	f000 fc9b 	bl	8018826 <USBD_LL_Transmit>

  return USBD_OK;
 8017ef0:	2300      	movs	r3, #0
}
 8017ef2:	4618      	mov	r0, r3
 8017ef4:	3708      	adds	r7, #8
 8017ef6:	46bd      	mov	sp, r7
 8017ef8:	bd80      	pop	{r7, pc}

08017efa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017efa:	b580      	push	{r7, lr}
 8017efc:	b082      	sub	sp, #8
 8017efe:	af00      	add	r7, sp, #0
 8017f00:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	2205      	movs	r2, #5
 8017f06:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017f0a:	2300      	movs	r3, #0
 8017f0c:	2200      	movs	r2, #0
 8017f0e:	2100      	movs	r1, #0
 8017f10:	6878      	ldr	r0, [r7, #4]
 8017f12:	f000 fca9 	bl	8018868 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017f16:	2300      	movs	r3, #0
}
 8017f18:	4618      	mov	r0, r3
 8017f1a:	3708      	adds	r7, #8
 8017f1c:	46bd      	mov	sp, r7
 8017f1e:	bd80      	pop	{r7, pc}

08017f20 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017f20:	b580      	push	{r7, lr}
 8017f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8017f24:	2201      	movs	r2, #1
 8017f26:	4913      	ldr	r1, [pc, #76]	@ (8017f74 <MX_USB_DEVICE_Init+0x54>)
 8017f28:	4813      	ldr	r0, [pc, #76]	@ (8017f78 <MX_USB_DEVICE_Init+0x58>)
 8017f2a:	f7fe fccd 	bl	80168c8 <USBD_Init>
 8017f2e:	4603      	mov	r3, r0
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d001      	beq.n	8017f38 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017f34:	f7ea f93e 	bl	80021b4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8017f38:	4910      	ldr	r1, [pc, #64]	@ (8017f7c <MX_USB_DEVICE_Init+0x5c>)
 8017f3a:	480f      	ldr	r0, [pc, #60]	@ (8017f78 <MX_USB_DEVICE_Init+0x58>)
 8017f3c:	f7fe fcf4 	bl	8016928 <USBD_RegisterClass>
 8017f40:	4603      	mov	r3, r0
 8017f42:	2b00      	cmp	r3, #0
 8017f44:	d001      	beq.n	8017f4a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017f46:	f7ea f935 	bl	80021b4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8017f4a:	490d      	ldr	r1, [pc, #52]	@ (8017f80 <MX_USB_DEVICE_Init+0x60>)
 8017f4c:	480a      	ldr	r0, [pc, #40]	@ (8017f78 <MX_USB_DEVICE_Init+0x58>)
 8017f4e:	f7fe fbeb 	bl	8016728 <USBD_CDC_RegisterInterface>
 8017f52:	4603      	mov	r3, r0
 8017f54:	2b00      	cmp	r3, #0
 8017f56:	d001      	beq.n	8017f5c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017f58:	f7ea f92c 	bl	80021b4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8017f5c:	4806      	ldr	r0, [pc, #24]	@ (8017f78 <MX_USB_DEVICE_Init+0x58>)
 8017f5e:	f7fe fd19 	bl	8016994 <USBD_Start>
 8017f62:	4603      	mov	r3, r0
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	d001      	beq.n	8017f6c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017f68:	f7ea f924 	bl	80021b4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017f6c:	f7f5 f94c 	bl	800d208 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017f70:	bf00      	nop
 8017f72:	bd80      	pop	{r7, pc}
 8017f74:	240000e0 	.word	0x240000e0
 8017f78:	24013918 	.word	0x24013918
 8017f7c:	2400004c 	.word	0x2400004c
 8017f80:	240000cc 	.word	0x240000cc

08017f84 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8017f88:	2200      	movs	r2, #0
 8017f8a:	4905      	ldr	r1, [pc, #20]	@ (8017fa0 <CDC_Init_HS+0x1c>)
 8017f8c:	4805      	ldr	r0, [pc, #20]	@ (8017fa4 <CDC_Init_HS+0x20>)
 8017f8e:	f7fe fbe5 	bl	801675c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8017f92:	4905      	ldr	r1, [pc, #20]	@ (8017fa8 <CDC_Init_HS+0x24>)
 8017f94:	4803      	ldr	r0, [pc, #12]	@ (8017fa4 <CDC_Init_HS+0x20>)
 8017f96:	f7fe fc03 	bl	80167a0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017f9a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017f9c:	4618      	mov	r0, r3
 8017f9e:	bd80      	pop	{r7, pc}
 8017fa0:	2401bbf4 	.word	0x2401bbf4
 8017fa4:	24013918 	.word	0x24013918
 8017fa8:	24013bf4 	.word	0x24013bf4

08017fac <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8017fac:	b480      	push	{r7}
 8017fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8017fb0:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8017fb2:	4618      	mov	r0, r3
 8017fb4:	46bd      	mov	sp, r7
 8017fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fba:	4770      	bx	lr

08017fbc <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017fbc:	b480      	push	{r7}
 8017fbe:	b083      	sub	sp, #12
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	4603      	mov	r3, r0
 8017fc4:	6039      	str	r1, [r7, #0]
 8017fc6:	71fb      	strb	r3, [r7, #7]
 8017fc8:	4613      	mov	r3, r2
 8017fca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8017fcc:	79fb      	ldrb	r3, [r7, #7]
 8017fce:	2b23      	cmp	r3, #35	@ 0x23
 8017fd0:	d84a      	bhi.n	8018068 <CDC_Control_HS+0xac>
 8017fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8017fd8 <CDC_Control_HS+0x1c>)
 8017fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017fd8:	08018069 	.word	0x08018069
 8017fdc:	08018069 	.word	0x08018069
 8017fe0:	08018069 	.word	0x08018069
 8017fe4:	08018069 	.word	0x08018069
 8017fe8:	08018069 	.word	0x08018069
 8017fec:	08018069 	.word	0x08018069
 8017ff0:	08018069 	.word	0x08018069
 8017ff4:	08018069 	.word	0x08018069
 8017ff8:	08018069 	.word	0x08018069
 8017ffc:	08018069 	.word	0x08018069
 8018000:	08018069 	.word	0x08018069
 8018004:	08018069 	.word	0x08018069
 8018008:	08018069 	.word	0x08018069
 801800c:	08018069 	.word	0x08018069
 8018010:	08018069 	.word	0x08018069
 8018014:	08018069 	.word	0x08018069
 8018018:	08018069 	.word	0x08018069
 801801c:	08018069 	.word	0x08018069
 8018020:	08018069 	.word	0x08018069
 8018024:	08018069 	.word	0x08018069
 8018028:	08018069 	.word	0x08018069
 801802c:	08018069 	.word	0x08018069
 8018030:	08018069 	.word	0x08018069
 8018034:	08018069 	.word	0x08018069
 8018038:	08018069 	.word	0x08018069
 801803c:	08018069 	.word	0x08018069
 8018040:	08018069 	.word	0x08018069
 8018044:	08018069 	.word	0x08018069
 8018048:	08018069 	.word	0x08018069
 801804c:	08018069 	.word	0x08018069
 8018050:	08018069 	.word	0x08018069
 8018054:	08018069 	.word	0x08018069
 8018058:	08018069 	.word	0x08018069
 801805c:	08018069 	.word	0x08018069
 8018060:	08018069 	.word	0x08018069
 8018064:	08018069 	.word	0x08018069
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8018068:	bf00      	nop
  }

  return (USBD_OK);
 801806a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801806c:	4618      	mov	r0, r3
 801806e:	370c      	adds	r7, #12
 8018070:	46bd      	mov	sp, r7
 8018072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018076:	4770      	bx	lr

08018078 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8018078:	b580      	push	{r7, lr}
 801807a:	b082      	sub	sp, #8
 801807c:	af00      	add	r7, sp, #0
 801807e:	6078      	str	r0, [r7, #4]
 8018080:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8018082:	6879      	ldr	r1, [r7, #4]
 8018084:	4808      	ldr	r0, [pc, #32]	@ (80180a8 <CDC_Receive_HS+0x30>)
 8018086:	f7fe fb8b 	bl	80167a0 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801808a:	4807      	ldr	r0, [pc, #28]	@ (80180a8 <CDC_Receive_HS+0x30>)
 801808c:	f7fe fbe6 	bl	801685c <USBD_CDC_ReceivePacket>

	VibeCheckShell_PutInput(&vc.shell, (char*)Buf, *Len);
 8018090:	683b      	ldr	r3, [r7, #0]
 8018092:	681b      	ldr	r3, [r3, #0]
 8018094:	461a      	mov	r2, r3
 8018096:	6879      	ldr	r1, [r7, #4]
 8018098:	4804      	ldr	r0, [pc, #16]	@ (80180ac <CDC_Receive_HS+0x34>)
 801809a:	f7ed fbf5 	bl	8005888 <VibeCheckShell_PutInput>

	return (USBD_OK);
 801809e:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80180a0:	4618      	mov	r0, r3
 80180a2:	3708      	adds	r7, #8
 80180a4:	46bd      	mov	sp, r7
 80180a6:	bd80      	pop	{r7, pc}
 80180a8:	24013918 	.word	0x24013918
 80180ac:	240009b8 	.word	0x240009b8

080180b0 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b084      	sub	sp, #16
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	6078      	str	r0, [r7, #4]
 80180b8:	460b      	mov	r3, r1
 80180ba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 80180bc:	2300      	movs	r3, #0
 80180be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 80180c0:	4b0d      	ldr	r3, [pc, #52]	@ (80180f8 <CDC_Transmit_HS+0x48>)
 80180c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80180c6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 80180c8:	68bb      	ldr	r3, [r7, #8]
 80180ca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d001      	beq.n	80180d6 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 80180d2:	2301      	movs	r3, #1
 80180d4:	e00b      	b.n	80180ee <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 80180d6:	887b      	ldrh	r3, [r7, #2]
 80180d8:	461a      	mov	r2, r3
 80180da:	6879      	ldr	r1, [r7, #4]
 80180dc:	4806      	ldr	r0, [pc, #24]	@ (80180f8 <CDC_Transmit_HS+0x48>)
 80180de:	f7fe fb3d 	bl	801675c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 80180e2:	4805      	ldr	r0, [pc, #20]	@ (80180f8 <CDC_Transmit_HS+0x48>)
 80180e4:	f7fe fb7a 	bl	80167dc <USBD_CDC_TransmitPacket>
 80180e8:	4603      	mov	r3, r0
 80180ea:	73fb      	strb	r3, [r7, #15]

  /* USER CODE END 12 */
  return result;
 80180ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80180ee:	4618      	mov	r0, r3
 80180f0:	3710      	adds	r7, #16
 80180f2:	46bd      	mov	sp, r7
 80180f4:	bd80      	pop	{r7, pc}
 80180f6:	bf00      	nop
 80180f8:	24013918 	.word	0x24013918

080180fc <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80180fc:	b480      	push	{r7}
 80180fe:	b087      	sub	sp, #28
 8018100:	af00      	add	r7, sp, #0
 8018102:	60f8      	str	r0, [r7, #12]
 8018104:	60b9      	str	r1, [r7, #8]
 8018106:	4613      	mov	r3, r2
 8018108:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801810a:	2300      	movs	r3, #0
 801810c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801810e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8018112:	4618      	mov	r0, r3
 8018114:	371c      	adds	r7, #28
 8018116:	46bd      	mov	sp, r7
 8018118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801811c:	4770      	bx	lr
	...

08018120 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018120:	b480      	push	{r7}
 8018122:	b083      	sub	sp, #12
 8018124:	af00      	add	r7, sp, #0
 8018126:	4603      	mov	r3, r0
 8018128:	6039      	str	r1, [r7, #0]
 801812a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801812c:	683b      	ldr	r3, [r7, #0]
 801812e:	2212      	movs	r2, #18
 8018130:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8018132:	4b03      	ldr	r3, [pc, #12]	@ (8018140 <USBD_HS_DeviceDescriptor+0x20>)
}
 8018134:	4618      	mov	r0, r3
 8018136:	370c      	adds	r7, #12
 8018138:	46bd      	mov	sp, r7
 801813a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801813e:	4770      	bx	lr
 8018140:	24000100 	.word	0x24000100

08018144 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018144:	b480      	push	{r7}
 8018146:	b083      	sub	sp, #12
 8018148:	af00      	add	r7, sp, #0
 801814a:	4603      	mov	r3, r0
 801814c:	6039      	str	r1, [r7, #0]
 801814e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018150:	683b      	ldr	r3, [r7, #0]
 8018152:	2204      	movs	r2, #4
 8018154:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018156:	4b03      	ldr	r3, [pc, #12]	@ (8018164 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8018158:	4618      	mov	r0, r3
 801815a:	370c      	adds	r7, #12
 801815c:	46bd      	mov	sp, r7
 801815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018162:	4770      	bx	lr
 8018164:	24000114 	.word	0x24000114

08018168 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018168:	b580      	push	{r7, lr}
 801816a:	b082      	sub	sp, #8
 801816c:	af00      	add	r7, sp, #0
 801816e:	4603      	mov	r3, r0
 8018170:	6039      	str	r1, [r7, #0]
 8018172:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018174:	79fb      	ldrb	r3, [r7, #7]
 8018176:	2b00      	cmp	r3, #0
 8018178:	d105      	bne.n	8018186 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801817a:	683a      	ldr	r2, [r7, #0]
 801817c:	4907      	ldr	r1, [pc, #28]	@ (801819c <USBD_HS_ProductStrDescriptor+0x34>)
 801817e:	4808      	ldr	r0, [pc, #32]	@ (80181a0 <USBD_HS_ProductStrDescriptor+0x38>)
 8018180:	f7ff fde2 	bl	8017d48 <USBD_GetString>
 8018184:	e004      	b.n	8018190 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8018186:	683a      	ldr	r2, [r7, #0]
 8018188:	4904      	ldr	r1, [pc, #16]	@ (801819c <USBD_HS_ProductStrDescriptor+0x34>)
 801818a:	4805      	ldr	r0, [pc, #20]	@ (80181a0 <USBD_HS_ProductStrDescriptor+0x38>)
 801818c:	f7ff fddc 	bl	8017d48 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018190:	4b02      	ldr	r3, [pc, #8]	@ (801819c <USBD_HS_ProductStrDescriptor+0x34>)
}
 8018192:	4618      	mov	r0, r3
 8018194:	3708      	adds	r7, #8
 8018196:	46bd      	mov	sp, r7
 8018198:	bd80      	pop	{r7, pc}
 801819a:	bf00      	nop
 801819c:	2401c3f4 	.word	0x2401c3f4
 80181a0:	0801d9e8 	.word	0x0801d9e8

080181a4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80181a4:	b580      	push	{r7, lr}
 80181a6:	b082      	sub	sp, #8
 80181a8:	af00      	add	r7, sp, #0
 80181aa:	4603      	mov	r3, r0
 80181ac:	6039      	str	r1, [r7, #0]
 80181ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80181b0:	683a      	ldr	r2, [r7, #0]
 80181b2:	4904      	ldr	r1, [pc, #16]	@ (80181c4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 80181b4:	4804      	ldr	r0, [pc, #16]	@ (80181c8 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 80181b6:	f7ff fdc7 	bl	8017d48 <USBD_GetString>
  return USBD_StrDesc;
 80181ba:	4b02      	ldr	r3, [pc, #8]	@ (80181c4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 80181bc:	4618      	mov	r0, r3
 80181be:	3708      	adds	r7, #8
 80181c0:	46bd      	mov	sp, r7
 80181c2:	bd80      	pop	{r7, pc}
 80181c4:	2401c3f4 	.word	0x2401c3f4
 80181c8:	0801d9f4 	.word	0x0801d9f4

080181cc <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80181cc:	b580      	push	{r7, lr}
 80181ce:	b082      	sub	sp, #8
 80181d0:	af00      	add	r7, sp, #0
 80181d2:	4603      	mov	r3, r0
 80181d4:	6039      	str	r1, [r7, #0]
 80181d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80181d8:	683b      	ldr	r3, [r7, #0]
 80181da:	221a      	movs	r2, #26
 80181dc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80181de:	f000 f843 	bl	8018268 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80181e2:	4b02      	ldr	r3, [pc, #8]	@ (80181ec <USBD_HS_SerialStrDescriptor+0x20>)
}
 80181e4:	4618      	mov	r0, r3
 80181e6:	3708      	adds	r7, #8
 80181e8:	46bd      	mov	sp, r7
 80181ea:	bd80      	pop	{r7, pc}
 80181ec:	24000118 	.word	0x24000118

080181f0 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80181f0:	b580      	push	{r7, lr}
 80181f2:	b082      	sub	sp, #8
 80181f4:	af00      	add	r7, sp, #0
 80181f6:	4603      	mov	r3, r0
 80181f8:	6039      	str	r1, [r7, #0]
 80181fa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80181fc:	79fb      	ldrb	r3, [r7, #7]
 80181fe:	2b00      	cmp	r3, #0
 8018200:	d105      	bne.n	801820e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8018202:	683a      	ldr	r2, [r7, #0]
 8018204:	4907      	ldr	r1, [pc, #28]	@ (8018224 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018206:	4808      	ldr	r0, [pc, #32]	@ (8018228 <USBD_HS_ConfigStrDescriptor+0x38>)
 8018208:	f7ff fd9e 	bl	8017d48 <USBD_GetString>
 801820c:	e004      	b.n	8018218 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801820e:	683a      	ldr	r2, [r7, #0]
 8018210:	4904      	ldr	r1, [pc, #16]	@ (8018224 <USBD_HS_ConfigStrDescriptor+0x34>)
 8018212:	4805      	ldr	r0, [pc, #20]	@ (8018228 <USBD_HS_ConfigStrDescriptor+0x38>)
 8018214:	f7ff fd98 	bl	8017d48 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018218:	4b02      	ldr	r3, [pc, #8]	@ (8018224 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801821a:	4618      	mov	r0, r3
 801821c:	3708      	adds	r7, #8
 801821e:	46bd      	mov	sp, r7
 8018220:	bd80      	pop	{r7, pc}
 8018222:	bf00      	nop
 8018224:	2401c3f4 	.word	0x2401c3f4
 8018228:	0801da00 	.word	0x0801da00

0801822c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801822c:	b580      	push	{r7, lr}
 801822e:	b082      	sub	sp, #8
 8018230:	af00      	add	r7, sp, #0
 8018232:	4603      	mov	r3, r0
 8018234:	6039      	str	r1, [r7, #0]
 8018236:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018238:	79fb      	ldrb	r3, [r7, #7]
 801823a:	2b00      	cmp	r3, #0
 801823c:	d105      	bne.n	801824a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801823e:	683a      	ldr	r2, [r7, #0]
 8018240:	4907      	ldr	r1, [pc, #28]	@ (8018260 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8018242:	4808      	ldr	r0, [pc, #32]	@ (8018264 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018244:	f7ff fd80 	bl	8017d48 <USBD_GetString>
 8018248:	e004      	b.n	8018254 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801824a:	683a      	ldr	r2, [r7, #0]
 801824c:	4904      	ldr	r1, [pc, #16]	@ (8018260 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801824e:	4805      	ldr	r0, [pc, #20]	@ (8018264 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018250:	f7ff fd7a 	bl	8017d48 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018254:	4b02      	ldr	r3, [pc, #8]	@ (8018260 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8018256:	4618      	mov	r0, r3
 8018258:	3708      	adds	r7, #8
 801825a:	46bd      	mov	sp, r7
 801825c:	bd80      	pop	{r7, pc}
 801825e:	bf00      	nop
 8018260:	2401c3f4 	.word	0x2401c3f4
 8018264:	0801da0c 	.word	0x0801da0c

08018268 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b084      	sub	sp, #16
 801826c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801826e:	4b0f      	ldr	r3, [pc, #60]	@ (80182ac <Get_SerialNum+0x44>)
 8018270:	681b      	ldr	r3, [r3, #0]
 8018272:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018274:	4b0e      	ldr	r3, [pc, #56]	@ (80182b0 <Get_SerialNum+0x48>)
 8018276:	681b      	ldr	r3, [r3, #0]
 8018278:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801827a:	4b0e      	ldr	r3, [pc, #56]	@ (80182b4 <Get_SerialNum+0x4c>)
 801827c:	681b      	ldr	r3, [r3, #0]
 801827e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018280:	68fa      	ldr	r2, [r7, #12]
 8018282:	687b      	ldr	r3, [r7, #4]
 8018284:	4413      	add	r3, r2
 8018286:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018288:	68fb      	ldr	r3, [r7, #12]
 801828a:	2b00      	cmp	r3, #0
 801828c:	d009      	beq.n	80182a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801828e:	2208      	movs	r2, #8
 8018290:	4909      	ldr	r1, [pc, #36]	@ (80182b8 <Get_SerialNum+0x50>)
 8018292:	68f8      	ldr	r0, [r7, #12]
 8018294:	f000 f814 	bl	80182c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018298:	2204      	movs	r2, #4
 801829a:	4908      	ldr	r1, [pc, #32]	@ (80182bc <Get_SerialNum+0x54>)
 801829c:	68b8      	ldr	r0, [r7, #8]
 801829e:	f000 f80f 	bl	80182c0 <IntToUnicode>
  }
}
 80182a2:	bf00      	nop
 80182a4:	3710      	adds	r7, #16
 80182a6:	46bd      	mov	sp, r7
 80182a8:	bd80      	pop	{r7, pc}
 80182aa:	bf00      	nop
 80182ac:	1ff1e800 	.word	0x1ff1e800
 80182b0:	1ff1e804 	.word	0x1ff1e804
 80182b4:	1ff1e808 	.word	0x1ff1e808
 80182b8:	2400011a 	.word	0x2400011a
 80182bc:	2400012a 	.word	0x2400012a

080182c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80182c0:	b480      	push	{r7}
 80182c2:	b087      	sub	sp, #28
 80182c4:	af00      	add	r7, sp, #0
 80182c6:	60f8      	str	r0, [r7, #12]
 80182c8:	60b9      	str	r1, [r7, #8]
 80182ca:	4613      	mov	r3, r2
 80182cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80182ce:	2300      	movs	r3, #0
 80182d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80182d2:	2300      	movs	r3, #0
 80182d4:	75fb      	strb	r3, [r7, #23]
 80182d6:	e027      	b.n	8018328 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80182d8:	68fb      	ldr	r3, [r7, #12]
 80182da:	0f1b      	lsrs	r3, r3, #28
 80182dc:	2b09      	cmp	r3, #9
 80182de:	d80b      	bhi.n	80182f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80182e0:	68fb      	ldr	r3, [r7, #12]
 80182e2:	0f1b      	lsrs	r3, r3, #28
 80182e4:	b2da      	uxtb	r2, r3
 80182e6:	7dfb      	ldrb	r3, [r7, #23]
 80182e8:	005b      	lsls	r3, r3, #1
 80182ea:	4619      	mov	r1, r3
 80182ec:	68bb      	ldr	r3, [r7, #8]
 80182ee:	440b      	add	r3, r1
 80182f0:	3230      	adds	r2, #48	@ 0x30
 80182f2:	b2d2      	uxtb	r2, r2
 80182f4:	701a      	strb	r2, [r3, #0]
 80182f6:	e00a      	b.n	801830e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80182f8:	68fb      	ldr	r3, [r7, #12]
 80182fa:	0f1b      	lsrs	r3, r3, #28
 80182fc:	b2da      	uxtb	r2, r3
 80182fe:	7dfb      	ldrb	r3, [r7, #23]
 8018300:	005b      	lsls	r3, r3, #1
 8018302:	4619      	mov	r1, r3
 8018304:	68bb      	ldr	r3, [r7, #8]
 8018306:	440b      	add	r3, r1
 8018308:	3237      	adds	r2, #55	@ 0x37
 801830a:	b2d2      	uxtb	r2, r2
 801830c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801830e:	68fb      	ldr	r3, [r7, #12]
 8018310:	011b      	lsls	r3, r3, #4
 8018312:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8018314:	7dfb      	ldrb	r3, [r7, #23]
 8018316:	005b      	lsls	r3, r3, #1
 8018318:	3301      	adds	r3, #1
 801831a:	68ba      	ldr	r2, [r7, #8]
 801831c:	4413      	add	r3, r2
 801831e:	2200      	movs	r2, #0
 8018320:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8018322:	7dfb      	ldrb	r3, [r7, #23]
 8018324:	3301      	adds	r3, #1
 8018326:	75fb      	strb	r3, [r7, #23]
 8018328:	7dfa      	ldrb	r2, [r7, #23]
 801832a:	79fb      	ldrb	r3, [r7, #7]
 801832c:	429a      	cmp	r2, r3
 801832e:	d3d3      	bcc.n	80182d8 <IntToUnicode+0x18>
  }
}
 8018330:	bf00      	nop
 8018332:	bf00      	nop
 8018334:	371c      	adds	r7, #28
 8018336:	46bd      	mov	sp, r7
 8018338:	f85d 7b04 	ldr.w	r7, [sp], #4
 801833c:	4770      	bx	lr
	...

08018340 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018340:	b580      	push	{r7, lr}
 8018342:	b0b2      	sub	sp, #200	@ 0xc8
 8018344:	af00      	add	r7, sp, #0
 8018346:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018348:	f107 0310 	add.w	r3, r7, #16
 801834c:	22b8      	movs	r2, #184	@ 0xb8
 801834e:	2100      	movs	r1, #0
 8018350:	4618      	mov	r0, r3
 8018352:	f001 fea6 	bl	801a0a2 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8018356:	687b      	ldr	r3, [r7, #4]
 8018358:	681b      	ldr	r3, [r3, #0]
 801835a:	4a1a      	ldr	r2, [pc, #104]	@ (80183c4 <HAL_PCD_MspInit+0x84>)
 801835c:	4293      	cmp	r3, r2
 801835e:	d12c      	bne.n	80183ba <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018360:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8018364:	f04f 0300 	mov.w	r3, #0
 8018368:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801836c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8018370:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018374:	f107 0310 	add.w	r3, r7, #16
 8018378:	4618      	mov	r0, r3
 801837a:	f7f5 febb 	bl	800e0f4 <HAL_RCCEx_PeriphCLKConfig>
 801837e:	4603      	mov	r3, r0
 8018380:	2b00      	cmp	r3, #0
 8018382:	d001      	beq.n	8018388 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8018384:	f7e9 ff16 	bl	80021b4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8018388:	f7f4 ff3e 	bl	800d208 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801838c:	4b0e      	ldr	r3, [pc, #56]	@ (80183c8 <HAL_PCD_MspInit+0x88>)
 801838e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018392:	4a0d      	ldr	r2, [pc, #52]	@ (80183c8 <HAL_PCD_MspInit+0x88>)
 8018394:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8018398:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801839c:	4b0a      	ldr	r3, [pc, #40]	@ (80183c8 <HAL_PCD_MspInit+0x88>)
 801839e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80183a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80183a6:	60fb      	str	r3, [r7, #12]
 80183a8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 1, 1);
 80183aa:	2201      	movs	r2, #1
 80183ac:	2101      	movs	r1, #1
 80183ae:	204d      	movs	r0, #77	@ 0x4d
 80183b0:	f7f0 fcf1 	bl	8008d96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 80183b4:	204d      	movs	r0, #77	@ 0x4d
 80183b6:	f7f0 fd08 	bl	8008dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 80183ba:	bf00      	nop
 80183bc:	37c8      	adds	r7, #200	@ 0xc8
 80183be:	46bd      	mov	sp, r7
 80183c0:	bd80      	pop	{r7, pc}
 80183c2:	bf00      	nop
 80183c4:	40040000 	.word	0x40040000
 80183c8:	58024400 	.word	0x58024400

080183cc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183cc:	b580      	push	{r7, lr}
 80183ce:	b082      	sub	sp, #8
 80183d0:	af00      	add	r7, sp, #0
 80183d2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80183da:	687b      	ldr	r3, [r7, #4]
 80183dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80183e0:	4619      	mov	r1, r3
 80183e2:	4610      	mov	r0, r2
 80183e4:	f7fe fb23 	bl	8016a2e <USBD_LL_SetupStage>
}
 80183e8:	bf00      	nop
 80183ea:	3708      	adds	r7, #8
 80183ec:	46bd      	mov	sp, r7
 80183ee:	bd80      	pop	{r7, pc}

080183f0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183f0:	b580      	push	{r7, lr}
 80183f2:	b082      	sub	sp, #8
 80183f4:	af00      	add	r7, sp, #0
 80183f6:	6078      	str	r0, [r7, #4]
 80183f8:	460b      	mov	r3, r1
 80183fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018402:	78fa      	ldrb	r2, [r7, #3]
 8018404:	6879      	ldr	r1, [r7, #4]
 8018406:	4613      	mov	r3, r2
 8018408:	00db      	lsls	r3, r3, #3
 801840a:	4413      	add	r3, r2
 801840c:	009b      	lsls	r3, r3, #2
 801840e:	440b      	add	r3, r1
 8018410:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8018414:	681a      	ldr	r2, [r3, #0]
 8018416:	78fb      	ldrb	r3, [r7, #3]
 8018418:	4619      	mov	r1, r3
 801841a:	f7fe fb5d 	bl	8016ad8 <USBD_LL_DataOutStage>
}
 801841e:	bf00      	nop
 8018420:	3708      	adds	r7, #8
 8018422:	46bd      	mov	sp, r7
 8018424:	bd80      	pop	{r7, pc}

08018426 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018426:	b580      	push	{r7, lr}
 8018428:	b082      	sub	sp, #8
 801842a:	af00      	add	r7, sp, #0
 801842c:	6078      	str	r0, [r7, #4]
 801842e:	460b      	mov	r3, r1
 8018430:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018432:	687b      	ldr	r3, [r7, #4]
 8018434:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018438:	78fa      	ldrb	r2, [r7, #3]
 801843a:	6879      	ldr	r1, [r7, #4]
 801843c:	4613      	mov	r3, r2
 801843e:	00db      	lsls	r3, r3, #3
 8018440:	4413      	add	r3, r2
 8018442:	009b      	lsls	r3, r3, #2
 8018444:	440b      	add	r3, r1
 8018446:	3320      	adds	r3, #32
 8018448:	681a      	ldr	r2, [r3, #0]
 801844a:	78fb      	ldrb	r3, [r7, #3]
 801844c:	4619      	mov	r1, r3
 801844e:	f7fe fbf6 	bl	8016c3e <USBD_LL_DataInStage>
}
 8018452:	bf00      	nop
 8018454:	3708      	adds	r7, #8
 8018456:	46bd      	mov	sp, r7
 8018458:	bd80      	pop	{r7, pc}

0801845a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801845a:	b580      	push	{r7, lr}
 801845c:	b082      	sub	sp, #8
 801845e:	af00      	add	r7, sp, #0
 8018460:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018462:	687b      	ldr	r3, [r7, #4]
 8018464:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018468:	4618      	mov	r0, r3
 801846a:	f7fe fd30 	bl	8016ece <USBD_LL_SOF>
}
 801846e:	bf00      	nop
 8018470:	3708      	adds	r7, #8
 8018472:	46bd      	mov	sp, r7
 8018474:	bd80      	pop	{r7, pc}

08018476 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018476:	b580      	push	{r7, lr}
 8018478:	b084      	sub	sp, #16
 801847a:	af00      	add	r7, sp, #0
 801847c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801847e:	2301      	movs	r3, #1
 8018480:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	79db      	ldrb	r3, [r3, #7]
 8018486:	2b00      	cmp	r3, #0
 8018488:	d102      	bne.n	8018490 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801848a:	2300      	movs	r3, #0
 801848c:	73fb      	strb	r3, [r7, #15]
 801848e:	e008      	b.n	80184a2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8018490:	687b      	ldr	r3, [r7, #4]
 8018492:	79db      	ldrb	r3, [r3, #7]
 8018494:	2b02      	cmp	r3, #2
 8018496:	d102      	bne.n	801849e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8018498:	2301      	movs	r3, #1
 801849a:	73fb      	strb	r3, [r7, #15]
 801849c:	e001      	b.n	80184a2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801849e:	f7e9 fe89 	bl	80021b4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80184a2:	687b      	ldr	r3, [r7, #4]
 80184a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184a8:	7bfa      	ldrb	r2, [r7, #15]
 80184aa:	4611      	mov	r1, r2
 80184ac:	4618      	mov	r0, r3
 80184ae:	f7fe fcca 	bl	8016e46 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184b8:	4618      	mov	r0, r3
 80184ba:	f7fe fc72 	bl	8016da2 <USBD_LL_Reset>
}
 80184be:	bf00      	nop
 80184c0:	3710      	adds	r7, #16
 80184c2:	46bd      	mov	sp, r7
 80184c4:	bd80      	pop	{r7, pc}
	...

080184c8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80184c8:	b580      	push	{r7, lr}
 80184ca:	b082      	sub	sp, #8
 80184cc:	af00      	add	r7, sp, #0
 80184ce:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80184d0:	687b      	ldr	r3, [r7, #4]
 80184d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80184d6:	4618      	mov	r0, r3
 80184d8:	f7fe fcc5 	bl	8016e66 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80184e4:	681b      	ldr	r3, [r3, #0]
 80184e6:	687a      	ldr	r2, [r7, #4]
 80184e8:	6812      	ldr	r2, [r2, #0]
 80184ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80184ee:	f043 0301 	orr.w	r3, r3, #1
 80184f2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80184f4:	687b      	ldr	r3, [r7, #4]
 80184f6:	7adb      	ldrb	r3, [r3, #11]
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	d005      	beq.n	8018508 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80184fc:	4b04      	ldr	r3, [pc, #16]	@ (8018510 <HAL_PCD_SuspendCallback+0x48>)
 80184fe:	691b      	ldr	r3, [r3, #16]
 8018500:	4a03      	ldr	r2, [pc, #12]	@ (8018510 <HAL_PCD_SuspendCallback+0x48>)
 8018502:	f043 0306 	orr.w	r3, r3, #6
 8018506:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018508:	bf00      	nop
 801850a:	3708      	adds	r7, #8
 801850c:	46bd      	mov	sp, r7
 801850e:	bd80      	pop	{r7, pc}
 8018510:	e000ed00 	.word	0xe000ed00

08018514 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018514:	b580      	push	{r7, lr}
 8018516:	b082      	sub	sp, #8
 8018518:	af00      	add	r7, sp, #0
 801851a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801851c:	687b      	ldr	r3, [r7, #4]
 801851e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018522:	4618      	mov	r0, r3
 8018524:	f7fe fcbb 	bl	8016e9e <USBD_LL_Resume>
}
 8018528:	bf00      	nop
 801852a:	3708      	adds	r7, #8
 801852c:	46bd      	mov	sp, r7
 801852e:	bd80      	pop	{r7, pc}

08018530 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018530:	b580      	push	{r7, lr}
 8018532:	b082      	sub	sp, #8
 8018534:	af00      	add	r7, sp, #0
 8018536:	6078      	str	r0, [r7, #4]
 8018538:	460b      	mov	r3, r1
 801853a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018542:	78fa      	ldrb	r2, [r7, #3]
 8018544:	4611      	mov	r1, r2
 8018546:	4618      	mov	r0, r3
 8018548:	f7fe fd13 	bl	8016f72 <USBD_LL_IsoOUTIncomplete>
}
 801854c:	bf00      	nop
 801854e:	3708      	adds	r7, #8
 8018550:	46bd      	mov	sp, r7
 8018552:	bd80      	pop	{r7, pc}

08018554 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018554:	b580      	push	{r7, lr}
 8018556:	b082      	sub	sp, #8
 8018558:	af00      	add	r7, sp, #0
 801855a:	6078      	str	r0, [r7, #4]
 801855c:	460b      	mov	r3, r1
 801855e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018560:	687b      	ldr	r3, [r7, #4]
 8018562:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018566:	78fa      	ldrb	r2, [r7, #3]
 8018568:	4611      	mov	r1, r2
 801856a:	4618      	mov	r0, r3
 801856c:	f7fe fccf 	bl	8016f0e <USBD_LL_IsoINIncomplete>
}
 8018570:	bf00      	nop
 8018572:	3708      	adds	r7, #8
 8018574:	46bd      	mov	sp, r7
 8018576:	bd80      	pop	{r7, pc}

08018578 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018578:	b580      	push	{r7, lr}
 801857a:	b082      	sub	sp, #8
 801857c:	af00      	add	r7, sp, #0
 801857e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018580:	687b      	ldr	r3, [r7, #4]
 8018582:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018586:	4618      	mov	r0, r3
 8018588:	f7fe fd25 	bl	8016fd6 <USBD_LL_DevConnected>
}
 801858c:	bf00      	nop
 801858e:	3708      	adds	r7, #8
 8018590:	46bd      	mov	sp, r7
 8018592:	bd80      	pop	{r7, pc}

08018594 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018594:	b580      	push	{r7, lr}
 8018596:	b082      	sub	sp, #8
 8018598:	af00      	add	r7, sp, #0
 801859a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80185a2:	4618      	mov	r0, r3
 80185a4:	f7fe fd22 	bl	8016fec <USBD_LL_DevDisconnected>
}
 80185a8:	bf00      	nop
 80185aa:	3708      	adds	r7, #8
 80185ac:	46bd      	mov	sp, r7
 80185ae:	bd80      	pop	{r7, pc}

080185b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80185b0:	b580      	push	{r7, lr}
 80185b2:	b082      	sub	sp, #8
 80185b4:	af00      	add	r7, sp, #0
 80185b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	781b      	ldrb	r3, [r3, #0]
 80185bc:	2b01      	cmp	r3, #1
 80185be:	d140      	bne.n	8018642 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80185c0:	4a22      	ldr	r2, [pc, #136]	@ (801864c <USBD_LL_Init+0x9c>)
 80185c2:	687b      	ldr	r3, [r7, #4]
 80185c4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	4a20      	ldr	r2, [pc, #128]	@ (801864c <USBD_LL_Init+0x9c>)
 80185cc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80185d0:	4b1e      	ldr	r3, [pc, #120]	@ (801864c <USBD_LL_Init+0x9c>)
 80185d2:	4a1f      	ldr	r2, [pc, #124]	@ (8018650 <USBD_LL_Init+0xa0>)
 80185d4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80185d6:	4b1d      	ldr	r3, [pc, #116]	@ (801864c <USBD_LL_Init+0x9c>)
 80185d8:	2209      	movs	r2, #9
 80185da:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 80185dc:	4b1b      	ldr	r3, [pc, #108]	@ (801864c <USBD_LL_Init+0x9c>)
 80185de:	2202      	movs	r2, #2
 80185e0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80185e2:	4b1a      	ldr	r3, [pc, #104]	@ (801864c <USBD_LL_Init+0x9c>)
 80185e4:	2200      	movs	r2, #0
 80185e6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80185e8:	4b18      	ldr	r3, [pc, #96]	@ (801864c <USBD_LL_Init+0x9c>)
 80185ea:	2202      	movs	r2, #2
 80185ec:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80185ee:	4b17      	ldr	r3, [pc, #92]	@ (801864c <USBD_LL_Init+0x9c>)
 80185f0:	2200      	movs	r2, #0
 80185f2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80185f4:	4b15      	ldr	r3, [pc, #84]	@ (801864c <USBD_LL_Init+0x9c>)
 80185f6:	2200      	movs	r2, #0
 80185f8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80185fa:	4b14      	ldr	r3, [pc, #80]	@ (801864c <USBD_LL_Init+0x9c>)
 80185fc:	2200      	movs	r2, #0
 80185fe:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8018600:	4b12      	ldr	r3, [pc, #72]	@ (801864c <USBD_LL_Init+0x9c>)
 8018602:	2200      	movs	r2, #0
 8018604:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8018606:	4b11      	ldr	r3, [pc, #68]	@ (801864c <USBD_LL_Init+0x9c>)
 8018608:	2200      	movs	r2, #0
 801860a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801860c:	4b0f      	ldr	r3, [pc, #60]	@ (801864c <USBD_LL_Init+0x9c>)
 801860e:	2200      	movs	r2, #0
 8018610:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8018612:	480e      	ldr	r0, [pc, #56]	@ (801864c <USBD_LL_Init+0x9c>)
 8018614:	f7f3 fb1f 	bl	800bc56 <HAL_PCD_Init>
 8018618:	4603      	mov	r3, r0
 801861a:	2b00      	cmp	r3, #0
 801861c:	d001      	beq.n	8018622 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801861e:	f7e9 fdc9 	bl	80021b4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8018622:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8018626:	4809      	ldr	r0, [pc, #36]	@ (801864c <USBD_LL_Init+0x9c>)
 8018628:	f7f4 fd73 	bl	800d112 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801862c:	2280      	movs	r2, #128	@ 0x80
 801862e:	2100      	movs	r1, #0
 8018630:	4806      	ldr	r0, [pc, #24]	@ (801864c <USBD_LL_Init+0x9c>)
 8018632:	f7f4 fd27 	bl	800d084 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8018636:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 801863a:	2101      	movs	r1, #1
 801863c:	4803      	ldr	r0, [pc, #12]	@ (801864c <USBD_LL_Init+0x9c>)
 801863e:	f7f4 fd21 	bl	800d084 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8018642:	2300      	movs	r3, #0
}
 8018644:	4618      	mov	r0, r3
 8018646:	3708      	adds	r7, #8
 8018648:	46bd      	mov	sp, r7
 801864a:	bd80      	pop	{r7, pc}
 801864c:	2401c5f4 	.word	0x2401c5f4
 8018650:	40040000 	.word	0x40040000

08018654 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018654:	b580      	push	{r7, lr}
 8018656:	b084      	sub	sp, #16
 8018658:	af00      	add	r7, sp, #0
 801865a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801865c:	2300      	movs	r3, #0
 801865e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018660:	2300      	movs	r3, #0
 8018662:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018664:	687b      	ldr	r3, [r7, #4]
 8018666:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801866a:	4618      	mov	r0, r3
 801866c:	f7f3 fbff 	bl	800be6e <HAL_PCD_Start>
 8018670:	4603      	mov	r3, r0
 8018672:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018674:	7bfb      	ldrb	r3, [r7, #15]
 8018676:	4618      	mov	r0, r3
 8018678:	f000 f942 	bl	8018900 <USBD_Get_USB_Status>
 801867c:	4603      	mov	r3, r0
 801867e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018680:	7bbb      	ldrb	r3, [r7, #14]
}
 8018682:	4618      	mov	r0, r3
 8018684:	3710      	adds	r7, #16
 8018686:	46bd      	mov	sp, r7
 8018688:	bd80      	pop	{r7, pc}

0801868a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801868a:	b580      	push	{r7, lr}
 801868c:	b084      	sub	sp, #16
 801868e:	af00      	add	r7, sp, #0
 8018690:	6078      	str	r0, [r7, #4]
 8018692:	4608      	mov	r0, r1
 8018694:	4611      	mov	r1, r2
 8018696:	461a      	mov	r2, r3
 8018698:	4603      	mov	r3, r0
 801869a:	70fb      	strb	r3, [r7, #3]
 801869c:	460b      	mov	r3, r1
 801869e:	70bb      	strb	r3, [r7, #2]
 80186a0:	4613      	mov	r3, r2
 80186a2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186a4:	2300      	movs	r3, #0
 80186a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186a8:	2300      	movs	r3, #0
 80186aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80186ac:	687b      	ldr	r3, [r7, #4]
 80186ae:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80186b2:	78bb      	ldrb	r3, [r7, #2]
 80186b4:	883a      	ldrh	r2, [r7, #0]
 80186b6:	78f9      	ldrb	r1, [r7, #3]
 80186b8:	f7f4 f900 	bl	800c8bc <HAL_PCD_EP_Open>
 80186bc:	4603      	mov	r3, r0
 80186be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186c0:	7bfb      	ldrb	r3, [r7, #15]
 80186c2:	4618      	mov	r0, r3
 80186c4:	f000 f91c 	bl	8018900 <USBD_Get_USB_Status>
 80186c8:	4603      	mov	r3, r0
 80186ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80186ce:	4618      	mov	r0, r3
 80186d0:	3710      	adds	r7, #16
 80186d2:	46bd      	mov	sp, r7
 80186d4:	bd80      	pop	{r7, pc}

080186d6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80186d6:	b580      	push	{r7, lr}
 80186d8:	b084      	sub	sp, #16
 80186da:	af00      	add	r7, sp, #0
 80186dc:	6078      	str	r0, [r7, #4]
 80186de:	460b      	mov	r3, r1
 80186e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186e2:	2300      	movs	r3, #0
 80186e4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186e6:	2300      	movs	r3, #0
 80186e8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80186ea:	687b      	ldr	r3, [r7, #4]
 80186ec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186f0:	78fa      	ldrb	r2, [r7, #3]
 80186f2:	4611      	mov	r1, r2
 80186f4:	4618      	mov	r0, r3
 80186f6:	f7f4 f949 	bl	800c98c <HAL_PCD_EP_Close>
 80186fa:	4603      	mov	r3, r0
 80186fc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186fe:	7bfb      	ldrb	r3, [r7, #15]
 8018700:	4618      	mov	r0, r3
 8018702:	f000 f8fd 	bl	8018900 <USBD_Get_USB_Status>
 8018706:	4603      	mov	r3, r0
 8018708:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801870a:	7bbb      	ldrb	r3, [r7, #14]
}
 801870c:	4618      	mov	r0, r3
 801870e:	3710      	adds	r7, #16
 8018710:	46bd      	mov	sp, r7
 8018712:	bd80      	pop	{r7, pc}

08018714 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018714:	b580      	push	{r7, lr}
 8018716:	b084      	sub	sp, #16
 8018718:	af00      	add	r7, sp, #0
 801871a:	6078      	str	r0, [r7, #4]
 801871c:	460b      	mov	r3, r1
 801871e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018720:	2300      	movs	r3, #0
 8018722:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018724:	2300      	movs	r3, #0
 8018726:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8018728:	687b      	ldr	r3, [r7, #4]
 801872a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801872e:	78fa      	ldrb	r2, [r7, #3]
 8018730:	4611      	mov	r1, r2
 8018732:	4618      	mov	r0, r3
 8018734:	f7f4 fa01 	bl	800cb3a <HAL_PCD_EP_SetStall>
 8018738:	4603      	mov	r3, r0
 801873a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801873c:	7bfb      	ldrb	r3, [r7, #15]
 801873e:	4618      	mov	r0, r3
 8018740:	f000 f8de 	bl	8018900 <USBD_Get_USB_Status>
 8018744:	4603      	mov	r3, r0
 8018746:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018748:	7bbb      	ldrb	r3, [r7, #14]
}
 801874a:	4618      	mov	r0, r3
 801874c:	3710      	adds	r7, #16
 801874e:	46bd      	mov	sp, r7
 8018750:	bd80      	pop	{r7, pc}

08018752 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018752:	b580      	push	{r7, lr}
 8018754:	b084      	sub	sp, #16
 8018756:	af00      	add	r7, sp, #0
 8018758:	6078      	str	r0, [r7, #4]
 801875a:	460b      	mov	r3, r1
 801875c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801875e:	2300      	movs	r3, #0
 8018760:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018762:	2300      	movs	r3, #0
 8018764:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018766:	687b      	ldr	r3, [r7, #4]
 8018768:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801876c:	78fa      	ldrb	r2, [r7, #3]
 801876e:	4611      	mov	r1, r2
 8018770:	4618      	mov	r0, r3
 8018772:	f7f4 fa45 	bl	800cc00 <HAL_PCD_EP_ClrStall>
 8018776:	4603      	mov	r3, r0
 8018778:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801877a:	7bfb      	ldrb	r3, [r7, #15]
 801877c:	4618      	mov	r0, r3
 801877e:	f000 f8bf 	bl	8018900 <USBD_Get_USB_Status>
 8018782:	4603      	mov	r3, r0
 8018784:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018786:	7bbb      	ldrb	r3, [r7, #14]
}
 8018788:	4618      	mov	r0, r3
 801878a:	3710      	adds	r7, #16
 801878c:	46bd      	mov	sp, r7
 801878e:	bd80      	pop	{r7, pc}

08018790 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018790:	b480      	push	{r7}
 8018792:	b085      	sub	sp, #20
 8018794:	af00      	add	r7, sp, #0
 8018796:	6078      	str	r0, [r7, #4]
 8018798:	460b      	mov	r3, r1
 801879a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801879c:	687b      	ldr	r3, [r7, #4]
 801879e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80187a2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80187a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80187a8:	2b00      	cmp	r3, #0
 80187aa:	da0b      	bge.n	80187c4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80187ac:	78fb      	ldrb	r3, [r7, #3]
 80187ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80187b2:	68f9      	ldr	r1, [r7, #12]
 80187b4:	4613      	mov	r3, r2
 80187b6:	00db      	lsls	r3, r3, #3
 80187b8:	4413      	add	r3, r2
 80187ba:	009b      	lsls	r3, r3, #2
 80187bc:	440b      	add	r3, r1
 80187be:	3316      	adds	r3, #22
 80187c0:	781b      	ldrb	r3, [r3, #0]
 80187c2:	e00b      	b.n	80187dc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80187c4:	78fb      	ldrb	r3, [r7, #3]
 80187c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80187ca:	68f9      	ldr	r1, [r7, #12]
 80187cc:	4613      	mov	r3, r2
 80187ce:	00db      	lsls	r3, r3, #3
 80187d0:	4413      	add	r3, r2
 80187d2:	009b      	lsls	r3, r3, #2
 80187d4:	440b      	add	r3, r1
 80187d6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80187da:	781b      	ldrb	r3, [r3, #0]
  }
}
 80187dc:	4618      	mov	r0, r3
 80187de:	3714      	adds	r7, #20
 80187e0:	46bd      	mov	sp, r7
 80187e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187e6:	4770      	bx	lr

080187e8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80187e8:	b580      	push	{r7, lr}
 80187ea:	b084      	sub	sp, #16
 80187ec:	af00      	add	r7, sp, #0
 80187ee:	6078      	str	r0, [r7, #4]
 80187f0:	460b      	mov	r3, r1
 80187f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80187f4:	2300      	movs	r3, #0
 80187f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187f8:	2300      	movs	r3, #0
 80187fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80187fc:	687b      	ldr	r3, [r7, #4]
 80187fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018802:	78fa      	ldrb	r2, [r7, #3]
 8018804:	4611      	mov	r1, r2
 8018806:	4618      	mov	r0, r3
 8018808:	f7f4 f834 	bl	800c874 <HAL_PCD_SetAddress>
 801880c:	4603      	mov	r3, r0
 801880e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018810:	7bfb      	ldrb	r3, [r7, #15]
 8018812:	4618      	mov	r0, r3
 8018814:	f000 f874 	bl	8018900 <USBD_Get_USB_Status>
 8018818:	4603      	mov	r3, r0
 801881a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801881c:	7bbb      	ldrb	r3, [r7, #14]
}
 801881e:	4618      	mov	r0, r3
 8018820:	3710      	adds	r7, #16
 8018822:	46bd      	mov	sp, r7
 8018824:	bd80      	pop	{r7, pc}

08018826 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018826:	b580      	push	{r7, lr}
 8018828:	b086      	sub	sp, #24
 801882a:	af00      	add	r7, sp, #0
 801882c:	60f8      	str	r0, [r7, #12]
 801882e:	607a      	str	r2, [r7, #4]
 8018830:	603b      	str	r3, [r7, #0]
 8018832:	460b      	mov	r3, r1
 8018834:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018836:	2300      	movs	r3, #0
 8018838:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801883a:	2300      	movs	r3, #0
 801883c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801883e:	68fb      	ldr	r3, [r7, #12]
 8018840:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018844:	7af9      	ldrb	r1, [r7, #11]
 8018846:	683b      	ldr	r3, [r7, #0]
 8018848:	687a      	ldr	r2, [r7, #4]
 801884a:	f7f4 f93c 	bl	800cac6 <HAL_PCD_EP_Transmit>
 801884e:	4603      	mov	r3, r0
 8018850:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018852:	7dfb      	ldrb	r3, [r7, #23]
 8018854:	4618      	mov	r0, r3
 8018856:	f000 f853 	bl	8018900 <USBD_Get_USB_Status>
 801885a:	4603      	mov	r3, r0
 801885c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801885e:	7dbb      	ldrb	r3, [r7, #22]
}
 8018860:	4618      	mov	r0, r3
 8018862:	3718      	adds	r7, #24
 8018864:	46bd      	mov	sp, r7
 8018866:	bd80      	pop	{r7, pc}

08018868 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018868:	b580      	push	{r7, lr}
 801886a:	b086      	sub	sp, #24
 801886c:	af00      	add	r7, sp, #0
 801886e:	60f8      	str	r0, [r7, #12]
 8018870:	607a      	str	r2, [r7, #4]
 8018872:	603b      	str	r3, [r7, #0]
 8018874:	460b      	mov	r3, r1
 8018876:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018878:	2300      	movs	r3, #0
 801887a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801887c:	2300      	movs	r3, #0
 801887e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018880:	68fb      	ldr	r3, [r7, #12]
 8018882:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018886:	7af9      	ldrb	r1, [r7, #11]
 8018888:	683b      	ldr	r3, [r7, #0]
 801888a:	687a      	ldr	r2, [r7, #4]
 801888c:	f7f4 f8c8 	bl	800ca20 <HAL_PCD_EP_Receive>
 8018890:	4603      	mov	r3, r0
 8018892:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018894:	7dfb      	ldrb	r3, [r7, #23]
 8018896:	4618      	mov	r0, r3
 8018898:	f000 f832 	bl	8018900 <USBD_Get_USB_Status>
 801889c:	4603      	mov	r3, r0
 801889e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80188a0:	7dbb      	ldrb	r3, [r7, #22]
}
 80188a2:	4618      	mov	r0, r3
 80188a4:	3718      	adds	r7, #24
 80188a6:	46bd      	mov	sp, r7
 80188a8:	bd80      	pop	{r7, pc}

080188aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80188aa:	b580      	push	{r7, lr}
 80188ac:	b082      	sub	sp, #8
 80188ae:	af00      	add	r7, sp, #0
 80188b0:	6078      	str	r0, [r7, #4]
 80188b2:	460b      	mov	r3, r1
 80188b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80188b6:	687b      	ldr	r3, [r7, #4]
 80188b8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80188bc:	78fa      	ldrb	r2, [r7, #3]
 80188be:	4611      	mov	r1, r2
 80188c0:	4618      	mov	r0, r3
 80188c2:	f7f4 f8e8 	bl	800ca96 <HAL_PCD_EP_GetRxCount>
 80188c6:	4603      	mov	r3, r0
}
 80188c8:	4618      	mov	r0, r3
 80188ca:	3708      	adds	r7, #8
 80188cc:	46bd      	mov	sp, r7
 80188ce:	bd80      	pop	{r7, pc}

080188d0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80188d0:	b480      	push	{r7}
 80188d2:	b083      	sub	sp, #12
 80188d4:	af00      	add	r7, sp, #0
 80188d6:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80188d8:	4b03      	ldr	r3, [pc, #12]	@ (80188e8 <USBD_static_malloc+0x18>)
}
 80188da:	4618      	mov	r0, r3
 80188dc:	370c      	adds	r7, #12
 80188de:	46bd      	mov	sp, r7
 80188e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188e4:	4770      	bx	lr
 80188e6:	bf00      	nop
 80188e8:	2401cad8 	.word	0x2401cad8

080188ec <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80188ec:	b480      	push	{r7}
 80188ee:	b083      	sub	sp, #12
 80188f0:	af00      	add	r7, sp, #0
 80188f2:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80188f4:	bf00      	nop
 80188f6:	370c      	adds	r7, #12
 80188f8:	46bd      	mov	sp, r7
 80188fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188fe:	4770      	bx	lr

08018900 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018900:	b480      	push	{r7}
 8018902:	b085      	sub	sp, #20
 8018904:	af00      	add	r7, sp, #0
 8018906:	4603      	mov	r3, r0
 8018908:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801890a:	2300      	movs	r3, #0
 801890c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801890e:	79fb      	ldrb	r3, [r7, #7]
 8018910:	2b03      	cmp	r3, #3
 8018912:	d817      	bhi.n	8018944 <USBD_Get_USB_Status+0x44>
 8018914:	a201      	add	r2, pc, #4	@ (adr r2, 801891c <USBD_Get_USB_Status+0x1c>)
 8018916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801891a:	bf00      	nop
 801891c:	0801892d 	.word	0x0801892d
 8018920:	08018933 	.word	0x08018933
 8018924:	08018939 	.word	0x08018939
 8018928:	0801893f 	.word	0x0801893f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801892c:	2300      	movs	r3, #0
 801892e:	73fb      	strb	r3, [r7, #15]
    break;
 8018930:	e00b      	b.n	801894a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018932:	2303      	movs	r3, #3
 8018934:	73fb      	strb	r3, [r7, #15]
    break;
 8018936:	e008      	b.n	801894a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018938:	2301      	movs	r3, #1
 801893a:	73fb      	strb	r3, [r7, #15]
    break;
 801893c:	e005      	b.n	801894a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801893e:	2303      	movs	r3, #3
 8018940:	73fb      	strb	r3, [r7, #15]
    break;
 8018942:	e002      	b.n	801894a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018944:	2303      	movs	r3, #3
 8018946:	73fb      	strb	r3, [r7, #15]
    break;
 8018948:	bf00      	nop
  }
  return usb_status;
 801894a:	7bfb      	ldrb	r3, [r7, #15]
}
 801894c:	4618      	mov	r0, r3
 801894e:	3714      	adds	r7, #20
 8018950:	46bd      	mov	sp, r7
 8018952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018956:	4770      	bx	lr

08018958 <atof>:
 8018958:	2100      	movs	r1, #0
 801895a:	f000 bdb7 	b.w	80194cc <strtod>

0801895e <atoi>:
 801895e:	220a      	movs	r2, #10
 8018960:	2100      	movs	r1, #0
 8018962:	f000 be39 	b.w	80195d8 <strtol>

08018966 <sulp>:
 8018966:	b570      	push	{r4, r5, r6, lr}
 8018968:	4604      	mov	r4, r0
 801896a:	460d      	mov	r5, r1
 801896c:	4616      	mov	r6, r2
 801896e:	ec45 4b10 	vmov	d0, r4, r5
 8018972:	f003 f9eb 	bl	801bd4c <__ulp>
 8018976:	b17e      	cbz	r6, 8018998 <sulp+0x32>
 8018978:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801897c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8018980:	2b00      	cmp	r3, #0
 8018982:	dd09      	ble.n	8018998 <sulp+0x32>
 8018984:	051b      	lsls	r3, r3, #20
 8018986:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801898a:	2000      	movs	r0, #0
 801898c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8018990:	ec41 0b17 	vmov	d7, r0, r1
 8018994:	ee20 0b07 	vmul.f64	d0, d0, d7
 8018998:	bd70      	pop	{r4, r5, r6, pc}
 801899a:	0000      	movs	r0, r0
 801899c:	0000      	movs	r0, r0
	...

080189a0 <_strtod_l>:
 80189a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189a4:	ed2d 8b0a 	vpush	{d8-d12}
 80189a8:	b097      	sub	sp, #92	@ 0x5c
 80189aa:	4688      	mov	r8, r1
 80189ac:	920e      	str	r2, [sp, #56]	@ 0x38
 80189ae:	2200      	movs	r2, #0
 80189b0:	9212      	str	r2, [sp, #72]	@ 0x48
 80189b2:	9005      	str	r0, [sp, #20]
 80189b4:	f04f 0a00 	mov.w	sl, #0
 80189b8:	f04f 0b00 	mov.w	fp, #0
 80189bc:	460a      	mov	r2, r1
 80189be:	9211      	str	r2, [sp, #68]	@ 0x44
 80189c0:	7811      	ldrb	r1, [r2, #0]
 80189c2:	292b      	cmp	r1, #43	@ 0x2b
 80189c4:	d04c      	beq.n	8018a60 <_strtod_l+0xc0>
 80189c6:	d839      	bhi.n	8018a3c <_strtod_l+0x9c>
 80189c8:	290d      	cmp	r1, #13
 80189ca:	d833      	bhi.n	8018a34 <_strtod_l+0x94>
 80189cc:	2908      	cmp	r1, #8
 80189ce:	d833      	bhi.n	8018a38 <_strtod_l+0x98>
 80189d0:	2900      	cmp	r1, #0
 80189d2:	d03c      	beq.n	8018a4e <_strtod_l+0xae>
 80189d4:	2200      	movs	r2, #0
 80189d6:	9208      	str	r2, [sp, #32]
 80189d8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80189da:	782a      	ldrb	r2, [r5, #0]
 80189dc:	2a30      	cmp	r2, #48	@ 0x30
 80189de:	f040 80b5 	bne.w	8018b4c <_strtod_l+0x1ac>
 80189e2:	786a      	ldrb	r2, [r5, #1]
 80189e4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80189e8:	2a58      	cmp	r2, #88	@ 0x58
 80189ea:	d170      	bne.n	8018ace <_strtod_l+0x12e>
 80189ec:	9302      	str	r3, [sp, #8]
 80189ee:	9b08      	ldr	r3, [sp, #32]
 80189f0:	9301      	str	r3, [sp, #4]
 80189f2:	ab12      	add	r3, sp, #72	@ 0x48
 80189f4:	9300      	str	r3, [sp, #0]
 80189f6:	4a8b      	ldr	r2, [pc, #556]	@ (8018c24 <_strtod_l+0x284>)
 80189f8:	9805      	ldr	r0, [sp, #20]
 80189fa:	ab13      	add	r3, sp, #76	@ 0x4c
 80189fc:	a911      	add	r1, sp, #68	@ 0x44
 80189fe:	f002 fa97 	bl	801af30 <__gethex>
 8018a02:	f010 060f 	ands.w	r6, r0, #15
 8018a06:	4604      	mov	r4, r0
 8018a08:	d005      	beq.n	8018a16 <_strtod_l+0x76>
 8018a0a:	2e06      	cmp	r6, #6
 8018a0c:	d12a      	bne.n	8018a64 <_strtod_l+0xc4>
 8018a0e:	3501      	adds	r5, #1
 8018a10:	2300      	movs	r3, #0
 8018a12:	9511      	str	r5, [sp, #68]	@ 0x44
 8018a14:	9308      	str	r3, [sp, #32]
 8018a16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018a18:	2b00      	cmp	r3, #0
 8018a1a:	f040 852f 	bne.w	801947c <_strtod_l+0xadc>
 8018a1e:	9b08      	ldr	r3, [sp, #32]
 8018a20:	ec4b ab10 	vmov	d0, sl, fp
 8018a24:	b1cb      	cbz	r3, 8018a5a <_strtod_l+0xba>
 8018a26:	eeb1 0b40 	vneg.f64	d0, d0
 8018a2a:	b017      	add	sp, #92	@ 0x5c
 8018a2c:	ecbd 8b0a 	vpop	{d8-d12}
 8018a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a34:	2920      	cmp	r1, #32
 8018a36:	d1cd      	bne.n	80189d4 <_strtod_l+0x34>
 8018a38:	3201      	adds	r2, #1
 8018a3a:	e7c0      	b.n	80189be <_strtod_l+0x1e>
 8018a3c:	292d      	cmp	r1, #45	@ 0x2d
 8018a3e:	d1c9      	bne.n	80189d4 <_strtod_l+0x34>
 8018a40:	2101      	movs	r1, #1
 8018a42:	9108      	str	r1, [sp, #32]
 8018a44:	1c51      	adds	r1, r2, #1
 8018a46:	9111      	str	r1, [sp, #68]	@ 0x44
 8018a48:	7852      	ldrb	r2, [r2, #1]
 8018a4a:	2a00      	cmp	r2, #0
 8018a4c:	d1c4      	bne.n	80189d8 <_strtod_l+0x38>
 8018a4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018a50:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018a54:	2b00      	cmp	r3, #0
 8018a56:	f040 850f 	bne.w	8019478 <_strtod_l+0xad8>
 8018a5a:	ec4b ab10 	vmov	d0, sl, fp
 8018a5e:	e7e4      	b.n	8018a2a <_strtod_l+0x8a>
 8018a60:	2100      	movs	r1, #0
 8018a62:	e7ee      	b.n	8018a42 <_strtod_l+0xa2>
 8018a64:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018a66:	b13a      	cbz	r2, 8018a78 <_strtod_l+0xd8>
 8018a68:	2135      	movs	r1, #53	@ 0x35
 8018a6a:	a814      	add	r0, sp, #80	@ 0x50
 8018a6c:	f003 fa65 	bl	801bf3a <__copybits>
 8018a70:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018a72:	9805      	ldr	r0, [sp, #20]
 8018a74:	f002 fe36 	bl	801b6e4 <_Bfree>
 8018a78:	1e73      	subs	r3, r6, #1
 8018a7a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8018a7c:	2b04      	cmp	r3, #4
 8018a7e:	d806      	bhi.n	8018a8e <_strtod_l+0xee>
 8018a80:	e8df f003 	tbb	[pc, r3]
 8018a84:	201d0314 	.word	0x201d0314
 8018a88:	14          	.byte	0x14
 8018a89:	00          	.byte	0x00
 8018a8a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8018a8e:	05e3      	lsls	r3, r4, #23
 8018a90:	bf48      	it	mi
 8018a92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8018a96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8018a9a:	0d1b      	lsrs	r3, r3, #20
 8018a9c:	051b      	lsls	r3, r3, #20
 8018a9e:	2b00      	cmp	r3, #0
 8018aa0:	d1b9      	bne.n	8018a16 <_strtod_l+0x76>
 8018aa2:	f001 fb6f 	bl	801a184 <__errno>
 8018aa6:	2322      	movs	r3, #34	@ 0x22
 8018aa8:	6003      	str	r3, [r0, #0]
 8018aaa:	e7b4      	b.n	8018a16 <_strtod_l+0x76>
 8018aac:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8018ab0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8018ab4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8018ab8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8018abc:	e7e7      	b.n	8018a8e <_strtod_l+0xee>
 8018abe:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8018c2c <_strtod_l+0x28c>
 8018ac2:	e7e4      	b.n	8018a8e <_strtod_l+0xee>
 8018ac4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8018ac8:	f04f 3aff 	mov.w	sl, #4294967295
 8018acc:	e7df      	b.n	8018a8e <_strtod_l+0xee>
 8018ace:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018ad0:	1c5a      	adds	r2, r3, #1
 8018ad2:	9211      	str	r2, [sp, #68]	@ 0x44
 8018ad4:	785b      	ldrb	r3, [r3, #1]
 8018ad6:	2b30      	cmp	r3, #48	@ 0x30
 8018ad8:	d0f9      	beq.n	8018ace <_strtod_l+0x12e>
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d09b      	beq.n	8018a16 <_strtod_l+0x76>
 8018ade:	2301      	movs	r3, #1
 8018ae0:	2600      	movs	r6, #0
 8018ae2:	9307      	str	r3, [sp, #28]
 8018ae4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018ae6:	930a      	str	r3, [sp, #40]	@ 0x28
 8018ae8:	46b1      	mov	r9, r6
 8018aea:	4635      	mov	r5, r6
 8018aec:	220a      	movs	r2, #10
 8018aee:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8018af0:	7804      	ldrb	r4, [r0, #0]
 8018af2:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8018af6:	b2d9      	uxtb	r1, r3
 8018af8:	2909      	cmp	r1, #9
 8018afa:	d929      	bls.n	8018b50 <_strtod_l+0x1b0>
 8018afc:	494a      	ldr	r1, [pc, #296]	@ (8018c28 <_strtod_l+0x288>)
 8018afe:	2201      	movs	r2, #1
 8018b00:	f001 fae4 	bl	801a0cc <strncmp>
 8018b04:	b378      	cbz	r0, 8018b66 <_strtod_l+0x1c6>
 8018b06:	2000      	movs	r0, #0
 8018b08:	4622      	mov	r2, r4
 8018b0a:	462b      	mov	r3, r5
 8018b0c:	4607      	mov	r7, r0
 8018b0e:	9006      	str	r0, [sp, #24]
 8018b10:	2a65      	cmp	r2, #101	@ 0x65
 8018b12:	d001      	beq.n	8018b18 <_strtod_l+0x178>
 8018b14:	2a45      	cmp	r2, #69	@ 0x45
 8018b16:	d117      	bne.n	8018b48 <_strtod_l+0x1a8>
 8018b18:	b91b      	cbnz	r3, 8018b22 <_strtod_l+0x182>
 8018b1a:	9b07      	ldr	r3, [sp, #28]
 8018b1c:	4303      	orrs	r3, r0
 8018b1e:	d096      	beq.n	8018a4e <_strtod_l+0xae>
 8018b20:	2300      	movs	r3, #0
 8018b22:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8018b26:	f108 0201 	add.w	r2, r8, #1
 8018b2a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b2c:	f898 2001 	ldrb.w	r2, [r8, #1]
 8018b30:	2a2b      	cmp	r2, #43	@ 0x2b
 8018b32:	d06b      	beq.n	8018c0c <_strtod_l+0x26c>
 8018b34:	2a2d      	cmp	r2, #45	@ 0x2d
 8018b36:	d071      	beq.n	8018c1c <_strtod_l+0x27c>
 8018b38:	f04f 0e00 	mov.w	lr, #0
 8018b3c:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018b40:	2c09      	cmp	r4, #9
 8018b42:	d979      	bls.n	8018c38 <_strtod_l+0x298>
 8018b44:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018b48:	2400      	movs	r4, #0
 8018b4a:	e094      	b.n	8018c76 <_strtod_l+0x2d6>
 8018b4c:	2300      	movs	r3, #0
 8018b4e:	e7c7      	b.n	8018ae0 <_strtod_l+0x140>
 8018b50:	2d08      	cmp	r5, #8
 8018b52:	f100 0001 	add.w	r0, r0, #1
 8018b56:	bfd4      	ite	le
 8018b58:	fb02 3909 	mlale	r9, r2, r9, r3
 8018b5c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8018b60:	3501      	adds	r5, #1
 8018b62:	9011      	str	r0, [sp, #68]	@ 0x44
 8018b64:	e7c3      	b.n	8018aee <_strtod_l+0x14e>
 8018b66:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b68:	1c5a      	adds	r2, r3, #1
 8018b6a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b6c:	785a      	ldrb	r2, [r3, #1]
 8018b6e:	b375      	cbz	r5, 8018bce <_strtod_l+0x22e>
 8018b70:	4607      	mov	r7, r0
 8018b72:	462b      	mov	r3, r5
 8018b74:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8018b78:	2909      	cmp	r1, #9
 8018b7a:	d913      	bls.n	8018ba4 <_strtod_l+0x204>
 8018b7c:	2101      	movs	r1, #1
 8018b7e:	9106      	str	r1, [sp, #24]
 8018b80:	e7c6      	b.n	8018b10 <_strtod_l+0x170>
 8018b82:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b84:	1c5a      	adds	r2, r3, #1
 8018b86:	9211      	str	r2, [sp, #68]	@ 0x44
 8018b88:	785a      	ldrb	r2, [r3, #1]
 8018b8a:	3001      	adds	r0, #1
 8018b8c:	2a30      	cmp	r2, #48	@ 0x30
 8018b8e:	d0f8      	beq.n	8018b82 <_strtod_l+0x1e2>
 8018b90:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8018b94:	2b08      	cmp	r3, #8
 8018b96:	f200 8476 	bhi.w	8019486 <_strtod_l+0xae6>
 8018b9a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b9c:	930a      	str	r3, [sp, #40]	@ 0x28
 8018b9e:	4607      	mov	r7, r0
 8018ba0:	2000      	movs	r0, #0
 8018ba2:	4603      	mov	r3, r0
 8018ba4:	3a30      	subs	r2, #48	@ 0x30
 8018ba6:	f100 0101 	add.w	r1, r0, #1
 8018baa:	d023      	beq.n	8018bf4 <_strtod_l+0x254>
 8018bac:	440f      	add	r7, r1
 8018bae:	eb00 0c03 	add.w	ip, r0, r3
 8018bb2:	4619      	mov	r1, r3
 8018bb4:	240a      	movs	r4, #10
 8018bb6:	4561      	cmp	r1, ip
 8018bb8:	d10b      	bne.n	8018bd2 <_strtod_l+0x232>
 8018bba:	1c5c      	adds	r4, r3, #1
 8018bbc:	4403      	add	r3, r0
 8018bbe:	2b08      	cmp	r3, #8
 8018bc0:	4404      	add	r4, r0
 8018bc2:	dc11      	bgt.n	8018be8 <_strtod_l+0x248>
 8018bc4:	230a      	movs	r3, #10
 8018bc6:	fb03 2909 	mla	r9, r3, r9, r2
 8018bca:	2100      	movs	r1, #0
 8018bcc:	e013      	b.n	8018bf6 <_strtod_l+0x256>
 8018bce:	4628      	mov	r0, r5
 8018bd0:	e7dc      	b.n	8018b8c <_strtod_l+0x1ec>
 8018bd2:	2908      	cmp	r1, #8
 8018bd4:	f101 0101 	add.w	r1, r1, #1
 8018bd8:	dc02      	bgt.n	8018be0 <_strtod_l+0x240>
 8018bda:	fb04 f909 	mul.w	r9, r4, r9
 8018bde:	e7ea      	b.n	8018bb6 <_strtod_l+0x216>
 8018be0:	2910      	cmp	r1, #16
 8018be2:	bfd8      	it	le
 8018be4:	4366      	mulle	r6, r4
 8018be6:	e7e6      	b.n	8018bb6 <_strtod_l+0x216>
 8018be8:	2b0f      	cmp	r3, #15
 8018bea:	dcee      	bgt.n	8018bca <_strtod_l+0x22a>
 8018bec:	230a      	movs	r3, #10
 8018bee:	fb03 2606 	mla	r6, r3, r6, r2
 8018bf2:	e7ea      	b.n	8018bca <_strtod_l+0x22a>
 8018bf4:	461c      	mov	r4, r3
 8018bf6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018bf8:	1c5a      	adds	r2, r3, #1
 8018bfa:	9211      	str	r2, [sp, #68]	@ 0x44
 8018bfc:	785a      	ldrb	r2, [r3, #1]
 8018bfe:	4608      	mov	r0, r1
 8018c00:	4623      	mov	r3, r4
 8018c02:	e7b7      	b.n	8018b74 <_strtod_l+0x1d4>
 8018c04:	2301      	movs	r3, #1
 8018c06:	2700      	movs	r7, #0
 8018c08:	9306      	str	r3, [sp, #24]
 8018c0a:	e786      	b.n	8018b1a <_strtod_l+0x17a>
 8018c0c:	f04f 0e00 	mov.w	lr, #0
 8018c10:	f108 0202 	add.w	r2, r8, #2
 8018c14:	9211      	str	r2, [sp, #68]	@ 0x44
 8018c16:	f898 2002 	ldrb.w	r2, [r8, #2]
 8018c1a:	e78f      	b.n	8018b3c <_strtod_l+0x19c>
 8018c1c:	f04f 0e01 	mov.w	lr, #1
 8018c20:	e7f6      	b.n	8018c10 <_strtod_l+0x270>
 8018c22:	bf00      	nop
 8018c24:	0801e35c 	.word	0x0801e35c
 8018c28:	0801e344 	.word	0x0801e344
 8018c2c:	7ff00000 	.word	0x7ff00000
 8018c30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018c32:	1c54      	adds	r4, r2, #1
 8018c34:	9411      	str	r4, [sp, #68]	@ 0x44
 8018c36:	7852      	ldrb	r2, [r2, #1]
 8018c38:	2a30      	cmp	r2, #48	@ 0x30
 8018c3a:	d0f9      	beq.n	8018c30 <_strtod_l+0x290>
 8018c3c:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8018c40:	2c08      	cmp	r4, #8
 8018c42:	d881      	bhi.n	8018b48 <_strtod_l+0x1a8>
 8018c44:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8018c48:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018c4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c4c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018c4e:	1c51      	adds	r1, r2, #1
 8018c50:	9111      	str	r1, [sp, #68]	@ 0x44
 8018c52:	7852      	ldrb	r2, [r2, #1]
 8018c54:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018c58:	2c09      	cmp	r4, #9
 8018c5a:	d938      	bls.n	8018cce <_strtod_l+0x32e>
 8018c5c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8018c5e:	1b0c      	subs	r4, r1, r4
 8018c60:	2c08      	cmp	r4, #8
 8018c62:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8018c66:	dc02      	bgt.n	8018c6e <_strtod_l+0x2ce>
 8018c68:	4564      	cmp	r4, ip
 8018c6a:	bfa8      	it	ge
 8018c6c:	4664      	movge	r4, ip
 8018c6e:	f1be 0f00 	cmp.w	lr, #0
 8018c72:	d000      	beq.n	8018c76 <_strtod_l+0x2d6>
 8018c74:	4264      	negs	r4, r4
 8018c76:	2b00      	cmp	r3, #0
 8018c78:	d14e      	bne.n	8018d18 <_strtod_l+0x378>
 8018c7a:	9b07      	ldr	r3, [sp, #28]
 8018c7c:	4318      	orrs	r0, r3
 8018c7e:	f47f aeca 	bne.w	8018a16 <_strtod_l+0x76>
 8018c82:	9b06      	ldr	r3, [sp, #24]
 8018c84:	2b00      	cmp	r3, #0
 8018c86:	f47f aee2 	bne.w	8018a4e <_strtod_l+0xae>
 8018c8a:	2a69      	cmp	r2, #105	@ 0x69
 8018c8c:	d027      	beq.n	8018cde <_strtod_l+0x33e>
 8018c8e:	dc24      	bgt.n	8018cda <_strtod_l+0x33a>
 8018c90:	2a49      	cmp	r2, #73	@ 0x49
 8018c92:	d024      	beq.n	8018cde <_strtod_l+0x33e>
 8018c94:	2a4e      	cmp	r2, #78	@ 0x4e
 8018c96:	f47f aeda 	bne.w	8018a4e <_strtod_l+0xae>
 8018c9a:	4997      	ldr	r1, [pc, #604]	@ (8018ef8 <_strtod_l+0x558>)
 8018c9c:	a811      	add	r0, sp, #68	@ 0x44
 8018c9e:	f002 fb69 	bl	801b374 <__match>
 8018ca2:	2800      	cmp	r0, #0
 8018ca4:	f43f aed3 	beq.w	8018a4e <_strtod_l+0xae>
 8018ca8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018caa:	781b      	ldrb	r3, [r3, #0]
 8018cac:	2b28      	cmp	r3, #40	@ 0x28
 8018cae:	d12d      	bne.n	8018d0c <_strtod_l+0x36c>
 8018cb0:	4992      	ldr	r1, [pc, #584]	@ (8018efc <_strtod_l+0x55c>)
 8018cb2:	aa14      	add	r2, sp, #80	@ 0x50
 8018cb4:	a811      	add	r0, sp, #68	@ 0x44
 8018cb6:	f002 fb71 	bl	801b39c <__hexnan>
 8018cba:	2805      	cmp	r0, #5
 8018cbc:	d126      	bne.n	8018d0c <_strtod_l+0x36c>
 8018cbe:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018cc0:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8018cc4:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8018cc8:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8018ccc:	e6a3      	b.n	8018a16 <_strtod_l+0x76>
 8018cce:	240a      	movs	r4, #10
 8018cd0:	fb04 2c0c 	mla	ip, r4, ip, r2
 8018cd4:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8018cd8:	e7b8      	b.n	8018c4c <_strtod_l+0x2ac>
 8018cda:	2a6e      	cmp	r2, #110	@ 0x6e
 8018cdc:	e7db      	b.n	8018c96 <_strtod_l+0x2f6>
 8018cde:	4988      	ldr	r1, [pc, #544]	@ (8018f00 <_strtod_l+0x560>)
 8018ce0:	a811      	add	r0, sp, #68	@ 0x44
 8018ce2:	f002 fb47 	bl	801b374 <__match>
 8018ce6:	2800      	cmp	r0, #0
 8018ce8:	f43f aeb1 	beq.w	8018a4e <_strtod_l+0xae>
 8018cec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018cee:	4985      	ldr	r1, [pc, #532]	@ (8018f04 <_strtod_l+0x564>)
 8018cf0:	3b01      	subs	r3, #1
 8018cf2:	a811      	add	r0, sp, #68	@ 0x44
 8018cf4:	9311      	str	r3, [sp, #68]	@ 0x44
 8018cf6:	f002 fb3d 	bl	801b374 <__match>
 8018cfa:	b910      	cbnz	r0, 8018d02 <_strtod_l+0x362>
 8018cfc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018cfe:	3301      	adds	r3, #1
 8018d00:	9311      	str	r3, [sp, #68]	@ 0x44
 8018d02:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8018f18 <_strtod_l+0x578>
 8018d06:	f04f 0a00 	mov.w	sl, #0
 8018d0a:	e684      	b.n	8018a16 <_strtod_l+0x76>
 8018d0c:	487e      	ldr	r0, [pc, #504]	@ (8018f08 <_strtod_l+0x568>)
 8018d0e:	f001 fa77 	bl	801a200 <nan>
 8018d12:	ec5b ab10 	vmov	sl, fp, d0
 8018d16:	e67e      	b.n	8018a16 <_strtod_l+0x76>
 8018d18:	ee07 9a90 	vmov	s15, r9
 8018d1c:	1be2      	subs	r2, r4, r7
 8018d1e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8018d22:	2d00      	cmp	r5, #0
 8018d24:	bf08      	it	eq
 8018d26:	461d      	moveq	r5, r3
 8018d28:	2b10      	cmp	r3, #16
 8018d2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018d2c:	461a      	mov	r2, r3
 8018d2e:	bfa8      	it	ge
 8018d30:	2210      	movge	r2, #16
 8018d32:	2b09      	cmp	r3, #9
 8018d34:	ec5b ab17 	vmov	sl, fp, d7
 8018d38:	dc15      	bgt.n	8018d66 <_strtod_l+0x3c6>
 8018d3a:	1be1      	subs	r1, r4, r7
 8018d3c:	2900      	cmp	r1, #0
 8018d3e:	f43f ae6a 	beq.w	8018a16 <_strtod_l+0x76>
 8018d42:	eba4 0107 	sub.w	r1, r4, r7
 8018d46:	dd72      	ble.n	8018e2e <_strtod_l+0x48e>
 8018d48:	2916      	cmp	r1, #22
 8018d4a:	dc59      	bgt.n	8018e00 <_strtod_l+0x460>
 8018d4c:	4b6f      	ldr	r3, [pc, #444]	@ (8018f0c <_strtod_l+0x56c>)
 8018d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018d50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018d54:	ed93 7b00 	vldr	d7, [r3]
 8018d58:	ec4b ab16 	vmov	d6, sl, fp
 8018d5c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d60:	ec5b ab17 	vmov	sl, fp, d7
 8018d64:	e657      	b.n	8018a16 <_strtod_l+0x76>
 8018d66:	4969      	ldr	r1, [pc, #420]	@ (8018f0c <_strtod_l+0x56c>)
 8018d68:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8018d6c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8018d70:	ee06 6a90 	vmov	s13, r6
 8018d74:	2b0f      	cmp	r3, #15
 8018d76:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8018d7a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8018d7e:	ec5b ab16 	vmov	sl, fp, d6
 8018d82:	ddda      	ble.n	8018d3a <_strtod_l+0x39a>
 8018d84:	1a9a      	subs	r2, r3, r2
 8018d86:	1be1      	subs	r1, r4, r7
 8018d88:	440a      	add	r2, r1
 8018d8a:	2a00      	cmp	r2, #0
 8018d8c:	f340 8094 	ble.w	8018eb8 <_strtod_l+0x518>
 8018d90:	f012 000f 	ands.w	r0, r2, #15
 8018d94:	d00a      	beq.n	8018dac <_strtod_l+0x40c>
 8018d96:	495d      	ldr	r1, [pc, #372]	@ (8018f0c <_strtod_l+0x56c>)
 8018d98:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018d9c:	ed91 7b00 	vldr	d7, [r1]
 8018da0:	ec4b ab16 	vmov	d6, sl, fp
 8018da4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018da8:	ec5b ab17 	vmov	sl, fp, d7
 8018dac:	f032 020f 	bics.w	r2, r2, #15
 8018db0:	d073      	beq.n	8018e9a <_strtod_l+0x4fa>
 8018db2:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8018db6:	dd47      	ble.n	8018e48 <_strtod_l+0x4a8>
 8018db8:	2400      	movs	r4, #0
 8018dba:	4625      	mov	r5, r4
 8018dbc:	9407      	str	r4, [sp, #28]
 8018dbe:	4626      	mov	r6, r4
 8018dc0:	9a05      	ldr	r2, [sp, #20]
 8018dc2:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8018f18 <_strtod_l+0x578>
 8018dc6:	2322      	movs	r3, #34	@ 0x22
 8018dc8:	6013      	str	r3, [r2, #0]
 8018dca:	f04f 0a00 	mov.w	sl, #0
 8018dce:	9b07      	ldr	r3, [sp, #28]
 8018dd0:	2b00      	cmp	r3, #0
 8018dd2:	f43f ae20 	beq.w	8018a16 <_strtod_l+0x76>
 8018dd6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018dd8:	9805      	ldr	r0, [sp, #20]
 8018dda:	f002 fc83 	bl	801b6e4 <_Bfree>
 8018dde:	9805      	ldr	r0, [sp, #20]
 8018de0:	4631      	mov	r1, r6
 8018de2:	f002 fc7f 	bl	801b6e4 <_Bfree>
 8018de6:	9805      	ldr	r0, [sp, #20]
 8018de8:	4629      	mov	r1, r5
 8018dea:	f002 fc7b 	bl	801b6e4 <_Bfree>
 8018dee:	9907      	ldr	r1, [sp, #28]
 8018df0:	9805      	ldr	r0, [sp, #20]
 8018df2:	f002 fc77 	bl	801b6e4 <_Bfree>
 8018df6:	9805      	ldr	r0, [sp, #20]
 8018df8:	4621      	mov	r1, r4
 8018dfa:	f002 fc73 	bl	801b6e4 <_Bfree>
 8018dfe:	e60a      	b.n	8018a16 <_strtod_l+0x76>
 8018e00:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8018e04:	1be0      	subs	r0, r4, r7
 8018e06:	4281      	cmp	r1, r0
 8018e08:	dbbc      	blt.n	8018d84 <_strtod_l+0x3e4>
 8018e0a:	4a40      	ldr	r2, [pc, #256]	@ (8018f0c <_strtod_l+0x56c>)
 8018e0c:	f1c3 030f 	rsb	r3, r3, #15
 8018e10:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8018e14:	ed91 7b00 	vldr	d7, [r1]
 8018e18:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018e1a:	ec4b ab16 	vmov	d6, sl, fp
 8018e1e:	1acb      	subs	r3, r1, r3
 8018e20:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8018e24:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e28:	ed92 6b00 	vldr	d6, [r2]
 8018e2c:	e796      	b.n	8018d5c <_strtod_l+0x3bc>
 8018e2e:	3116      	adds	r1, #22
 8018e30:	dba8      	blt.n	8018d84 <_strtod_l+0x3e4>
 8018e32:	4b36      	ldr	r3, [pc, #216]	@ (8018f0c <_strtod_l+0x56c>)
 8018e34:	1b3c      	subs	r4, r7, r4
 8018e36:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8018e3a:	ed94 7b00 	vldr	d7, [r4]
 8018e3e:	ec4b ab16 	vmov	d6, sl, fp
 8018e42:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018e46:	e78b      	b.n	8018d60 <_strtod_l+0x3c0>
 8018e48:	2000      	movs	r0, #0
 8018e4a:	ec4b ab17 	vmov	d7, sl, fp
 8018e4e:	4e30      	ldr	r6, [pc, #192]	@ (8018f10 <_strtod_l+0x570>)
 8018e50:	1112      	asrs	r2, r2, #4
 8018e52:	4601      	mov	r1, r0
 8018e54:	2a01      	cmp	r2, #1
 8018e56:	dc23      	bgt.n	8018ea0 <_strtod_l+0x500>
 8018e58:	b108      	cbz	r0, 8018e5e <_strtod_l+0x4be>
 8018e5a:	ec5b ab17 	vmov	sl, fp, d7
 8018e5e:	4a2c      	ldr	r2, [pc, #176]	@ (8018f10 <_strtod_l+0x570>)
 8018e60:	482c      	ldr	r0, [pc, #176]	@ (8018f14 <_strtod_l+0x574>)
 8018e62:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8018e66:	ed92 7b00 	vldr	d7, [r2]
 8018e6a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018e6e:	ec4b ab16 	vmov	d6, sl, fp
 8018e72:	4a29      	ldr	r2, [pc, #164]	@ (8018f18 <_strtod_l+0x578>)
 8018e74:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e78:	ee17 1a90 	vmov	r1, s15
 8018e7c:	400a      	ands	r2, r1
 8018e7e:	4282      	cmp	r2, r0
 8018e80:	ec5b ab17 	vmov	sl, fp, d7
 8018e84:	d898      	bhi.n	8018db8 <_strtod_l+0x418>
 8018e86:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8018e8a:	4282      	cmp	r2, r0
 8018e8c:	bf86      	itte	hi
 8018e8e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8018f1c <_strtod_l+0x57c>
 8018e92:	f04f 3aff 	movhi.w	sl, #4294967295
 8018e96:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8018e9a:	2200      	movs	r2, #0
 8018e9c:	9206      	str	r2, [sp, #24]
 8018e9e:	e076      	b.n	8018f8e <_strtod_l+0x5ee>
 8018ea0:	f012 0f01 	tst.w	r2, #1
 8018ea4:	d004      	beq.n	8018eb0 <_strtod_l+0x510>
 8018ea6:	ed96 6b00 	vldr	d6, [r6]
 8018eaa:	2001      	movs	r0, #1
 8018eac:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018eb0:	3101      	adds	r1, #1
 8018eb2:	1052      	asrs	r2, r2, #1
 8018eb4:	3608      	adds	r6, #8
 8018eb6:	e7cd      	b.n	8018e54 <_strtod_l+0x4b4>
 8018eb8:	d0ef      	beq.n	8018e9a <_strtod_l+0x4fa>
 8018eba:	4252      	negs	r2, r2
 8018ebc:	f012 000f 	ands.w	r0, r2, #15
 8018ec0:	d00a      	beq.n	8018ed8 <_strtod_l+0x538>
 8018ec2:	4912      	ldr	r1, [pc, #72]	@ (8018f0c <_strtod_l+0x56c>)
 8018ec4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018ec8:	ed91 7b00 	vldr	d7, [r1]
 8018ecc:	ec4b ab16 	vmov	d6, sl, fp
 8018ed0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018ed4:	ec5b ab17 	vmov	sl, fp, d7
 8018ed8:	1112      	asrs	r2, r2, #4
 8018eda:	d0de      	beq.n	8018e9a <_strtod_l+0x4fa>
 8018edc:	2a1f      	cmp	r2, #31
 8018ede:	dd1f      	ble.n	8018f20 <_strtod_l+0x580>
 8018ee0:	2400      	movs	r4, #0
 8018ee2:	4625      	mov	r5, r4
 8018ee4:	9407      	str	r4, [sp, #28]
 8018ee6:	4626      	mov	r6, r4
 8018ee8:	9a05      	ldr	r2, [sp, #20]
 8018eea:	2322      	movs	r3, #34	@ 0x22
 8018eec:	f04f 0a00 	mov.w	sl, #0
 8018ef0:	f04f 0b00 	mov.w	fp, #0
 8018ef4:	6013      	str	r3, [r2, #0]
 8018ef6:	e76a      	b.n	8018dce <_strtod_l+0x42e>
 8018ef8:	0801e4a6 	.word	0x0801e4a6
 8018efc:	0801e348 	.word	0x0801e348
 8018f00:	0801e49e 	.word	0x0801e49e
 8018f04:	0801e4d8 	.word	0x0801e4d8
 8018f08:	0801e764 	.word	0x0801e764
 8018f0c:	0801e650 	.word	0x0801e650
 8018f10:	0801e628 	.word	0x0801e628
 8018f14:	7ca00000 	.word	0x7ca00000
 8018f18:	7ff00000 	.word	0x7ff00000
 8018f1c:	7fefffff 	.word	0x7fefffff
 8018f20:	f012 0110 	ands.w	r1, r2, #16
 8018f24:	bf18      	it	ne
 8018f26:	216a      	movne	r1, #106	@ 0x6a
 8018f28:	9106      	str	r1, [sp, #24]
 8018f2a:	ec4b ab17 	vmov	d7, sl, fp
 8018f2e:	49b0      	ldr	r1, [pc, #704]	@ (80191f0 <_strtod_l+0x850>)
 8018f30:	2000      	movs	r0, #0
 8018f32:	07d6      	lsls	r6, r2, #31
 8018f34:	d504      	bpl.n	8018f40 <_strtod_l+0x5a0>
 8018f36:	ed91 6b00 	vldr	d6, [r1]
 8018f3a:	2001      	movs	r0, #1
 8018f3c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018f40:	1052      	asrs	r2, r2, #1
 8018f42:	f101 0108 	add.w	r1, r1, #8
 8018f46:	d1f4      	bne.n	8018f32 <_strtod_l+0x592>
 8018f48:	b108      	cbz	r0, 8018f4e <_strtod_l+0x5ae>
 8018f4a:	ec5b ab17 	vmov	sl, fp, d7
 8018f4e:	9a06      	ldr	r2, [sp, #24]
 8018f50:	b1b2      	cbz	r2, 8018f80 <_strtod_l+0x5e0>
 8018f52:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8018f56:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8018f5a:	2a00      	cmp	r2, #0
 8018f5c:	4658      	mov	r0, fp
 8018f5e:	dd0f      	ble.n	8018f80 <_strtod_l+0x5e0>
 8018f60:	2a1f      	cmp	r2, #31
 8018f62:	dd55      	ble.n	8019010 <_strtod_l+0x670>
 8018f64:	2a34      	cmp	r2, #52	@ 0x34
 8018f66:	bfde      	ittt	le
 8018f68:	f04f 32ff 	movle.w	r2, #4294967295
 8018f6c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8018f70:	408a      	lslle	r2, r1
 8018f72:	f04f 0a00 	mov.w	sl, #0
 8018f76:	bfcc      	ite	gt
 8018f78:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018f7c:	ea02 0b00 	andle.w	fp, r2, r0
 8018f80:	ec4b ab17 	vmov	d7, sl, fp
 8018f84:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018f8c:	d0a8      	beq.n	8018ee0 <_strtod_l+0x540>
 8018f8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018f90:	9805      	ldr	r0, [sp, #20]
 8018f92:	f8cd 9000 	str.w	r9, [sp]
 8018f96:	462a      	mov	r2, r5
 8018f98:	f002 fc0c 	bl	801b7b4 <__s2b>
 8018f9c:	9007      	str	r0, [sp, #28]
 8018f9e:	2800      	cmp	r0, #0
 8018fa0:	f43f af0a 	beq.w	8018db8 <_strtod_l+0x418>
 8018fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fa6:	1b3f      	subs	r7, r7, r4
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	bfb4      	ite	lt
 8018fac:	463b      	movlt	r3, r7
 8018fae:	2300      	movge	r3, #0
 8018fb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8018fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018fb4:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 80191e0 <_strtod_l+0x840>
 8018fb8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018fbc:	2400      	movs	r4, #0
 8018fbe:	930d      	str	r3, [sp, #52]	@ 0x34
 8018fc0:	4625      	mov	r5, r4
 8018fc2:	9b07      	ldr	r3, [sp, #28]
 8018fc4:	9805      	ldr	r0, [sp, #20]
 8018fc6:	6859      	ldr	r1, [r3, #4]
 8018fc8:	f002 fb4c 	bl	801b664 <_Balloc>
 8018fcc:	4606      	mov	r6, r0
 8018fce:	2800      	cmp	r0, #0
 8018fd0:	f43f aef6 	beq.w	8018dc0 <_strtod_l+0x420>
 8018fd4:	9b07      	ldr	r3, [sp, #28]
 8018fd6:	691a      	ldr	r2, [r3, #16]
 8018fd8:	ec4b ab19 	vmov	d9, sl, fp
 8018fdc:	3202      	adds	r2, #2
 8018fde:	f103 010c 	add.w	r1, r3, #12
 8018fe2:	0092      	lsls	r2, r2, #2
 8018fe4:	300c      	adds	r0, #12
 8018fe6:	f001 f8fa 	bl	801a1de <memcpy>
 8018fea:	eeb0 0b49 	vmov.f64	d0, d9
 8018fee:	9805      	ldr	r0, [sp, #20]
 8018ff0:	aa14      	add	r2, sp, #80	@ 0x50
 8018ff2:	a913      	add	r1, sp, #76	@ 0x4c
 8018ff4:	f002 ff1a 	bl	801be2c <__d2b>
 8018ff8:	9012      	str	r0, [sp, #72]	@ 0x48
 8018ffa:	2800      	cmp	r0, #0
 8018ffc:	f43f aee0 	beq.w	8018dc0 <_strtod_l+0x420>
 8019000:	9805      	ldr	r0, [sp, #20]
 8019002:	2101      	movs	r1, #1
 8019004:	f002 fc6c 	bl	801b8e0 <__i2b>
 8019008:	4605      	mov	r5, r0
 801900a:	b940      	cbnz	r0, 801901e <_strtod_l+0x67e>
 801900c:	2500      	movs	r5, #0
 801900e:	e6d7      	b.n	8018dc0 <_strtod_l+0x420>
 8019010:	f04f 31ff 	mov.w	r1, #4294967295
 8019014:	fa01 f202 	lsl.w	r2, r1, r2
 8019018:	ea02 0a0a 	and.w	sl, r2, sl
 801901c:	e7b0      	b.n	8018f80 <_strtod_l+0x5e0>
 801901e:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8019020:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8019022:	2f00      	cmp	r7, #0
 8019024:	bfab      	itete	ge
 8019026:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8019028:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801902a:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801902e:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8019032:	bfac      	ite	ge
 8019034:	eb07 0903 	addge.w	r9, r7, r3
 8019038:	eba3 0807 	sublt.w	r8, r3, r7
 801903c:	9b06      	ldr	r3, [sp, #24]
 801903e:	1aff      	subs	r7, r7, r3
 8019040:	4417      	add	r7, r2
 8019042:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8019046:	4a6b      	ldr	r2, [pc, #428]	@ (80191f4 <_strtod_l+0x854>)
 8019048:	3f01      	subs	r7, #1
 801904a:	4297      	cmp	r7, r2
 801904c:	da51      	bge.n	80190f2 <_strtod_l+0x752>
 801904e:	1bd1      	subs	r1, r2, r7
 8019050:	291f      	cmp	r1, #31
 8019052:	eba3 0301 	sub.w	r3, r3, r1
 8019056:	f04f 0201 	mov.w	r2, #1
 801905a:	dc3e      	bgt.n	80190da <_strtod_l+0x73a>
 801905c:	408a      	lsls	r2, r1
 801905e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019060:	2200      	movs	r2, #0
 8019062:	920b      	str	r2, [sp, #44]	@ 0x2c
 8019064:	eb09 0703 	add.w	r7, r9, r3
 8019068:	4498      	add	r8, r3
 801906a:	9b06      	ldr	r3, [sp, #24]
 801906c:	45b9      	cmp	r9, r7
 801906e:	4498      	add	r8, r3
 8019070:	464b      	mov	r3, r9
 8019072:	bfa8      	it	ge
 8019074:	463b      	movge	r3, r7
 8019076:	4543      	cmp	r3, r8
 8019078:	bfa8      	it	ge
 801907a:	4643      	movge	r3, r8
 801907c:	2b00      	cmp	r3, #0
 801907e:	bfc2      	ittt	gt
 8019080:	1aff      	subgt	r7, r7, r3
 8019082:	eba8 0803 	subgt.w	r8, r8, r3
 8019086:	eba9 0903 	subgt.w	r9, r9, r3
 801908a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801908c:	2b00      	cmp	r3, #0
 801908e:	dd16      	ble.n	80190be <_strtod_l+0x71e>
 8019090:	4629      	mov	r1, r5
 8019092:	9805      	ldr	r0, [sp, #20]
 8019094:	461a      	mov	r2, r3
 8019096:	f002 fce3 	bl	801ba60 <__pow5mult>
 801909a:	4605      	mov	r5, r0
 801909c:	2800      	cmp	r0, #0
 801909e:	d0b5      	beq.n	801900c <_strtod_l+0x66c>
 80190a0:	4601      	mov	r1, r0
 80190a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80190a4:	9805      	ldr	r0, [sp, #20]
 80190a6:	f002 fc31 	bl	801b90c <__multiply>
 80190aa:	900f      	str	r0, [sp, #60]	@ 0x3c
 80190ac:	2800      	cmp	r0, #0
 80190ae:	f43f ae87 	beq.w	8018dc0 <_strtod_l+0x420>
 80190b2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80190b4:	9805      	ldr	r0, [sp, #20]
 80190b6:	f002 fb15 	bl	801b6e4 <_Bfree>
 80190ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80190bc:	9312      	str	r3, [sp, #72]	@ 0x48
 80190be:	2f00      	cmp	r7, #0
 80190c0:	dc1b      	bgt.n	80190fa <_strtod_l+0x75a>
 80190c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80190c4:	2b00      	cmp	r3, #0
 80190c6:	dd21      	ble.n	801910c <_strtod_l+0x76c>
 80190c8:	4631      	mov	r1, r6
 80190ca:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80190cc:	9805      	ldr	r0, [sp, #20]
 80190ce:	f002 fcc7 	bl	801ba60 <__pow5mult>
 80190d2:	4606      	mov	r6, r0
 80190d4:	b9d0      	cbnz	r0, 801910c <_strtod_l+0x76c>
 80190d6:	2600      	movs	r6, #0
 80190d8:	e672      	b.n	8018dc0 <_strtod_l+0x420>
 80190da:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80190de:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80190e2:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80190e6:	37e2      	adds	r7, #226	@ 0xe2
 80190e8:	fa02 f107 	lsl.w	r1, r2, r7
 80190ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 80190ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80190f0:	e7b8      	b.n	8019064 <_strtod_l+0x6c4>
 80190f2:	2200      	movs	r2, #0
 80190f4:	920b      	str	r2, [sp, #44]	@ 0x2c
 80190f6:	2201      	movs	r2, #1
 80190f8:	e7f9      	b.n	80190ee <_strtod_l+0x74e>
 80190fa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80190fc:	9805      	ldr	r0, [sp, #20]
 80190fe:	463a      	mov	r2, r7
 8019100:	f002 fd08 	bl	801bb14 <__lshift>
 8019104:	9012      	str	r0, [sp, #72]	@ 0x48
 8019106:	2800      	cmp	r0, #0
 8019108:	d1db      	bne.n	80190c2 <_strtod_l+0x722>
 801910a:	e659      	b.n	8018dc0 <_strtod_l+0x420>
 801910c:	f1b8 0f00 	cmp.w	r8, #0
 8019110:	dd07      	ble.n	8019122 <_strtod_l+0x782>
 8019112:	4631      	mov	r1, r6
 8019114:	9805      	ldr	r0, [sp, #20]
 8019116:	4642      	mov	r2, r8
 8019118:	f002 fcfc 	bl	801bb14 <__lshift>
 801911c:	4606      	mov	r6, r0
 801911e:	2800      	cmp	r0, #0
 8019120:	d0d9      	beq.n	80190d6 <_strtod_l+0x736>
 8019122:	f1b9 0f00 	cmp.w	r9, #0
 8019126:	dd08      	ble.n	801913a <_strtod_l+0x79a>
 8019128:	4629      	mov	r1, r5
 801912a:	9805      	ldr	r0, [sp, #20]
 801912c:	464a      	mov	r2, r9
 801912e:	f002 fcf1 	bl	801bb14 <__lshift>
 8019132:	4605      	mov	r5, r0
 8019134:	2800      	cmp	r0, #0
 8019136:	f43f ae43 	beq.w	8018dc0 <_strtod_l+0x420>
 801913a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801913c:	9805      	ldr	r0, [sp, #20]
 801913e:	4632      	mov	r2, r6
 8019140:	f002 fd70 	bl	801bc24 <__mdiff>
 8019144:	4604      	mov	r4, r0
 8019146:	2800      	cmp	r0, #0
 8019148:	f43f ae3a 	beq.w	8018dc0 <_strtod_l+0x420>
 801914c:	2300      	movs	r3, #0
 801914e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8019152:	60c3      	str	r3, [r0, #12]
 8019154:	4629      	mov	r1, r5
 8019156:	f002 fd49 	bl	801bbec <__mcmp>
 801915a:	2800      	cmp	r0, #0
 801915c:	da4e      	bge.n	80191fc <_strtod_l+0x85c>
 801915e:	ea58 080a 	orrs.w	r8, r8, sl
 8019162:	d174      	bne.n	801924e <_strtod_l+0x8ae>
 8019164:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019168:	2b00      	cmp	r3, #0
 801916a:	d170      	bne.n	801924e <_strtod_l+0x8ae>
 801916c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019170:	0d1b      	lsrs	r3, r3, #20
 8019172:	051b      	lsls	r3, r3, #20
 8019174:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019178:	d969      	bls.n	801924e <_strtod_l+0x8ae>
 801917a:	6963      	ldr	r3, [r4, #20]
 801917c:	b913      	cbnz	r3, 8019184 <_strtod_l+0x7e4>
 801917e:	6923      	ldr	r3, [r4, #16]
 8019180:	2b01      	cmp	r3, #1
 8019182:	dd64      	ble.n	801924e <_strtod_l+0x8ae>
 8019184:	4621      	mov	r1, r4
 8019186:	2201      	movs	r2, #1
 8019188:	9805      	ldr	r0, [sp, #20]
 801918a:	f002 fcc3 	bl	801bb14 <__lshift>
 801918e:	4629      	mov	r1, r5
 8019190:	4604      	mov	r4, r0
 8019192:	f002 fd2b 	bl	801bbec <__mcmp>
 8019196:	2800      	cmp	r0, #0
 8019198:	dd59      	ble.n	801924e <_strtod_l+0x8ae>
 801919a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801919e:	9a06      	ldr	r2, [sp, #24]
 80191a0:	0d1b      	lsrs	r3, r3, #20
 80191a2:	051b      	lsls	r3, r3, #20
 80191a4:	2a00      	cmp	r2, #0
 80191a6:	d070      	beq.n	801928a <_strtod_l+0x8ea>
 80191a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80191ac:	d86d      	bhi.n	801928a <_strtod_l+0x8ea>
 80191ae:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80191b2:	f67f ae99 	bls.w	8018ee8 <_strtod_l+0x548>
 80191b6:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80191e8 <_strtod_l+0x848>
 80191ba:	ec4b ab16 	vmov	d6, sl, fp
 80191be:	4b0e      	ldr	r3, [pc, #56]	@ (80191f8 <_strtod_l+0x858>)
 80191c0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80191c4:	ee17 2a90 	vmov	r2, s15
 80191c8:	4013      	ands	r3, r2
 80191ca:	ec5b ab17 	vmov	sl, fp, d7
 80191ce:	2b00      	cmp	r3, #0
 80191d0:	f47f ae01 	bne.w	8018dd6 <_strtod_l+0x436>
 80191d4:	9a05      	ldr	r2, [sp, #20]
 80191d6:	2322      	movs	r3, #34	@ 0x22
 80191d8:	6013      	str	r3, [r2, #0]
 80191da:	e5fc      	b.n	8018dd6 <_strtod_l+0x436>
 80191dc:	f3af 8000 	nop.w
 80191e0:	ffc00000 	.word	0xffc00000
 80191e4:	41dfffff 	.word	0x41dfffff
 80191e8:	00000000 	.word	0x00000000
 80191ec:	39500000 	.word	0x39500000
 80191f0:	0801e370 	.word	0x0801e370
 80191f4:	fffffc02 	.word	0xfffffc02
 80191f8:	7ff00000 	.word	0x7ff00000
 80191fc:	46d9      	mov	r9, fp
 80191fe:	d15d      	bne.n	80192bc <_strtod_l+0x91c>
 8019200:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019204:	f1b8 0f00 	cmp.w	r8, #0
 8019208:	d02a      	beq.n	8019260 <_strtod_l+0x8c0>
 801920a:	4aab      	ldr	r2, [pc, #684]	@ (80194b8 <_strtod_l+0xb18>)
 801920c:	4293      	cmp	r3, r2
 801920e:	d12a      	bne.n	8019266 <_strtod_l+0x8c6>
 8019210:	9b06      	ldr	r3, [sp, #24]
 8019212:	4652      	mov	r2, sl
 8019214:	b1fb      	cbz	r3, 8019256 <_strtod_l+0x8b6>
 8019216:	4ba9      	ldr	r3, [pc, #676]	@ (80194bc <_strtod_l+0xb1c>)
 8019218:	ea0b 0303 	and.w	r3, fp, r3
 801921c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8019220:	f04f 31ff 	mov.w	r1, #4294967295
 8019224:	d81a      	bhi.n	801925c <_strtod_l+0x8bc>
 8019226:	0d1b      	lsrs	r3, r3, #20
 8019228:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801922c:	fa01 f303 	lsl.w	r3, r1, r3
 8019230:	429a      	cmp	r2, r3
 8019232:	d118      	bne.n	8019266 <_strtod_l+0x8c6>
 8019234:	4ba2      	ldr	r3, [pc, #648]	@ (80194c0 <_strtod_l+0xb20>)
 8019236:	4599      	cmp	r9, r3
 8019238:	d102      	bne.n	8019240 <_strtod_l+0x8a0>
 801923a:	3201      	adds	r2, #1
 801923c:	f43f adc0 	beq.w	8018dc0 <_strtod_l+0x420>
 8019240:	4b9e      	ldr	r3, [pc, #632]	@ (80194bc <_strtod_l+0xb1c>)
 8019242:	ea09 0303 	and.w	r3, r9, r3
 8019246:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801924a:	f04f 0a00 	mov.w	sl, #0
 801924e:	9b06      	ldr	r3, [sp, #24]
 8019250:	2b00      	cmp	r3, #0
 8019252:	d1b0      	bne.n	80191b6 <_strtod_l+0x816>
 8019254:	e5bf      	b.n	8018dd6 <_strtod_l+0x436>
 8019256:	f04f 33ff 	mov.w	r3, #4294967295
 801925a:	e7e9      	b.n	8019230 <_strtod_l+0x890>
 801925c:	460b      	mov	r3, r1
 801925e:	e7e7      	b.n	8019230 <_strtod_l+0x890>
 8019260:	ea53 030a 	orrs.w	r3, r3, sl
 8019264:	d099      	beq.n	801919a <_strtod_l+0x7fa>
 8019266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019268:	b1c3      	cbz	r3, 801929c <_strtod_l+0x8fc>
 801926a:	ea13 0f09 	tst.w	r3, r9
 801926e:	d0ee      	beq.n	801924e <_strtod_l+0x8ae>
 8019270:	9a06      	ldr	r2, [sp, #24]
 8019272:	4650      	mov	r0, sl
 8019274:	4659      	mov	r1, fp
 8019276:	f1b8 0f00 	cmp.w	r8, #0
 801927a:	d013      	beq.n	80192a4 <_strtod_l+0x904>
 801927c:	f7ff fb73 	bl	8018966 <sulp>
 8019280:	ee39 7b00 	vadd.f64	d7, d9, d0
 8019284:	ec5b ab17 	vmov	sl, fp, d7
 8019288:	e7e1      	b.n	801924e <_strtod_l+0x8ae>
 801928a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801928e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019292:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8019296:	f04f 3aff 	mov.w	sl, #4294967295
 801929a:	e7d8      	b.n	801924e <_strtod_l+0x8ae>
 801929c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801929e:	ea13 0f0a 	tst.w	r3, sl
 80192a2:	e7e4      	b.n	801926e <_strtod_l+0x8ce>
 80192a4:	f7ff fb5f 	bl	8018966 <sulp>
 80192a8:	ee39 0b40 	vsub.f64	d0, d9, d0
 80192ac:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80192b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192b4:	ec5b ab10 	vmov	sl, fp, d0
 80192b8:	d1c9      	bne.n	801924e <_strtod_l+0x8ae>
 80192ba:	e615      	b.n	8018ee8 <_strtod_l+0x548>
 80192bc:	4629      	mov	r1, r5
 80192be:	4620      	mov	r0, r4
 80192c0:	f002 fe0c 	bl	801bedc <__ratio>
 80192c4:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 80192c8:	eeb4 0bc7 	vcmpe.f64	d0, d7
 80192cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192d0:	d85d      	bhi.n	801938e <_strtod_l+0x9ee>
 80192d2:	f1b8 0f00 	cmp.w	r8, #0
 80192d6:	d164      	bne.n	80193a2 <_strtod_l+0xa02>
 80192d8:	f1ba 0f00 	cmp.w	sl, #0
 80192dc:	d14b      	bne.n	8019376 <_strtod_l+0x9d6>
 80192de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80192e2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80192e6:	2b00      	cmp	r3, #0
 80192e8:	d160      	bne.n	80193ac <_strtod_l+0xa0c>
 80192ea:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80192ee:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80192f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192f6:	d401      	bmi.n	80192fc <_strtod_l+0x95c>
 80192f8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80192fc:	eeb1 ab48 	vneg.f64	d10, d8
 8019300:	486e      	ldr	r0, [pc, #440]	@ (80194bc <_strtod_l+0xb1c>)
 8019302:	4970      	ldr	r1, [pc, #448]	@ (80194c4 <_strtod_l+0xb24>)
 8019304:	ea09 0700 	and.w	r7, r9, r0
 8019308:	428f      	cmp	r7, r1
 801930a:	ec53 2b1a 	vmov	r2, r3, d10
 801930e:	d17d      	bne.n	801940c <_strtod_l+0xa6c>
 8019310:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8019314:	ec4b ab1c 	vmov	d12, sl, fp
 8019318:	eeb0 0b4c 	vmov.f64	d0, d12
 801931c:	f002 fd16 	bl	801bd4c <__ulp>
 8019320:	4866      	ldr	r0, [pc, #408]	@ (80194bc <_strtod_l+0xb1c>)
 8019322:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8019326:	ee1c 3a90 	vmov	r3, s25
 801932a:	4a67      	ldr	r2, [pc, #412]	@ (80194c8 <_strtod_l+0xb28>)
 801932c:	ea03 0100 	and.w	r1, r3, r0
 8019330:	4291      	cmp	r1, r2
 8019332:	ec5b ab1c 	vmov	sl, fp, d12
 8019336:	d93c      	bls.n	80193b2 <_strtod_l+0xa12>
 8019338:	ee19 2a90 	vmov	r2, s19
 801933c:	4b60      	ldr	r3, [pc, #384]	@ (80194c0 <_strtod_l+0xb20>)
 801933e:	429a      	cmp	r2, r3
 8019340:	d104      	bne.n	801934c <_strtod_l+0x9ac>
 8019342:	ee19 3a10 	vmov	r3, s18
 8019346:	3301      	adds	r3, #1
 8019348:	f43f ad3a 	beq.w	8018dc0 <_strtod_l+0x420>
 801934c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 80194c0 <_strtod_l+0xb20>
 8019350:	f04f 3aff 	mov.w	sl, #4294967295
 8019354:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8019356:	9805      	ldr	r0, [sp, #20]
 8019358:	f002 f9c4 	bl	801b6e4 <_Bfree>
 801935c:	9805      	ldr	r0, [sp, #20]
 801935e:	4631      	mov	r1, r6
 8019360:	f002 f9c0 	bl	801b6e4 <_Bfree>
 8019364:	9805      	ldr	r0, [sp, #20]
 8019366:	4629      	mov	r1, r5
 8019368:	f002 f9bc 	bl	801b6e4 <_Bfree>
 801936c:	9805      	ldr	r0, [sp, #20]
 801936e:	4621      	mov	r1, r4
 8019370:	f002 f9b8 	bl	801b6e4 <_Bfree>
 8019374:	e625      	b.n	8018fc2 <_strtod_l+0x622>
 8019376:	f1ba 0f01 	cmp.w	sl, #1
 801937a:	d103      	bne.n	8019384 <_strtod_l+0x9e4>
 801937c:	f1bb 0f00 	cmp.w	fp, #0
 8019380:	f43f adb2 	beq.w	8018ee8 <_strtod_l+0x548>
 8019384:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8019388:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801938c:	e7b8      	b.n	8019300 <_strtod_l+0x960>
 801938e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8019392:	ee20 8b08 	vmul.f64	d8, d0, d8
 8019396:	f1b8 0f00 	cmp.w	r8, #0
 801939a:	d0af      	beq.n	80192fc <_strtod_l+0x95c>
 801939c:	eeb0 ab48 	vmov.f64	d10, d8
 80193a0:	e7ae      	b.n	8019300 <_strtod_l+0x960>
 80193a2:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 80193a6:	eeb0 8b4a 	vmov.f64	d8, d10
 80193aa:	e7a9      	b.n	8019300 <_strtod_l+0x960>
 80193ac:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 80193b0:	e7a6      	b.n	8019300 <_strtod_l+0x960>
 80193b2:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80193b6:	9b06      	ldr	r3, [sp, #24]
 80193b8:	46d9      	mov	r9, fp
 80193ba:	2b00      	cmp	r3, #0
 80193bc:	d1ca      	bne.n	8019354 <_strtod_l+0x9b4>
 80193be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80193c2:	0d1b      	lsrs	r3, r3, #20
 80193c4:	051b      	lsls	r3, r3, #20
 80193c6:	429f      	cmp	r7, r3
 80193c8:	d1c4      	bne.n	8019354 <_strtod_l+0x9b4>
 80193ca:	ec51 0b18 	vmov	r0, r1, d8
 80193ce:	f7e7 f9db 	bl	8000788 <__aeabi_d2lz>
 80193d2:	f7e7 f993 	bl	80006fc <__aeabi_l2d>
 80193d6:	f3cb 0913 	ubfx	r9, fp, #0, #20
 80193da:	ec41 0b17 	vmov	d7, r0, r1
 80193de:	ea49 090a 	orr.w	r9, r9, sl
 80193e2:	ea59 0908 	orrs.w	r9, r9, r8
 80193e6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80193ea:	d03c      	beq.n	8019466 <_strtod_l+0xac6>
 80193ec:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80194a0 <_strtod_l+0xb00>
 80193f0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80193f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80193f8:	f53f aced 	bmi.w	8018dd6 <_strtod_l+0x436>
 80193fc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 80194a8 <_strtod_l+0xb08>
 8019400:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019408:	dda4      	ble.n	8019354 <_strtod_l+0x9b4>
 801940a:	e4e4      	b.n	8018dd6 <_strtod_l+0x436>
 801940c:	9906      	ldr	r1, [sp, #24]
 801940e:	b1e1      	cbz	r1, 801944a <_strtod_l+0xaaa>
 8019410:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8019414:	d819      	bhi.n	801944a <_strtod_l+0xaaa>
 8019416:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801941a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801941e:	d811      	bhi.n	8019444 <_strtod_l+0xaa4>
 8019420:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8019424:	ee18 3a10 	vmov	r3, s16
 8019428:	2b01      	cmp	r3, #1
 801942a:	bf38      	it	cc
 801942c:	2301      	movcc	r3, #1
 801942e:	ee08 3a10 	vmov	s16, r3
 8019432:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8019436:	f1b8 0f00 	cmp.w	r8, #0
 801943a:	d111      	bne.n	8019460 <_strtod_l+0xac0>
 801943c:	eeb1 7b48 	vneg.f64	d7, d8
 8019440:	ec53 2b17 	vmov	r2, r3, d7
 8019444:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8019448:	1bcb      	subs	r3, r1, r7
 801944a:	eeb0 0b49 	vmov.f64	d0, d9
 801944e:	ec43 2b1a 	vmov	d10, r2, r3
 8019452:	f002 fc7b 	bl	801bd4c <__ulp>
 8019456:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801945a:	ec5b ab19 	vmov	sl, fp, d9
 801945e:	e7aa      	b.n	80193b6 <_strtod_l+0xa16>
 8019460:	eeb0 7b48 	vmov.f64	d7, d8
 8019464:	e7ec      	b.n	8019440 <_strtod_l+0xaa0>
 8019466:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 80194b0 <_strtod_l+0xb10>
 801946a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801946e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019472:	f57f af6f 	bpl.w	8019354 <_strtod_l+0x9b4>
 8019476:	e4ae      	b.n	8018dd6 <_strtod_l+0x436>
 8019478:	2300      	movs	r3, #0
 801947a:	9308      	str	r3, [sp, #32]
 801947c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801947e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019480:	6013      	str	r3, [r2, #0]
 8019482:	f7ff bacc 	b.w	8018a1e <_strtod_l+0x7e>
 8019486:	2a65      	cmp	r2, #101	@ 0x65
 8019488:	f43f abbc 	beq.w	8018c04 <_strtod_l+0x264>
 801948c:	2a45      	cmp	r2, #69	@ 0x45
 801948e:	f43f abb9 	beq.w	8018c04 <_strtod_l+0x264>
 8019492:	2301      	movs	r3, #1
 8019494:	9306      	str	r3, [sp, #24]
 8019496:	f7ff bbf0 	b.w	8018c7a <_strtod_l+0x2da>
 801949a:	bf00      	nop
 801949c:	f3af 8000 	nop.w
 80194a0:	94a03595 	.word	0x94a03595
 80194a4:	3fdfffff 	.word	0x3fdfffff
 80194a8:	35afe535 	.word	0x35afe535
 80194ac:	3fe00000 	.word	0x3fe00000
 80194b0:	94a03595 	.word	0x94a03595
 80194b4:	3fcfffff 	.word	0x3fcfffff
 80194b8:	000fffff 	.word	0x000fffff
 80194bc:	7ff00000 	.word	0x7ff00000
 80194c0:	7fefffff 	.word	0x7fefffff
 80194c4:	7fe00000 	.word	0x7fe00000
 80194c8:	7c9fffff 	.word	0x7c9fffff

080194cc <strtod>:
 80194cc:	460a      	mov	r2, r1
 80194ce:	4601      	mov	r1, r0
 80194d0:	4802      	ldr	r0, [pc, #8]	@ (80194dc <strtod+0x10>)
 80194d2:	4b03      	ldr	r3, [pc, #12]	@ (80194e0 <strtod+0x14>)
 80194d4:	6800      	ldr	r0, [r0, #0]
 80194d6:	f7ff ba63 	b.w	80189a0 <_strtod_l>
 80194da:	bf00      	nop
 80194dc:	240002ac 	.word	0x240002ac
 80194e0:	24000140 	.word	0x24000140

080194e4 <_strtol_l.constprop.0>:
 80194e4:	2b24      	cmp	r3, #36	@ 0x24
 80194e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80194ea:	4686      	mov	lr, r0
 80194ec:	4690      	mov	r8, r2
 80194ee:	d801      	bhi.n	80194f4 <_strtol_l.constprop.0+0x10>
 80194f0:	2b01      	cmp	r3, #1
 80194f2:	d106      	bne.n	8019502 <_strtol_l.constprop.0+0x1e>
 80194f4:	f000 fe46 	bl	801a184 <__errno>
 80194f8:	2316      	movs	r3, #22
 80194fa:	6003      	str	r3, [r0, #0]
 80194fc:	2000      	movs	r0, #0
 80194fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019502:	4834      	ldr	r0, [pc, #208]	@ (80195d4 <_strtol_l.constprop.0+0xf0>)
 8019504:	460d      	mov	r5, r1
 8019506:	462a      	mov	r2, r5
 8019508:	f815 4b01 	ldrb.w	r4, [r5], #1
 801950c:	5d06      	ldrb	r6, [r0, r4]
 801950e:	f016 0608 	ands.w	r6, r6, #8
 8019512:	d1f8      	bne.n	8019506 <_strtol_l.constprop.0+0x22>
 8019514:	2c2d      	cmp	r4, #45	@ 0x2d
 8019516:	d12d      	bne.n	8019574 <_strtol_l.constprop.0+0x90>
 8019518:	782c      	ldrb	r4, [r5, #0]
 801951a:	2601      	movs	r6, #1
 801951c:	1c95      	adds	r5, r2, #2
 801951e:	f033 0210 	bics.w	r2, r3, #16
 8019522:	d109      	bne.n	8019538 <_strtol_l.constprop.0+0x54>
 8019524:	2c30      	cmp	r4, #48	@ 0x30
 8019526:	d12a      	bne.n	801957e <_strtol_l.constprop.0+0x9a>
 8019528:	782a      	ldrb	r2, [r5, #0]
 801952a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801952e:	2a58      	cmp	r2, #88	@ 0x58
 8019530:	d125      	bne.n	801957e <_strtol_l.constprop.0+0x9a>
 8019532:	786c      	ldrb	r4, [r5, #1]
 8019534:	2310      	movs	r3, #16
 8019536:	3502      	adds	r5, #2
 8019538:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801953c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019540:	2200      	movs	r2, #0
 8019542:	fbbc f9f3 	udiv	r9, ip, r3
 8019546:	4610      	mov	r0, r2
 8019548:	fb03 ca19 	mls	sl, r3, r9, ip
 801954c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019550:	2f09      	cmp	r7, #9
 8019552:	d81b      	bhi.n	801958c <_strtol_l.constprop.0+0xa8>
 8019554:	463c      	mov	r4, r7
 8019556:	42a3      	cmp	r3, r4
 8019558:	dd27      	ble.n	80195aa <_strtol_l.constprop.0+0xc6>
 801955a:	1c57      	adds	r7, r2, #1
 801955c:	d007      	beq.n	801956e <_strtol_l.constprop.0+0x8a>
 801955e:	4581      	cmp	r9, r0
 8019560:	d320      	bcc.n	80195a4 <_strtol_l.constprop.0+0xc0>
 8019562:	d101      	bne.n	8019568 <_strtol_l.constprop.0+0x84>
 8019564:	45a2      	cmp	sl, r4
 8019566:	db1d      	blt.n	80195a4 <_strtol_l.constprop.0+0xc0>
 8019568:	fb00 4003 	mla	r0, r0, r3, r4
 801956c:	2201      	movs	r2, #1
 801956e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019572:	e7eb      	b.n	801954c <_strtol_l.constprop.0+0x68>
 8019574:	2c2b      	cmp	r4, #43	@ 0x2b
 8019576:	bf04      	itt	eq
 8019578:	782c      	ldrbeq	r4, [r5, #0]
 801957a:	1c95      	addeq	r5, r2, #2
 801957c:	e7cf      	b.n	801951e <_strtol_l.constprop.0+0x3a>
 801957e:	2b00      	cmp	r3, #0
 8019580:	d1da      	bne.n	8019538 <_strtol_l.constprop.0+0x54>
 8019582:	2c30      	cmp	r4, #48	@ 0x30
 8019584:	bf0c      	ite	eq
 8019586:	2308      	moveq	r3, #8
 8019588:	230a      	movne	r3, #10
 801958a:	e7d5      	b.n	8019538 <_strtol_l.constprop.0+0x54>
 801958c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019590:	2f19      	cmp	r7, #25
 8019592:	d801      	bhi.n	8019598 <_strtol_l.constprop.0+0xb4>
 8019594:	3c37      	subs	r4, #55	@ 0x37
 8019596:	e7de      	b.n	8019556 <_strtol_l.constprop.0+0x72>
 8019598:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801959c:	2f19      	cmp	r7, #25
 801959e:	d804      	bhi.n	80195aa <_strtol_l.constprop.0+0xc6>
 80195a0:	3c57      	subs	r4, #87	@ 0x57
 80195a2:	e7d8      	b.n	8019556 <_strtol_l.constprop.0+0x72>
 80195a4:	f04f 32ff 	mov.w	r2, #4294967295
 80195a8:	e7e1      	b.n	801956e <_strtol_l.constprop.0+0x8a>
 80195aa:	1c53      	adds	r3, r2, #1
 80195ac:	d108      	bne.n	80195c0 <_strtol_l.constprop.0+0xdc>
 80195ae:	2322      	movs	r3, #34	@ 0x22
 80195b0:	f8ce 3000 	str.w	r3, [lr]
 80195b4:	4660      	mov	r0, ip
 80195b6:	f1b8 0f00 	cmp.w	r8, #0
 80195ba:	d0a0      	beq.n	80194fe <_strtol_l.constprop.0+0x1a>
 80195bc:	1e69      	subs	r1, r5, #1
 80195be:	e006      	b.n	80195ce <_strtol_l.constprop.0+0xea>
 80195c0:	b106      	cbz	r6, 80195c4 <_strtol_l.constprop.0+0xe0>
 80195c2:	4240      	negs	r0, r0
 80195c4:	f1b8 0f00 	cmp.w	r8, #0
 80195c8:	d099      	beq.n	80194fe <_strtol_l.constprop.0+0x1a>
 80195ca:	2a00      	cmp	r2, #0
 80195cc:	d1f6      	bne.n	80195bc <_strtol_l.constprop.0+0xd8>
 80195ce:	f8c8 1000 	str.w	r1, [r8]
 80195d2:	e794      	b.n	80194fe <_strtol_l.constprop.0+0x1a>
 80195d4:	0801e399 	.word	0x0801e399

080195d8 <strtol>:
 80195d8:	4613      	mov	r3, r2
 80195da:	460a      	mov	r2, r1
 80195dc:	4601      	mov	r1, r0
 80195de:	4802      	ldr	r0, [pc, #8]	@ (80195e8 <strtol+0x10>)
 80195e0:	6800      	ldr	r0, [r0, #0]
 80195e2:	f7ff bf7f 	b.w	80194e4 <_strtol_l.constprop.0>
 80195e6:	bf00      	nop
 80195e8:	240002ac 	.word	0x240002ac

080195ec <__cvt>:
 80195ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80195ee:	ed2d 8b02 	vpush	{d8}
 80195f2:	eeb0 8b40 	vmov.f64	d8, d0
 80195f6:	b085      	sub	sp, #20
 80195f8:	4617      	mov	r7, r2
 80195fa:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80195fc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80195fe:	ee18 2a90 	vmov	r2, s17
 8019602:	f025 0520 	bic.w	r5, r5, #32
 8019606:	2a00      	cmp	r2, #0
 8019608:	bfb6      	itet	lt
 801960a:	222d      	movlt	r2, #45	@ 0x2d
 801960c:	2200      	movge	r2, #0
 801960e:	eeb1 8b40 	vneglt.f64	d8, d0
 8019612:	2d46      	cmp	r5, #70	@ 0x46
 8019614:	460c      	mov	r4, r1
 8019616:	701a      	strb	r2, [r3, #0]
 8019618:	d004      	beq.n	8019624 <__cvt+0x38>
 801961a:	2d45      	cmp	r5, #69	@ 0x45
 801961c:	d100      	bne.n	8019620 <__cvt+0x34>
 801961e:	3401      	adds	r4, #1
 8019620:	2102      	movs	r1, #2
 8019622:	e000      	b.n	8019626 <__cvt+0x3a>
 8019624:	2103      	movs	r1, #3
 8019626:	ab03      	add	r3, sp, #12
 8019628:	9301      	str	r3, [sp, #4]
 801962a:	ab02      	add	r3, sp, #8
 801962c:	9300      	str	r3, [sp, #0]
 801962e:	4622      	mov	r2, r4
 8019630:	4633      	mov	r3, r6
 8019632:	eeb0 0b48 	vmov.f64	d0, d8
 8019636:	f000 fe73 	bl	801a320 <_dtoa_r>
 801963a:	2d47      	cmp	r5, #71	@ 0x47
 801963c:	d114      	bne.n	8019668 <__cvt+0x7c>
 801963e:	07fb      	lsls	r3, r7, #31
 8019640:	d50a      	bpl.n	8019658 <__cvt+0x6c>
 8019642:	1902      	adds	r2, r0, r4
 8019644:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801964c:	bf08      	it	eq
 801964e:	9203      	streq	r2, [sp, #12]
 8019650:	2130      	movs	r1, #48	@ 0x30
 8019652:	9b03      	ldr	r3, [sp, #12]
 8019654:	4293      	cmp	r3, r2
 8019656:	d319      	bcc.n	801968c <__cvt+0xa0>
 8019658:	9b03      	ldr	r3, [sp, #12]
 801965a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801965c:	1a1b      	subs	r3, r3, r0
 801965e:	6013      	str	r3, [r2, #0]
 8019660:	b005      	add	sp, #20
 8019662:	ecbd 8b02 	vpop	{d8}
 8019666:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019668:	2d46      	cmp	r5, #70	@ 0x46
 801966a:	eb00 0204 	add.w	r2, r0, r4
 801966e:	d1e9      	bne.n	8019644 <__cvt+0x58>
 8019670:	7803      	ldrb	r3, [r0, #0]
 8019672:	2b30      	cmp	r3, #48	@ 0x30
 8019674:	d107      	bne.n	8019686 <__cvt+0x9a>
 8019676:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801967a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801967e:	bf1c      	itt	ne
 8019680:	f1c4 0401 	rsbne	r4, r4, #1
 8019684:	6034      	strne	r4, [r6, #0]
 8019686:	6833      	ldr	r3, [r6, #0]
 8019688:	441a      	add	r2, r3
 801968a:	e7db      	b.n	8019644 <__cvt+0x58>
 801968c:	1c5c      	adds	r4, r3, #1
 801968e:	9403      	str	r4, [sp, #12]
 8019690:	7019      	strb	r1, [r3, #0]
 8019692:	e7de      	b.n	8019652 <__cvt+0x66>

08019694 <__exponent>:
 8019694:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019696:	2900      	cmp	r1, #0
 8019698:	bfba      	itte	lt
 801969a:	4249      	neglt	r1, r1
 801969c:	232d      	movlt	r3, #45	@ 0x2d
 801969e:	232b      	movge	r3, #43	@ 0x2b
 80196a0:	2909      	cmp	r1, #9
 80196a2:	7002      	strb	r2, [r0, #0]
 80196a4:	7043      	strb	r3, [r0, #1]
 80196a6:	dd29      	ble.n	80196fc <__exponent+0x68>
 80196a8:	f10d 0307 	add.w	r3, sp, #7
 80196ac:	461d      	mov	r5, r3
 80196ae:	270a      	movs	r7, #10
 80196b0:	461a      	mov	r2, r3
 80196b2:	fbb1 f6f7 	udiv	r6, r1, r7
 80196b6:	fb07 1416 	mls	r4, r7, r6, r1
 80196ba:	3430      	adds	r4, #48	@ 0x30
 80196bc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80196c0:	460c      	mov	r4, r1
 80196c2:	2c63      	cmp	r4, #99	@ 0x63
 80196c4:	f103 33ff 	add.w	r3, r3, #4294967295
 80196c8:	4631      	mov	r1, r6
 80196ca:	dcf1      	bgt.n	80196b0 <__exponent+0x1c>
 80196cc:	3130      	adds	r1, #48	@ 0x30
 80196ce:	1e94      	subs	r4, r2, #2
 80196d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80196d4:	1c41      	adds	r1, r0, #1
 80196d6:	4623      	mov	r3, r4
 80196d8:	42ab      	cmp	r3, r5
 80196da:	d30a      	bcc.n	80196f2 <__exponent+0x5e>
 80196dc:	f10d 0309 	add.w	r3, sp, #9
 80196e0:	1a9b      	subs	r3, r3, r2
 80196e2:	42ac      	cmp	r4, r5
 80196e4:	bf88      	it	hi
 80196e6:	2300      	movhi	r3, #0
 80196e8:	3302      	adds	r3, #2
 80196ea:	4403      	add	r3, r0
 80196ec:	1a18      	subs	r0, r3, r0
 80196ee:	b003      	add	sp, #12
 80196f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80196f2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80196f6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80196fa:	e7ed      	b.n	80196d8 <__exponent+0x44>
 80196fc:	2330      	movs	r3, #48	@ 0x30
 80196fe:	3130      	adds	r1, #48	@ 0x30
 8019700:	7083      	strb	r3, [r0, #2]
 8019702:	70c1      	strb	r1, [r0, #3]
 8019704:	1d03      	adds	r3, r0, #4
 8019706:	e7f1      	b.n	80196ec <__exponent+0x58>

08019708 <_printf_float>:
 8019708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801970c:	b08d      	sub	sp, #52	@ 0x34
 801970e:	460c      	mov	r4, r1
 8019710:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8019714:	4616      	mov	r6, r2
 8019716:	461f      	mov	r7, r3
 8019718:	4605      	mov	r5, r0
 801971a:	f000 fce9 	bl	801a0f0 <_localeconv_r>
 801971e:	f8d0 b000 	ldr.w	fp, [r0]
 8019722:	4658      	mov	r0, fp
 8019724:	f7e6 fe54 	bl	80003d0 <strlen>
 8019728:	2300      	movs	r3, #0
 801972a:	930a      	str	r3, [sp, #40]	@ 0x28
 801972c:	f8d8 3000 	ldr.w	r3, [r8]
 8019730:	f894 9018 	ldrb.w	r9, [r4, #24]
 8019734:	6822      	ldr	r2, [r4, #0]
 8019736:	9005      	str	r0, [sp, #20]
 8019738:	3307      	adds	r3, #7
 801973a:	f023 0307 	bic.w	r3, r3, #7
 801973e:	f103 0108 	add.w	r1, r3, #8
 8019742:	f8c8 1000 	str.w	r1, [r8]
 8019746:	ed93 0b00 	vldr	d0, [r3]
 801974a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80199a8 <_printf_float+0x2a0>
 801974e:	eeb0 7bc0 	vabs.f64	d7, d0
 8019752:	eeb4 7b46 	vcmp.f64	d7, d6
 8019756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801975a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801975e:	dd24      	ble.n	80197aa <_printf_float+0xa2>
 8019760:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019768:	d502      	bpl.n	8019770 <_printf_float+0x68>
 801976a:	232d      	movs	r3, #45	@ 0x2d
 801976c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019770:	498f      	ldr	r1, [pc, #572]	@ (80199b0 <_printf_float+0x2a8>)
 8019772:	4b90      	ldr	r3, [pc, #576]	@ (80199b4 <_printf_float+0x2ac>)
 8019774:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019778:	bf94      	ite	ls
 801977a:	4688      	movls	r8, r1
 801977c:	4698      	movhi	r8, r3
 801977e:	f022 0204 	bic.w	r2, r2, #4
 8019782:	2303      	movs	r3, #3
 8019784:	6123      	str	r3, [r4, #16]
 8019786:	6022      	str	r2, [r4, #0]
 8019788:	f04f 0a00 	mov.w	sl, #0
 801978c:	9700      	str	r7, [sp, #0]
 801978e:	4633      	mov	r3, r6
 8019790:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019792:	4621      	mov	r1, r4
 8019794:	4628      	mov	r0, r5
 8019796:	f000 f9d1 	bl	8019b3c <_printf_common>
 801979a:	3001      	adds	r0, #1
 801979c:	f040 8089 	bne.w	80198b2 <_printf_float+0x1aa>
 80197a0:	f04f 30ff 	mov.w	r0, #4294967295
 80197a4:	b00d      	add	sp, #52	@ 0x34
 80197a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80197aa:	eeb4 0b40 	vcmp.f64	d0, d0
 80197ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80197b2:	d709      	bvc.n	80197c8 <_printf_float+0xc0>
 80197b4:	ee10 3a90 	vmov	r3, s1
 80197b8:	2b00      	cmp	r3, #0
 80197ba:	bfbc      	itt	lt
 80197bc:	232d      	movlt	r3, #45	@ 0x2d
 80197be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80197c2:	497d      	ldr	r1, [pc, #500]	@ (80199b8 <_printf_float+0x2b0>)
 80197c4:	4b7d      	ldr	r3, [pc, #500]	@ (80199bc <_printf_float+0x2b4>)
 80197c6:	e7d5      	b.n	8019774 <_printf_float+0x6c>
 80197c8:	6863      	ldr	r3, [r4, #4]
 80197ca:	1c59      	adds	r1, r3, #1
 80197cc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80197d0:	d139      	bne.n	8019846 <_printf_float+0x13e>
 80197d2:	2306      	movs	r3, #6
 80197d4:	6063      	str	r3, [r4, #4]
 80197d6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80197da:	2300      	movs	r3, #0
 80197dc:	6022      	str	r2, [r4, #0]
 80197de:	9303      	str	r3, [sp, #12]
 80197e0:	ab0a      	add	r3, sp, #40	@ 0x28
 80197e2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80197e6:	ab09      	add	r3, sp, #36	@ 0x24
 80197e8:	9300      	str	r3, [sp, #0]
 80197ea:	6861      	ldr	r1, [r4, #4]
 80197ec:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80197f0:	4628      	mov	r0, r5
 80197f2:	f7ff fefb 	bl	80195ec <__cvt>
 80197f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80197fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80197fc:	4680      	mov	r8, r0
 80197fe:	d129      	bne.n	8019854 <_printf_float+0x14c>
 8019800:	1cc8      	adds	r0, r1, #3
 8019802:	db02      	blt.n	801980a <_printf_float+0x102>
 8019804:	6863      	ldr	r3, [r4, #4]
 8019806:	4299      	cmp	r1, r3
 8019808:	dd41      	ble.n	801988e <_printf_float+0x186>
 801980a:	f1a9 0902 	sub.w	r9, r9, #2
 801980e:	fa5f f989 	uxtb.w	r9, r9
 8019812:	3901      	subs	r1, #1
 8019814:	464a      	mov	r2, r9
 8019816:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801981a:	9109      	str	r1, [sp, #36]	@ 0x24
 801981c:	f7ff ff3a 	bl	8019694 <__exponent>
 8019820:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8019822:	1813      	adds	r3, r2, r0
 8019824:	2a01      	cmp	r2, #1
 8019826:	4682      	mov	sl, r0
 8019828:	6123      	str	r3, [r4, #16]
 801982a:	dc02      	bgt.n	8019832 <_printf_float+0x12a>
 801982c:	6822      	ldr	r2, [r4, #0]
 801982e:	07d2      	lsls	r2, r2, #31
 8019830:	d501      	bpl.n	8019836 <_printf_float+0x12e>
 8019832:	3301      	adds	r3, #1
 8019834:	6123      	str	r3, [r4, #16]
 8019836:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801983a:	2b00      	cmp	r3, #0
 801983c:	d0a6      	beq.n	801978c <_printf_float+0x84>
 801983e:	232d      	movs	r3, #45	@ 0x2d
 8019840:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019844:	e7a2      	b.n	801978c <_printf_float+0x84>
 8019846:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801984a:	d1c4      	bne.n	80197d6 <_printf_float+0xce>
 801984c:	2b00      	cmp	r3, #0
 801984e:	d1c2      	bne.n	80197d6 <_printf_float+0xce>
 8019850:	2301      	movs	r3, #1
 8019852:	e7bf      	b.n	80197d4 <_printf_float+0xcc>
 8019854:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019858:	d9db      	bls.n	8019812 <_printf_float+0x10a>
 801985a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801985e:	d118      	bne.n	8019892 <_printf_float+0x18a>
 8019860:	2900      	cmp	r1, #0
 8019862:	6863      	ldr	r3, [r4, #4]
 8019864:	dd0b      	ble.n	801987e <_printf_float+0x176>
 8019866:	6121      	str	r1, [r4, #16]
 8019868:	b913      	cbnz	r3, 8019870 <_printf_float+0x168>
 801986a:	6822      	ldr	r2, [r4, #0]
 801986c:	07d0      	lsls	r0, r2, #31
 801986e:	d502      	bpl.n	8019876 <_printf_float+0x16e>
 8019870:	3301      	adds	r3, #1
 8019872:	440b      	add	r3, r1
 8019874:	6123      	str	r3, [r4, #16]
 8019876:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019878:	f04f 0a00 	mov.w	sl, #0
 801987c:	e7db      	b.n	8019836 <_printf_float+0x12e>
 801987e:	b913      	cbnz	r3, 8019886 <_printf_float+0x17e>
 8019880:	6822      	ldr	r2, [r4, #0]
 8019882:	07d2      	lsls	r2, r2, #31
 8019884:	d501      	bpl.n	801988a <_printf_float+0x182>
 8019886:	3302      	adds	r3, #2
 8019888:	e7f4      	b.n	8019874 <_printf_float+0x16c>
 801988a:	2301      	movs	r3, #1
 801988c:	e7f2      	b.n	8019874 <_printf_float+0x16c>
 801988e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8019892:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019894:	4299      	cmp	r1, r3
 8019896:	db05      	blt.n	80198a4 <_printf_float+0x19c>
 8019898:	6823      	ldr	r3, [r4, #0]
 801989a:	6121      	str	r1, [r4, #16]
 801989c:	07d8      	lsls	r0, r3, #31
 801989e:	d5ea      	bpl.n	8019876 <_printf_float+0x16e>
 80198a0:	1c4b      	adds	r3, r1, #1
 80198a2:	e7e7      	b.n	8019874 <_printf_float+0x16c>
 80198a4:	2900      	cmp	r1, #0
 80198a6:	bfd4      	ite	le
 80198a8:	f1c1 0202 	rsble	r2, r1, #2
 80198ac:	2201      	movgt	r2, #1
 80198ae:	4413      	add	r3, r2
 80198b0:	e7e0      	b.n	8019874 <_printf_float+0x16c>
 80198b2:	6823      	ldr	r3, [r4, #0]
 80198b4:	055a      	lsls	r2, r3, #21
 80198b6:	d407      	bmi.n	80198c8 <_printf_float+0x1c0>
 80198b8:	6923      	ldr	r3, [r4, #16]
 80198ba:	4642      	mov	r2, r8
 80198bc:	4631      	mov	r1, r6
 80198be:	4628      	mov	r0, r5
 80198c0:	47b8      	blx	r7
 80198c2:	3001      	adds	r0, #1
 80198c4:	d12a      	bne.n	801991c <_printf_float+0x214>
 80198c6:	e76b      	b.n	80197a0 <_printf_float+0x98>
 80198c8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80198cc:	f240 80e0 	bls.w	8019a90 <_printf_float+0x388>
 80198d0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80198d4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80198d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80198dc:	d133      	bne.n	8019946 <_printf_float+0x23e>
 80198de:	4a38      	ldr	r2, [pc, #224]	@ (80199c0 <_printf_float+0x2b8>)
 80198e0:	2301      	movs	r3, #1
 80198e2:	4631      	mov	r1, r6
 80198e4:	4628      	mov	r0, r5
 80198e6:	47b8      	blx	r7
 80198e8:	3001      	adds	r0, #1
 80198ea:	f43f af59 	beq.w	80197a0 <_printf_float+0x98>
 80198ee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80198f2:	4543      	cmp	r3, r8
 80198f4:	db02      	blt.n	80198fc <_printf_float+0x1f4>
 80198f6:	6823      	ldr	r3, [r4, #0]
 80198f8:	07d8      	lsls	r0, r3, #31
 80198fa:	d50f      	bpl.n	801991c <_printf_float+0x214>
 80198fc:	9b05      	ldr	r3, [sp, #20]
 80198fe:	465a      	mov	r2, fp
 8019900:	4631      	mov	r1, r6
 8019902:	4628      	mov	r0, r5
 8019904:	47b8      	blx	r7
 8019906:	3001      	adds	r0, #1
 8019908:	f43f af4a 	beq.w	80197a0 <_printf_float+0x98>
 801990c:	f04f 0900 	mov.w	r9, #0
 8019910:	f108 38ff 	add.w	r8, r8, #4294967295
 8019914:	f104 0a1a 	add.w	sl, r4, #26
 8019918:	45c8      	cmp	r8, r9
 801991a:	dc09      	bgt.n	8019930 <_printf_float+0x228>
 801991c:	6823      	ldr	r3, [r4, #0]
 801991e:	079b      	lsls	r3, r3, #30
 8019920:	f100 8107 	bmi.w	8019b32 <_printf_float+0x42a>
 8019924:	68e0      	ldr	r0, [r4, #12]
 8019926:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019928:	4298      	cmp	r0, r3
 801992a:	bfb8      	it	lt
 801992c:	4618      	movlt	r0, r3
 801992e:	e739      	b.n	80197a4 <_printf_float+0x9c>
 8019930:	2301      	movs	r3, #1
 8019932:	4652      	mov	r2, sl
 8019934:	4631      	mov	r1, r6
 8019936:	4628      	mov	r0, r5
 8019938:	47b8      	blx	r7
 801993a:	3001      	adds	r0, #1
 801993c:	f43f af30 	beq.w	80197a0 <_printf_float+0x98>
 8019940:	f109 0901 	add.w	r9, r9, #1
 8019944:	e7e8      	b.n	8019918 <_printf_float+0x210>
 8019946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019948:	2b00      	cmp	r3, #0
 801994a:	dc3b      	bgt.n	80199c4 <_printf_float+0x2bc>
 801994c:	4a1c      	ldr	r2, [pc, #112]	@ (80199c0 <_printf_float+0x2b8>)
 801994e:	2301      	movs	r3, #1
 8019950:	4631      	mov	r1, r6
 8019952:	4628      	mov	r0, r5
 8019954:	47b8      	blx	r7
 8019956:	3001      	adds	r0, #1
 8019958:	f43f af22 	beq.w	80197a0 <_printf_float+0x98>
 801995c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019960:	ea59 0303 	orrs.w	r3, r9, r3
 8019964:	d102      	bne.n	801996c <_printf_float+0x264>
 8019966:	6823      	ldr	r3, [r4, #0]
 8019968:	07d9      	lsls	r1, r3, #31
 801996a:	d5d7      	bpl.n	801991c <_printf_float+0x214>
 801996c:	9b05      	ldr	r3, [sp, #20]
 801996e:	465a      	mov	r2, fp
 8019970:	4631      	mov	r1, r6
 8019972:	4628      	mov	r0, r5
 8019974:	47b8      	blx	r7
 8019976:	3001      	adds	r0, #1
 8019978:	f43f af12 	beq.w	80197a0 <_printf_float+0x98>
 801997c:	f04f 0a00 	mov.w	sl, #0
 8019980:	f104 0b1a 	add.w	fp, r4, #26
 8019984:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019986:	425b      	negs	r3, r3
 8019988:	4553      	cmp	r3, sl
 801998a:	dc01      	bgt.n	8019990 <_printf_float+0x288>
 801998c:	464b      	mov	r3, r9
 801998e:	e794      	b.n	80198ba <_printf_float+0x1b2>
 8019990:	2301      	movs	r3, #1
 8019992:	465a      	mov	r2, fp
 8019994:	4631      	mov	r1, r6
 8019996:	4628      	mov	r0, r5
 8019998:	47b8      	blx	r7
 801999a:	3001      	adds	r0, #1
 801999c:	f43f af00 	beq.w	80197a0 <_printf_float+0x98>
 80199a0:	f10a 0a01 	add.w	sl, sl, #1
 80199a4:	e7ee      	b.n	8019984 <_printf_float+0x27c>
 80199a6:	bf00      	nop
 80199a8:	ffffffff 	.word	0xffffffff
 80199ac:	7fefffff 	.word	0x7fefffff
 80199b0:	0801e499 	.word	0x0801e499
 80199b4:	0801e49d 	.word	0x0801e49d
 80199b8:	0801e4a1 	.word	0x0801e4a1
 80199bc:	0801e4a5 	.word	0x0801e4a5
 80199c0:	0801e4a9 	.word	0x0801e4a9
 80199c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80199c6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80199ca:	4553      	cmp	r3, sl
 80199cc:	bfa8      	it	ge
 80199ce:	4653      	movge	r3, sl
 80199d0:	2b00      	cmp	r3, #0
 80199d2:	4699      	mov	r9, r3
 80199d4:	dc37      	bgt.n	8019a46 <_printf_float+0x33e>
 80199d6:	2300      	movs	r3, #0
 80199d8:	9307      	str	r3, [sp, #28]
 80199da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80199de:	f104 021a 	add.w	r2, r4, #26
 80199e2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80199e4:	9907      	ldr	r1, [sp, #28]
 80199e6:	9306      	str	r3, [sp, #24]
 80199e8:	eba3 0309 	sub.w	r3, r3, r9
 80199ec:	428b      	cmp	r3, r1
 80199ee:	dc31      	bgt.n	8019a54 <_printf_float+0x34c>
 80199f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80199f2:	459a      	cmp	sl, r3
 80199f4:	dc3b      	bgt.n	8019a6e <_printf_float+0x366>
 80199f6:	6823      	ldr	r3, [r4, #0]
 80199f8:	07da      	lsls	r2, r3, #31
 80199fa:	d438      	bmi.n	8019a6e <_printf_float+0x366>
 80199fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80199fe:	ebaa 0903 	sub.w	r9, sl, r3
 8019a02:	9b06      	ldr	r3, [sp, #24]
 8019a04:	ebaa 0303 	sub.w	r3, sl, r3
 8019a08:	4599      	cmp	r9, r3
 8019a0a:	bfa8      	it	ge
 8019a0c:	4699      	movge	r9, r3
 8019a0e:	f1b9 0f00 	cmp.w	r9, #0
 8019a12:	dc34      	bgt.n	8019a7e <_printf_float+0x376>
 8019a14:	f04f 0800 	mov.w	r8, #0
 8019a18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8019a1c:	f104 0b1a 	add.w	fp, r4, #26
 8019a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019a22:	ebaa 0303 	sub.w	r3, sl, r3
 8019a26:	eba3 0309 	sub.w	r3, r3, r9
 8019a2a:	4543      	cmp	r3, r8
 8019a2c:	f77f af76 	ble.w	801991c <_printf_float+0x214>
 8019a30:	2301      	movs	r3, #1
 8019a32:	465a      	mov	r2, fp
 8019a34:	4631      	mov	r1, r6
 8019a36:	4628      	mov	r0, r5
 8019a38:	47b8      	blx	r7
 8019a3a:	3001      	adds	r0, #1
 8019a3c:	f43f aeb0 	beq.w	80197a0 <_printf_float+0x98>
 8019a40:	f108 0801 	add.w	r8, r8, #1
 8019a44:	e7ec      	b.n	8019a20 <_printf_float+0x318>
 8019a46:	4642      	mov	r2, r8
 8019a48:	4631      	mov	r1, r6
 8019a4a:	4628      	mov	r0, r5
 8019a4c:	47b8      	blx	r7
 8019a4e:	3001      	adds	r0, #1
 8019a50:	d1c1      	bne.n	80199d6 <_printf_float+0x2ce>
 8019a52:	e6a5      	b.n	80197a0 <_printf_float+0x98>
 8019a54:	2301      	movs	r3, #1
 8019a56:	4631      	mov	r1, r6
 8019a58:	4628      	mov	r0, r5
 8019a5a:	9206      	str	r2, [sp, #24]
 8019a5c:	47b8      	blx	r7
 8019a5e:	3001      	adds	r0, #1
 8019a60:	f43f ae9e 	beq.w	80197a0 <_printf_float+0x98>
 8019a64:	9b07      	ldr	r3, [sp, #28]
 8019a66:	9a06      	ldr	r2, [sp, #24]
 8019a68:	3301      	adds	r3, #1
 8019a6a:	9307      	str	r3, [sp, #28]
 8019a6c:	e7b9      	b.n	80199e2 <_printf_float+0x2da>
 8019a6e:	9b05      	ldr	r3, [sp, #20]
 8019a70:	465a      	mov	r2, fp
 8019a72:	4631      	mov	r1, r6
 8019a74:	4628      	mov	r0, r5
 8019a76:	47b8      	blx	r7
 8019a78:	3001      	adds	r0, #1
 8019a7a:	d1bf      	bne.n	80199fc <_printf_float+0x2f4>
 8019a7c:	e690      	b.n	80197a0 <_printf_float+0x98>
 8019a7e:	9a06      	ldr	r2, [sp, #24]
 8019a80:	464b      	mov	r3, r9
 8019a82:	4442      	add	r2, r8
 8019a84:	4631      	mov	r1, r6
 8019a86:	4628      	mov	r0, r5
 8019a88:	47b8      	blx	r7
 8019a8a:	3001      	adds	r0, #1
 8019a8c:	d1c2      	bne.n	8019a14 <_printf_float+0x30c>
 8019a8e:	e687      	b.n	80197a0 <_printf_float+0x98>
 8019a90:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8019a94:	f1b9 0f01 	cmp.w	r9, #1
 8019a98:	dc01      	bgt.n	8019a9e <_printf_float+0x396>
 8019a9a:	07db      	lsls	r3, r3, #31
 8019a9c:	d536      	bpl.n	8019b0c <_printf_float+0x404>
 8019a9e:	2301      	movs	r3, #1
 8019aa0:	4642      	mov	r2, r8
 8019aa2:	4631      	mov	r1, r6
 8019aa4:	4628      	mov	r0, r5
 8019aa6:	47b8      	blx	r7
 8019aa8:	3001      	adds	r0, #1
 8019aaa:	f43f ae79 	beq.w	80197a0 <_printf_float+0x98>
 8019aae:	9b05      	ldr	r3, [sp, #20]
 8019ab0:	465a      	mov	r2, fp
 8019ab2:	4631      	mov	r1, r6
 8019ab4:	4628      	mov	r0, r5
 8019ab6:	47b8      	blx	r7
 8019ab8:	3001      	adds	r0, #1
 8019aba:	f43f ae71 	beq.w	80197a0 <_printf_float+0x98>
 8019abe:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019ac2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019ac6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019aca:	f109 39ff 	add.w	r9, r9, #4294967295
 8019ace:	d018      	beq.n	8019b02 <_printf_float+0x3fa>
 8019ad0:	464b      	mov	r3, r9
 8019ad2:	f108 0201 	add.w	r2, r8, #1
 8019ad6:	4631      	mov	r1, r6
 8019ad8:	4628      	mov	r0, r5
 8019ada:	47b8      	blx	r7
 8019adc:	3001      	adds	r0, #1
 8019ade:	d10c      	bne.n	8019afa <_printf_float+0x3f2>
 8019ae0:	e65e      	b.n	80197a0 <_printf_float+0x98>
 8019ae2:	2301      	movs	r3, #1
 8019ae4:	465a      	mov	r2, fp
 8019ae6:	4631      	mov	r1, r6
 8019ae8:	4628      	mov	r0, r5
 8019aea:	47b8      	blx	r7
 8019aec:	3001      	adds	r0, #1
 8019aee:	f43f ae57 	beq.w	80197a0 <_printf_float+0x98>
 8019af2:	f108 0801 	add.w	r8, r8, #1
 8019af6:	45c8      	cmp	r8, r9
 8019af8:	dbf3      	blt.n	8019ae2 <_printf_float+0x3da>
 8019afa:	4653      	mov	r3, sl
 8019afc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019b00:	e6dc      	b.n	80198bc <_printf_float+0x1b4>
 8019b02:	f04f 0800 	mov.w	r8, #0
 8019b06:	f104 0b1a 	add.w	fp, r4, #26
 8019b0a:	e7f4      	b.n	8019af6 <_printf_float+0x3ee>
 8019b0c:	2301      	movs	r3, #1
 8019b0e:	4642      	mov	r2, r8
 8019b10:	e7e1      	b.n	8019ad6 <_printf_float+0x3ce>
 8019b12:	2301      	movs	r3, #1
 8019b14:	464a      	mov	r2, r9
 8019b16:	4631      	mov	r1, r6
 8019b18:	4628      	mov	r0, r5
 8019b1a:	47b8      	blx	r7
 8019b1c:	3001      	adds	r0, #1
 8019b1e:	f43f ae3f 	beq.w	80197a0 <_printf_float+0x98>
 8019b22:	f108 0801 	add.w	r8, r8, #1
 8019b26:	68e3      	ldr	r3, [r4, #12]
 8019b28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8019b2a:	1a5b      	subs	r3, r3, r1
 8019b2c:	4543      	cmp	r3, r8
 8019b2e:	dcf0      	bgt.n	8019b12 <_printf_float+0x40a>
 8019b30:	e6f8      	b.n	8019924 <_printf_float+0x21c>
 8019b32:	f04f 0800 	mov.w	r8, #0
 8019b36:	f104 0919 	add.w	r9, r4, #25
 8019b3a:	e7f4      	b.n	8019b26 <_printf_float+0x41e>

08019b3c <_printf_common>:
 8019b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019b40:	4616      	mov	r6, r2
 8019b42:	4698      	mov	r8, r3
 8019b44:	688a      	ldr	r2, [r1, #8]
 8019b46:	690b      	ldr	r3, [r1, #16]
 8019b48:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019b4c:	4293      	cmp	r3, r2
 8019b4e:	bfb8      	it	lt
 8019b50:	4613      	movlt	r3, r2
 8019b52:	6033      	str	r3, [r6, #0]
 8019b54:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019b58:	4607      	mov	r7, r0
 8019b5a:	460c      	mov	r4, r1
 8019b5c:	b10a      	cbz	r2, 8019b62 <_printf_common+0x26>
 8019b5e:	3301      	adds	r3, #1
 8019b60:	6033      	str	r3, [r6, #0]
 8019b62:	6823      	ldr	r3, [r4, #0]
 8019b64:	0699      	lsls	r1, r3, #26
 8019b66:	bf42      	ittt	mi
 8019b68:	6833      	ldrmi	r3, [r6, #0]
 8019b6a:	3302      	addmi	r3, #2
 8019b6c:	6033      	strmi	r3, [r6, #0]
 8019b6e:	6825      	ldr	r5, [r4, #0]
 8019b70:	f015 0506 	ands.w	r5, r5, #6
 8019b74:	d106      	bne.n	8019b84 <_printf_common+0x48>
 8019b76:	f104 0a19 	add.w	sl, r4, #25
 8019b7a:	68e3      	ldr	r3, [r4, #12]
 8019b7c:	6832      	ldr	r2, [r6, #0]
 8019b7e:	1a9b      	subs	r3, r3, r2
 8019b80:	42ab      	cmp	r3, r5
 8019b82:	dc26      	bgt.n	8019bd2 <_printf_common+0x96>
 8019b84:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019b88:	6822      	ldr	r2, [r4, #0]
 8019b8a:	3b00      	subs	r3, #0
 8019b8c:	bf18      	it	ne
 8019b8e:	2301      	movne	r3, #1
 8019b90:	0692      	lsls	r2, r2, #26
 8019b92:	d42b      	bmi.n	8019bec <_printf_common+0xb0>
 8019b94:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019b98:	4641      	mov	r1, r8
 8019b9a:	4638      	mov	r0, r7
 8019b9c:	47c8      	blx	r9
 8019b9e:	3001      	adds	r0, #1
 8019ba0:	d01e      	beq.n	8019be0 <_printf_common+0xa4>
 8019ba2:	6823      	ldr	r3, [r4, #0]
 8019ba4:	6922      	ldr	r2, [r4, #16]
 8019ba6:	f003 0306 	and.w	r3, r3, #6
 8019baa:	2b04      	cmp	r3, #4
 8019bac:	bf02      	ittt	eq
 8019bae:	68e5      	ldreq	r5, [r4, #12]
 8019bb0:	6833      	ldreq	r3, [r6, #0]
 8019bb2:	1aed      	subeq	r5, r5, r3
 8019bb4:	68a3      	ldr	r3, [r4, #8]
 8019bb6:	bf0c      	ite	eq
 8019bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019bbc:	2500      	movne	r5, #0
 8019bbe:	4293      	cmp	r3, r2
 8019bc0:	bfc4      	itt	gt
 8019bc2:	1a9b      	subgt	r3, r3, r2
 8019bc4:	18ed      	addgt	r5, r5, r3
 8019bc6:	2600      	movs	r6, #0
 8019bc8:	341a      	adds	r4, #26
 8019bca:	42b5      	cmp	r5, r6
 8019bcc:	d11a      	bne.n	8019c04 <_printf_common+0xc8>
 8019bce:	2000      	movs	r0, #0
 8019bd0:	e008      	b.n	8019be4 <_printf_common+0xa8>
 8019bd2:	2301      	movs	r3, #1
 8019bd4:	4652      	mov	r2, sl
 8019bd6:	4641      	mov	r1, r8
 8019bd8:	4638      	mov	r0, r7
 8019bda:	47c8      	blx	r9
 8019bdc:	3001      	adds	r0, #1
 8019bde:	d103      	bne.n	8019be8 <_printf_common+0xac>
 8019be0:	f04f 30ff 	mov.w	r0, #4294967295
 8019be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019be8:	3501      	adds	r5, #1
 8019bea:	e7c6      	b.n	8019b7a <_printf_common+0x3e>
 8019bec:	18e1      	adds	r1, r4, r3
 8019bee:	1c5a      	adds	r2, r3, #1
 8019bf0:	2030      	movs	r0, #48	@ 0x30
 8019bf2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019bf6:	4422      	add	r2, r4
 8019bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019bfc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019c00:	3302      	adds	r3, #2
 8019c02:	e7c7      	b.n	8019b94 <_printf_common+0x58>
 8019c04:	2301      	movs	r3, #1
 8019c06:	4622      	mov	r2, r4
 8019c08:	4641      	mov	r1, r8
 8019c0a:	4638      	mov	r0, r7
 8019c0c:	47c8      	blx	r9
 8019c0e:	3001      	adds	r0, #1
 8019c10:	d0e6      	beq.n	8019be0 <_printf_common+0xa4>
 8019c12:	3601      	adds	r6, #1
 8019c14:	e7d9      	b.n	8019bca <_printf_common+0x8e>
	...

08019c18 <_printf_i>:
 8019c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019c1c:	7e0f      	ldrb	r7, [r1, #24]
 8019c1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019c20:	2f78      	cmp	r7, #120	@ 0x78
 8019c22:	4691      	mov	r9, r2
 8019c24:	4680      	mov	r8, r0
 8019c26:	460c      	mov	r4, r1
 8019c28:	469a      	mov	sl, r3
 8019c2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019c2e:	d807      	bhi.n	8019c40 <_printf_i+0x28>
 8019c30:	2f62      	cmp	r7, #98	@ 0x62
 8019c32:	d80a      	bhi.n	8019c4a <_printf_i+0x32>
 8019c34:	2f00      	cmp	r7, #0
 8019c36:	f000 80d2 	beq.w	8019dde <_printf_i+0x1c6>
 8019c3a:	2f58      	cmp	r7, #88	@ 0x58
 8019c3c:	f000 80b9 	beq.w	8019db2 <_printf_i+0x19a>
 8019c40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019c44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019c48:	e03a      	b.n	8019cc0 <_printf_i+0xa8>
 8019c4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019c4e:	2b15      	cmp	r3, #21
 8019c50:	d8f6      	bhi.n	8019c40 <_printf_i+0x28>
 8019c52:	a101      	add	r1, pc, #4	@ (adr r1, 8019c58 <_printf_i+0x40>)
 8019c54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019c58:	08019cb1 	.word	0x08019cb1
 8019c5c:	08019cc5 	.word	0x08019cc5
 8019c60:	08019c41 	.word	0x08019c41
 8019c64:	08019c41 	.word	0x08019c41
 8019c68:	08019c41 	.word	0x08019c41
 8019c6c:	08019c41 	.word	0x08019c41
 8019c70:	08019cc5 	.word	0x08019cc5
 8019c74:	08019c41 	.word	0x08019c41
 8019c78:	08019c41 	.word	0x08019c41
 8019c7c:	08019c41 	.word	0x08019c41
 8019c80:	08019c41 	.word	0x08019c41
 8019c84:	08019dc5 	.word	0x08019dc5
 8019c88:	08019cef 	.word	0x08019cef
 8019c8c:	08019d7f 	.word	0x08019d7f
 8019c90:	08019c41 	.word	0x08019c41
 8019c94:	08019c41 	.word	0x08019c41
 8019c98:	08019de7 	.word	0x08019de7
 8019c9c:	08019c41 	.word	0x08019c41
 8019ca0:	08019cef 	.word	0x08019cef
 8019ca4:	08019c41 	.word	0x08019c41
 8019ca8:	08019c41 	.word	0x08019c41
 8019cac:	08019d87 	.word	0x08019d87
 8019cb0:	6833      	ldr	r3, [r6, #0]
 8019cb2:	1d1a      	adds	r2, r3, #4
 8019cb4:	681b      	ldr	r3, [r3, #0]
 8019cb6:	6032      	str	r2, [r6, #0]
 8019cb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019cbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019cc0:	2301      	movs	r3, #1
 8019cc2:	e09d      	b.n	8019e00 <_printf_i+0x1e8>
 8019cc4:	6833      	ldr	r3, [r6, #0]
 8019cc6:	6820      	ldr	r0, [r4, #0]
 8019cc8:	1d19      	adds	r1, r3, #4
 8019cca:	6031      	str	r1, [r6, #0]
 8019ccc:	0606      	lsls	r6, r0, #24
 8019cce:	d501      	bpl.n	8019cd4 <_printf_i+0xbc>
 8019cd0:	681d      	ldr	r5, [r3, #0]
 8019cd2:	e003      	b.n	8019cdc <_printf_i+0xc4>
 8019cd4:	0645      	lsls	r5, r0, #25
 8019cd6:	d5fb      	bpl.n	8019cd0 <_printf_i+0xb8>
 8019cd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019cdc:	2d00      	cmp	r5, #0
 8019cde:	da03      	bge.n	8019ce8 <_printf_i+0xd0>
 8019ce0:	232d      	movs	r3, #45	@ 0x2d
 8019ce2:	426d      	negs	r5, r5
 8019ce4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019ce8:	4859      	ldr	r0, [pc, #356]	@ (8019e50 <_printf_i+0x238>)
 8019cea:	230a      	movs	r3, #10
 8019cec:	e011      	b.n	8019d12 <_printf_i+0xfa>
 8019cee:	6821      	ldr	r1, [r4, #0]
 8019cf0:	6833      	ldr	r3, [r6, #0]
 8019cf2:	0608      	lsls	r0, r1, #24
 8019cf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8019cf8:	d402      	bmi.n	8019d00 <_printf_i+0xe8>
 8019cfa:	0649      	lsls	r1, r1, #25
 8019cfc:	bf48      	it	mi
 8019cfe:	b2ad      	uxthmi	r5, r5
 8019d00:	2f6f      	cmp	r7, #111	@ 0x6f
 8019d02:	4853      	ldr	r0, [pc, #332]	@ (8019e50 <_printf_i+0x238>)
 8019d04:	6033      	str	r3, [r6, #0]
 8019d06:	bf14      	ite	ne
 8019d08:	230a      	movne	r3, #10
 8019d0a:	2308      	moveq	r3, #8
 8019d0c:	2100      	movs	r1, #0
 8019d0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019d12:	6866      	ldr	r6, [r4, #4]
 8019d14:	60a6      	str	r6, [r4, #8]
 8019d16:	2e00      	cmp	r6, #0
 8019d18:	bfa2      	ittt	ge
 8019d1a:	6821      	ldrge	r1, [r4, #0]
 8019d1c:	f021 0104 	bicge.w	r1, r1, #4
 8019d20:	6021      	strge	r1, [r4, #0]
 8019d22:	b90d      	cbnz	r5, 8019d28 <_printf_i+0x110>
 8019d24:	2e00      	cmp	r6, #0
 8019d26:	d04b      	beq.n	8019dc0 <_printf_i+0x1a8>
 8019d28:	4616      	mov	r6, r2
 8019d2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8019d2e:	fb03 5711 	mls	r7, r3, r1, r5
 8019d32:	5dc7      	ldrb	r7, [r0, r7]
 8019d34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019d38:	462f      	mov	r7, r5
 8019d3a:	42bb      	cmp	r3, r7
 8019d3c:	460d      	mov	r5, r1
 8019d3e:	d9f4      	bls.n	8019d2a <_printf_i+0x112>
 8019d40:	2b08      	cmp	r3, #8
 8019d42:	d10b      	bne.n	8019d5c <_printf_i+0x144>
 8019d44:	6823      	ldr	r3, [r4, #0]
 8019d46:	07df      	lsls	r7, r3, #31
 8019d48:	d508      	bpl.n	8019d5c <_printf_i+0x144>
 8019d4a:	6923      	ldr	r3, [r4, #16]
 8019d4c:	6861      	ldr	r1, [r4, #4]
 8019d4e:	4299      	cmp	r1, r3
 8019d50:	bfde      	ittt	le
 8019d52:	2330      	movle	r3, #48	@ 0x30
 8019d54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019d58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019d5c:	1b92      	subs	r2, r2, r6
 8019d5e:	6122      	str	r2, [r4, #16]
 8019d60:	f8cd a000 	str.w	sl, [sp]
 8019d64:	464b      	mov	r3, r9
 8019d66:	aa03      	add	r2, sp, #12
 8019d68:	4621      	mov	r1, r4
 8019d6a:	4640      	mov	r0, r8
 8019d6c:	f7ff fee6 	bl	8019b3c <_printf_common>
 8019d70:	3001      	adds	r0, #1
 8019d72:	d14a      	bne.n	8019e0a <_printf_i+0x1f2>
 8019d74:	f04f 30ff 	mov.w	r0, #4294967295
 8019d78:	b004      	add	sp, #16
 8019d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019d7e:	6823      	ldr	r3, [r4, #0]
 8019d80:	f043 0320 	orr.w	r3, r3, #32
 8019d84:	6023      	str	r3, [r4, #0]
 8019d86:	4833      	ldr	r0, [pc, #204]	@ (8019e54 <_printf_i+0x23c>)
 8019d88:	2778      	movs	r7, #120	@ 0x78
 8019d8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019d8e:	6823      	ldr	r3, [r4, #0]
 8019d90:	6831      	ldr	r1, [r6, #0]
 8019d92:	061f      	lsls	r7, r3, #24
 8019d94:	f851 5b04 	ldr.w	r5, [r1], #4
 8019d98:	d402      	bmi.n	8019da0 <_printf_i+0x188>
 8019d9a:	065f      	lsls	r7, r3, #25
 8019d9c:	bf48      	it	mi
 8019d9e:	b2ad      	uxthmi	r5, r5
 8019da0:	6031      	str	r1, [r6, #0]
 8019da2:	07d9      	lsls	r1, r3, #31
 8019da4:	bf44      	itt	mi
 8019da6:	f043 0320 	orrmi.w	r3, r3, #32
 8019daa:	6023      	strmi	r3, [r4, #0]
 8019dac:	b11d      	cbz	r5, 8019db6 <_printf_i+0x19e>
 8019dae:	2310      	movs	r3, #16
 8019db0:	e7ac      	b.n	8019d0c <_printf_i+0xf4>
 8019db2:	4827      	ldr	r0, [pc, #156]	@ (8019e50 <_printf_i+0x238>)
 8019db4:	e7e9      	b.n	8019d8a <_printf_i+0x172>
 8019db6:	6823      	ldr	r3, [r4, #0]
 8019db8:	f023 0320 	bic.w	r3, r3, #32
 8019dbc:	6023      	str	r3, [r4, #0]
 8019dbe:	e7f6      	b.n	8019dae <_printf_i+0x196>
 8019dc0:	4616      	mov	r6, r2
 8019dc2:	e7bd      	b.n	8019d40 <_printf_i+0x128>
 8019dc4:	6833      	ldr	r3, [r6, #0]
 8019dc6:	6825      	ldr	r5, [r4, #0]
 8019dc8:	6961      	ldr	r1, [r4, #20]
 8019dca:	1d18      	adds	r0, r3, #4
 8019dcc:	6030      	str	r0, [r6, #0]
 8019dce:	062e      	lsls	r6, r5, #24
 8019dd0:	681b      	ldr	r3, [r3, #0]
 8019dd2:	d501      	bpl.n	8019dd8 <_printf_i+0x1c0>
 8019dd4:	6019      	str	r1, [r3, #0]
 8019dd6:	e002      	b.n	8019dde <_printf_i+0x1c6>
 8019dd8:	0668      	lsls	r0, r5, #25
 8019dda:	d5fb      	bpl.n	8019dd4 <_printf_i+0x1bc>
 8019ddc:	8019      	strh	r1, [r3, #0]
 8019dde:	2300      	movs	r3, #0
 8019de0:	6123      	str	r3, [r4, #16]
 8019de2:	4616      	mov	r6, r2
 8019de4:	e7bc      	b.n	8019d60 <_printf_i+0x148>
 8019de6:	6833      	ldr	r3, [r6, #0]
 8019de8:	1d1a      	adds	r2, r3, #4
 8019dea:	6032      	str	r2, [r6, #0]
 8019dec:	681e      	ldr	r6, [r3, #0]
 8019dee:	6862      	ldr	r2, [r4, #4]
 8019df0:	2100      	movs	r1, #0
 8019df2:	4630      	mov	r0, r6
 8019df4:	f7e6 fa9c 	bl	8000330 <memchr>
 8019df8:	b108      	cbz	r0, 8019dfe <_printf_i+0x1e6>
 8019dfa:	1b80      	subs	r0, r0, r6
 8019dfc:	6060      	str	r0, [r4, #4]
 8019dfe:	6863      	ldr	r3, [r4, #4]
 8019e00:	6123      	str	r3, [r4, #16]
 8019e02:	2300      	movs	r3, #0
 8019e04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019e08:	e7aa      	b.n	8019d60 <_printf_i+0x148>
 8019e0a:	6923      	ldr	r3, [r4, #16]
 8019e0c:	4632      	mov	r2, r6
 8019e0e:	4649      	mov	r1, r9
 8019e10:	4640      	mov	r0, r8
 8019e12:	47d0      	blx	sl
 8019e14:	3001      	adds	r0, #1
 8019e16:	d0ad      	beq.n	8019d74 <_printf_i+0x15c>
 8019e18:	6823      	ldr	r3, [r4, #0]
 8019e1a:	079b      	lsls	r3, r3, #30
 8019e1c:	d413      	bmi.n	8019e46 <_printf_i+0x22e>
 8019e1e:	68e0      	ldr	r0, [r4, #12]
 8019e20:	9b03      	ldr	r3, [sp, #12]
 8019e22:	4298      	cmp	r0, r3
 8019e24:	bfb8      	it	lt
 8019e26:	4618      	movlt	r0, r3
 8019e28:	e7a6      	b.n	8019d78 <_printf_i+0x160>
 8019e2a:	2301      	movs	r3, #1
 8019e2c:	4632      	mov	r2, r6
 8019e2e:	4649      	mov	r1, r9
 8019e30:	4640      	mov	r0, r8
 8019e32:	47d0      	blx	sl
 8019e34:	3001      	adds	r0, #1
 8019e36:	d09d      	beq.n	8019d74 <_printf_i+0x15c>
 8019e38:	3501      	adds	r5, #1
 8019e3a:	68e3      	ldr	r3, [r4, #12]
 8019e3c:	9903      	ldr	r1, [sp, #12]
 8019e3e:	1a5b      	subs	r3, r3, r1
 8019e40:	42ab      	cmp	r3, r5
 8019e42:	dcf2      	bgt.n	8019e2a <_printf_i+0x212>
 8019e44:	e7eb      	b.n	8019e1e <_printf_i+0x206>
 8019e46:	2500      	movs	r5, #0
 8019e48:	f104 0619 	add.w	r6, r4, #25
 8019e4c:	e7f5      	b.n	8019e3a <_printf_i+0x222>
 8019e4e:	bf00      	nop
 8019e50:	0801e4ab 	.word	0x0801e4ab
 8019e54:	0801e4bc 	.word	0x0801e4bc

08019e58 <std>:
 8019e58:	2300      	movs	r3, #0
 8019e5a:	b510      	push	{r4, lr}
 8019e5c:	4604      	mov	r4, r0
 8019e5e:	e9c0 3300 	strd	r3, r3, [r0]
 8019e62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019e66:	6083      	str	r3, [r0, #8]
 8019e68:	8181      	strh	r1, [r0, #12]
 8019e6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8019e6c:	81c2      	strh	r2, [r0, #14]
 8019e6e:	6183      	str	r3, [r0, #24]
 8019e70:	4619      	mov	r1, r3
 8019e72:	2208      	movs	r2, #8
 8019e74:	305c      	adds	r0, #92	@ 0x5c
 8019e76:	f000 f914 	bl	801a0a2 <memset>
 8019e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8019eb0 <std+0x58>)
 8019e7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8019e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8019eb4 <std+0x5c>)
 8019e80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019e82:	4b0d      	ldr	r3, [pc, #52]	@ (8019eb8 <std+0x60>)
 8019e84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019e86:	4b0d      	ldr	r3, [pc, #52]	@ (8019ebc <std+0x64>)
 8019e88:	6323      	str	r3, [r4, #48]	@ 0x30
 8019e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8019ec0 <std+0x68>)
 8019e8c:	6224      	str	r4, [r4, #32]
 8019e8e:	429c      	cmp	r4, r3
 8019e90:	d006      	beq.n	8019ea0 <std+0x48>
 8019e92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019e96:	4294      	cmp	r4, r2
 8019e98:	d002      	beq.n	8019ea0 <std+0x48>
 8019e9a:	33d0      	adds	r3, #208	@ 0xd0
 8019e9c:	429c      	cmp	r4, r3
 8019e9e:	d105      	bne.n	8019eac <std+0x54>
 8019ea0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019ea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019ea8:	f000 b996 	b.w	801a1d8 <__retarget_lock_init_recursive>
 8019eac:	bd10      	pop	{r4, pc}
 8019eae:	bf00      	nop
 8019eb0:	0801a01d 	.word	0x0801a01d
 8019eb4:	0801a03f 	.word	0x0801a03f
 8019eb8:	0801a077 	.word	0x0801a077
 8019ebc:	0801a09b 	.word	0x0801a09b
 8019ec0:	2401ccf8 	.word	0x2401ccf8

08019ec4 <stdio_exit_handler>:
 8019ec4:	4a02      	ldr	r2, [pc, #8]	@ (8019ed0 <stdio_exit_handler+0xc>)
 8019ec6:	4903      	ldr	r1, [pc, #12]	@ (8019ed4 <stdio_exit_handler+0x10>)
 8019ec8:	4803      	ldr	r0, [pc, #12]	@ (8019ed8 <stdio_exit_handler+0x14>)
 8019eca:	f000 b869 	b.w	8019fa0 <_fwalk_sglue>
 8019ece:	bf00      	nop
 8019ed0:	24000134 	.word	0x24000134
 8019ed4:	0801c395 	.word	0x0801c395
 8019ed8:	240002b0 	.word	0x240002b0

08019edc <cleanup_stdio>:
 8019edc:	6841      	ldr	r1, [r0, #4]
 8019ede:	4b0c      	ldr	r3, [pc, #48]	@ (8019f10 <cleanup_stdio+0x34>)
 8019ee0:	4299      	cmp	r1, r3
 8019ee2:	b510      	push	{r4, lr}
 8019ee4:	4604      	mov	r4, r0
 8019ee6:	d001      	beq.n	8019eec <cleanup_stdio+0x10>
 8019ee8:	f002 fa54 	bl	801c394 <_fflush_r>
 8019eec:	68a1      	ldr	r1, [r4, #8]
 8019eee:	4b09      	ldr	r3, [pc, #36]	@ (8019f14 <cleanup_stdio+0x38>)
 8019ef0:	4299      	cmp	r1, r3
 8019ef2:	d002      	beq.n	8019efa <cleanup_stdio+0x1e>
 8019ef4:	4620      	mov	r0, r4
 8019ef6:	f002 fa4d 	bl	801c394 <_fflush_r>
 8019efa:	68e1      	ldr	r1, [r4, #12]
 8019efc:	4b06      	ldr	r3, [pc, #24]	@ (8019f18 <cleanup_stdio+0x3c>)
 8019efe:	4299      	cmp	r1, r3
 8019f00:	d004      	beq.n	8019f0c <cleanup_stdio+0x30>
 8019f02:	4620      	mov	r0, r4
 8019f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f08:	f002 ba44 	b.w	801c394 <_fflush_r>
 8019f0c:	bd10      	pop	{r4, pc}
 8019f0e:	bf00      	nop
 8019f10:	2401ccf8 	.word	0x2401ccf8
 8019f14:	2401cd60 	.word	0x2401cd60
 8019f18:	2401cdc8 	.word	0x2401cdc8

08019f1c <global_stdio_init.part.0>:
 8019f1c:	b510      	push	{r4, lr}
 8019f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8019f4c <global_stdio_init.part.0+0x30>)
 8019f20:	4c0b      	ldr	r4, [pc, #44]	@ (8019f50 <global_stdio_init.part.0+0x34>)
 8019f22:	4a0c      	ldr	r2, [pc, #48]	@ (8019f54 <global_stdio_init.part.0+0x38>)
 8019f24:	601a      	str	r2, [r3, #0]
 8019f26:	4620      	mov	r0, r4
 8019f28:	2200      	movs	r2, #0
 8019f2a:	2104      	movs	r1, #4
 8019f2c:	f7ff ff94 	bl	8019e58 <std>
 8019f30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019f34:	2201      	movs	r2, #1
 8019f36:	2109      	movs	r1, #9
 8019f38:	f7ff ff8e 	bl	8019e58 <std>
 8019f3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019f40:	2202      	movs	r2, #2
 8019f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f46:	2112      	movs	r1, #18
 8019f48:	f7ff bf86 	b.w	8019e58 <std>
 8019f4c:	2401ce30 	.word	0x2401ce30
 8019f50:	2401ccf8 	.word	0x2401ccf8
 8019f54:	08019ec5 	.word	0x08019ec5

08019f58 <__sfp_lock_acquire>:
 8019f58:	4801      	ldr	r0, [pc, #4]	@ (8019f60 <__sfp_lock_acquire+0x8>)
 8019f5a:	f000 b93e 	b.w	801a1da <__retarget_lock_acquire_recursive>
 8019f5e:	bf00      	nop
 8019f60:	2401ce39 	.word	0x2401ce39

08019f64 <__sfp_lock_release>:
 8019f64:	4801      	ldr	r0, [pc, #4]	@ (8019f6c <__sfp_lock_release+0x8>)
 8019f66:	f000 b939 	b.w	801a1dc <__retarget_lock_release_recursive>
 8019f6a:	bf00      	nop
 8019f6c:	2401ce39 	.word	0x2401ce39

08019f70 <__sinit>:
 8019f70:	b510      	push	{r4, lr}
 8019f72:	4604      	mov	r4, r0
 8019f74:	f7ff fff0 	bl	8019f58 <__sfp_lock_acquire>
 8019f78:	6a23      	ldr	r3, [r4, #32]
 8019f7a:	b11b      	cbz	r3, 8019f84 <__sinit+0x14>
 8019f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f80:	f7ff bff0 	b.w	8019f64 <__sfp_lock_release>
 8019f84:	4b04      	ldr	r3, [pc, #16]	@ (8019f98 <__sinit+0x28>)
 8019f86:	6223      	str	r3, [r4, #32]
 8019f88:	4b04      	ldr	r3, [pc, #16]	@ (8019f9c <__sinit+0x2c>)
 8019f8a:	681b      	ldr	r3, [r3, #0]
 8019f8c:	2b00      	cmp	r3, #0
 8019f8e:	d1f5      	bne.n	8019f7c <__sinit+0xc>
 8019f90:	f7ff ffc4 	bl	8019f1c <global_stdio_init.part.0>
 8019f94:	e7f2      	b.n	8019f7c <__sinit+0xc>
 8019f96:	bf00      	nop
 8019f98:	08019edd 	.word	0x08019edd
 8019f9c:	2401ce30 	.word	0x2401ce30

08019fa0 <_fwalk_sglue>:
 8019fa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019fa4:	4607      	mov	r7, r0
 8019fa6:	4688      	mov	r8, r1
 8019fa8:	4614      	mov	r4, r2
 8019faa:	2600      	movs	r6, #0
 8019fac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019fb0:	f1b9 0901 	subs.w	r9, r9, #1
 8019fb4:	d505      	bpl.n	8019fc2 <_fwalk_sglue+0x22>
 8019fb6:	6824      	ldr	r4, [r4, #0]
 8019fb8:	2c00      	cmp	r4, #0
 8019fba:	d1f7      	bne.n	8019fac <_fwalk_sglue+0xc>
 8019fbc:	4630      	mov	r0, r6
 8019fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019fc2:	89ab      	ldrh	r3, [r5, #12]
 8019fc4:	2b01      	cmp	r3, #1
 8019fc6:	d907      	bls.n	8019fd8 <_fwalk_sglue+0x38>
 8019fc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019fcc:	3301      	adds	r3, #1
 8019fce:	d003      	beq.n	8019fd8 <_fwalk_sglue+0x38>
 8019fd0:	4629      	mov	r1, r5
 8019fd2:	4638      	mov	r0, r7
 8019fd4:	47c0      	blx	r8
 8019fd6:	4306      	orrs	r6, r0
 8019fd8:	3568      	adds	r5, #104	@ 0x68
 8019fda:	e7e9      	b.n	8019fb0 <_fwalk_sglue+0x10>

08019fdc <siprintf>:
 8019fdc:	b40e      	push	{r1, r2, r3}
 8019fde:	b500      	push	{lr}
 8019fe0:	b09c      	sub	sp, #112	@ 0x70
 8019fe2:	ab1d      	add	r3, sp, #116	@ 0x74
 8019fe4:	9002      	str	r0, [sp, #8]
 8019fe6:	9006      	str	r0, [sp, #24]
 8019fe8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019fec:	4809      	ldr	r0, [pc, #36]	@ (801a014 <siprintf+0x38>)
 8019fee:	9107      	str	r1, [sp, #28]
 8019ff0:	9104      	str	r1, [sp, #16]
 8019ff2:	4909      	ldr	r1, [pc, #36]	@ (801a018 <siprintf+0x3c>)
 8019ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8019ff8:	9105      	str	r1, [sp, #20]
 8019ffa:	6800      	ldr	r0, [r0, #0]
 8019ffc:	9301      	str	r3, [sp, #4]
 8019ffe:	a902      	add	r1, sp, #8
 801a000:	f002 f848 	bl	801c094 <_svfiprintf_r>
 801a004:	9b02      	ldr	r3, [sp, #8]
 801a006:	2200      	movs	r2, #0
 801a008:	701a      	strb	r2, [r3, #0]
 801a00a:	b01c      	add	sp, #112	@ 0x70
 801a00c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a010:	b003      	add	sp, #12
 801a012:	4770      	bx	lr
 801a014:	240002ac 	.word	0x240002ac
 801a018:	ffff0208 	.word	0xffff0208

0801a01c <__sread>:
 801a01c:	b510      	push	{r4, lr}
 801a01e:	460c      	mov	r4, r1
 801a020:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a024:	f000 f88a 	bl	801a13c <_read_r>
 801a028:	2800      	cmp	r0, #0
 801a02a:	bfab      	itete	ge
 801a02c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801a02e:	89a3      	ldrhlt	r3, [r4, #12]
 801a030:	181b      	addge	r3, r3, r0
 801a032:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801a036:	bfac      	ite	ge
 801a038:	6563      	strge	r3, [r4, #84]	@ 0x54
 801a03a:	81a3      	strhlt	r3, [r4, #12]
 801a03c:	bd10      	pop	{r4, pc}

0801a03e <__swrite>:
 801a03e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a042:	461f      	mov	r7, r3
 801a044:	898b      	ldrh	r3, [r1, #12]
 801a046:	05db      	lsls	r3, r3, #23
 801a048:	4605      	mov	r5, r0
 801a04a:	460c      	mov	r4, r1
 801a04c:	4616      	mov	r6, r2
 801a04e:	d505      	bpl.n	801a05c <__swrite+0x1e>
 801a050:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a054:	2302      	movs	r3, #2
 801a056:	2200      	movs	r2, #0
 801a058:	f000 f85e 	bl	801a118 <_lseek_r>
 801a05c:	89a3      	ldrh	r3, [r4, #12]
 801a05e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a062:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801a066:	81a3      	strh	r3, [r4, #12]
 801a068:	4632      	mov	r2, r6
 801a06a:	463b      	mov	r3, r7
 801a06c:	4628      	mov	r0, r5
 801a06e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801a072:	f000 b875 	b.w	801a160 <_write_r>

0801a076 <__sseek>:
 801a076:	b510      	push	{r4, lr}
 801a078:	460c      	mov	r4, r1
 801a07a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a07e:	f000 f84b 	bl	801a118 <_lseek_r>
 801a082:	1c43      	adds	r3, r0, #1
 801a084:	89a3      	ldrh	r3, [r4, #12]
 801a086:	bf15      	itete	ne
 801a088:	6560      	strne	r0, [r4, #84]	@ 0x54
 801a08a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801a08e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801a092:	81a3      	strheq	r3, [r4, #12]
 801a094:	bf18      	it	ne
 801a096:	81a3      	strhne	r3, [r4, #12]
 801a098:	bd10      	pop	{r4, pc}

0801a09a <__sclose>:
 801a09a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a09e:	f000 b82b 	b.w	801a0f8 <_close_r>

0801a0a2 <memset>:
 801a0a2:	4402      	add	r2, r0
 801a0a4:	4603      	mov	r3, r0
 801a0a6:	4293      	cmp	r3, r2
 801a0a8:	d100      	bne.n	801a0ac <memset+0xa>
 801a0aa:	4770      	bx	lr
 801a0ac:	f803 1b01 	strb.w	r1, [r3], #1
 801a0b0:	e7f9      	b.n	801a0a6 <memset+0x4>

0801a0b2 <strchr>:
 801a0b2:	b2c9      	uxtb	r1, r1
 801a0b4:	4603      	mov	r3, r0
 801a0b6:	4618      	mov	r0, r3
 801a0b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a0bc:	b112      	cbz	r2, 801a0c4 <strchr+0x12>
 801a0be:	428a      	cmp	r2, r1
 801a0c0:	d1f9      	bne.n	801a0b6 <strchr+0x4>
 801a0c2:	4770      	bx	lr
 801a0c4:	2900      	cmp	r1, #0
 801a0c6:	bf18      	it	ne
 801a0c8:	2000      	movne	r0, #0
 801a0ca:	4770      	bx	lr

0801a0cc <strncmp>:
 801a0cc:	b510      	push	{r4, lr}
 801a0ce:	b16a      	cbz	r2, 801a0ec <strncmp+0x20>
 801a0d0:	3901      	subs	r1, #1
 801a0d2:	1884      	adds	r4, r0, r2
 801a0d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a0d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801a0dc:	429a      	cmp	r2, r3
 801a0de:	d103      	bne.n	801a0e8 <strncmp+0x1c>
 801a0e0:	42a0      	cmp	r0, r4
 801a0e2:	d001      	beq.n	801a0e8 <strncmp+0x1c>
 801a0e4:	2a00      	cmp	r2, #0
 801a0e6:	d1f5      	bne.n	801a0d4 <strncmp+0x8>
 801a0e8:	1ad0      	subs	r0, r2, r3
 801a0ea:	bd10      	pop	{r4, pc}
 801a0ec:	4610      	mov	r0, r2
 801a0ee:	e7fc      	b.n	801a0ea <strncmp+0x1e>

0801a0f0 <_localeconv_r>:
 801a0f0:	4800      	ldr	r0, [pc, #0]	@ (801a0f4 <_localeconv_r+0x4>)
 801a0f2:	4770      	bx	lr
 801a0f4:	24000230 	.word	0x24000230

0801a0f8 <_close_r>:
 801a0f8:	b538      	push	{r3, r4, r5, lr}
 801a0fa:	4d06      	ldr	r5, [pc, #24]	@ (801a114 <_close_r+0x1c>)
 801a0fc:	2300      	movs	r3, #0
 801a0fe:	4604      	mov	r4, r0
 801a100:	4608      	mov	r0, r1
 801a102:	602b      	str	r3, [r5, #0]
 801a104:	f7e8 fe6c 	bl	8002de0 <_close>
 801a108:	1c43      	adds	r3, r0, #1
 801a10a:	d102      	bne.n	801a112 <_close_r+0x1a>
 801a10c:	682b      	ldr	r3, [r5, #0]
 801a10e:	b103      	cbz	r3, 801a112 <_close_r+0x1a>
 801a110:	6023      	str	r3, [r4, #0]
 801a112:	bd38      	pop	{r3, r4, r5, pc}
 801a114:	2401ce34 	.word	0x2401ce34

0801a118 <_lseek_r>:
 801a118:	b538      	push	{r3, r4, r5, lr}
 801a11a:	4d07      	ldr	r5, [pc, #28]	@ (801a138 <_lseek_r+0x20>)
 801a11c:	4604      	mov	r4, r0
 801a11e:	4608      	mov	r0, r1
 801a120:	4611      	mov	r1, r2
 801a122:	2200      	movs	r2, #0
 801a124:	602a      	str	r2, [r5, #0]
 801a126:	461a      	mov	r2, r3
 801a128:	f7e8 fe81 	bl	8002e2e <_lseek>
 801a12c:	1c43      	adds	r3, r0, #1
 801a12e:	d102      	bne.n	801a136 <_lseek_r+0x1e>
 801a130:	682b      	ldr	r3, [r5, #0]
 801a132:	b103      	cbz	r3, 801a136 <_lseek_r+0x1e>
 801a134:	6023      	str	r3, [r4, #0]
 801a136:	bd38      	pop	{r3, r4, r5, pc}
 801a138:	2401ce34 	.word	0x2401ce34

0801a13c <_read_r>:
 801a13c:	b538      	push	{r3, r4, r5, lr}
 801a13e:	4d07      	ldr	r5, [pc, #28]	@ (801a15c <_read_r+0x20>)
 801a140:	4604      	mov	r4, r0
 801a142:	4608      	mov	r0, r1
 801a144:	4611      	mov	r1, r2
 801a146:	2200      	movs	r2, #0
 801a148:	602a      	str	r2, [r5, #0]
 801a14a:	461a      	mov	r2, r3
 801a14c:	f7e8 fe0f 	bl	8002d6e <_read>
 801a150:	1c43      	adds	r3, r0, #1
 801a152:	d102      	bne.n	801a15a <_read_r+0x1e>
 801a154:	682b      	ldr	r3, [r5, #0]
 801a156:	b103      	cbz	r3, 801a15a <_read_r+0x1e>
 801a158:	6023      	str	r3, [r4, #0]
 801a15a:	bd38      	pop	{r3, r4, r5, pc}
 801a15c:	2401ce34 	.word	0x2401ce34

0801a160 <_write_r>:
 801a160:	b538      	push	{r3, r4, r5, lr}
 801a162:	4d07      	ldr	r5, [pc, #28]	@ (801a180 <_write_r+0x20>)
 801a164:	4604      	mov	r4, r0
 801a166:	4608      	mov	r0, r1
 801a168:	4611      	mov	r1, r2
 801a16a:	2200      	movs	r2, #0
 801a16c:	602a      	str	r2, [r5, #0]
 801a16e:	461a      	mov	r2, r3
 801a170:	f7e8 fe1a 	bl	8002da8 <_write>
 801a174:	1c43      	adds	r3, r0, #1
 801a176:	d102      	bne.n	801a17e <_write_r+0x1e>
 801a178:	682b      	ldr	r3, [r5, #0]
 801a17a:	b103      	cbz	r3, 801a17e <_write_r+0x1e>
 801a17c:	6023      	str	r3, [r4, #0]
 801a17e:	bd38      	pop	{r3, r4, r5, pc}
 801a180:	2401ce34 	.word	0x2401ce34

0801a184 <__errno>:
 801a184:	4b01      	ldr	r3, [pc, #4]	@ (801a18c <__errno+0x8>)
 801a186:	6818      	ldr	r0, [r3, #0]
 801a188:	4770      	bx	lr
 801a18a:	bf00      	nop
 801a18c:	240002ac 	.word	0x240002ac

0801a190 <__libc_init_array>:
 801a190:	b570      	push	{r4, r5, r6, lr}
 801a192:	4d0d      	ldr	r5, [pc, #52]	@ (801a1c8 <__libc_init_array+0x38>)
 801a194:	4c0d      	ldr	r4, [pc, #52]	@ (801a1cc <__libc_init_array+0x3c>)
 801a196:	1b64      	subs	r4, r4, r5
 801a198:	10a4      	asrs	r4, r4, #2
 801a19a:	2600      	movs	r6, #0
 801a19c:	42a6      	cmp	r6, r4
 801a19e:	d109      	bne.n	801a1b4 <__libc_init_array+0x24>
 801a1a0:	4d0b      	ldr	r5, [pc, #44]	@ (801a1d0 <__libc_init_array+0x40>)
 801a1a2:	4c0c      	ldr	r4, [pc, #48]	@ (801a1d4 <__libc_init_array+0x44>)
 801a1a4:	f003 fb18 	bl	801d7d8 <_init>
 801a1a8:	1b64      	subs	r4, r4, r5
 801a1aa:	10a4      	asrs	r4, r4, #2
 801a1ac:	2600      	movs	r6, #0
 801a1ae:	42a6      	cmp	r6, r4
 801a1b0:	d105      	bne.n	801a1be <__libc_init_array+0x2e>
 801a1b2:	bd70      	pop	{r4, r5, r6, pc}
 801a1b4:	f855 3b04 	ldr.w	r3, [r5], #4
 801a1b8:	4798      	blx	r3
 801a1ba:	3601      	adds	r6, #1
 801a1bc:	e7ee      	b.n	801a19c <__libc_init_array+0xc>
 801a1be:	f855 3b04 	ldr.w	r3, [r5], #4
 801a1c2:	4798      	blx	r3
 801a1c4:	3601      	adds	r6, #1
 801a1c6:	e7f2      	b.n	801a1ae <__libc_init_array+0x1e>
 801a1c8:	0801ea88 	.word	0x0801ea88
 801a1cc:	0801ea88 	.word	0x0801ea88
 801a1d0:	0801ea88 	.word	0x0801ea88
 801a1d4:	0801ea8c 	.word	0x0801ea8c

0801a1d8 <__retarget_lock_init_recursive>:
 801a1d8:	4770      	bx	lr

0801a1da <__retarget_lock_acquire_recursive>:
 801a1da:	4770      	bx	lr

0801a1dc <__retarget_lock_release_recursive>:
 801a1dc:	4770      	bx	lr

0801a1de <memcpy>:
 801a1de:	440a      	add	r2, r1
 801a1e0:	4291      	cmp	r1, r2
 801a1e2:	f100 33ff 	add.w	r3, r0, #4294967295
 801a1e6:	d100      	bne.n	801a1ea <memcpy+0xc>
 801a1e8:	4770      	bx	lr
 801a1ea:	b510      	push	{r4, lr}
 801a1ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a1f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a1f4:	4291      	cmp	r1, r2
 801a1f6:	d1f9      	bne.n	801a1ec <memcpy+0xe>
 801a1f8:	bd10      	pop	{r4, pc}
 801a1fa:	0000      	movs	r0, r0
 801a1fc:	0000      	movs	r0, r0
	...

0801a200 <nan>:
 801a200:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a208 <nan+0x8>
 801a204:	4770      	bx	lr
 801a206:	bf00      	nop
 801a208:	00000000 	.word	0x00000000
 801a20c:	7ff80000 	.word	0x7ff80000

0801a210 <quorem>:
 801a210:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a214:	6903      	ldr	r3, [r0, #16]
 801a216:	690c      	ldr	r4, [r1, #16]
 801a218:	42a3      	cmp	r3, r4
 801a21a:	4607      	mov	r7, r0
 801a21c:	db7e      	blt.n	801a31c <quorem+0x10c>
 801a21e:	3c01      	subs	r4, #1
 801a220:	f101 0814 	add.w	r8, r1, #20
 801a224:	00a3      	lsls	r3, r4, #2
 801a226:	f100 0514 	add.w	r5, r0, #20
 801a22a:	9300      	str	r3, [sp, #0]
 801a22c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a230:	9301      	str	r3, [sp, #4]
 801a232:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a236:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a23a:	3301      	adds	r3, #1
 801a23c:	429a      	cmp	r2, r3
 801a23e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a242:	fbb2 f6f3 	udiv	r6, r2, r3
 801a246:	d32e      	bcc.n	801a2a6 <quorem+0x96>
 801a248:	f04f 0a00 	mov.w	sl, #0
 801a24c:	46c4      	mov	ip, r8
 801a24e:	46ae      	mov	lr, r5
 801a250:	46d3      	mov	fp, sl
 801a252:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a256:	b298      	uxth	r0, r3
 801a258:	fb06 a000 	mla	r0, r6, r0, sl
 801a25c:	0c02      	lsrs	r2, r0, #16
 801a25e:	0c1b      	lsrs	r3, r3, #16
 801a260:	fb06 2303 	mla	r3, r6, r3, r2
 801a264:	f8de 2000 	ldr.w	r2, [lr]
 801a268:	b280      	uxth	r0, r0
 801a26a:	b292      	uxth	r2, r2
 801a26c:	1a12      	subs	r2, r2, r0
 801a26e:	445a      	add	r2, fp
 801a270:	f8de 0000 	ldr.w	r0, [lr]
 801a274:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a278:	b29b      	uxth	r3, r3
 801a27a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a27e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a282:	b292      	uxth	r2, r2
 801a284:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a288:	45e1      	cmp	r9, ip
 801a28a:	f84e 2b04 	str.w	r2, [lr], #4
 801a28e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a292:	d2de      	bcs.n	801a252 <quorem+0x42>
 801a294:	9b00      	ldr	r3, [sp, #0]
 801a296:	58eb      	ldr	r3, [r5, r3]
 801a298:	b92b      	cbnz	r3, 801a2a6 <quorem+0x96>
 801a29a:	9b01      	ldr	r3, [sp, #4]
 801a29c:	3b04      	subs	r3, #4
 801a29e:	429d      	cmp	r5, r3
 801a2a0:	461a      	mov	r2, r3
 801a2a2:	d32f      	bcc.n	801a304 <quorem+0xf4>
 801a2a4:	613c      	str	r4, [r7, #16]
 801a2a6:	4638      	mov	r0, r7
 801a2a8:	f001 fca0 	bl	801bbec <__mcmp>
 801a2ac:	2800      	cmp	r0, #0
 801a2ae:	db25      	blt.n	801a2fc <quorem+0xec>
 801a2b0:	4629      	mov	r1, r5
 801a2b2:	2000      	movs	r0, #0
 801a2b4:	f858 2b04 	ldr.w	r2, [r8], #4
 801a2b8:	f8d1 c000 	ldr.w	ip, [r1]
 801a2bc:	fa1f fe82 	uxth.w	lr, r2
 801a2c0:	fa1f f38c 	uxth.w	r3, ip
 801a2c4:	eba3 030e 	sub.w	r3, r3, lr
 801a2c8:	4403      	add	r3, r0
 801a2ca:	0c12      	lsrs	r2, r2, #16
 801a2cc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a2d0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a2d4:	b29b      	uxth	r3, r3
 801a2d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a2da:	45c1      	cmp	r9, r8
 801a2dc:	f841 3b04 	str.w	r3, [r1], #4
 801a2e0:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a2e4:	d2e6      	bcs.n	801a2b4 <quorem+0xa4>
 801a2e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a2ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a2ee:	b922      	cbnz	r2, 801a2fa <quorem+0xea>
 801a2f0:	3b04      	subs	r3, #4
 801a2f2:	429d      	cmp	r5, r3
 801a2f4:	461a      	mov	r2, r3
 801a2f6:	d30b      	bcc.n	801a310 <quorem+0x100>
 801a2f8:	613c      	str	r4, [r7, #16]
 801a2fa:	3601      	adds	r6, #1
 801a2fc:	4630      	mov	r0, r6
 801a2fe:	b003      	add	sp, #12
 801a300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a304:	6812      	ldr	r2, [r2, #0]
 801a306:	3b04      	subs	r3, #4
 801a308:	2a00      	cmp	r2, #0
 801a30a:	d1cb      	bne.n	801a2a4 <quorem+0x94>
 801a30c:	3c01      	subs	r4, #1
 801a30e:	e7c6      	b.n	801a29e <quorem+0x8e>
 801a310:	6812      	ldr	r2, [r2, #0]
 801a312:	3b04      	subs	r3, #4
 801a314:	2a00      	cmp	r2, #0
 801a316:	d1ef      	bne.n	801a2f8 <quorem+0xe8>
 801a318:	3c01      	subs	r4, #1
 801a31a:	e7ea      	b.n	801a2f2 <quorem+0xe2>
 801a31c:	2000      	movs	r0, #0
 801a31e:	e7ee      	b.n	801a2fe <quorem+0xee>

0801a320 <_dtoa_r>:
 801a320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a324:	ed2d 8b02 	vpush	{d8}
 801a328:	69c7      	ldr	r7, [r0, #28]
 801a32a:	b091      	sub	sp, #68	@ 0x44
 801a32c:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a330:	ec55 4b10 	vmov	r4, r5, d0
 801a334:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801a336:	9107      	str	r1, [sp, #28]
 801a338:	4681      	mov	r9, r0
 801a33a:	9209      	str	r2, [sp, #36]	@ 0x24
 801a33c:	930d      	str	r3, [sp, #52]	@ 0x34
 801a33e:	b97f      	cbnz	r7, 801a360 <_dtoa_r+0x40>
 801a340:	2010      	movs	r0, #16
 801a342:	f001 f8c7 	bl	801b4d4 <malloc>
 801a346:	4602      	mov	r2, r0
 801a348:	f8c9 001c 	str.w	r0, [r9, #28]
 801a34c:	b920      	cbnz	r0, 801a358 <_dtoa_r+0x38>
 801a34e:	4ba0      	ldr	r3, [pc, #640]	@ (801a5d0 <_dtoa_r+0x2b0>)
 801a350:	21ef      	movs	r1, #239	@ 0xef
 801a352:	48a0      	ldr	r0, [pc, #640]	@ (801a5d4 <_dtoa_r+0x2b4>)
 801a354:	f002 f870 	bl	801c438 <__assert_func>
 801a358:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a35c:	6007      	str	r7, [r0, #0]
 801a35e:	60c7      	str	r7, [r0, #12]
 801a360:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a364:	6819      	ldr	r1, [r3, #0]
 801a366:	b159      	cbz	r1, 801a380 <_dtoa_r+0x60>
 801a368:	685a      	ldr	r2, [r3, #4]
 801a36a:	604a      	str	r2, [r1, #4]
 801a36c:	2301      	movs	r3, #1
 801a36e:	4093      	lsls	r3, r2
 801a370:	608b      	str	r3, [r1, #8]
 801a372:	4648      	mov	r0, r9
 801a374:	f001 f9b6 	bl	801b6e4 <_Bfree>
 801a378:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a37c:	2200      	movs	r2, #0
 801a37e:	601a      	str	r2, [r3, #0]
 801a380:	1e2b      	subs	r3, r5, #0
 801a382:	bfbb      	ittet	lt
 801a384:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a388:	9303      	strlt	r3, [sp, #12]
 801a38a:	2300      	movge	r3, #0
 801a38c:	2201      	movlt	r2, #1
 801a38e:	bfac      	ite	ge
 801a390:	6033      	strge	r3, [r6, #0]
 801a392:	6032      	strlt	r2, [r6, #0]
 801a394:	4b90      	ldr	r3, [pc, #576]	@ (801a5d8 <_dtoa_r+0x2b8>)
 801a396:	9e03      	ldr	r6, [sp, #12]
 801a398:	43b3      	bics	r3, r6
 801a39a:	d110      	bne.n	801a3be <_dtoa_r+0x9e>
 801a39c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a39e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a3a2:	6013      	str	r3, [r2, #0]
 801a3a4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801a3a8:	4323      	orrs	r3, r4
 801a3aa:	f000 84de 	beq.w	801ad6a <_dtoa_r+0xa4a>
 801a3ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a3b0:	4f8a      	ldr	r7, [pc, #552]	@ (801a5dc <_dtoa_r+0x2bc>)
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	f000 84e0 	beq.w	801ad78 <_dtoa_r+0xa58>
 801a3b8:	1cfb      	adds	r3, r7, #3
 801a3ba:	f000 bcdb 	b.w	801ad74 <_dtoa_r+0xa54>
 801a3be:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a3c2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3ca:	d10a      	bne.n	801a3e2 <_dtoa_r+0xc2>
 801a3cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a3ce:	2301      	movs	r3, #1
 801a3d0:	6013      	str	r3, [r2, #0]
 801a3d2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a3d4:	b113      	cbz	r3, 801a3dc <_dtoa_r+0xbc>
 801a3d6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a3d8:	4b81      	ldr	r3, [pc, #516]	@ (801a5e0 <_dtoa_r+0x2c0>)
 801a3da:	6013      	str	r3, [r2, #0]
 801a3dc:	4f81      	ldr	r7, [pc, #516]	@ (801a5e4 <_dtoa_r+0x2c4>)
 801a3de:	f000 bccb 	b.w	801ad78 <_dtoa_r+0xa58>
 801a3e2:	aa0e      	add	r2, sp, #56	@ 0x38
 801a3e4:	a90f      	add	r1, sp, #60	@ 0x3c
 801a3e6:	4648      	mov	r0, r9
 801a3e8:	eeb0 0b48 	vmov.f64	d0, d8
 801a3ec:	f001 fd1e 	bl	801be2c <__d2b>
 801a3f0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801a3f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a3f6:	9001      	str	r0, [sp, #4]
 801a3f8:	2b00      	cmp	r3, #0
 801a3fa:	d045      	beq.n	801a488 <_dtoa_r+0x168>
 801a3fc:	eeb0 7b48 	vmov.f64	d7, d8
 801a400:	ee18 1a90 	vmov	r1, s17
 801a404:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a408:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801a40c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801a410:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801a414:	2500      	movs	r5, #0
 801a416:	ee07 1a90 	vmov	s15, r1
 801a41a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801a41e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a5b8 <_dtoa_r+0x298>
 801a422:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a426:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801a5c0 <_dtoa_r+0x2a0>
 801a42a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a42e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a5c8 <_dtoa_r+0x2a8>
 801a432:	ee07 3a90 	vmov	s15, r3
 801a436:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a43a:	eeb0 7b46 	vmov.f64	d7, d6
 801a43e:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a442:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a446:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a44a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a44e:	ee16 8a90 	vmov	r8, s13
 801a452:	d508      	bpl.n	801a466 <_dtoa_r+0x146>
 801a454:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a458:	eeb4 6b47 	vcmp.f64	d6, d7
 801a45c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a460:	bf18      	it	ne
 801a462:	f108 38ff 	addne.w	r8, r8, #4294967295
 801a466:	f1b8 0f16 	cmp.w	r8, #22
 801a46a:	d82b      	bhi.n	801a4c4 <_dtoa_r+0x1a4>
 801a46c:	495e      	ldr	r1, [pc, #376]	@ (801a5e8 <_dtoa_r+0x2c8>)
 801a46e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801a472:	ed91 7b00 	vldr	d7, [r1]
 801a476:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a47a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a47e:	d501      	bpl.n	801a484 <_dtoa_r+0x164>
 801a480:	f108 38ff 	add.w	r8, r8, #4294967295
 801a484:	2100      	movs	r1, #0
 801a486:	e01e      	b.n	801a4c6 <_dtoa_r+0x1a6>
 801a488:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a48a:	4413      	add	r3, r2
 801a48c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801a490:	2920      	cmp	r1, #32
 801a492:	bfc1      	itttt	gt
 801a494:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801a498:	408e      	lslgt	r6, r1
 801a49a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801a49e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801a4a2:	bfd6      	itet	le
 801a4a4:	f1c1 0120 	rsble	r1, r1, #32
 801a4a8:	4331      	orrgt	r1, r6
 801a4aa:	fa04 f101 	lslle.w	r1, r4, r1
 801a4ae:	ee07 1a90 	vmov	s15, r1
 801a4b2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a4b6:	3b01      	subs	r3, #1
 801a4b8:	ee17 1a90 	vmov	r1, s15
 801a4bc:	2501      	movs	r5, #1
 801a4be:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801a4c2:	e7a8      	b.n	801a416 <_dtoa_r+0xf6>
 801a4c4:	2101      	movs	r1, #1
 801a4c6:	1ad2      	subs	r2, r2, r3
 801a4c8:	1e53      	subs	r3, r2, #1
 801a4ca:	9306      	str	r3, [sp, #24]
 801a4cc:	bf45      	ittet	mi
 801a4ce:	f1c2 0301 	rsbmi	r3, r2, #1
 801a4d2:	9305      	strmi	r3, [sp, #20]
 801a4d4:	2300      	movpl	r3, #0
 801a4d6:	2300      	movmi	r3, #0
 801a4d8:	bf4c      	ite	mi
 801a4da:	9306      	strmi	r3, [sp, #24]
 801a4dc:	9305      	strpl	r3, [sp, #20]
 801a4de:	f1b8 0f00 	cmp.w	r8, #0
 801a4e2:	910c      	str	r1, [sp, #48]	@ 0x30
 801a4e4:	db18      	blt.n	801a518 <_dtoa_r+0x1f8>
 801a4e6:	9b06      	ldr	r3, [sp, #24]
 801a4e8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801a4ec:	4443      	add	r3, r8
 801a4ee:	9306      	str	r3, [sp, #24]
 801a4f0:	2300      	movs	r3, #0
 801a4f2:	9a07      	ldr	r2, [sp, #28]
 801a4f4:	2a09      	cmp	r2, #9
 801a4f6:	d849      	bhi.n	801a58c <_dtoa_r+0x26c>
 801a4f8:	2a05      	cmp	r2, #5
 801a4fa:	bfc4      	itt	gt
 801a4fc:	3a04      	subgt	r2, #4
 801a4fe:	9207      	strgt	r2, [sp, #28]
 801a500:	9a07      	ldr	r2, [sp, #28]
 801a502:	f1a2 0202 	sub.w	r2, r2, #2
 801a506:	bfcc      	ite	gt
 801a508:	2400      	movgt	r4, #0
 801a50a:	2401      	movle	r4, #1
 801a50c:	2a03      	cmp	r2, #3
 801a50e:	d848      	bhi.n	801a5a2 <_dtoa_r+0x282>
 801a510:	e8df f002 	tbb	[pc, r2]
 801a514:	3a2c2e0b 	.word	0x3a2c2e0b
 801a518:	9b05      	ldr	r3, [sp, #20]
 801a51a:	2200      	movs	r2, #0
 801a51c:	eba3 0308 	sub.w	r3, r3, r8
 801a520:	9305      	str	r3, [sp, #20]
 801a522:	920a      	str	r2, [sp, #40]	@ 0x28
 801a524:	f1c8 0300 	rsb	r3, r8, #0
 801a528:	e7e3      	b.n	801a4f2 <_dtoa_r+0x1d2>
 801a52a:	2200      	movs	r2, #0
 801a52c:	9208      	str	r2, [sp, #32]
 801a52e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a530:	2a00      	cmp	r2, #0
 801a532:	dc39      	bgt.n	801a5a8 <_dtoa_r+0x288>
 801a534:	f04f 0b01 	mov.w	fp, #1
 801a538:	46da      	mov	sl, fp
 801a53a:	465a      	mov	r2, fp
 801a53c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801a540:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801a544:	2100      	movs	r1, #0
 801a546:	2004      	movs	r0, #4
 801a548:	f100 0614 	add.w	r6, r0, #20
 801a54c:	4296      	cmp	r6, r2
 801a54e:	d930      	bls.n	801a5b2 <_dtoa_r+0x292>
 801a550:	6079      	str	r1, [r7, #4]
 801a552:	4648      	mov	r0, r9
 801a554:	9304      	str	r3, [sp, #16]
 801a556:	f001 f885 	bl	801b664 <_Balloc>
 801a55a:	9b04      	ldr	r3, [sp, #16]
 801a55c:	4607      	mov	r7, r0
 801a55e:	2800      	cmp	r0, #0
 801a560:	d146      	bne.n	801a5f0 <_dtoa_r+0x2d0>
 801a562:	4b22      	ldr	r3, [pc, #136]	@ (801a5ec <_dtoa_r+0x2cc>)
 801a564:	4602      	mov	r2, r0
 801a566:	f240 11af 	movw	r1, #431	@ 0x1af
 801a56a:	e6f2      	b.n	801a352 <_dtoa_r+0x32>
 801a56c:	2201      	movs	r2, #1
 801a56e:	e7dd      	b.n	801a52c <_dtoa_r+0x20c>
 801a570:	2200      	movs	r2, #0
 801a572:	9208      	str	r2, [sp, #32]
 801a574:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a576:	eb08 0b02 	add.w	fp, r8, r2
 801a57a:	f10b 0a01 	add.w	sl, fp, #1
 801a57e:	4652      	mov	r2, sl
 801a580:	2a01      	cmp	r2, #1
 801a582:	bfb8      	it	lt
 801a584:	2201      	movlt	r2, #1
 801a586:	e7db      	b.n	801a540 <_dtoa_r+0x220>
 801a588:	2201      	movs	r2, #1
 801a58a:	e7f2      	b.n	801a572 <_dtoa_r+0x252>
 801a58c:	2401      	movs	r4, #1
 801a58e:	2200      	movs	r2, #0
 801a590:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a594:	f04f 3bff 	mov.w	fp, #4294967295
 801a598:	2100      	movs	r1, #0
 801a59a:	46da      	mov	sl, fp
 801a59c:	2212      	movs	r2, #18
 801a59e:	9109      	str	r1, [sp, #36]	@ 0x24
 801a5a0:	e7ce      	b.n	801a540 <_dtoa_r+0x220>
 801a5a2:	2201      	movs	r2, #1
 801a5a4:	9208      	str	r2, [sp, #32]
 801a5a6:	e7f5      	b.n	801a594 <_dtoa_r+0x274>
 801a5a8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801a5ac:	46da      	mov	sl, fp
 801a5ae:	465a      	mov	r2, fp
 801a5b0:	e7c6      	b.n	801a540 <_dtoa_r+0x220>
 801a5b2:	3101      	adds	r1, #1
 801a5b4:	0040      	lsls	r0, r0, #1
 801a5b6:	e7c7      	b.n	801a548 <_dtoa_r+0x228>
 801a5b8:	636f4361 	.word	0x636f4361
 801a5bc:	3fd287a7 	.word	0x3fd287a7
 801a5c0:	8b60c8b3 	.word	0x8b60c8b3
 801a5c4:	3fc68a28 	.word	0x3fc68a28
 801a5c8:	509f79fb 	.word	0x509f79fb
 801a5cc:	3fd34413 	.word	0x3fd34413
 801a5d0:	0801e4e2 	.word	0x0801e4e2
 801a5d4:	0801e4f9 	.word	0x0801e4f9
 801a5d8:	7ff00000 	.word	0x7ff00000
 801a5dc:	0801e4de 	.word	0x0801e4de
 801a5e0:	0801e4aa 	.word	0x0801e4aa
 801a5e4:	0801e4a9 	.word	0x0801e4a9
 801a5e8:	0801e650 	.word	0x0801e650
 801a5ec:	0801e551 	.word	0x0801e551
 801a5f0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801a5f4:	f1ba 0f0e 	cmp.w	sl, #14
 801a5f8:	6010      	str	r0, [r2, #0]
 801a5fa:	d86f      	bhi.n	801a6dc <_dtoa_r+0x3bc>
 801a5fc:	2c00      	cmp	r4, #0
 801a5fe:	d06d      	beq.n	801a6dc <_dtoa_r+0x3bc>
 801a600:	f1b8 0f00 	cmp.w	r8, #0
 801a604:	f340 80c2 	ble.w	801a78c <_dtoa_r+0x46c>
 801a608:	4aca      	ldr	r2, [pc, #808]	@ (801a934 <_dtoa_r+0x614>)
 801a60a:	f008 010f 	and.w	r1, r8, #15
 801a60e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a612:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801a616:	ed92 7b00 	vldr	d7, [r2]
 801a61a:	ea4f 1128 	mov.w	r1, r8, asr #4
 801a61e:	f000 80a9 	beq.w	801a774 <_dtoa_r+0x454>
 801a622:	4ac5      	ldr	r2, [pc, #788]	@ (801a938 <_dtoa_r+0x618>)
 801a624:	ed92 6b08 	vldr	d6, [r2, #32]
 801a628:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a62c:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a630:	f001 010f 	and.w	r1, r1, #15
 801a634:	2203      	movs	r2, #3
 801a636:	48c0      	ldr	r0, [pc, #768]	@ (801a938 <_dtoa_r+0x618>)
 801a638:	2900      	cmp	r1, #0
 801a63a:	f040 809d 	bne.w	801a778 <_dtoa_r+0x458>
 801a63e:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a642:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a646:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a64a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a64c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a650:	2900      	cmp	r1, #0
 801a652:	f000 80c1 	beq.w	801a7d8 <_dtoa_r+0x4b8>
 801a656:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801a65a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a65e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a662:	f140 80b9 	bpl.w	801a7d8 <_dtoa_r+0x4b8>
 801a666:	f1ba 0f00 	cmp.w	sl, #0
 801a66a:	f000 80b5 	beq.w	801a7d8 <_dtoa_r+0x4b8>
 801a66e:	f1bb 0f00 	cmp.w	fp, #0
 801a672:	dd31      	ble.n	801a6d8 <_dtoa_r+0x3b8>
 801a674:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a678:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a67c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a680:	f108 31ff 	add.w	r1, r8, #4294967295
 801a684:	9104      	str	r1, [sp, #16]
 801a686:	3201      	adds	r2, #1
 801a688:	465c      	mov	r4, fp
 801a68a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a68e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801a692:	ee07 2a90 	vmov	s15, r2
 801a696:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a69a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a69e:	ee15 2a90 	vmov	r2, s11
 801a6a2:	ec51 0b15 	vmov	r0, r1, d5
 801a6a6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801a6aa:	2c00      	cmp	r4, #0
 801a6ac:	f040 8098 	bne.w	801a7e0 <_dtoa_r+0x4c0>
 801a6b0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a6b4:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a6b8:	ec41 0b17 	vmov	d7, r0, r1
 801a6bc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a6c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a6c4:	f300 8261 	bgt.w	801ab8a <_dtoa_r+0x86a>
 801a6c8:	eeb1 7b47 	vneg.f64	d7, d7
 801a6cc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a6d4:	f100 80f5 	bmi.w	801a8c2 <_dtoa_r+0x5a2>
 801a6d8:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a6dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a6de:	2a00      	cmp	r2, #0
 801a6e0:	f2c0 812c 	blt.w	801a93c <_dtoa_r+0x61c>
 801a6e4:	f1b8 0f0e 	cmp.w	r8, #14
 801a6e8:	f300 8128 	bgt.w	801a93c <_dtoa_r+0x61c>
 801a6ec:	4b91      	ldr	r3, [pc, #580]	@ (801a934 <_dtoa_r+0x614>)
 801a6ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a6f2:	ed93 6b00 	vldr	d6, [r3]
 801a6f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a6f8:	2b00      	cmp	r3, #0
 801a6fa:	da03      	bge.n	801a704 <_dtoa_r+0x3e4>
 801a6fc:	f1ba 0f00 	cmp.w	sl, #0
 801a700:	f340 80d2 	ble.w	801a8a8 <_dtoa_r+0x588>
 801a704:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801a708:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a70c:	463e      	mov	r6, r7
 801a70e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a712:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a716:	ee15 3a10 	vmov	r3, s10
 801a71a:	3330      	adds	r3, #48	@ 0x30
 801a71c:	f806 3b01 	strb.w	r3, [r6], #1
 801a720:	1bf3      	subs	r3, r6, r7
 801a722:	459a      	cmp	sl, r3
 801a724:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a728:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a72c:	f040 80f8 	bne.w	801a920 <_dtoa_r+0x600>
 801a730:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a734:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a73c:	f300 80dd 	bgt.w	801a8fa <_dtoa_r+0x5da>
 801a740:	eeb4 7b46 	vcmp.f64	d7, d6
 801a744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a748:	d104      	bne.n	801a754 <_dtoa_r+0x434>
 801a74a:	ee15 3a10 	vmov	r3, s10
 801a74e:	07db      	lsls	r3, r3, #31
 801a750:	f100 80d3 	bmi.w	801a8fa <_dtoa_r+0x5da>
 801a754:	9901      	ldr	r1, [sp, #4]
 801a756:	4648      	mov	r0, r9
 801a758:	f000 ffc4 	bl	801b6e4 <_Bfree>
 801a75c:	2300      	movs	r3, #0
 801a75e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a760:	7033      	strb	r3, [r6, #0]
 801a762:	f108 0301 	add.w	r3, r8, #1
 801a766:	6013      	str	r3, [r2, #0]
 801a768:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a76a:	2b00      	cmp	r3, #0
 801a76c:	f000 8304 	beq.w	801ad78 <_dtoa_r+0xa58>
 801a770:	601e      	str	r6, [r3, #0]
 801a772:	e301      	b.n	801ad78 <_dtoa_r+0xa58>
 801a774:	2202      	movs	r2, #2
 801a776:	e75e      	b.n	801a636 <_dtoa_r+0x316>
 801a778:	07cc      	lsls	r4, r1, #31
 801a77a:	d504      	bpl.n	801a786 <_dtoa_r+0x466>
 801a77c:	ed90 6b00 	vldr	d6, [r0]
 801a780:	3201      	adds	r2, #1
 801a782:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a786:	1049      	asrs	r1, r1, #1
 801a788:	3008      	adds	r0, #8
 801a78a:	e755      	b.n	801a638 <_dtoa_r+0x318>
 801a78c:	d022      	beq.n	801a7d4 <_dtoa_r+0x4b4>
 801a78e:	f1c8 0100 	rsb	r1, r8, #0
 801a792:	4a68      	ldr	r2, [pc, #416]	@ (801a934 <_dtoa_r+0x614>)
 801a794:	f001 000f 	and.w	r0, r1, #15
 801a798:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801a79c:	ed92 7b00 	vldr	d7, [r2]
 801a7a0:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a7a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a7a8:	4863      	ldr	r0, [pc, #396]	@ (801a938 <_dtoa_r+0x618>)
 801a7aa:	1109      	asrs	r1, r1, #4
 801a7ac:	2400      	movs	r4, #0
 801a7ae:	2202      	movs	r2, #2
 801a7b0:	b929      	cbnz	r1, 801a7be <_dtoa_r+0x49e>
 801a7b2:	2c00      	cmp	r4, #0
 801a7b4:	f43f af49 	beq.w	801a64a <_dtoa_r+0x32a>
 801a7b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a7bc:	e745      	b.n	801a64a <_dtoa_r+0x32a>
 801a7be:	07ce      	lsls	r6, r1, #31
 801a7c0:	d505      	bpl.n	801a7ce <_dtoa_r+0x4ae>
 801a7c2:	ed90 6b00 	vldr	d6, [r0]
 801a7c6:	3201      	adds	r2, #1
 801a7c8:	2401      	movs	r4, #1
 801a7ca:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a7ce:	1049      	asrs	r1, r1, #1
 801a7d0:	3008      	adds	r0, #8
 801a7d2:	e7ed      	b.n	801a7b0 <_dtoa_r+0x490>
 801a7d4:	2202      	movs	r2, #2
 801a7d6:	e738      	b.n	801a64a <_dtoa_r+0x32a>
 801a7d8:	f8cd 8010 	str.w	r8, [sp, #16]
 801a7dc:	4654      	mov	r4, sl
 801a7de:	e754      	b.n	801a68a <_dtoa_r+0x36a>
 801a7e0:	4a54      	ldr	r2, [pc, #336]	@ (801a934 <_dtoa_r+0x614>)
 801a7e2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801a7e6:	ed12 4b02 	vldr	d4, [r2, #-8]
 801a7ea:	9a08      	ldr	r2, [sp, #32]
 801a7ec:	ec41 0b17 	vmov	d7, r0, r1
 801a7f0:	443c      	add	r4, r7
 801a7f2:	b34a      	cbz	r2, 801a848 <_dtoa_r+0x528>
 801a7f4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801a7f8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801a7fc:	463e      	mov	r6, r7
 801a7fe:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a802:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a806:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a80a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a80e:	ee14 2a90 	vmov	r2, s9
 801a812:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a816:	3230      	adds	r2, #48	@ 0x30
 801a818:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a81c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a824:	f806 2b01 	strb.w	r2, [r6], #1
 801a828:	d438      	bmi.n	801a89c <_dtoa_r+0x57c>
 801a82a:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a82e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a836:	d462      	bmi.n	801a8fe <_dtoa_r+0x5de>
 801a838:	42a6      	cmp	r6, r4
 801a83a:	f43f af4d 	beq.w	801a6d8 <_dtoa_r+0x3b8>
 801a83e:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a842:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a846:	e7e0      	b.n	801a80a <_dtoa_r+0x4ea>
 801a848:	4621      	mov	r1, r4
 801a84a:	463e      	mov	r6, r7
 801a84c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a850:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a854:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a858:	ee14 2a90 	vmov	r2, s9
 801a85c:	3230      	adds	r2, #48	@ 0x30
 801a85e:	f806 2b01 	strb.w	r2, [r6], #1
 801a862:	42a6      	cmp	r6, r4
 801a864:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a868:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a86c:	d119      	bne.n	801a8a2 <_dtoa_r+0x582>
 801a86e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801a872:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a876:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a87a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a87e:	dc3e      	bgt.n	801a8fe <_dtoa_r+0x5de>
 801a880:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a884:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a88c:	f57f af24 	bpl.w	801a6d8 <_dtoa_r+0x3b8>
 801a890:	460e      	mov	r6, r1
 801a892:	3901      	subs	r1, #1
 801a894:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a898:	2b30      	cmp	r3, #48	@ 0x30
 801a89a:	d0f9      	beq.n	801a890 <_dtoa_r+0x570>
 801a89c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a8a0:	e758      	b.n	801a754 <_dtoa_r+0x434>
 801a8a2:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a8a6:	e7d5      	b.n	801a854 <_dtoa_r+0x534>
 801a8a8:	d10b      	bne.n	801a8c2 <_dtoa_r+0x5a2>
 801a8aa:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a8ae:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a8b2:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a8b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a8ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a8be:	f2c0 8161 	blt.w	801ab84 <_dtoa_r+0x864>
 801a8c2:	2400      	movs	r4, #0
 801a8c4:	4625      	mov	r5, r4
 801a8c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a8c8:	43db      	mvns	r3, r3
 801a8ca:	9304      	str	r3, [sp, #16]
 801a8cc:	463e      	mov	r6, r7
 801a8ce:	f04f 0800 	mov.w	r8, #0
 801a8d2:	4621      	mov	r1, r4
 801a8d4:	4648      	mov	r0, r9
 801a8d6:	f000 ff05 	bl	801b6e4 <_Bfree>
 801a8da:	2d00      	cmp	r5, #0
 801a8dc:	d0de      	beq.n	801a89c <_dtoa_r+0x57c>
 801a8de:	f1b8 0f00 	cmp.w	r8, #0
 801a8e2:	d005      	beq.n	801a8f0 <_dtoa_r+0x5d0>
 801a8e4:	45a8      	cmp	r8, r5
 801a8e6:	d003      	beq.n	801a8f0 <_dtoa_r+0x5d0>
 801a8e8:	4641      	mov	r1, r8
 801a8ea:	4648      	mov	r0, r9
 801a8ec:	f000 fefa 	bl	801b6e4 <_Bfree>
 801a8f0:	4629      	mov	r1, r5
 801a8f2:	4648      	mov	r0, r9
 801a8f4:	f000 fef6 	bl	801b6e4 <_Bfree>
 801a8f8:	e7d0      	b.n	801a89c <_dtoa_r+0x57c>
 801a8fa:	f8cd 8010 	str.w	r8, [sp, #16]
 801a8fe:	4633      	mov	r3, r6
 801a900:	461e      	mov	r6, r3
 801a902:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a906:	2a39      	cmp	r2, #57	@ 0x39
 801a908:	d106      	bne.n	801a918 <_dtoa_r+0x5f8>
 801a90a:	429f      	cmp	r7, r3
 801a90c:	d1f8      	bne.n	801a900 <_dtoa_r+0x5e0>
 801a90e:	9a04      	ldr	r2, [sp, #16]
 801a910:	3201      	adds	r2, #1
 801a912:	9204      	str	r2, [sp, #16]
 801a914:	2230      	movs	r2, #48	@ 0x30
 801a916:	703a      	strb	r2, [r7, #0]
 801a918:	781a      	ldrb	r2, [r3, #0]
 801a91a:	3201      	adds	r2, #1
 801a91c:	701a      	strb	r2, [r3, #0]
 801a91e:	e7bd      	b.n	801a89c <_dtoa_r+0x57c>
 801a920:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a924:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a92c:	f47f aeef 	bne.w	801a70e <_dtoa_r+0x3ee>
 801a930:	e710      	b.n	801a754 <_dtoa_r+0x434>
 801a932:	bf00      	nop
 801a934:	0801e650 	.word	0x0801e650
 801a938:	0801e628 	.word	0x0801e628
 801a93c:	9908      	ldr	r1, [sp, #32]
 801a93e:	2900      	cmp	r1, #0
 801a940:	f000 80e3 	beq.w	801ab0a <_dtoa_r+0x7ea>
 801a944:	9907      	ldr	r1, [sp, #28]
 801a946:	2901      	cmp	r1, #1
 801a948:	f300 80c8 	bgt.w	801aadc <_dtoa_r+0x7bc>
 801a94c:	2d00      	cmp	r5, #0
 801a94e:	f000 80c1 	beq.w	801aad4 <_dtoa_r+0x7b4>
 801a952:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a956:	9e05      	ldr	r6, [sp, #20]
 801a958:	461c      	mov	r4, r3
 801a95a:	9304      	str	r3, [sp, #16]
 801a95c:	9b05      	ldr	r3, [sp, #20]
 801a95e:	4413      	add	r3, r2
 801a960:	9305      	str	r3, [sp, #20]
 801a962:	9b06      	ldr	r3, [sp, #24]
 801a964:	2101      	movs	r1, #1
 801a966:	4413      	add	r3, r2
 801a968:	4648      	mov	r0, r9
 801a96a:	9306      	str	r3, [sp, #24]
 801a96c:	f000 ffb8 	bl	801b8e0 <__i2b>
 801a970:	9b04      	ldr	r3, [sp, #16]
 801a972:	4605      	mov	r5, r0
 801a974:	b166      	cbz	r6, 801a990 <_dtoa_r+0x670>
 801a976:	9a06      	ldr	r2, [sp, #24]
 801a978:	2a00      	cmp	r2, #0
 801a97a:	dd09      	ble.n	801a990 <_dtoa_r+0x670>
 801a97c:	42b2      	cmp	r2, r6
 801a97e:	9905      	ldr	r1, [sp, #20]
 801a980:	bfa8      	it	ge
 801a982:	4632      	movge	r2, r6
 801a984:	1a89      	subs	r1, r1, r2
 801a986:	9105      	str	r1, [sp, #20]
 801a988:	9906      	ldr	r1, [sp, #24]
 801a98a:	1ab6      	subs	r6, r6, r2
 801a98c:	1a8a      	subs	r2, r1, r2
 801a98e:	9206      	str	r2, [sp, #24]
 801a990:	b1fb      	cbz	r3, 801a9d2 <_dtoa_r+0x6b2>
 801a992:	9a08      	ldr	r2, [sp, #32]
 801a994:	2a00      	cmp	r2, #0
 801a996:	f000 80bc 	beq.w	801ab12 <_dtoa_r+0x7f2>
 801a99a:	b19c      	cbz	r4, 801a9c4 <_dtoa_r+0x6a4>
 801a99c:	4629      	mov	r1, r5
 801a99e:	4622      	mov	r2, r4
 801a9a0:	4648      	mov	r0, r9
 801a9a2:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a9a4:	f001 f85c 	bl	801ba60 <__pow5mult>
 801a9a8:	9a01      	ldr	r2, [sp, #4]
 801a9aa:	4601      	mov	r1, r0
 801a9ac:	4605      	mov	r5, r0
 801a9ae:	4648      	mov	r0, r9
 801a9b0:	f000 ffac 	bl	801b90c <__multiply>
 801a9b4:	9901      	ldr	r1, [sp, #4]
 801a9b6:	9004      	str	r0, [sp, #16]
 801a9b8:	4648      	mov	r0, r9
 801a9ba:	f000 fe93 	bl	801b6e4 <_Bfree>
 801a9be:	9a04      	ldr	r2, [sp, #16]
 801a9c0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a9c2:	9201      	str	r2, [sp, #4]
 801a9c4:	1b1a      	subs	r2, r3, r4
 801a9c6:	d004      	beq.n	801a9d2 <_dtoa_r+0x6b2>
 801a9c8:	9901      	ldr	r1, [sp, #4]
 801a9ca:	4648      	mov	r0, r9
 801a9cc:	f001 f848 	bl	801ba60 <__pow5mult>
 801a9d0:	9001      	str	r0, [sp, #4]
 801a9d2:	2101      	movs	r1, #1
 801a9d4:	4648      	mov	r0, r9
 801a9d6:	f000 ff83 	bl	801b8e0 <__i2b>
 801a9da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a9dc:	4604      	mov	r4, r0
 801a9de:	2b00      	cmp	r3, #0
 801a9e0:	f000 81d0 	beq.w	801ad84 <_dtoa_r+0xa64>
 801a9e4:	461a      	mov	r2, r3
 801a9e6:	4601      	mov	r1, r0
 801a9e8:	4648      	mov	r0, r9
 801a9ea:	f001 f839 	bl	801ba60 <__pow5mult>
 801a9ee:	9b07      	ldr	r3, [sp, #28]
 801a9f0:	2b01      	cmp	r3, #1
 801a9f2:	4604      	mov	r4, r0
 801a9f4:	f300 8095 	bgt.w	801ab22 <_dtoa_r+0x802>
 801a9f8:	9b02      	ldr	r3, [sp, #8]
 801a9fa:	2b00      	cmp	r3, #0
 801a9fc:	f040 808b 	bne.w	801ab16 <_dtoa_r+0x7f6>
 801aa00:	9b03      	ldr	r3, [sp, #12]
 801aa02:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801aa06:	2a00      	cmp	r2, #0
 801aa08:	f040 8087 	bne.w	801ab1a <_dtoa_r+0x7fa>
 801aa0c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801aa10:	0d12      	lsrs	r2, r2, #20
 801aa12:	0512      	lsls	r2, r2, #20
 801aa14:	2a00      	cmp	r2, #0
 801aa16:	f000 8082 	beq.w	801ab1e <_dtoa_r+0x7fe>
 801aa1a:	9b05      	ldr	r3, [sp, #20]
 801aa1c:	3301      	adds	r3, #1
 801aa1e:	9305      	str	r3, [sp, #20]
 801aa20:	9b06      	ldr	r3, [sp, #24]
 801aa22:	3301      	adds	r3, #1
 801aa24:	9306      	str	r3, [sp, #24]
 801aa26:	2301      	movs	r3, #1
 801aa28:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aa2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801aa2c:	2b00      	cmp	r3, #0
 801aa2e:	f000 81af 	beq.w	801ad90 <_dtoa_r+0xa70>
 801aa32:	6922      	ldr	r2, [r4, #16]
 801aa34:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801aa38:	6910      	ldr	r0, [r2, #16]
 801aa3a:	f000 ff05 	bl	801b848 <__hi0bits>
 801aa3e:	f1c0 0020 	rsb	r0, r0, #32
 801aa42:	9b06      	ldr	r3, [sp, #24]
 801aa44:	4418      	add	r0, r3
 801aa46:	f010 001f 	ands.w	r0, r0, #31
 801aa4a:	d076      	beq.n	801ab3a <_dtoa_r+0x81a>
 801aa4c:	f1c0 0220 	rsb	r2, r0, #32
 801aa50:	2a04      	cmp	r2, #4
 801aa52:	dd69      	ble.n	801ab28 <_dtoa_r+0x808>
 801aa54:	9b05      	ldr	r3, [sp, #20]
 801aa56:	f1c0 001c 	rsb	r0, r0, #28
 801aa5a:	4403      	add	r3, r0
 801aa5c:	9305      	str	r3, [sp, #20]
 801aa5e:	9b06      	ldr	r3, [sp, #24]
 801aa60:	4406      	add	r6, r0
 801aa62:	4403      	add	r3, r0
 801aa64:	9306      	str	r3, [sp, #24]
 801aa66:	9b05      	ldr	r3, [sp, #20]
 801aa68:	2b00      	cmp	r3, #0
 801aa6a:	dd05      	ble.n	801aa78 <_dtoa_r+0x758>
 801aa6c:	9901      	ldr	r1, [sp, #4]
 801aa6e:	461a      	mov	r2, r3
 801aa70:	4648      	mov	r0, r9
 801aa72:	f001 f84f 	bl	801bb14 <__lshift>
 801aa76:	9001      	str	r0, [sp, #4]
 801aa78:	9b06      	ldr	r3, [sp, #24]
 801aa7a:	2b00      	cmp	r3, #0
 801aa7c:	dd05      	ble.n	801aa8a <_dtoa_r+0x76a>
 801aa7e:	4621      	mov	r1, r4
 801aa80:	461a      	mov	r2, r3
 801aa82:	4648      	mov	r0, r9
 801aa84:	f001 f846 	bl	801bb14 <__lshift>
 801aa88:	4604      	mov	r4, r0
 801aa8a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801aa8c:	2b00      	cmp	r3, #0
 801aa8e:	d056      	beq.n	801ab3e <_dtoa_r+0x81e>
 801aa90:	9801      	ldr	r0, [sp, #4]
 801aa92:	4621      	mov	r1, r4
 801aa94:	f001 f8aa 	bl	801bbec <__mcmp>
 801aa98:	2800      	cmp	r0, #0
 801aa9a:	da50      	bge.n	801ab3e <_dtoa_r+0x81e>
 801aa9c:	f108 33ff 	add.w	r3, r8, #4294967295
 801aaa0:	9304      	str	r3, [sp, #16]
 801aaa2:	9901      	ldr	r1, [sp, #4]
 801aaa4:	2300      	movs	r3, #0
 801aaa6:	220a      	movs	r2, #10
 801aaa8:	4648      	mov	r0, r9
 801aaaa:	f000 fe3d 	bl	801b728 <__multadd>
 801aaae:	9b08      	ldr	r3, [sp, #32]
 801aab0:	9001      	str	r0, [sp, #4]
 801aab2:	2b00      	cmp	r3, #0
 801aab4:	f000 816e 	beq.w	801ad94 <_dtoa_r+0xa74>
 801aab8:	4629      	mov	r1, r5
 801aaba:	2300      	movs	r3, #0
 801aabc:	220a      	movs	r2, #10
 801aabe:	4648      	mov	r0, r9
 801aac0:	f000 fe32 	bl	801b728 <__multadd>
 801aac4:	f1bb 0f00 	cmp.w	fp, #0
 801aac8:	4605      	mov	r5, r0
 801aaca:	dc64      	bgt.n	801ab96 <_dtoa_r+0x876>
 801aacc:	9b07      	ldr	r3, [sp, #28]
 801aace:	2b02      	cmp	r3, #2
 801aad0:	dc3e      	bgt.n	801ab50 <_dtoa_r+0x830>
 801aad2:	e060      	b.n	801ab96 <_dtoa_r+0x876>
 801aad4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801aad6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801aada:	e73c      	b.n	801a956 <_dtoa_r+0x636>
 801aadc:	f10a 34ff 	add.w	r4, sl, #4294967295
 801aae0:	42a3      	cmp	r3, r4
 801aae2:	bfbf      	itttt	lt
 801aae4:	1ae2      	sublt	r2, r4, r3
 801aae6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801aae8:	189b      	addlt	r3, r3, r2
 801aaea:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801aaec:	bfae      	itee	ge
 801aaee:	1b1c      	subge	r4, r3, r4
 801aaf0:	4623      	movlt	r3, r4
 801aaf2:	2400      	movlt	r4, #0
 801aaf4:	f1ba 0f00 	cmp.w	sl, #0
 801aaf8:	bfb5      	itete	lt
 801aafa:	9a05      	ldrlt	r2, [sp, #20]
 801aafc:	9e05      	ldrge	r6, [sp, #20]
 801aafe:	eba2 060a 	sublt.w	r6, r2, sl
 801ab02:	4652      	movge	r2, sl
 801ab04:	bfb8      	it	lt
 801ab06:	2200      	movlt	r2, #0
 801ab08:	e727      	b.n	801a95a <_dtoa_r+0x63a>
 801ab0a:	9e05      	ldr	r6, [sp, #20]
 801ab0c:	9d08      	ldr	r5, [sp, #32]
 801ab0e:	461c      	mov	r4, r3
 801ab10:	e730      	b.n	801a974 <_dtoa_r+0x654>
 801ab12:	461a      	mov	r2, r3
 801ab14:	e758      	b.n	801a9c8 <_dtoa_r+0x6a8>
 801ab16:	2300      	movs	r3, #0
 801ab18:	e786      	b.n	801aa28 <_dtoa_r+0x708>
 801ab1a:	9b02      	ldr	r3, [sp, #8]
 801ab1c:	e784      	b.n	801aa28 <_dtoa_r+0x708>
 801ab1e:	920b      	str	r2, [sp, #44]	@ 0x2c
 801ab20:	e783      	b.n	801aa2a <_dtoa_r+0x70a>
 801ab22:	2300      	movs	r3, #0
 801ab24:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ab26:	e784      	b.n	801aa32 <_dtoa_r+0x712>
 801ab28:	d09d      	beq.n	801aa66 <_dtoa_r+0x746>
 801ab2a:	9b05      	ldr	r3, [sp, #20]
 801ab2c:	321c      	adds	r2, #28
 801ab2e:	4413      	add	r3, r2
 801ab30:	9305      	str	r3, [sp, #20]
 801ab32:	9b06      	ldr	r3, [sp, #24]
 801ab34:	4416      	add	r6, r2
 801ab36:	4413      	add	r3, r2
 801ab38:	e794      	b.n	801aa64 <_dtoa_r+0x744>
 801ab3a:	4602      	mov	r2, r0
 801ab3c:	e7f5      	b.n	801ab2a <_dtoa_r+0x80a>
 801ab3e:	f1ba 0f00 	cmp.w	sl, #0
 801ab42:	f8cd 8010 	str.w	r8, [sp, #16]
 801ab46:	46d3      	mov	fp, sl
 801ab48:	dc21      	bgt.n	801ab8e <_dtoa_r+0x86e>
 801ab4a:	9b07      	ldr	r3, [sp, #28]
 801ab4c:	2b02      	cmp	r3, #2
 801ab4e:	dd1e      	ble.n	801ab8e <_dtoa_r+0x86e>
 801ab50:	f1bb 0f00 	cmp.w	fp, #0
 801ab54:	f47f aeb7 	bne.w	801a8c6 <_dtoa_r+0x5a6>
 801ab58:	4621      	mov	r1, r4
 801ab5a:	465b      	mov	r3, fp
 801ab5c:	2205      	movs	r2, #5
 801ab5e:	4648      	mov	r0, r9
 801ab60:	f000 fde2 	bl	801b728 <__multadd>
 801ab64:	4601      	mov	r1, r0
 801ab66:	4604      	mov	r4, r0
 801ab68:	9801      	ldr	r0, [sp, #4]
 801ab6a:	f001 f83f 	bl	801bbec <__mcmp>
 801ab6e:	2800      	cmp	r0, #0
 801ab70:	f77f aea9 	ble.w	801a8c6 <_dtoa_r+0x5a6>
 801ab74:	463e      	mov	r6, r7
 801ab76:	2331      	movs	r3, #49	@ 0x31
 801ab78:	f806 3b01 	strb.w	r3, [r6], #1
 801ab7c:	9b04      	ldr	r3, [sp, #16]
 801ab7e:	3301      	adds	r3, #1
 801ab80:	9304      	str	r3, [sp, #16]
 801ab82:	e6a4      	b.n	801a8ce <_dtoa_r+0x5ae>
 801ab84:	f8cd 8010 	str.w	r8, [sp, #16]
 801ab88:	4654      	mov	r4, sl
 801ab8a:	4625      	mov	r5, r4
 801ab8c:	e7f2      	b.n	801ab74 <_dtoa_r+0x854>
 801ab8e:	9b08      	ldr	r3, [sp, #32]
 801ab90:	2b00      	cmp	r3, #0
 801ab92:	f000 8103 	beq.w	801ad9c <_dtoa_r+0xa7c>
 801ab96:	2e00      	cmp	r6, #0
 801ab98:	dd05      	ble.n	801aba6 <_dtoa_r+0x886>
 801ab9a:	4629      	mov	r1, r5
 801ab9c:	4632      	mov	r2, r6
 801ab9e:	4648      	mov	r0, r9
 801aba0:	f000 ffb8 	bl	801bb14 <__lshift>
 801aba4:	4605      	mov	r5, r0
 801aba6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d058      	beq.n	801ac5e <_dtoa_r+0x93e>
 801abac:	6869      	ldr	r1, [r5, #4]
 801abae:	4648      	mov	r0, r9
 801abb0:	f000 fd58 	bl	801b664 <_Balloc>
 801abb4:	4606      	mov	r6, r0
 801abb6:	b928      	cbnz	r0, 801abc4 <_dtoa_r+0x8a4>
 801abb8:	4b82      	ldr	r3, [pc, #520]	@ (801adc4 <_dtoa_r+0xaa4>)
 801abba:	4602      	mov	r2, r0
 801abbc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801abc0:	f7ff bbc7 	b.w	801a352 <_dtoa_r+0x32>
 801abc4:	692a      	ldr	r2, [r5, #16]
 801abc6:	3202      	adds	r2, #2
 801abc8:	0092      	lsls	r2, r2, #2
 801abca:	f105 010c 	add.w	r1, r5, #12
 801abce:	300c      	adds	r0, #12
 801abd0:	f7ff fb05 	bl	801a1de <memcpy>
 801abd4:	2201      	movs	r2, #1
 801abd6:	4631      	mov	r1, r6
 801abd8:	4648      	mov	r0, r9
 801abda:	f000 ff9b 	bl	801bb14 <__lshift>
 801abde:	1c7b      	adds	r3, r7, #1
 801abe0:	9305      	str	r3, [sp, #20]
 801abe2:	eb07 030b 	add.w	r3, r7, fp
 801abe6:	9309      	str	r3, [sp, #36]	@ 0x24
 801abe8:	9b02      	ldr	r3, [sp, #8]
 801abea:	f003 0301 	and.w	r3, r3, #1
 801abee:	46a8      	mov	r8, r5
 801abf0:	9308      	str	r3, [sp, #32]
 801abf2:	4605      	mov	r5, r0
 801abf4:	9b05      	ldr	r3, [sp, #20]
 801abf6:	9801      	ldr	r0, [sp, #4]
 801abf8:	4621      	mov	r1, r4
 801abfa:	f103 3bff 	add.w	fp, r3, #4294967295
 801abfe:	f7ff fb07 	bl	801a210 <quorem>
 801ac02:	4641      	mov	r1, r8
 801ac04:	9002      	str	r0, [sp, #8]
 801ac06:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ac0a:	9801      	ldr	r0, [sp, #4]
 801ac0c:	f000 ffee 	bl	801bbec <__mcmp>
 801ac10:	462a      	mov	r2, r5
 801ac12:	9006      	str	r0, [sp, #24]
 801ac14:	4621      	mov	r1, r4
 801ac16:	4648      	mov	r0, r9
 801ac18:	f001 f804 	bl	801bc24 <__mdiff>
 801ac1c:	68c2      	ldr	r2, [r0, #12]
 801ac1e:	4606      	mov	r6, r0
 801ac20:	b9fa      	cbnz	r2, 801ac62 <_dtoa_r+0x942>
 801ac22:	4601      	mov	r1, r0
 801ac24:	9801      	ldr	r0, [sp, #4]
 801ac26:	f000 ffe1 	bl	801bbec <__mcmp>
 801ac2a:	4602      	mov	r2, r0
 801ac2c:	4631      	mov	r1, r6
 801ac2e:	4648      	mov	r0, r9
 801ac30:	920a      	str	r2, [sp, #40]	@ 0x28
 801ac32:	f000 fd57 	bl	801b6e4 <_Bfree>
 801ac36:	9b07      	ldr	r3, [sp, #28]
 801ac38:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801ac3a:	9e05      	ldr	r6, [sp, #20]
 801ac3c:	ea43 0102 	orr.w	r1, r3, r2
 801ac40:	9b08      	ldr	r3, [sp, #32]
 801ac42:	4319      	orrs	r1, r3
 801ac44:	d10f      	bne.n	801ac66 <_dtoa_r+0x946>
 801ac46:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ac4a:	d028      	beq.n	801ac9e <_dtoa_r+0x97e>
 801ac4c:	9b06      	ldr	r3, [sp, #24]
 801ac4e:	2b00      	cmp	r3, #0
 801ac50:	dd02      	ble.n	801ac58 <_dtoa_r+0x938>
 801ac52:	9b02      	ldr	r3, [sp, #8]
 801ac54:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801ac58:	f88b a000 	strb.w	sl, [fp]
 801ac5c:	e639      	b.n	801a8d2 <_dtoa_r+0x5b2>
 801ac5e:	4628      	mov	r0, r5
 801ac60:	e7bd      	b.n	801abde <_dtoa_r+0x8be>
 801ac62:	2201      	movs	r2, #1
 801ac64:	e7e2      	b.n	801ac2c <_dtoa_r+0x90c>
 801ac66:	9b06      	ldr	r3, [sp, #24]
 801ac68:	2b00      	cmp	r3, #0
 801ac6a:	db04      	blt.n	801ac76 <_dtoa_r+0x956>
 801ac6c:	9907      	ldr	r1, [sp, #28]
 801ac6e:	430b      	orrs	r3, r1
 801ac70:	9908      	ldr	r1, [sp, #32]
 801ac72:	430b      	orrs	r3, r1
 801ac74:	d120      	bne.n	801acb8 <_dtoa_r+0x998>
 801ac76:	2a00      	cmp	r2, #0
 801ac78:	ddee      	ble.n	801ac58 <_dtoa_r+0x938>
 801ac7a:	9901      	ldr	r1, [sp, #4]
 801ac7c:	2201      	movs	r2, #1
 801ac7e:	4648      	mov	r0, r9
 801ac80:	f000 ff48 	bl	801bb14 <__lshift>
 801ac84:	4621      	mov	r1, r4
 801ac86:	9001      	str	r0, [sp, #4]
 801ac88:	f000 ffb0 	bl	801bbec <__mcmp>
 801ac8c:	2800      	cmp	r0, #0
 801ac8e:	dc03      	bgt.n	801ac98 <_dtoa_r+0x978>
 801ac90:	d1e2      	bne.n	801ac58 <_dtoa_r+0x938>
 801ac92:	f01a 0f01 	tst.w	sl, #1
 801ac96:	d0df      	beq.n	801ac58 <_dtoa_r+0x938>
 801ac98:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ac9c:	d1d9      	bne.n	801ac52 <_dtoa_r+0x932>
 801ac9e:	2339      	movs	r3, #57	@ 0x39
 801aca0:	f88b 3000 	strb.w	r3, [fp]
 801aca4:	4633      	mov	r3, r6
 801aca6:	461e      	mov	r6, r3
 801aca8:	3b01      	subs	r3, #1
 801acaa:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801acae:	2a39      	cmp	r2, #57	@ 0x39
 801acb0:	d053      	beq.n	801ad5a <_dtoa_r+0xa3a>
 801acb2:	3201      	adds	r2, #1
 801acb4:	701a      	strb	r2, [r3, #0]
 801acb6:	e60c      	b.n	801a8d2 <_dtoa_r+0x5b2>
 801acb8:	2a00      	cmp	r2, #0
 801acba:	dd07      	ble.n	801accc <_dtoa_r+0x9ac>
 801acbc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801acc0:	d0ed      	beq.n	801ac9e <_dtoa_r+0x97e>
 801acc2:	f10a 0301 	add.w	r3, sl, #1
 801acc6:	f88b 3000 	strb.w	r3, [fp]
 801acca:	e602      	b.n	801a8d2 <_dtoa_r+0x5b2>
 801accc:	9b05      	ldr	r3, [sp, #20]
 801acce:	9a05      	ldr	r2, [sp, #20]
 801acd0:	f803 ac01 	strb.w	sl, [r3, #-1]
 801acd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801acd6:	4293      	cmp	r3, r2
 801acd8:	d029      	beq.n	801ad2e <_dtoa_r+0xa0e>
 801acda:	9901      	ldr	r1, [sp, #4]
 801acdc:	2300      	movs	r3, #0
 801acde:	220a      	movs	r2, #10
 801ace0:	4648      	mov	r0, r9
 801ace2:	f000 fd21 	bl	801b728 <__multadd>
 801ace6:	45a8      	cmp	r8, r5
 801ace8:	9001      	str	r0, [sp, #4]
 801acea:	f04f 0300 	mov.w	r3, #0
 801acee:	f04f 020a 	mov.w	r2, #10
 801acf2:	4641      	mov	r1, r8
 801acf4:	4648      	mov	r0, r9
 801acf6:	d107      	bne.n	801ad08 <_dtoa_r+0x9e8>
 801acf8:	f000 fd16 	bl	801b728 <__multadd>
 801acfc:	4680      	mov	r8, r0
 801acfe:	4605      	mov	r5, r0
 801ad00:	9b05      	ldr	r3, [sp, #20]
 801ad02:	3301      	adds	r3, #1
 801ad04:	9305      	str	r3, [sp, #20]
 801ad06:	e775      	b.n	801abf4 <_dtoa_r+0x8d4>
 801ad08:	f000 fd0e 	bl	801b728 <__multadd>
 801ad0c:	4629      	mov	r1, r5
 801ad0e:	4680      	mov	r8, r0
 801ad10:	2300      	movs	r3, #0
 801ad12:	220a      	movs	r2, #10
 801ad14:	4648      	mov	r0, r9
 801ad16:	f000 fd07 	bl	801b728 <__multadd>
 801ad1a:	4605      	mov	r5, r0
 801ad1c:	e7f0      	b.n	801ad00 <_dtoa_r+0x9e0>
 801ad1e:	f1bb 0f00 	cmp.w	fp, #0
 801ad22:	bfcc      	ite	gt
 801ad24:	465e      	movgt	r6, fp
 801ad26:	2601      	movle	r6, #1
 801ad28:	443e      	add	r6, r7
 801ad2a:	f04f 0800 	mov.w	r8, #0
 801ad2e:	9901      	ldr	r1, [sp, #4]
 801ad30:	2201      	movs	r2, #1
 801ad32:	4648      	mov	r0, r9
 801ad34:	f000 feee 	bl	801bb14 <__lshift>
 801ad38:	4621      	mov	r1, r4
 801ad3a:	9001      	str	r0, [sp, #4]
 801ad3c:	f000 ff56 	bl	801bbec <__mcmp>
 801ad40:	2800      	cmp	r0, #0
 801ad42:	dcaf      	bgt.n	801aca4 <_dtoa_r+0x984>
 801ad44:	d102      	bne.n	801ad4c <_dtoa_r+0xa2c>
 801ad46:	f01a 0f01 	tst.w	sl, #1
 801ad4a:	d1ab      	bne.n	801aca4 <_dtoa_r+0x984>
 801ad4c:	4633      	mov	r3, r6
 801ad4e:	461e      	mov	r6, r3
 801ad50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ad54:	2a30      	cmp	r2, #48	@ 0x30
 801ad56:	d0fa      	beq.n	801ad4e <_dtoa_r+0xa2e>
 801ad58:	e5bb      	b.n	801a8d2 <_dtoa_r+0x5b2>
 801ad5a:	429f      	cmp	r7, r3
 801ad5c:	d1a3      	bne.n	801aca6 <_dtoa_r+0x986>
 801ad5e:	9b04      	ldr	r3, [sp, #16]
 801ad60:	3301      	adds	r3, #1
 801ad62:	9304      	str	r3, [sp, #16]
 801ad64:	2331      	movs	r3, #49	@ 0x31
 801ad66:	703b      	strb	r3, [r7, #0]
 801ad68:	e5b3      	b.n	801a8d2 <_dtoa_r+0x5b2>
 801ad6a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ad6c:	4f16      	ldr	r7, [pc, #88]	@ (801adc8 <_dtoa_r+0xaa8>)
 801ad6e:	b11b      	cbz	r3, 801ad78 <_dtoa_r+0xa58>
 801ad70:	f107 0308 	add.w	r3, r7, #8
 801ad74:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ad76:	6013      	str	r3, [r2, #0]
 801ad78:	4638      	mov	r0, r7
 801ad7a:	b011      	add	sp, #68	@ 0x44
 801ad7c:	ecbd 8b02 	vpop	{d8}
 801ad80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad84:	9b07      	ldr	r3, [sp, #28]
 801ad86:	2b01      	cmp	r3, #1
 801ad88:	f77f ae36 	ble.w	801a9f8 <_dtoa_r+0x6d8>
 801ad8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ad8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ad90:	2001      	movs	r0, #1
 801ad92:	e656      	b.n	801aa42 <_dtoa_r+0x722>
 801ad94:	f1bb 0f00 	cmp.w	fp, #0
 801ad98:	f77f aed7 	ble.w	801ab4a <_dtoa_r+0x82a>
 801ad9c:	463e      	mov	r6, r7
 801ad9e:	9801      	ldr	r0, [sp, #4]
 801ada0:	4621      	mov	r1, r4
 801ada2:	f7ff fa35 	bl	801a210 <quorem>
 801ada6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801adaa:	f806 ab01 	strb.w	sl, [r6], #1
 801adae:	1bf2      	subs	r2, r6, r7
 801adb0:	4593      	cmp	fp, r2
 801adb2:	ddb4      	ble.n	801ad1e <_dtoa_r+0x9fe>
 801adb4:	9901      	ldr	r1, [sp, #4]
 801adb6:	2300      	movs	r3, #0
 801adb8:	220a      	movs	r2, #10
 801adba:	4648      	mov	r0, r9
 801adbc:	f000 fcb4 	bl	801b728 <__multadd>
 801adc0:	9001      	str	r0, [sp, #4]
 801adc2:	e7ec      	b.n	801ad9e <_dtoa_r+0xa7e>
 801adc4:	0801e551 	.word	0x0801e551
 801adc8:	0801e4d5 	.word	0x0801e4d5

0801adcc <_free_r>:
 801adcc:	b538      	push	{r3, r4, r5, lr}
 801adce:	4605      	mov	r5, r0
 801add0:	2900      	cmp	r1, #0
 801add2:	d041      	beq.n	801ae58 <_free_r+0x8c>
 801add4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801add8:	1f0c      	subs	r4, r1, #4
 801adda:	2b00      	cmp	r3, #0
 801addc:	bfb8      	it	lt
 801adde:	18e4      	addlt	r4, r4, r3
 801ade0:	f000 fc34 	bl	801b64c <__malloc_lock>
 801ade4:	4a1d      	ldr	r2, [pc, #116]	@ (801ae5c <_free_r+0x90>)
 801ade6:	6813      	ldr	r3, [r2, #0]
 801ade8:	b933      	cbnz	r3, 801adf8 <_free_r+0x2c>
 801adea:	6063      	str	r3, [r4, #4]
 801adec:	6014      	str	r4, [r2, #0]
 801adee:	4628      	mov	r0, r5
 801adf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801adf4:	f000 bc30 	b.w	801b658 <__malloc_unlock>
 801adf8:	42a3      	cmp	r3, r4
 801adfa:	d908      	bls.n	801ae0e <_free_r+0x42>
 801adfc:	6820      	ldr	r0, [r4, #0]
 801adfe:	1821      	adds	r1, r4, r0
 801ae00:	428b      	cmp	r3, r1
 801ae02:	bf01      	itttt	eq
 801ae04:	6819      	ldreq	r1, [r3, #0]
 801ae06:	685b      	ldreq	r3, [r3, #4]
 801ae08:	1809      	addeq	r1, r1, r0
 801ae0a:	6021      	streq	r1, [r4, #0]
 801ae0c:	e7ed      	b.n	801adea <_free_r+0x1e>
 801ae0e:	461a      	mov	r2, r3
 801ae10:	685b      	ldr	r3, [r3, #4]
 801ae12:	b10b      	cbz	r3, 801ae18 <_free_r+0x4c>
 801ae14:	42a3      	cmp	r3, r4
 801ae16:	d9fa      	bls.n	801ae0e <_free_r+0x42>
 801ae18:	6811      	ldr	r1, [r2, #0]
 801ae1a:	1850      	adds	r0, r2, r1
 801ae1c:	42a0      	cmp	r0, r4
 801ae1e:	d10b      	bne.n	801ae38 <_free_r+0x6c>
 801ae20:	6820      	ldr	r0, [r4, #0]
 801ae22:	4401      	add	r1, r0
 801ae24:	1850      	adds	r0, r2, r1
 801ae26:	4283      	cmp	r3, r0
 801ae28:	6011      	str	r1, [r2, #0]
 801ae2a:	d1e0      	bne.n	801adee <_free_r+0x22>
 801ae2c:	6818      	ldr	r0, [r3, #0]
 801ae2e:	685b      	ldr	r3, [r3, #4]
 801ae30:	6053      	str	r3, [r2, #4]
 801ae32:	4408      	add	r0, r1
 801ae34:	6010      	str	r0, [r2, #0]
 801ae36:	e7da      	b.n	801adee <_free_r+0x22>
 801ae38:	d902      	bls.n	801ae40 <_free_r+0x74>
 801ae3a:	230c      	movs	r3, #12
 801ae3c:	602b      	str	r3, [r5, #0]
 801ae3e:	e7d6      	b.n	801adee <_free_r+0x22>
 801ae40:	6820      	ldr	r0, [r4, #0]
 801ae42:	1821      	adds	r1, r4, r0
 801ae44:	428b      	cmp	r3, r1
 801ae46:	bf04      	itt	eq
 801ae48:	6819      	ldreq	r1, [r3, #0]
 801ae4a:	685b      	ldreq	r3, [r3, #4]
 801ae4c:	6063      	str	r3, [r4, #4]
 801ae4e:	bf04      	itt	eq
 801ae50:	1809      	addeq	r1, r1, r0
 801ae52:	6021      	streq	r1, [r4, #0]
 801ae54:	6054      	str	r4, [r2, #4]
 801ae56:	e7ca      	b.n	801adee <_free_r+0x22>
 801ae58:	bd38      	pop	{r3, r4, r5, pc}
 801ae5a:	bf00      	nop
 801ae5c:	2401ce40 	.word	0x2401ce40

0801ae60 <rshift>:
 801ae60:	6903      	ldr	r3, [r0, #16]
 801ae62:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ae66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ae6a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ae6e:	f100 0414 	add.w	r4, r0, #20
 801ae72:	dd45      	ble.n	801af00 <rshift+0xa0>
 801ae74:	f011 011f 	ands.w	r1, r1, #31
 801ae78:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ae7c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ae80:	d10c      	bne.n	801ae9c <rshift+0x3c>
 801ae82:	f100 0710 	add.w	r7, r0, #16
 801ae86:	4629      	mov	r1, r5
 801ae88:	42b1      	cmp	r1, r6
 801ae8a:	d334      	bcc.n	801aef6 <rshift+0x96>
 801ae8c:	1a9b      	subs	r3, r3, r2
 801ae8e:	009b      	lsls	r3, r3, #2
 801ae90:	1eea      	subs	r2, r5, #3
 801ae92:	4296      	cmp	r6, r2
 801ae94:	bf38      	it	cc
 801ae96:	2300      	movcc	r3, #0
 801ae98:	4423      	add	r3, r4
 801ae9a:	e015      	b.n	801aec8 <rshift+0x68>
 801ae9c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801aea0:	f1c1 0820 	rsb	r8, r1, #32
 801aea4:	40cf      	lsrs	r7, r1
 801aea6:	f105 0e04 	add.w	lr, r5, #4
 801aeaa:	46a1      	mov	r9, r4
 801aeac:	4576      	cmp	r6, lr
 801aeae:	46f4      	mov	ip, lr
 801aeb0:	d815      	bhi.n	801aede <rshift+0x7e>
 801aeb2:	1a9a      	subs	r2, r3, r2
 801aeb4:	0092      	lsls	r2, r2, #2
 801aeb6:	3a04      	subs	r2, #4
 801aeb8:	3501      	adds	r5, #1
 801aeba:	42ae      	cmp	r6, r5
 801aebc:	bf38      	it	cc
 801aebe:	2200      	movcc	r2, #0
 801aec0:	18a3      	adds	r3, r4, r2
 801aec2:	50a7      	str	r7, [r4, r2]
 801aec4:	b107      	cbz	r7, 801aec8 <rshift+0x68>
 801aec6:	3304      	adds	r3, #4
 801aec8:	1b1a      	subs	r2, r3, r4
 801aeca:	42a3      	cmp	r3, r4
 801aecc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801aed0:	bf08      	it	eq
 801aed2:	2300      	moveq	r3, #0
 801aed4:	6102      	str	r2, [r0, #16]
 801aed6:	bf08      	it	eq
 801aed8:	6143      	streq	r3, [r0, #20]
 801aeda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aede:	f8dc c000 	ldr.w	ip, [ip]
 801aee2:	fa0c fc08 	lsl.w	ip, ip, r8
 801aee6:	ea4c 0707 	orr.w	r7, ip, r7
 801aeea:	f849 7b04 	str.w	r7, [r9], #4
 801aeee:	f85e 7b04 	ldr.w	r7, [lr], #4
 801aef2:	40cf      	lsrs	r7, r1
 801aef4:	e7da      	b.n	801aeac <rshift+0x4c>
 801aef6:	f851 cb04 	ldr.w	ip, [r1], #4
 801aefa:	f847 cf04 	str.w	ip, [r7, #4]!
 801aefe:	e7c3      	b.n	801ae88 <rshift+0x28>
 801af00:	4623      	mov	r3, r4
 801af02:	e7e1      	b.n	801aec8 <rshift+0x68>

0801af04 <__hexdig_fun>:
 801af04:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801af08:	2b09      	cmp	r3, #9
 801af0a:	d802      	bhi.n	801af12 <__hexdig_fun+0xe>
 801af0c:	3820      	subs	r0, #32
 801af0e:	b2c0      	uxtb	r0, r0
 801af10:	4770      	bx	lr
 801af12:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801af16:	2b05      	cmp	r3, #5
 801af18:	d801      	bhi.n	801af1e <__hexdig_fun+0x1a>
 801af1a:	3847      	subs	r0, #71	@ 0x47
 801af1c:	e7f7      	b.n	801af0e <__hexdig_fun+0xa>
 801af1e:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801af22:	2b05      	cmp	r3, #5
 801af24:	d801      	bhi.n	801af2a <__hexdig_fun+0x26>
 801af26:	3827      	subs	r0, #39	@ 0x27
 801af28:	e7f1      	b.n	801af0e <__hexdig_fun+0xa>
 801af2a:	2000      	movs	r0, #0
 801af2c:	4770      	bx	lr
	...

0801af30 <__gethex>:
 801af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af34:	b085      	sub	sp, #20
 801af36:	468a      	mov	sl, r1
 801af38:	9302      	str	r3, [sp, #8]
 801af3a:	680b      	ldr	r3, [r1, #0]
 801af3c:	9001      	str	r0, [sp, #4]
 801af3e:	4690      	mov	r8, r2
 801af40:	1c9c      	adds	r4, r3, #2
 801af42:	46a1      	mov	r9, r4
 801af44:	f814 0b01 	ldrb.w	r0, [r4], #1
 801af48:	2830      	cmp	r0, #48	@ 0x30
 801af4a:	d0fa      	beq.n	801af42 <__gethex+0x12>
 801af4c:	eba9 0303 	sub.w	r3, r9, r3
 801af50:	f1a3 0b02 	sub.w	fp, r3, #2
 801af54:	f7ff ffd6 	bl	801af04 <__hexdig_fun>
 801af58:	4605      	mov	r5, r0
 801af5a:	2800      	cmp	r0, #0
 801af5c:	d168      	bne.n	801b030 <__gethex+0x100>
 801af5e:	49a0      	ldr	r1, [pc, #640]	@ (801b1e0 <__gethex+0x2b0>)
 801af60:	2201      	movs	r2, #1
 801af62:	4648      	mov	r0, r9
 801af64:	f7ff f8b2 	bl	801a0cc <strncmp>
 801af68:	4607      	mov	r7, r0
 801af6a:	2800      	cmp	r0, #0
 801af6c:	d167      	bne.n	801b03e <__gethex+0x10e>
 801af6e:	f899 0001 	ldrb.w	r0, [r9, #1]
 801af72:	4626      	mov	r6, r4
 801af74:	f7ff ffc6 	bl	801af04 <__hexdig_fun>
 801af78:	2800      	cmp	r0, #0
 801af7a:	d062      	beq.n	801b042 <__gethex+0x112>
 801af7c:	4623      	mov	r3, r4
 801af7e:	7818      	ldrb	r0, [r3, #0]
 801af80:	2830      	cmp	r0, #48	@ 0x30
 801af82:	4699      	mov	r9, r3
 801af84:	f103 0301 	add.w	r3, r3, #1
 801af88:	d0f9      	beq.n	801af7e <__gethex+0x4e>
 801af8a:	f7ff ffbb 	bl	801af04 <__hexdig_fun>
 801af8e:	fab0 f580 	clz	r5, r0
 801af92:	096d      	lsrs	r5, r5, #5
 801af94:	f04f 0b01 	mov.w	fp, #1
 801af98:	464a      	mov	r2, r9
 801af9a:	4616      	mov	r6, r2
 801af9c:	3201      	adds	r2, #1
 801af9e:	7830      	ldrb	r0, [r6, #0]
 801afa0:	f7ff ffb0 	bl	801af04 <__hexdig_fun>
 801afa4:	2800      	cmp	r0, #0
 801afa6:	d1f8      	bne.n	801af9a <__gethex+0x6a>
 801afa8:	498d      	ldr	r1, [pc, #564]	@ (801b1e0 <__gethex+0x2b0>)
 801afaa:	2201      	movs	r2, #1
 801afac:	4630      	mov	r0, r6
 801afae:	f7ff f88d 	bl	801a0cc <strncmp>
 801afb2:	2800      	cmp	r0, #0
 801afb4:	d13f      	bne.n	801b036 <__gethex+0x106>
 801afb6:	b944      	cbnz	r4, 801afca <__gethex+0x9a>
 801afb8:	1c74      	adds	r4, r6, #1
 801afba:	4622      	mov	r2, r4
 801afbc:	4616      	mov	r6, r2
 801afbe:	3201      	adds	r2, #1
 801afc0:	7830      	ldrb	r0, [r6, #0]
 801afc2:	f7ff ff9f 	bl	801af04 <__hexdig_fun>
 801afc6:	2800      	cmp	r0, #0
 801afc8:	d1f8      	bne.n	801afbc <__gethex+0x8c>
 801afca:	1ba4      	subs	r4, r4, r6
 801afcc:	00a7      	lsls	r7, r4, #2
 801afce:	7833      	ldrb	r3, [r6, #0]
 801afd0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801afd4:	2b50      	cmp	r3, #80	@ 0x50
 801afd6:	d13e      	bne.n	801b056 <__gethex+0x126>
 801afd8:	7873      	ldrb	r3, [r6, #1]
 801afda:	2b2b      	cmp	r3, #43	@ 0x2b
 801afdc:	d033      	beq.n	801b046 <__gethex+0x116>
 801afde:	2b2d      	cmp	r3, #45	@ 0x2d
 801afe0:	d034      	beq.n	801b04c <__gethex+0x11c>
 801afe2:	1c71      	adds	r1, r6, #1
 801afe4:	2400      	movs	r4, #0
 801afe6:	7808      	ldrb	r0, [r1, #0]
 801afe8:	f7ff ff8c 	bl	801af04 <__hexdig_fun>
 801afec:	1e43      	subs	r3, r0, #1
 801afee:	b2db      	uxtb	r3, r3
 801aff0:	2b18      	cmp	r3, #24
 801aff2:	d830      	bhi.n	801b056 <__gethex+0x126>
 801aff4:	f1a0 0210 	sub.w	r2, r0, #16
 801aff8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801affc:	f7ff ff82 	bl	801af04 <__hexdig_fun>
 801b000:	f100 3cff 	add.w	ip, r0, #4294967295
 801b004:	fa5f fc8c 	uxtb.w	ip, ip
 801b008:	f1bc 0f18 	cmp.w	ip, #24
 801b00c:	f04f 030a 	mov.w	r3, #10
 801b010:	d91e      	bls.n	801b050 <__gethex+0x120>
 801b012:	b104      	cbz	r4, 801b016 <__gethex+0xe6>
 801b014:	4252      	negs	r2, r2
 801b016:	4417      	add	r7, r2
 801b018:	f8ca 1000 	str.w	r1, [sl]
 801b01c:	b1ed      	cbz	r5, 801b05a <__gethex+0x12a>
 801b01e:	f1bb 0f00 	cmp.w	fp, #0
 801b022:	bf0c      	ite	eq
 801b024:	2506      	moveq	r5, #6
 801b026:	2500      	movne	r5, #0
 801b028:	4628      	mov	r0, r5
 801b02a:	b005      	add	sp, #20
 801b02c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b030:	2500      	movs	r5, #0
 801b032:	462c      	mov	r4, r5
 801b034:	e7b0      	b.n	801af98 <__gethex+0x68>
 801b036:	2c00      	cmp	r4, #0
 801b038:	d1c7      	bne.n	801afca <__gethex+0x9a>
 801b03a:	4627      	mov	r7, r4
 801b03c:	e7c7      	b.n	801afce <__gethex+0x9e>
 801b03e:	464e      	mov	r6, r9
 801b040:	462f      	mov	r7, r5
 801b042:	2501      	movs	r5, #1
 801b044:	e7c3      	b.n	801afce <__gethex+0x9e>
 801b046:	2400      	movs	r4, #0
 801b048:	1cb1      	adds	r1, r6, #2
 801b04a:	e7cc      	b.n	801afe6 <__gethex+0xb6>
 801b04c:	2401      	movs	r4, #1
 801b04e:	e7fb      	b.n	801b048 <__gethex+0x118>
 801b050:	fb03 0002 	mla	r0, r3, r2, r0
 801b054:	e7ce      	b.n	801aff4 <__gethex+0xc4>
 801b056:	4631      	mov	r1, r6
 801b058:	e7de      	b.n	801b018 <__gethex+0xe8>
 801b05a:	eba6 0309 	sub.w	r3, r6, r9
 801b05e:	3b01      	subs	r3, #1
 801b060:	4629      	mov	r1, r5
 801b062:	2b07      	cmp	r3, #7
 801b064:	dc0a      	bgt.n	801b07c <__gethex+0x14c>
 801b066:	9801      	ldr	r0, [sp, #4]
 801b068:	f000 fafc 	bl	801b664 <_Balloc>
 801b06c:	4604      	mov	r4, r0
 801b06e:	b940      	cbnz	r0, 801b082 <__gethex+0x152>
 801b070:	4b5c      	ldr	r3, [pc, #368]	@ (801b1e4 <__gethex+0x2b4>)
 801b072:	4602      	mov	r2, r0
 801b074:	21e4      	movs	r1, #228	@ 0xe4
 801b076:	485c      	ldr	r0, [pc, #368]	@ (801b1e8 <__gethex+0x2b8>)
 801b078:	f001 f9de 	bl	801c438 <__assert_func>
 801b07c:	3101      	adds	r1, #1
 801b07e:	105b      	asrs	r3, r3, #1
 801b080:	e7ef      	b.n	801b062 <__gethex+0x132>
 801b082:	f100 0a14 	add.w	sl, r0, #20
 801b086:	2300      	movs	r3, #0
 801b088:	4655      	mov	r5, sl
 801b08a:	469b      	mov	fp, r3
 801b08c:	45b1      	cmp	r9, r6
 801b08e:	d337      	bcc.n	801b100 <__gethex+0x1d0>
 801b090:	f845 bb04 	str.w	fp, [r5], #4
 801b094:	eba5 050a 	sub.w	r5, r5, sl
 801b098:	10ad      	asrs	r5, r5, #2
 801b09a:	6125      	str	r5, [r4, #16]
 801b09c:	4658      	mov	r0, fp
 801b09e:	f000 fbd3 	bl	801b848 <__hi0bits>
 801b0a2:	016d      	lsls	r5, r5, #5
 801b0a4:	f8d8 6000 	ldr.w	r6, [r8]
 801b0a8:	1a2d      	subs	r5, r5, r0
 801b0aa:	42b5      	cmp	r5, r6
 801b0ac:	dd54      	ble.n	801b158 <__gethex+0x228>
 801b0ae:	1bad      	subs	r5, r5, r6
 801b0b0:	4629      	mov	r1, r5
 801b0b2:	4620      	mov	r0, r4
 801b0b4:	f000 ff64 	bl	801bf80 <__any_on>
 801b0b8:	4681      	mov	r9, r0
 801b0ba:	b178      	cbz	r0, 801b0dc <__gethex+0x1ac>
 801b0bc:	1e6b      	subs	r3, r5, #1
 801b0be:	1159      	asrs	r1, r3, #5
 801b0c0:	f003 021f 	and.w	r2, r3, #31
 801b0c4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801b0c8:	f04f 0901 	mov.w	r9, #1
 801b0cc:	fa09 f202 	lsl.w	r2, r9, r2
 801b0d0:	420a      	tst	r2, r1
 801b0d2:	d003      	beq.n	801b0dc <__gethex+0x1ac>
 801b0d4:	454b      	cmp	r3, r9
 801b0d6:	dc36      	bgt.n	801b146 <__gethex+0x216>
 801b0d8:	f04f 0902 	mov.w	r9, #2
 801b0dc:	4629      	mov	r1, r5
 801b0de:	4620      	mov	r0, r4
 801b0e0:	f7ff febe 	bl	801ae60 <rshift>
 801b0e4:	442f      	add	r7, r5
 801b0e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b0ea:	42bb      	cmp	r3, r7
 801b0ec:	da42      	bge.n	801b174 <__gethex+0x244>
 801b0ee:	9801      	ldr	r0, [sp, #4]
 801b0f0:	4621      	mov	r1, r4
 801b0f2:	f000 faf7 	bl	801b6e4 <_Bfree>
 801b0f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b0f8:	2300      	movs	r3, #0
 801b0fa:	6013      	str	r3, [r2, #0]
 801b0fc:	25a3      	movs	r5, #163	@ 0xa3
 801b0fe:	e793      	b.n	801b028 <__gethex+0xf8>
 801b100:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801b104:	2a2e      	cmp	r2, #46	@ 0x2e
 801b106:	d012      	beq.n	801b12e <__gethex+0x1fe>
 801b108:	2b20      	cmp	r3, #32
 801b10a:	d104      	bne.n	801b116 <__gethex+0x1e6>
 801b10c:	f845 bb04 	str.w	fp, [r5], #4
 801b110:	f04f 0b00 	mov.w	fp, #0
 801b114:	465b      	mov	r3, fp
 801b116:	7830      	ldrb	r0, [r6, #0]
 801b118:	9303      	str	r3, [sp, #12]
 801b11a:	f7ff fef3 	bl	801af04 <__hexdig_fun>
 801b11e:	9b03      	ldr	r3, [sp, #12]
 801b120:	f000 000f 	and.w	r0, r0, #15
 801b124:	4098      	lsls	r0, r3
 801b126:	ea4b 0b00 	orr.w	fp, fp, r0
 801b12a:	3304      	adds	r3, #4
 801b12c:	e7ae      	b.n	801b08c <__gethex+0x15c>
 801b12e:	45b1      	cmp	r9, r6
 801b130:	d8ea      	bhi.n	801b108 <__gethex+0x1d8>
 801b132:	492b      	ldr	r1, [pc, #172]	@ (801b1e0 <__gethex+0x2b0>)
 801b134:	9303      	str	r3, [sp, #12]
 801b136:	2201      	movs	r2, #1
 801b138:	4630      	mov	r0, r6
 801b13a:	f7fe ffc7 	bl	801a0cc <strncmp>
 801b13e:	9b03      	ldr	r3, [sp, #12]
 801b140:	2800      	cmp	r0, #0
 801b142:	d1e1      	bne.n	801b108 <__gethex+0x1d8>
 801b144:	e7a2      	b.n	801b08c <__gethex+0x15c>
 801b146:	1ea9      	subs	r1, r5, #2
 801b148:	4620      	mov	r0, r4
 801b14a:	f000 ff19 	bl	801bf80 <__any_on>
 801b14e:	2800      	cmp	r0, #0
 801b150:	d0c2      	beq.n	801b0d8 <__gethex+0x1a8>
 801b152:	f04f 0903 	mov.w	r9, #3
 801b156:	e7c1      	b.n	801b0dc <__gethex+0x1ac>
 801b158:	da09      	bge.n	801b16e <__gethex+0x23e>
 801b15a:	1b75      	subs	r5, r6, r5
 801b15c:	4621      	mov	r1, r4
 801b15e:	9801      	ldr	r0, [sp, #4]
 801b160:	462a      	mov	r2, r5
 801b162:	f000 fcd7 	bl	801bb14 <__lshift>
 801b166:	1b7f      	subs	r7, r7, r5
 801b168:	4604      	mov	r4, r0
 801b16a:	f100 0a14 	add.w	sl, r0, #20
 801b16e:	f04f 0900 	mov.w	r9, #0
 801b172:	e7b8      	b.n	801b0e6 <__gethex+0x1b6>
 801b174:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b178:	42bd      	cmp	r5, r7
 801b17a:	dd6f      	ble.n	801b25c <__gethex+0x32c>
 801b17c:	1bed      	subs	r5, r5, r7
 801b17e:	42ae      	cmp	r6, r5
 801b180:	dc34      	bgt.n	801b1ec <__gethex+0x2bc>
 801b182:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b186:	2b02      	cmp	r3, #2
 801b188:	d022      	beq.n	801b1d0 <__gethex+0x2a0>
 801b18a:	2b03      	cmp	r3, #3
 801b18c:	d024      	beq.n	801b1d8 <__gethex+0x2a8>
 801b18e:	2b01      	cmp	r3, #1
 801b190:	d115      	bne.n	801b1be <__gethex+0x28e>
 801b192:	42ae      	cmp	r6, r5
 801b194:	d113      	bne.n	801b1be <__gethex+0x28e>
 801b196:	2e01      	cmp	r6, #1
 801b198:	d10b      	bne.n	801b1b2 <__gethex+0x282>
 801b19a:	9a02      	ldr	r2, [sp, #8]
 801b19c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b1a0:	6013      	str	r3, [r2, #0]
 801b1a2:	2301      	movs	r3, #1
 801b1a4:	6123      	str	r3, [r4, #16]
 801b1a6:	f8ca 3000 	str.w	r3, [sl]
 801b1aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b1ac:	2562      	movs	r5, #98	@ 0x62
 801b1ae:	601c      	str	r4, [r3, #0]
 801b1b0:	e73a      	b.n	801b028 <__gethex+0xf8>
 801b1b2:	1e71      	subs	r1, r6, #1
 801b1b4:	4620      	mov	r0, r4
 801b1b6:	f000 fee3 	bl	801bf80 <__any_on>
 801b1ba:	2800      	cmp	r0, #0
 801b1bc:	d1ed      	bne.n	801b19a <__gethex+0x26a>
 801b1be:	9801      	ldr	r0, [sp, #4]
 801b1c0:	4621      	mov	r1, r4
 801b1c2:	f000 fa8f 	bl	801b6e4 <_Bfree>
 801b1c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b1c8:	2300      	movs	r3, #0
 801b1ca:	6013      	str	r3, [r2, #0]
 801b1cc:	2550      	movs	r5, #80	@ 0x50
 801b1ce:	e72b      	b.n	801b028 <__gethex+0xf8>
 801b1d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b1d2:	2b00      	cmp	r3, #0
 801b1d4:	d1f3      	bne.n	801b1be <__gethex+0x28e>
 801b1d6:	e7e0      	b.n	801b19a <__gethex+0x26a>
 801b1d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b1da:	2b00      	cmp	r3, #0
 801b1dc:	d1dd      	bne.n	801b19a <__gethex+0x26a>
 801b1de:	e7ee      	b.n	801b1be <__gethex+0x28e>
 801b1e0:	0801e344 	.word	0x0801e344
 801b1e4:	0801e551 	.word	0x0801e551
 801b1e8:	0801e562 	.word	0x0801e562
 801b1ec:	1e6f      	subs	r7, r5, #1
 801b1ee:	f1b9 0f00 	cmp.w	r9, #0
 801b1f2:	d130      	bne.n	801b256 <__gethex+0x326>
 801b1f4:	b127      	cbz	r7, 801b200 <__gethex+0x2d0>
 801b1f6:	4639      	mov	r1, r7
 801b1f8:	4620      	mov	r0, r4
 801b1fa:	f000 fec1 	bl	801bf80 <__any_on>
 801b1fe:	4681      	mov	r9, r0
 801b200:	117a      	asrs	r2, r7, #5
 801b202:	2301      	movs	r3, #1
 801b204:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801b208:	f007 071f 	and.w	r7, r7, #31
 801b20c:	40bb      	lsls	r3, r7
 801b20e:	4213      	tst	r3, r2
 801b210:	4629      	mov	r1, r5
 801b212:	4620      	mov	r0, r4
 801b214:	bf18      	it	ne
 801b216:	f049 0902 	orrne.w	r9, r9, #2
 801b21a:	f7ff fe21 	bl	801ae60 <rshift>
 801b21e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801b222:	1b76      	subs	r6, r6, r5
 801b224:	2502      	movs	r5, #2
 801b226:	f1b9 0f00 	cmp.w	r9, #0
 801b22a:	d047      	beq.n	801b2bc <__gethex+0x38c>
 801b22c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b230:	2b02      	cmp	r3, #2
 801b232:	d015      	beq.n	801b260 <__gethex+0x330>
 801b234:	2b03      	cmp	r3, #3
 801b236:	d017      	beq.n	801b268 <__gethex+0x338>
 801b238:	2b01      	cmp	r3, #1
 801b23a:	d109      	bne.n	801b250 <__gethex+0x320>
 801b23c:	f019 0f02 	tst.w	r9, #2
 801b240:	d006      	beq.n	801b250 <__gethex+0x320>
 801b242:	f8da 3000 	ldr.w	r3, [sl]
 801b246:	ea49 0903 	orr.w	r9, r9, r3
 801b24a:	f019 0f01 	tst.w	r9, #1
 801b24e:	d10e      	bne.n	801b26e <__gethex+0x33e>
 801b250:	f045 0510 	orr.w	r5, r5, #16
 801b254:	e032      	b.n	801b2bc <__gethex+0x38c>
 801b256:	f04f 0901 	mov.w	r9, #1
 801b25a:	e7d1      	b.n	801b200 <__gethex+0x2d0>
 801b25c:	2501      	movs	r5, #1
 801b25e:	e7e2      	b.n	801b226 <__gethex+0x2f6>
 801b260:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b262:	f1c3 0301 	rsb	r3, r3, #1
 801b266:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b268:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b26a:	2b00      	cmp	r3, #0
 801b26c:	d0f0      	beq.n	801b250 <__gethex+0x320>
 801b26e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b272:	f104 0314 	add.w	r3, r4, #20
 801b276:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b27a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b27e:	f04f 0c00 	mov.w	ip, #0
 801b282:	4618      	mov	r0, r3
 801b284:	f853 2b04 	ldr.w	r2, [r3], #4
 801b288:	f1b2 3fff 	cmp.w	r2, #4294967295
 801b28c:	d01b      	beq.n	801b2c6 <__gethex+0x396>
 801b28e:	3201      	adds	r2, #1
 801b290:	6002      	str	r2, [r0, #0]
 801b292:	2d02      	cmp	r5, #2
 801b294:	f104 0314 	add.w	r3, r4, #20
 801b298:	d13c      	bne.n	801b314 <__gethex+0x3e4>
 801b29a:	f8d8 2000 	ldr.w	r2, [r8]
 801b29e:	3a01      	subs	r2, #1
 801b2a0:	42b2      	cmp	r2, r6
 801b2a2:	d109      	bne.n	801b2b8 <__gethex+0x388>
 801b2a4:	1171      	asrs	r1, r6, #5
 801b2a6:	2201      	movs	r2, #1
 801b2a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b2ac:	f006 061f 	and.w	r6, r6, #31
 801b2b0:	fa02 f606 	lsl.w	r6, r2, r6
 801b2b4:	421e      	tst	r6, r3
 801b2b6:	d13a      	bne.n	801b32e <__gethex+0x3fe>
 801b2b8:	f045 0520 	orr.w	r5, r5, #32
 801b2bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b2be:	601c      	str	r4, [r3, #0]
 801b2c0:	9b02      	ldr	r3, [sp, #8]
 801b2c2:	601f      	str	r7, [r3, #0]
 801b2c4:	e6b0      	b.n	801b028 <__gethex+0xf8>
 801b2c6:	4299      	cmp	r1, r3
 801b2c8:	f843 cc04 	str.w	ip, [r3, #-4]
 801b2cc:	d8d9      	bhi.n	801b282 <__gethex+0x352>
 801b2ce:	68a3      	ldr	r3, [r4, #8]
 801b2d0:	459b      	cmp	fp, r3
 801b2d2:	db17      	blt.n	801b304 <__gethex+0x3d4>
 801b2d4:	6861      	ldr	r1, [r4, #4]
 801b2d6:	9801      	ldr	r0, [sp, #4]
 801b2d8:	3101      	adds	r1, #1
 801b2da:	f000 f9c3 	bl	801b664 <_Balloc>
 801b2de:	4681      	mov	r9, r0
 801b2e0:	b918      	cbnz	r0, 801b2ea <__gethex+0x3ba>
 801b2e2:	4b1a      	ldr	r3, [pc, #104]	@ (801b34c <__gethex+0x41c>)
 801b2e4:	4602      	mov	r2, r0
 801b2e6:	2184      	movs	r1, #132	@ 0x84
 801b2e8:	e6c5      	b.n	801b076 <__gethex+0x146>
 801b2ea:	6922      	ldr	r2, [r4, #16]
 801b2ec:	3202      	adds	r2, #2
 801b2ee:	f104 010c 	add.w	r1, r4, #12
 801b2f2:	0092      	lsls	r2, r2, #2
 801b2f4:	300c      	adds	r0, #12
 801b2f6:	f7fe ff72 	bl	801a1de <memcpy>
 801b2fa:	4621      	mov	r1, r4
 801b2fc:	9801      	ldr	r0, [sp, #4]
 801b2fe:	f000 f9f1 	bl	801b6e4 <_Bfree>
 801b302:	464c      	mov	r4, r9
 801b304:	6923      	ldr	r3, [r4, #16]
 801b306:	1c5a      	adds	r2, r3, #1
 801b308:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b30c:	6122      	str	r2, [r4, #16]
 801b30e:	2201      	movs	r2, #1
 801b310:	615a      	str	r2, [r3, #20]
 801b312:	e7be      	b.n	801b292 <__gethex+0x362>
 801b314:	6922      	ldr	r2, [r4, #16]
 801b316:	455a      	cmp	r2, fp
 801b318:	dd0b      	ble.n	801b332 <__gethex+0x402>
 801b31a:	2101      	movs	r1, #1
 801b31c:	4620      	mov	r0, r4
 801b31e:	f7ff fd9f 	bl	801ae60 <rshift>
 801b322:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b326:	3701      	adds	r7, #1
 801b328:	42bb      	cmp	r3, r7
 801b32a:	f6ff aee0 	blt.w	801b0ee <__gethex+0x1be>
 801b32e:	2501      	movs	r5, #1
 801b330:	e7c2      	b.n	801b2b8 <__gethex+0x388>
 801b332:	f016 061f 	ands.w	r6, r6, #31
 801b336:	d0fa      	beq.n	801b32e <__gethex+0x3fe>
 801b338:	4453      	add	r3, sl
 801b33a:	f1c6 0620 	rsb	r6, r6, #32
 801b33e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801b342:	f000 fa81 	bl	801b848 <__hi0bits>
 801b346:	42b0      	cmp	r0, r6
 801b348:	dbe7      	blt.n	801b31a <__gethex+0x3ea>
 801b34a:	e7f0      	b.n	801b32e <__gethex+0x3fe>
 801b34c:	0801e551 	.word	0x0801e551

0801b350 <L_shift>:
 801b350:	f1c2 0208 	rsb	r2, r2, #8
 801b354:	0092      	lsls	r2, r2, #2
 801b356:	b570      	push	{r4, r5, r6, lr}
 801b358:	f1c2 0620 	rsb	r6, r2, #32
 801b35c:	6843      	ldr	r3, [r0, #4]
 801b35e:	6804      	ldr	r4, [r0, #0]
 801b360:	fa03 f506 	lsl.w	r5, r3, r6
 801b364:	432c      	orrs	r4, r5
 801b366:	40d3      	lsrs	r3, r2
 801b368:	6004      	str	r4, [r0, #0]
 801b36a:	f840 3f04 	str.w	r3, [r0, #4]!
 801b36e:	4288      	cmp	r0, r1
 801b370:	d3f4      	bcc.n	801b35c <L_shift+0xc>
 801b372:	bd70      	pop	{r4, r5, r6, pc}

0801b374 <__match>:
 801b374:	b530      	push	{r4, r5, lr}
 801b376:	6803      	ldr	r3, [r0, #0]
 801b378:	3301      	adds	r3, #1
 801b37a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b37e:	b914      	cbnz	r4, 801b386 <__match+0x12>
 801b380:	6003      	str	r3, [r0, #0]
 801b382:	2001      	movs	r0, #1
 801b384:	bd30      	pop	{r4, r5, pc}
 801b386:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b38a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801b38e:	2d19      	cmp	r5, #25
 801b390:	bf98      	it	ls
 801b392:	3220      	addls	r2, #32
 801b394:	42a2      	cmp	r2, r4
 801b396:	d0f0      	beq.n	801b37a <__match+0x6>
 801b398:	2000      	movs	r0, #0
 801b39a:	e7f3      	b.n	801b384 <__match+0x10>

0801b39c <__hexnan>:
 801b39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b3a0:	680b      	ldr	r3, [r1, #0]
 801b3a2:	6801      	ldr	r1, [r0, #0]
 801b3a4:	115e      	asrs	r6, r3, #5
 801b3a6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b3aa:	f013 031f 	ands.w	r3, r3, #31
 801b3ae:	b087      	sub	sp, #28
 801b3b0:	bf18      	it	ne
 801b3b2:	3604      	addne	r6, #4
 801b3b4:	2500      	movs	r5, #0
 801b3b6:	1f37      	subs	r7, r6, #4
 801b3b8:	4682      	mov	sl, r0
 801b3ba:	4690      	mov	r8, r2
 801b3bc:	9301      	str	r3, [sp, #4]
 801b3be:	f846 5c04 	str.w	r5, [r6, #-4]
 801b3c2:	46b9      	mov	r9, r7
 801b3c4:	463c      	mov	r4, r7
 801b3c6:	9502      	str	r5, [sp, #8]
 801b3c8:	46ab      	mov	fp, r5
 801b3ca:	784a      	ldrb	r2, [r1, #1]
 801b3cc:	1c4b      	adds	r3, r1, #1
 801b3ce:	9303      	str	r3, [sp, #12]
 801b3d0:	b342      	cbz	r2, 801b424 <__hexnan+0x88>
 801b3d2:	4610      	mov	r0, r2
 801b3d4:	9105      	str	r1, [sp, #20]
 801b3d6:	9204      	str	r2, [sp, #16]
 801b3d8:	f7ff fd94 	bl	801af04 <__hexdig_fun>
 801b3dc:	2800      	cmp	r0, #0
 801b3de:	d151      	bne.n	801b484 <__hexnan+0xe8>
 801b3e0:	9a04      	ldr	r2, [sp, #16]
 801b3e2:	9905      	ldr	r1, [sp, #20]
 801b3e4:	2a20      	cmp	r2, #32
 801b3e6:	d818      	bhi.n	801b41a <__hexnan+0x7e>
 801b3e8:	9b02      	ldr	r3, [sp, #8]
 801b3ea:	459b      	cmp	fp, r3
 801b3ec:	dd13      	ble.n	801b416 <__hexnan+0x7a>
 801b3ee:	454c      	cmp	r4, r9
 801b3f0:	d206      	bcs.n	801b400 <__hexnan+0x64>
 801b3f2:	2d07      	cmp	r5, #7
 801b3f4:	dc04      	bgt.n	801b400 <__hexnan+0x64>
 801b3f6:	462a      	mov	r2, r5
 801b3f8:	4649      	mov	r1, r9
 801b3fa:	4620      	mov	r0, r4
 801b3fc:	f7ff ffa8 	bl	801b350 <L_shift>
 801b400:	4544      	cmp	r4, r8
 801b402:	d952      	bls.n	801b4aa <__hexnan+0x10e>
 801b404:	2300      	movs	r3, #0
 801b406:	f1a4 0904 	sub.w	r9, r4, #4
 801b40a:	f844 3c04 	str.w	r3, [r4, #-4]
 801b40e:	f8cd b008 	str.w	fp, [sp, #8]
 801b412:	464c      	mov	r4, r9
 801b414:	461d      	mov	r5, r3
 801b416:	9903      	ldr	r1, [sp, #12]
 801b418:	e7d7      	b.n	801b3ca <__hexnan+0x2e>
 801b41a:	2a29      	cmp	r2, #41	@ 0x29
 801b41c:	d157      	bne.n	801b4ce <__hexnan+0x132>
 801b41e:	3102      	adds	r1, #2
 801b420:	f8ca 1000 	str.w	r1, [sl]
 801b424:	f1bb 0f00 	cmp.w	fp, #0
 801b428:	d051      	beq.n	801b4ce <__hexnan+0x132>
 801b42a:	454c      	cmp	r4, r9
 801b42c:	d206      	bcs.n	801b43c <__hexnan+0xa0>
 801b42e:	2d07      	cmp	r5, #7
 801b430:	dc04      	bgt.n	801b43c <__hexnan+0xa0>
 801b432:	462a      	mov	r2, r5
 801b434:	4649      	mov	r1, r9
 801b436:	4620      	mov	r0, r4
 801b438:	f7ff ff8a 	bl	801b350 <L_shift>
 801b43c:	4544      	cmp	r4, r8
 801b43e:	d936      	bls.n	801b4ae <__hexnan+0x112>
 801b440:	f1a8 0204 	sub.w	r2, r8, #4
 801b444:	4623      	mov	r3, r4
 801b446:	f853 1b04 	ldr.w	r1, [r3], #4
 801b44a:	f842 1f04 	str.w	r1, [r2, #4]!
 801b44e:	429f      	cmp	r7, r3
 801b450:	d2f9      	bcs.n	801b446 <__hexnan+0xaa>
 801b452:	1b3b      	subs	r3, r7, r4
 801b454:	f023 0303 	bic.w	r3, r3, #3
 801b458:	3304      	adds	r3, #4
 801b45a:	3401      	adds	r4, #1
 801b45c:	3e03      	subs	r6, #3
 801b45e:	42b4      	cmp	r4, r6
 801b460:	bf88      	it	hi
 801b462:	2304      	movhi	r3, #4
 801b464:	4443      	add	r3, r8
 801b466:	2200      	movs	r2, #0
 801b468:	f843 2b04 	str.w	r2, [r3], #4
 801b46c:	429f      	cmp	r7, r3
 801b46e:	d2fb      	bcs.n	801b468 <__hexnan+0xcc>
 801b470:	683b      	ldr	r3, [r7, #0]
 801b472:	b91b      	cbnz	r3, 801b47c <__hexnan+0xe0>
 801b474:	4547      	cmp	r7, r8
 801b476:	d128      	bne.n	801b4ca <__hexnan+0x12e>
 801b478:	2301      	movs	r3, #1
 801b47a:	603b      	str	r3, [r7, #0]
 801b47c:	2005      	movs	r0, #5
 801b47e:	b007      	add	sp, #28
 801b480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b484:	3501      	adds	r5, #1
 801b486:	2d08      	cmp	r5, #8
 801b488:	f10b 0b01 	add.w	fp, fp, #1
 801b48c:	dd06      	ble.n	801b49c <__hexnan+0x100>
 801b48e:	4544      	cmp	r4, r8
 801b490:	d9c1      	bls.n	801b416 <__hexnan+0x7a>
 801b492:	2300      	movs	r3, #0
 801b494:	f844 3c04 	str.w	r3, [r4, #-4]
 801b498:	2501      	movs	r5, #1
 801b49a:	3c04      	subs	r4, #4
 801b49c:	6822      	ldr	r2, [r4, #0]
 801b49e:	f000 000f 	and.w	r0, r0, #15
 801b4a2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801b4a6:	6020      	str	r0, [r4, #0]
 801b4a8:	e7b5      	b.n	801b416 <__hexnan+0x7a>
 801b4aa:	2508      	movs	r5, #8
 801b4ac:	e7b3      	b.n	801b416 <__hexnan+0x7a>
 801b4ae:	9b01      	ldr	r3, [sp, #4]
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	d0dd      	beq.n	801b470 <__hexnan+0xd4>
 801b4b4:	f1c3 0320 	rsb	r3, r3, #32
 801b4b8:	f04f 32ff 	mov.w	r2, #4294967295
 801b4bc:	40da      	lsrs	r2, r3
 801b4be:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801b4c2:	4013      	ands	r3, r2
 801b4c4:	f846 3c04 	str.w	r3, [r6, #-4]
 801b4c8:	e7d2      	b.n	801b470 <__hexnan+0xd4>
 801b4ca:	3f04      	subs	r7, #4
 801b4cc:	e7d0      	b.n	801b470 <__hexnan+0xd4>
 801b4ce:	2004      	movs	r0, #4
 801b4d0:	e7d5      	b.n	801b47e <__hexnan+0xe2>
	...

0801b4d4 <malloc>:
 801b4d4:	4b02      	ldr	r3, [pc, #8]	@ (801b4e0 <malloc+0xc>)
 801b4d6:	4601      	mov	r1, r0
 801b4d8:	6818      	ldr	r0, [r3, #0]
 801b4da:	f000 b825 	b.w	801b528 <_malloc_r>
 801b4de:	bf00      	nop
 801b4e0:	240002ac 	.word	0x240002ac

0801b4e4 <sbrk_aligned>:
 801b4e4:	b570      	push	{r4, r5, r6, lr}
 801b4e6:	4e0f      	ldr	r6, [pc, #60]	@ (801b524 <sbrk_aligned+0x40>)
 801b4e8:	460c      	mov	r4, r1
 801b4ea:	6831      	ldr	r1, [r6, #0]
 801b4ec:	4605      	mov	r5, r0
 801b4ee:	b911      	cbnz	r1, 801b4f6 <sbrk_aligned+0x12>
 801b4f0:	f000 ff92 	bl	801c418 <_sbrk_r>
 801b4f4:	6030      	str	r0, [r6, #0]
 801b4f6:	4621      	mov	r1, r4
 801b4f8:	4628      	mov	r0, r5
 801b4fa:	f000 ff8d 	bl	801c418 <_sbrk_r>
 801b4fe:	1c43      	adds	r3, r0, #1
 801b500:	d103      	bne.n	801b50a <sbrk_aligned+0x26>
 801b502:	f04f 34ff 	mov.w	r4, #4294967295
 801b506:	4620      	mov	r0, r4
 801b508:	bd70      	pop	{r4, r5, r6, pc}
 801b50a:	1cc4      	adds	r4, r0, #3
 801b50c:	f024 0403 	bic.w	r4, r4, #3
 801b510:	42a0      	cmp	r0, r4
 801b512:	d0f8      	beq.n	801b506 <sbrk_aligned+0x22>
 801b514:	1a21      	subs	r1, r4, r0
 801b516:	4628      	mov	r0, r5
 801b518:	f000 ff7e 	bl	801c418 <_sbrk_r>
 801b51c:	3001      	adds	r0, #1
 801b51e:	d1f2      	bne.n	801b506 <sbrk_aligned+0x22>
 801b520:	e7ef      	b.n	801b502 <sbrk_aligned+0x1e>
 801b522:	bf00      	nop
 801b524:	2401ce3c 	.word	0x2401ce3c

0801b528 <_malloc_r>:
 801b528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b52c:	1ccd      	adds	r5, r1, #3
 801b52e:	f025 0503 	bic.w	r5, r5, #3
 801b532:	3508      	adds	r5, #8
 801b534:	2d0c      	cmp	r5, #12
 801b536:	bf38      	it	cc
 801b538:	250c      	movcc	r5, #12
 801b53a:	2d00      	cmp	r5, #0
 801b53c:	4606      	mov	r6, r0
 801b53e:	db01      	blt.n	801b544 <_malloc_r+0x1c>
 801b540:	42a9      	cmp	r1, r5
 801b542:	d904      	bls.n	801b54e <_malloc_r+0x26>
 801b544:	230c      	movs	r3, #12
 801b546:	6033      	str	r3, [r6, #0]
 801b548:	2000      	movs	r0, #0
 801b54a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b54e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b624 <_malloc_r+0xfc>
 801b552:	f000 f87b 	bl	801b64c <__malloc_lock>
 801b556:	f8d8 3000 	ldr.w	r3, [r8]
 801b55a:	461c      	mov	r4, r3
 801b55c:	bb44      	cbnz	r4, 801b5b0 <_malloc_r+0x88>
 801b55e:	4629      	mov	r1, r5
 801b560:	4630      	mov	r0, r6
 801b562:	f7ff ffbf 	bl	801b4e4 <sbrk_aligned>
 801b566:	1c43      	adds	r3, r0, #1
 801b568:	4604      	mov	r4, r0
 801b56a:	d158      	bne.n	801b61e <_malloc_r+0xf6>
 801b56c:	f8d8 4000 	ldr.w	r4, [r8]
 801b570:	4627      	mov	r7, r4
 801b572:	2f00      	cmp	r7, #0
 801b574:	d143      	bne.n	801b5fe <_malloc_r+0xd6>
 801b576:	2c00      	cmp	r4, #0
 801b578:	d04b      	beq.n	801b612 <_malloc_r+0xea>
 801b57a:	6823      	ldr	r3, [r4, #0]
 801b57c:	4639      	mov	r1, r7
 801b57e:	4630      	mov	r0, r6
 801b580:	eb04 0903 	add.w	r9, r4, r3
 801b584:	f000 ff48 	bl	801c418 <_sbrk_r>
 801b588:	4581      	cmp	r9, r0
 801b58a:	d142      	bne.n	801b612 <_malloc_r+0xea>
 801b58c:	6821      	ldr	r1, [r4, #0]
 801b58e:	1a6d      	subs	r5, r5, r1
 801b590:	4629      	mov	r1, r5
 801b592:	4630      	mov	r0, r6
 801b594:	f7ff ffa6 	bl	801b4e4 <sbrk_aligned>
 801b598:	3001      	adds	r0, #1
 801b59a:	d03a      	beq.n	801b612 <_malloc_r+0xea>
 801b59c:	6823      	ldr	r3, [r4, #0]
 801b59e:	442b      	add	r3, r5
 801b5a0:	6023      	str	r3, [r4, #0]
 801b5a2:	f8d8 3000 	ldr.w	r3, [r8]
 801b5a6:	685a      	ldr	r2, [r3, #4]
 801b5a8:	bb62      	cbnz	r2, 801b604 <_malloc_r+0xdc>
 801b5aa:	f8c8 7000 	str.w	r7, [r8]
 801b5ae:	e00f      	b.n	801b5d0 <_malloc_r+0xa8>
 801b5b0:	6822      	ldr	r2, [r4, #0]
 801b5b2:	1b52      	subs	r2, r2, r5
 801b5b4:	d420      	bmi.n	801b5f8 <_malloc_r+0xd0>
 801b5b6:	2a0b      	cmp	r2, #11
 801b5b8:	d917      	bls.n	801b5ea <_malloc_r+0xc2>
 801b5ba:	1961      	adds	r1, r4, r5
 801b5bc:	42a3      	cmp	r3, r4
 801b5be:	6025      	str	r5, [r4, #0]
 801b5c0:	bf18      	it	ne
 801b5c2:	6059      	strne	r1, [r3, #4]
 801b5c4:	6863      	ldr	r3, [r4, #4]
 801b5c6:	bf08      	it	eq
 801b5c8:	f8c8 1000 	streq.w	r1, [r8]
 801b5cc:	5162      	str	r2, [r4, r5]
 801b5ce:	604b      	str	r3, [r1, #4]
 801b5d0:	4630      	mov	r0, r6
 801b5d2:	f000 f841 	bl	801b658 <__malloc_unlock>
 801b5d6:	f104 000b 	add.w	r0, r4, #11
 801b5da:	1d23      	adds	r3, r4, #4
 801b5dc:	f020 0007 	bic.w	r0, r0, #7
 801b5e0:	1ac2      	subs	r2, r0, r3
 801b5e2:	bf1c      	itt	ne
 801b5e4:	1a1b      	subne	r3, r3, r0
 801b5e6:	50a3      	strne	r3, [r4, r2]
 801b5e8:	e7af      	b.n	801b54a <_malloc_r+0x22>
 801b5ea:	6862      	ldr	r2, [r4, #4]
 801b5ec:	42a3      	cmp	r3, r4
 801b5ee:	bf0c      	ite	eq
 801b5f0:	f8c8 2000 	streq.w	r2, [r8]
 801b5f4:	605a      	strne	r2, [r3, #4]
 801b5f6:	e7eb      	b.n	801b5d0 <_malloc_r+0xa8>
 801b5f8:	4623      	mov	r3, r4
 801b5fa:	6864      	ldr	r4, [r4, #4]
 801b5fc:	e7ae      	b.n	801b55c <_malloc_r+0x34>
 801b5fe:	463c      	mov	r4, r7
 801b600:	687f      	ldr	r7, [r7, #4]
 801b602:	e7b6      	b.n	801b572 <_malloc_r+0x4a>
 801b604:	461a      	mov	r2, r3
 801b606:	685b      	ldr	r3, [r3, #4]
 801b608:	42a3      	cmp	r3, r4
 801b60a:	d1fb      	bne.n	801b604 <_malloc_r+0xdc>
 801b60c:	2300      	movs	r3, #0
 801b60e:	6053      	str	r3, [r2, #4]
 801b610:	e7de      	b.n	801b5d0 <_malloc_r+0xa8>
 801b612:	230c      	movs	r3, #12
 801b614:	6033      	str	r3, [r6, #0]
 801b616:	4630      	mov	r0, r6
 801b618:	f000 f81e 	bl	801b658 <__malloc_unlock>
 801b61c:	e794      	b.n	801b548 <_malloc_r+0x20>
 801b61e:	6005      	str	r5, [r0, #0]
 801b620:	e7d6      	b.n	801b5d0 <_malloc_r+0xa8>
 801b622:	bf00      	nop
 801b624:	2401ce40 	.word	0x2401ce40

0801b628 <__ascii_mbtowc>:
 801b628:	b082      	sub	sp, #8
 801b62a:	b901      	cbnz	r1, 801b62e <__ascii_mbtowc+0x6>
 801b62c:	a901      	add	r1, sp, #4
 801b62e:	b142      	cbz	r2, 801b642 <__ascii_mbtowc+0x1a>
 801b630:	b14b      	cbz	r3, 801b646 <__ascii_mbtowc+0x1e>
 801b632:	7813      	ldrb	r3, [r2, #0]
 801b634:	600b      	str	r3, [r1, #0]
 801b636:	7812      	ldrb	r2, [r2, #0]
 801b638:	1e10      	subs	r0, r2, #0
 801b63a:	bf18      	it	ne
 801b63c:	2001      	movne	r0, #1
 801b63e:	b002      	add	sp, #8
 801b640:	4770      	bx	lr
 801b642:	4610      	mov	r0, r2
 801b644:	e7fb      	b.n	801b63e <__ascii_mbtowc+0x16>
 801b646:	f06f 0001 	mvn.w	r0, #1
 801b64a:	e7f8      	b.n	801b63e <__ascii_mbtowc+0x16>

0801b64c <__malloc_lock>:
 801b64c:	4801      	ldr	r0, [pc, #4]	@ (801b654 <__malloc_lock+0x8>)
 801b64e:	f7fe bdc4 	b.w	801a1da <__retarget_lock_acquire_recursive>
 801b652:	bf00      	nop
 801b654:	2401ce38 	.word	0x2401ce38

0801b658 <__malloc_unlock>:
 801b658:	4801      	ldr	r0, [pc, #4]	@ (801b660 <__malloc_unlock+0x8>)
 801b65a:	f7fe bdbf 	b.w	801a1dc <__retarget_lock_release_recursive>
 801b65e:	bf00      	nop
 801b660:	2401ce38 	.word	0x2401ce38

0801b664 <_Balloc>:
 801b664:	b570      	push	{r4, r5, r6, lr}
 801b666:	69c6      	ldr	r6, [r0, #28]
 801b668:	4604      	mov	r4, r0
 801b66a:	460d      	mov	r5, r1
 801b66c:	b976      	cbnz	r6, 801b68c <_Balloc+0x28>
 801b66e:	2010      	movs	r0, #16
 801b670:	f7ff ff30 	bl	801b4d4 <malloc>
 801b674:	4602      	mov	r2, r0
 801b676:	61e0      	str	r0, [r4, #28]
 801b678:	b920      	cbnz	r0, 801b684 <_Balloc+0x20>
 801b67a:	4b18      	ldr	r3, [pc, #96]	@ (801b6dc <_Balloc+0x78>)
 801b67c:	4818      	ldr	r0, [pc, #96]	@ (801b6e0 <_Balloc+0x7c>)
 801b67e:	216b      	movs	r1, #107	@ 0x6b
 801b680:	f000 feda 	bl	801c438 <__assert_func>
 801b684:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b688:	6006      	str	r6, [r0, #0]
 801b68a:	60c6      	str	r6, [r0, #12]
 801b68c:	69e6      	ldr	r6, [r4, #28]
 801b68e:	68f3      	ldr	r3, [r6, #12]
 801b690:	b183      	cbz	r3, 801b6b4 <_Balloc+0x50>
 801b692:	69e3      	ldr	r3, [r4, #28]
 801b694:	68db      	ldr	r3, [r3, #12]
 801b696:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b69a:	b9b8      	cbnz	r0, 801b6cc <_Balloc+0x68>
 801b69c:	2101      	movs	r1, #1
 801b69e:	fa01 f605 	lsl.w	r6, r1, r5
 801b6a2:	1d72      	adds	r2, r6, #5
 801b6a4:	0092      	lsls	r2, r2, #2
 801b6a6:	4620      	mov	r0, r4
 801b6a8:	f000 fee4 	bl	801c474 <_calloc_r>
 801b6ac:	b160      	cbz	r0, 801b6c8 <_Balloc+0x64>
 801b6ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b6b2:	e00e      	b.n	801b6d2 <_Balloc+0x6e>
 801b6b4:	2221      	movs	r2, #33	@ 0x21
 801b6b6:	2104      	movs	r1, #4
 801b6b8:	4620      	mov	r0, r4
 801b6ba:	f000 fedb 	bl	801c474 <_calloc_r>
 801b6be:	69e3      	ldr	r3, [r4, #28]
 801b6c0:	60f0      	str	r0, [r6, #12]
 801b6c2:	68db      	ldr	r3, [r3, #12]
 801b6c4:	2b00      	cmp	r3, #0
 801b6c6:	d1e4      	bne.n	801b692 <_Balloc+0x2e>
 801b6c8:	2000      	movs	r0, #0
 801b6ca:	bd70      	pop	{r4, r5, r6, pc}
 801b6cc:	6802      	ldr	r2, [r0, #0]
 801b6ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b6d2:	2300      	movs	r3, #0
 801b6d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b6d8:	e7f7      	b.n	801b6ca <_Balloc+0x66>
 801b6da:	bf00      	nop
 801b6dc:	0801e4e2 	.word	0x0801e4e2
 801b6e0:	0801e5c2 	.word	0x0801e5c2

0801b6e4 <_Bfree>:
 801b6e4:	b570      	push	{r4, r5, r6, lr}
 801b6e6:	69c6      	ldr	r6, [r0, #28]
 801b6e8:	4605      	mov	r5, r0
 801b6ea:	460c      	mov	r4, r1
 801b6ec:	b976      	cbnz	r6, 801b70c <_Bfree+0x28>
 801b6ee:	2010      	movs	r0, #16
 801b6f0:	f7ff fef0 	bl	801b4d4 <malloc>
 801b6f4:	4602      	mov	r2, r0
 801b6f6:	61e8      	str	r0, [r5, #28]
 801b6f8:	b920      	cbnz	r0, 801b704 <_Bfree+0x20>
 801b6fa:	4b09      	ldr	r3, [pc, #36]	@ (801b720 <_Bfree+0x3c>)
 801b6fc:	4809      	ldr	r0, [pc, #36]	@ (801b724 <_Bfree+0x40>)
 801b6fe:	218f      	movs	r1, #143	@ 0x8f
 801b700:	f000 fe9a 	bl	801c438 <__assert_func>
 801b704:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b708:	6006      	str	r6, [r0, #0]
 801b70a:	60c6      	str	r6, [r0, #12]
 801b70c:	b13c      	cbz	r4, 801b71e <_Bfree+0x3a>
 801b70e:	69eb      	ldr	r3, [r5, #28]
 801b710:	6862      	ldr	r2, [r4, #4]
 801b712:	68db      	ldr	r3, [r3, #12]
 801b714:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b718:	6021      	str	r1, [r4, #0]
 801b71a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b71e:	bd70      	pop	{r4, r5, r6, pc}
 801b720:	0801e4e2 	.word	0x0801e4e2
 801b724:	0801e5c2 	.word	0x0801e5c2

0801b728 <__multadd>:
 801b728:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b72c:	690d      	ldr	r5, [r1, #16]
 801b72e:	4607      	mov	r7, r0
 801b730:	460c      	mov	r4, r1
 801b732:	461e      	mov	r6, r3
 801b734:	f101 0c14 	add.w	ip, r1, #20
 801b738:	2000      	movs	r0, #0
 801b73a:	f8dc 3000 	ldr.w	r3, [ip]
 801b73e:	b299      	uxth	r1, r3
 801b740:	fb02 6101 	mla	r1, r2, r1, r6
 801b744:	0c1e      	lsrs	r6, r3, #16
 801b746:	0c0b      	lsrs	r3, r1, #16
 801b748:	fb02 3306 	mla	r3, r2, r6, r3
 801b74c:	b289      	uxth	r1, r1
 801b74e:	3001      	adds	r0, #1
 801b750:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b754:	4285      	cmp	r5, r0
 801b756:	f84c 1b04 	str.w	r1, [ip], #4
 801b75a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b75e:	dcec      	bgt.n	801b73a <__multadd+0x12>
 801b760:	b30e      	cbz	r6, 801b7a6 <__multadd+0x7e>
 801b762:	68a3      	ldr	r3, [r4, #8]
 801b764:	42ab      	cmp	r3, r5
 801b766:	dc19      	bgt.n	801b79c <__multadd+0x74>
 801b768:	6861      	ldr	r1, [r4, #4]
 801b76a:	4638      	mov	r0, r7
 801b76c:	3101      	adds	r1, #1
 801b76e:	f7ff ff79 	bl	801b664 <_Balloc>
 801b772:	4680      	mov	r8, r0
 801b774:	b928      	cbnz	r0, 801b782 <__multadd+0x5a>
 801b776:	4602      	mov	r2, r0
 801b778:	4b0c      	ldr	r3, [pc, #48]	@ (801b7ac <__multadd+0x84>)
 801b77a:	480d      	ldr	r0, [pc, #52]	@ (801b7b0 <__multadd+0x88>)
 801b77c:	21ba      	movs	r1, #186	@ 0xba
 801b77e:	f000 fe5b 	bl	801c438 <__assert_func>
 801b782:	6922      	ldr	r2, [r4, #16]
 801b784:	3202      	adds	r2, #2
 801b786:	f104 010c 	add.w	r1, r4, #12
 801b78a:	0092      	lsls	r2, r2, #2
 801b78c:	300c      	adds	r0, #12
 801b78e:	f7fe fd26 	bl	801a1de <memcpy>
 801b792:	4621      	mov	r1, r4
 801b794:	4638      	mov	r0, r7
 801b796:	f7ff ffa5 	bl	801b6e4 <_Bfree>
 801b79a:	4644      	mov	r4, r8
 801b79c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b7a0:	3501      	adds	r5, #1
 801b7a2:	615e      	str	r6, [r3, #20]
 801b7a4:	6125      	str	r5, [r4, #16]
 801b7a6:	4620      	mov	r0, r4
 801b7a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b7ac:	0801e551 	.word	0x0801e551
 801b7b0:	0801e5c2 	.word	0x0801e5c2

0801b7b4 <__s2b>:
 801b7b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b7b8:	460c      	mov	r4, r1
 801b7ba:	4615      	mov	r5, r2
 801b7bc:	461f      	mov	r7, r3
 801b7be:	2209      	movs	r2, #9
 801b7c0:	3308      	adds	r3, #8
 801b7c2:	4606      	mov	r6, r0
 801b7c4:	fb93 f3f2 	sdiv	r3, r3, r2
 801b7c8:	2100      	movs	r1, #0
 801b7ca:	2201      	movs	r2, #1
 801b7cc:	429a      	cmp	r2, r3
 801b7ce:	db09      	blt.n	801b7e4 <__s2b+0x30>
 801b7d0:	4630      	mov	r0, r6
 801b7d2:	f7ff ff47 	bl	801b664 <_Balloc>
 801b7d6:	b940      	cbnz	r0, 801b7ea <__s2b+0x36>
 801b7d8:	4602      	mov	r2, r0
 801b7da:	4b19      	ldr	r3, [pc, #100]	@ (801b840 <__s2b+0x8c>)
 801b7dc:	4819      	ldr	r0, [pc, #100]	@ (801b844 <__s2b+0x90>)
 801b7de:	21d3      	movs	r1, #211	@ 0xd3
 801b7e0:	f000 fe2a 	bl	801c438 <__assert_func>
 801b7e4:	0052      	lsls	r2, r2, #1
 801b7e6:	3101      	adds	r1, #1
 801b7e8:	e7f0      	b.n	801b7cc <__s2b+0x18>
 801b7ea:	9b08      	ldr	r3, [sp, #32]
 801b7ec:	6143      	str	r3, [r0, #20]
 801b7ee:	2d09      	cmp	r5, #9
 801b7f0:	f04f 0301 	mov.w	r3, #1
 801b7f4:	6103      	str	r3, [r0, #16]
 801b7f6:	dd16      	ble.n	801b826 <__s2b+0x72>
 801b7f8:	f104 0909 	add.w	r9, r4, #9
 801b7fc:	46c8      	mov	r8, r9
 801b7fe:	442c      	add	r4, r5
 801b800:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b804:	4601      	mov	r1, r0
 801b806:	3b30      	subs	r3, #48	@ 0x30
 801b808:	220a      	movs	r2, #10
 801b80a:	4630      	mov	r0, r6
 801b80c:	f7ff ff8c 	bl	801b728 <__multadd>
 801b810:	45a0      	cmp	r8, r4
 801b812:	d1f5      	bne.n	801b800 <__s2b+0x4c>
 801b814:	f1a5 0408 	sub.w	r4, r5, #8
 801b818:	444c      	add	r4, r9
 801b81a:	1b2d      	subs	r5, r5, r4
 801b81c:	1963      	adds	r3, r4, r5
 801b81e:	42bb      	cmp	r3, r7
 801b820:	db04      	blt.n	801b82c <__s2b+0x78>
 801b822:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b826:	340a      	adds	r4, #10
 801b828:	2509      	movs	r5, #9
 801b82a:	e7f6      	b.n	801b81a <__s2b+0x66>
 801b82c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b830:	4601      	mov	r1, r0
 801b832:	3b30      	subs	r3, #48	@ 0x30
 801b834:	220a      	movs	r2, #10
 801b836:	4630      	mov	r0, r6
 801b838:	f7ff ff76 	bl	801b728 <__multadd>
 801b83c:	e7ee      	b.n	801b81c <__s2b+0x68>
 801b83e:	bf00      	nop
 801b840:	0801e551 	.word	0x0801e551
 801b844:	0801e5c2 	.word	0x0801e5c2

0801b848 <__hi0bits>:
 801b848:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b84c:	4603      	mov	r3, r0
 801b84e:	bf36      	itet	cc
 801b850:	0403      	lslcc	r3, r0, #16
 801b852:	2000      	movcs	r0, #0
 801b854:	2010      	movcc	r0, #16
 801b856:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b85a:	bf3c      	itt	cc
 801b85c:	021b      	lslcc	r3, r3, #8
 801b85e:	3008      	addcc	r0, #8
 801b860:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b864:	bf3c      	itt	cc
 801b866:	011b      	lslcc	r3, r3, #4
 801b868:	3004      	addcc	r0, #4
 801b86a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b86e:	bf3c      	itt	cc
 801b870:	009b      	lslcc	r3, r3, #2
 801b872:	3002      	addcc	r0, #2
 801b874:	2b00      	cmp	r3, #0
 801b876:	db05      	blt.n	801b884 <__hi0bits+0x3c>
 801b878:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b87c:	f100 0001 	add.w	r0, r0, #1
 801b880:	bf08      	it	eq
 801b882:	2020      	moveq	r0, #32
 801b884:	4770      	bx	lr

0801b886 <__lo0bits>:
 801b886:	6803      	ldr	r3, [r0, #0]
 801b888:	4602      	mov	r2, r0
 801b88a:	f013 0007 	ands.w	r0, r3, #7
 801b88e:	d00b      	beq.n	801b8a8 <__lo0bits+0x22>
 801b890:	07d9      	lsls	r1, r3, #31
 801b892:	d421      	bmi.n	801b8d8 <__lo0bits+0x52>
 801b894:	0798      	lsls	r0, r3, #30
 801b896:	bf49      	itett	mi
 801b898:	085b      	lsrmi	r3, r3, #1
 801b89a:	089b      	lsrpl	r3, r3, #2
 801b89c:	2001      	movmi	r0, #1
 801b89e:	6013      	strmi	r3, [r2, #0]
 801b8a0:	bf5c      	itt	pl
 801b8a2:	6013      	strpl	r3, [r2, #0]
 801b8a4:	2002      	movpl	r0, #2
 801b8a6:	4770      	bx	lr
 801b8a8:	b299      	uxth	r1, r3
 801b8aa:	b909      	cbnz	r1, 801b8b0 <__lo0bits+0x2a>
 801b8ac:	0c1b      	lsrs	r3, r3, #16
 801b8ae:	2010      	movs	r0, #16
 801b8b0:	b2d9      	uxtb	r1, r3
 801b8b2:	b909      	cbnz	r1, 801b8b8 <__lo0bits+0x32>
 801b8b4:	3008      	adds	r0, #8
 801b8b6:	0a1b      	lsrs	r3, r3, #8
 801b8b8:	0719      	lsls	r1, r3, #28
 801b8ba:	bf04      	itt	eq
 801b8bc:	091b      	lsreq	r3, r3, #4
 801b8be:	3004      	addeq	r0, #4
 801b8c0:	0799      	lsls	r1, r3, #30
 801b8c2:	bf04      	itt	eq
 801b8c4:	089b      	lsreq	r3, r3, #2
 801b8c6:	3002      	addeq	r0, #2
 801b8c8:	07d9      	lsls	r1, r3, #31
 801b8ca:	d403      	bmi.n	801b8d4 <__lo0bits+0x4e>
 801b8cc:	085b      	lsrs	r3, r3, #1
 801b8ce:	f100 0001 	add.w	r0, r0, #1
 801b8d2:	d003      	beq.n	801b8dc <__lo0bits+0x56>
 801b8d4:	6013      	str	r3, [r2, #0]
 801b8d6:	4770      	bx	lr
 801b8d8:	2000      	movs	r0, #0
 801b8da:	4770      	bx	lr
 801b8dc:	2020      	movs	r0, #32
 801b8de:	4770      	bx	lr

0801b8e0 <__i2b>:
 801b8e0:	b510      	push	{r4, lr}
 801b8e2:	460c      	mov	r4, r1
 801b8e4:	2101      	movs	r1, #1
 801b8e6:	f7ff febd 	bl	801b664 <_Balloc>
 801b8ea:	4602      	mov	r2, r0
 801b8ec:	b928      	cbnz	r0, 801b8fa <__i2b+0x1a>
 801b8ee:	4b05      	ldr	r3, [pc, #20]	@ (801b904 <__i2b+0x24>)
 801b8f0:	4805      	ldr	r0, [pc, #20]	@ (801b908 <__i2b+0x28>)
 801b8f2:	f240 1145 	movw	r1, #325	@ 0x145
 801b8f6:	f000 fd9f 	bl	801c438 <__assert_func>
 801b8fa:	2301      	movs	r3, #1
 801b8fc:	6144      	str	r4, [r0, #20]
 801b8fe:	6103      	str	r3, [r0, #16]
 801b900:	bd10      	pop	{r4, pc}
 801b902:	bf00      	nop
 801b904:	0801e551 	.word	0x0801e551
 801b908:	0801e5c2 	.word	0x0801e5c2

0801b90c <__multiply>:
 801b90c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b910:	4614      	mov	r4, r2
 801b912:	690a      	ldr	r2, [r1, #16]
 801b914:	6923      	ldr	r3, [r4, #16]
 801b916:	429a      	cmp	r2, r3
 801b918:	bfa8      	it	ge
 801b91a:	4623      	movge	r3, r4
 801b91c:	460f      	mov	r7, r1
 801b91e:	bfa4      	itt	ge
 801b920:	460c      	movge	r4, r1
 801b922:	461f      	movge	r7, r3
 801b924:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801b928:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801b92c:	68a3      	ldr	r3, [r4, #8]
 801b92e:	6861      	ldr	r1, [r4, #4]
 801b930:	eb0a 0609 	add.w	r6, sl, r9
 801b934:	42b3      	cmp	r3, r6
 801b936:	b085      	sub	sp, #20
 801b938:	bfb8      	it	lt
 801b93a:	3101      	addlt	r1, #1
 801b93c:	f7ff fe92 	bl	801b664 <_Balloc>
 801b940:	b930      	cbnz	r0, 801b950 <__multiply+0x44>
 801b942:	4602      	mov	r2, r0
 801b944:	4b44      	ldr	r3, [pc, #272]	@ (801ba58 <__multiply+0x14c>)
 801b946:	4845      	ldr	r0, [pc, #276]	@ (801ba5c <__multiply+0x150>)
 801b948:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b94c:	f000 fd74 	bl	801c438 <__assert_func>
 801b950:	f100 0514 	add.w	r5, r0, #20
 801b954:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b958:	462b      	mov	r3, r5
 801b95a:	2200      	movs	r2, #0
 801b95c:	4543      	cmp	r3, r8
 801b95e:	d321      	bcc.n	801b9a4 <__multiply+0x98>
 801b960:	f107 0114 	add.w	r1, r7, #20
 801b964:	f104 0214 	add.w	r2, r4, #20
 801b968:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801b96c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801b970:	9302      	str	r3, [sp, #8]
 801b972:	1b13      	subs	r3, r2, r4
 801b974:	3b15      	subs	r3, #21
 801b976:	f023 0303 	bic.w	r3, r3, #3
 801b97a:	3304      	adds	r3, #4
 801b97c:	f104 0715 	add.w	r7, r4, #21
 801b980:	42ba      	cmp	r2, r7
 801b982:	bf38      	it	cc
 801b984:	2304      	movcc	r3, #4
 801b986:	9301      	str	r3, [sp, #4]
 801b988:	9b02      	ldr	r3, [sp, #8]
 801b98a:	9103      	str	r1, [sp, #12]
 801b98c:	428b      	cmp	r3, r1
 801b98e:	d80c      	bhi.n	801b9aa <__multiply+0x9e>
 801b990:	2e00      	cmp	r6, #0
 801b992:	dd03      	ble.n	801b99c <__multiply+0x90>
 801b994:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b998:	2b00      	cmp	r3, #0
 801b99a:	d05b      	beq.n	801ba54 <__multiply+0x148>
 801b99c:	6106      	str	r6, [r0, #16]
 801b99e:	b005      	add	sp, #20
 801b9a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b9a4:	f843 2b04 	str.w	r2, [r3], #4
 801b9a8:	e7d8      	b.n	801b95c <__multiply+0x50>
 801b9aa:	f8b1 a000 	ldrh.w	sl, [r1]
 801b9ae:	f1ba 0f00 	cmp.w	sl, #0
 801b9b2:	d024      	beq.n	801b9fe <__multiply+0xf2>
 801b9b4:	f104 0e14 	add.w	lr, r4, #20
 801b9b8:	46a9      	mov	r9, r5
 801b9ba:	f04f 0c00 	mov.w	ip, #0
 801b9be:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b9c2:	f8d9 3000 	ldr.w	r3, [r9]
 801b9c6:	fa1f fb87 	uxth.w	fp, r7
 801b9ca:	b29b      	uxth	r3, r3
 801b9cc:	fb0a 330b 	mla	r3, sl, fp, r3
 801b9d0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801b9d4:	f8d9 7000 	ldr.w	r7, [r9]
 801b9d8:	4463      	add	r3, ip
 801b9da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b9de:	fb0a c70b 	mla	r7, sl, fp, ip
 801b9e2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801b9e6:	b29b      	uxth	r3, r3
 801b9e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b9ec:	4572      	cmp	r2, lr
 801b9ee:	f849 3b04 	str.w	r3, [r9], #4
 801b9f2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b9f6:	d8e2      	bhi.n	801b9be <__multiply+0xb2>
 801b9f8:	9b01      	ldr	r3, [sp, #4]
 801b9fa:	f845 c003 	str.w	ip, [r5, r3]
 801b9fe:	9b03      	ldr	r3, [sp, #12]
 801ba00:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ba04:	3104      	adds	r1, #4
 801ba06:	f1b9 0f00 	cmp.w	r9, #0
 801ba0a:	d021      	beq.n	801ba50 <__multiply+0x144>
 801ba0c:	682b      	ldr	r3, [r5, #0]
 801ba0e:	f104 0c14 	add.w	ip, r4, #20
 801ba12:	46ae      	mov	lr, r5
 801ba14:	f04f 0a00 	mov.w	sl, #0
 801ba18:	f8bc b000 	ldrh.w	fp, [ip]
 801ba1c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801ba20:	fb09 770b 	mla	r7, r9, fp, r7
 801ba24:	4457      	add	r7, sl
 801ba26:	b29b      	uxth	r3, r3
 801ba28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801ba2c:	f84e 3b04 	str.w	r3, [lr], #4
 801ba30:	f85c 3b04 	ldr.w	r3, [ip], #4
 801ba34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ba38:	f8be 3000 	ldrh.w	r3, [lr]
 801ba3c:	fb09 330a 	mla	r3, r9, sl, r3
 801ba40:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801ba44:	4562      	cmp	r2, ip
 801ba46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801ba4a:	d8e5      	bhi.n	801ba18 <__multiply+0x10c>
 801ba4c:	9f01      	ldr	r7, [sp, #4]
 801ba4e:	51eb      	str	r3, [r5, r7]
 801ba50:	3504      	adds	r5, #4
 801ba52:	e799      	b.n	801b988 <__multiply+0x7c>
 801ba54:	3e01      	subs	r6, #1
 801ba56:	e79b      	b.n	801b990 <__multiply+0x84>
 801ba58:	0801e551 	.word	0x0801e551
 801ba5c:	0801e5c2 	.word	0x0801e5c2

0801ba60 <__pow5mult>:
 801ba60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ba64:	4615      	mov	r5, r2
 801ba66:	f012 0203 	ands.w	r2, r2, #3
 801ba6a:	4607      	mov	r7, r0
 801ba6c:	460e      	mov	r6, r1
 801ba6e:	d007      	beq.n	801ba80 <__pow5mult+0x20>
 801ba70:	4c25      	ldr	r4, [pc, #148]	@ (801bb08 <__pow5mult+0xa8>)
 801ba72:	3a01      	subs	r2, #1
 801ba74:	2300      	movs	r3, #0
 801ba76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ba7a:	f7ff fe55 	bl	801b728 <__multadd>
 801ba7e:	4606      	mov	r6, r0
 801ba80:	10ad      	asrs	r5, r5, #2
 801ba82:	d03d      	beq.n	801bb00 <__pow5mult+0xa0>
 801ba84:	69fc      	ldr	r4, [r7, #28]
 801ba86:	b97c      	cbnz	r4, 801baa8 <__pow5mult+0x48>
 801ba88:	2010      	movs	r0, #16
 801ba8a:	f7ff fd23 	bl	801b4d4 <malloc>
 801ba8e:	4602      	mov	r2, r0
 801ba90:	61f8      	str	r0, [r7, #28]
 801ba92:	b928      	cbnz	r0, 801baa0 <__pow5mult+0x40>
 801ba94:	4b1d      	ldr	r3, [pc, #116]	@ (801bb0c <__pow5mult+0xac>)
 801ba96:	481e      	ldr	r0, [pc, #120]	@ (801bb10 <__pow5mult+0xb0>)
 801ba98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ba9c:	f000 fccc 	bl	801c438 <__assert_func>
 801baa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801baa4:	6004      	str	r4, [r0, #0]
 801baa6:	60c4      	str	r4, [r0, #12]
 801baa8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801baac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801bab0:	b94c      	cbnz	r4, 801bac6 <__pow5mult+0x66>
 801bab2:	f240 2171 	movw	r1, #625	@ 0x271
 801bab6:	4638      	mov	r0, r7
 801bab8:	f7ff ff12 	bl	801b8e0 <__i2b>
 801babc:	2300      	movs	r3, #0
 801babe:	f8c8 0008 	str.w	r0, [r8, #8]
 801bac2:	4604      	mov	r4, r0
 801bac4:	6003      	str	r3, [r0, #0]
 801bac6:	f04f 0900 	mov.w	r9, #0
 801baca:	07eb      	lsls	r3, r5, #31
 801bacc:	d50a      	bpl.n	801bae4 <__pow5mult+0x84>
 801bace:	4631      	mov	r1, r6
 801bad0:	4622      	mov	r2, r4
 801bad2:	4638      	mov	r0, r7
 801bad4:	f7ff ff1a 	bl	801b90c <__multiply>
 801bad8:	4631      	mov	r1, r6
 801bada:	4680      	mov	r8, r0
 801badc:	4638      	mov	r0, r7
 801bade:	f7ff fe01 	bl	801b6e4 <_Bfree>
 801bae2:	4646      	mov	r6, r8
 801bae4:	106d      	asrs	r5, r5, #1
 801bae6:	d00b      	beq.n	801bb00 <__pow5mult+0xa0>
 801bae8:	6820      	ldr	r0, [r4, #0]
 801baea:	b938      	cbnz	r0, 801bafc <__pow5mult+0x9c>
 801baec:	4622      	mov	r2, r4
 801baee:	4621      	mov	r1, r4
 801baf0:	4638      	mov	r0, r7
 801baf2:	f7ff ff0b 	bl	801b90c <__multiply>
 801baf6:	6020      	str	r0, [r4, #0]
 801baf8:	f8c0 9000 	str.w	r9, [r0]
 801bafc:	4604      	mov	r4, r0
 801bafe:	e7e4      	b.n	801baca <__pow5mult+0x6a>
 801bb00:	4630      	mov	r0, r6
 801bb02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb06:	bf00      	nop
 801bb08:	0801e61c 	.word	0x0801e61c
 801bb0c:	0801e4e2 	.word	0x0801e4e2
 801bb10:	0801e5c2 	.word	0x0801e5c2

0801bb14 <__lshift>:
 801bb14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bb18:	460c      	mov	r4, r1
 801bb1a:	6849      	ldr	r1, [r1, #4]
 801bb1c:	6923      	ldr	r3, [r4, #16]
 801bb1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801bb22:	68a3      	ldr	r3, [r4, #8]
 801bb24:	4607      	mov	r7, r0
 801bb26:	4691      	mov	r9, r2
 801bb28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801bb2c:	f108 0601 	add.w	r6, r8, #1
 801bb30:	42b3      	cmp	r3, r6
 801bb32:	db0b      	blt.n	801bb4c <__lshift+0x38>
 801bb34:	4638      	mov	r0, r7
 801bb36:	f7ff fd95 	bl	801b664 <_Balloc>
 801bb3a:	4605      	mov	r5, r0
 801bb3c:	b948      	cbnz	r0, 801bb52 <__lshift+0x3e>
 801bb3e:	4602      	mov	r2, r0
 801bb40:	4b28      	ldr	r3, [pc, #160]	@ (801bbe4 <__lshift+0xd0>)
 801bb42:	4829      	ldr	r0, [pc, #164]	@ (801bbe8 <__lshift+0xd4>)
 801bb44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801bb48:	f000 fc76 	bl	801c438 <__assert_func>
 801bb4c:	3101      	adds	r1, #1
 801bb4e:	005b      	lsls	r3, r3, #1
 801bb50:	e7ee      	b.n	801bb30 <__lshift+0x1c>
 801bb52:	2300      	movs	r3, #0
 801bb54:	f100 0114 	add.w	r1, r0, #20
 801bb58:	f100 0210 	add.w	r2, r0, #16
 801bb5c:	4618      	mov	r0, r3
 801bb5e:	4553      	cmp	r3, sl
 801bb60:	db33      	blt.n	801bbca <__lshift+0xb6>
 801bb62:	6920      	ldr	r0, [r4, #16]
 801bb64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801bb68:	f104 0314 	add.w	r3, r4, #20
 801bb6c:	f019 091f 	ands.w	r9, r9, #31
 801bb70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801bb74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801bb78:	d02b      	beq.n	801bbd2 <__lshift+0xbe>
 801bb7a:	f1c9 0e20 	rsb	lr, r9, #32
 801bb7e:	468a      	mov	sl, r1
 801bb80:	2200      	movs	r2, #0
 801bb82:	6818      	ldr	r0, [r3, #0]
 801bb84:	fa00 f009 	lsl.w	r0, r0, r9
 801bb88:	4310      	orrs	r0, r2
 801bb8a:	f84a 0b04 	str.w	r0, [sl], #4
 801bb8e:	f853 2b04 	ldr.w	r2, [r3], #4
 801bb92:	459c      	cmp	ip, r3
 801bb94:	fa22 f20e 	lsr.w	r2, r2, lr
 801bb98:	d8f3      	bhi.n	801bb82 <__lshift+0x6e>
 801bb9a:	ebac 0304 	sub.w	r3, ip, r4
 801bb9e:	3b15      	subs	r3, #21
 801bba0:	f023 0303 	bic.w	r3, r3, #3
 801bba4:	3304      	adds	r3, #4
 801bba6:	f104 0015 	add.w	r0, r4, #21
 801bbaa:	4584      	cmp	ip, r0
 801bbac:	bf38      	it	cc
 801bbae:	2304      	movcc	r3, #4
 801bbb0:	50ca      	str	r2, [r1, r3]
 801bbb2:	b10a      	cbz	r2, 801bbb8 <__lshift+0xa4>
 801bbb4:	f108 0602 	add.w	r6, r8, #2
 801bbb8:	3e01      	subs	r6, #1
 801bbba:	4638      	mov	r0, r7
 801bbbc:	612e      	str	r6, [r5, #16]
 801bbbe:	4621      	mov	r1, r4
 801bbc0:	f7ff fd90 	bl	801b6e4 <_Bfree>
 801bbc4:	4628      	mov	r0, r5
 801bbc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bbca:	f842 0f04 	str.w	r0, [r2, #4]!
 801bbce:	3301      	adds	r3, #1
 801bbd0:	e7c5      	b.n	801bb5e <__lshift+0x4a>
 801bbd2:	3904      	subs	r1, #4
 801bbd4:	f853 2b04 	ldr.w	r2, [r3], #4
 801bbd8:	f841 2f04 	str.w	r2, [r1, #4]!
 801bbdc:	459c      	cmp	ip, r3
 801bbde:	d8f9      	bhi.n	801bbd4 <__lshift+0xc0>
 801bbe0:	e7ea      	b.n	801bbb8 <__lshift+0xa4>
 801bbe2:	bf00      	nop
 801bbe4:	0801e551 	.word	0x0801e551
 801bbe8:	0801e5c2 	.word	0x0801e5c2

0801bbec <__mcmp>:
 801bbec:	690a      	ldr	r2, [r1, #16]
 801bbee:	4603      	mov	r3, r0
 801bbf0:	6900      	ldr	r0, [r0, #16]
 801bbf2:	1a80      	subs	r0, r0, r2
 801bbf4:	b530      	push	{r4, r5, lr}
 801bbf6:	d10e      	bne.n	801bc16 <__mcmp+0x2a>
 801bbf8:	3314      	adds	r3, #20
 801bbfa:	3114      	adds	r1, #20
 801bbfc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801bc00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801bc04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801bc08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801bc0c:	4295      	cmp	r5, r2
 801bc0e:	d003      	beq.n	801bc18 <__mcmp+0x2c>
 801bc10:	d205      	bcs.n	801bc1e <__mcmp+0x32>
 801bc12:	f04f 30ff 	mov.w	r0, #4294967295
 801bc16:	bd30      	pop	{r4, r5, pc}
 801bc18:	42a3      	cmp	r3, r4
 801bc1a:	d3f3      	bcc.n	801bc04 <__mcmp+0x18>
 801bc1c:	e7fb      	b.n	801bc16 <__mcmp+0x2a>
 801bc1e:	2001      	movs	r0, #1
 801bc20:	e7f9      	b.n	801bc16 <__mcmp+0x2a>
	...

0801bc24 <__mdiff>:
 801bc24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bc28:	4689      	mov	r9, r1
 801bc2a:	4606      	mov	r6, r0
 801bc2c:	4611      	mov	r1, r2
 801bc2e:	4648      	mov	r0, r9
 801bc30:	4614      	mov	r4, r2
 801bc32:	f7ff ffdb 	bl	801bbec <__mcmp>
 801bc36:	1e05      	subs	r5, r0, #0
 801bc38:	d112      	bne.n	801bc60 <__mdiff+0x3c>
 801bc3a:	4629      	mov	r1, r5
 801bc3c:	4630      	mov	r0, r6
 801bc3e:	f7ff fd11 	bl	801b664 <_Balloc>
 801bc42:	4602      	mov	r2, r0
 801bc44:	b928      	cbnz	r0, 801bc52 <__mdiff+0x2e>
 801bc46:	4b3f      	ldr	r3, [pc, #252]	@ (801bd44 <__mdiff+0x120>)
 801bc48:	f240 2137 	movw	r1, #567	@ 0x237
 801bc4c:	483e      	ldr	r0, [pc, #248]	@ (801bd48 <__mdiff+0x124>)
 801bc4e:	f000 fbf3 	bl	801c438 <__assert_func>
 801bc52:	2301      	movs	r3, #1
 801bc54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bc58:	4610      	mov	r0, r2
 801bc5a:	b003      	add	sp, #12
 801bc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc60:	bfbc      	itt	lt
 801bc62:	464b      	movlt	r3, r9
 801bc64:	46a1      	movlt	r9, r4
 801bc66:	4630      	mov	r0, r6
 801bc68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801bc6c:	bfba      	itte	lt
 801bc6e:	461c      	movlt	r4, r3
 801bc70:	2501      	movlt	r5, #1
 801bc72:	2500      	movge	r5, #0
 801bc74:	f7ff fcf6 	bl	801b664 <_Balloc>
 801bc78:	4602      	mov	r2, r0
 801bc7a:	b918      	cbnz	r0, 801bc84 <__mdiff+0x60>
 801bc7c:	4b31      	ldr	r3, [pc, #196]	@ (801bd44 <__mdiff+0x120>)
 801bc7e:	f240 2145 	movw	r1, #581	@ 0x245
 801bc82:	e7e3      	b.n	801bc4c <__mdiff+0x28>
 801bc84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801bc88:	6926      	ldr	r6, [r4, #16]
 801bc8a:	60c5      	str	r5, [r0, #12]
 801bc8c:	f109 0310 	add.w	r3, r9, #16
 801bc90:	f109 0514 	add.w	r5, r9, #20
 801bc94:	f104 0e14 	add.w	lr, r4, #20
 801bc98:	f100 0b14 	add.w	fp, r0, #20
 801bc9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801bca0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801bca4:	9301      	str	r3, [sp, #4]
 801bca6:	46d9      	mov	r9, fp
 801bca8:	f04f 0c00 	mov.w	ip, #0
 801bcac:	9b01      	ldr	r3, [sp, #4]
 801bcae:	f85e 0b04 	ldr.w	r0, [lr], #4
 801bcb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 801bcb6:	9301      	str	r3, [sp, #4]
 801bcb8:	fa1f f38a 	uxth.w	r3, sl
 801bcbc:	4619      	mov	r1, r3
 801bcbe:	b283      	uxth	r3, r0
 801bcc0:	1acb      	subs	r3, r1, r3
 801bcc2:	0c00      	lsrs	r0, r0, #16
 801bcc4:	4463      	add	r3, ip
 801bcc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801bcca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801bcce:	b29b      	uxth	r3, r3
 801bcd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801bcd4:	4576      	cmp	r6, lr
 801bcd6:	f849 3b04 	str.w	r3, [r9], #4
 801bcda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bcde:	d8e5      	bhi.n	801bcac <__mdiff+0x88>
 801bce0:	1b33      	subs	r3, r6, r4
 801bce2:	3b15      	subs	r3, #21
 801bce4:	f023 0303 	bic.w	r3, r3, #3
 801bce8:	3415      	adds	r4, #21
 801bcea:	3304      	adds	r3, #4
 801bcec:	42a6      	cmp	r6, r4
 801bcee:	bf38      	it	cc
 801bcf0:	2304      	movcc	r3, #4
 801bcf2:	441d      	add	r5, r3
 801bcf4:	445b      	add	r3, fp
 801bcf6:	461e      	mov	r6, r3
 801bcf8:	462c      	mov	r4, r5
 801bcfa:	4544      	cmp	r4, r8
 801bcfc:	d30e      	bcc.n	801bd1c <__mdiff+0xf8>
 801bcfe:	f108 0103 	add.w	r1, r8, #3
 801bd02:	1b49      	subs	r1, r1, r5
 801bd04:	f021 0103 	bic.w	r1, r1, #3
 801bd08:	3d03      	subs	r5, #3
 801bd0a:	45a8      	cmp	r8, r5
 801bd0c:	bf38      	it	cc
 801bd0e:	2100      	movcc	r1, #0
 801bd10:	440b      	add	r3, r1
 801bd12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bd16:	b191      	cbz	r1, 801bd3e <__mdiff+0x11a>
 801bd18:	6117      	str	r7, [r2, #16]
 801bd1a:	e79d      	b.n	801bc58 <__mdiff+0x34>
 801bd1c:	f854 1b04 	ldr.w	r1, [r4], #4
 801bd20:	46e6      	mov	lr, ip
 801bd22:	0c08      	lsrs	r0, r1, #16
 801bd24:	fa1c fc81 	uxtah	ip, ip, r1
 801bd28:	4471      	add	r1, lr
 801bd2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801bd2e:	b289      	uxth	r1, r1
 801bd30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801bd34:	f846 1b04 	str.w	r1, [r6], #4
 801bd38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bd3c:	e7dd      	b.n	801bcfa <__mdiff+0xd6>
 801bd3e:	3f01      	subs	r7, #1
 801bd40:	e7e7      	b.n	801bd12 <__mdiff+0xee>
 801bd42:	bf00      	nop
 801bd44:	0801e551 	.word	0x0801e551
 801bd48:	0801e5c2 	.word	0x0801e5c2

0801bd4c <__ulp>:
 801bd4c:	b082      	sub	sp, #8
 801bd4e:	ed8d 0b00 	vstr	d0, [sp]
 801bd52:	9a01      	ldr	r2, [sp, #4]
 801bd54:	4b0f      	ldr	r3, [pc, #60]	@ (801bd94 <__ulp+0x48>)
 801bd56:	4013      	ands	r3, r2
 801bd58:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801bd5c:	2b00      	cmp	r3, #0
 801bd5e:	dc08      	bgt.n	801bd72 <__ulp+0x26>
 801bd60:	425b      	negs	r3, r3
 801bd62:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801bd66:	ea4f 5223 	mov.w	r2, r3, asr #20
 801bd6a:	da04      	bge.n	801bd76 <__ulp+0x2a>
 801bd6c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801bd70:	4113      	asrs	r3, r2
 801bd72:	2200      	movs	r2, #0
 801bd74:	e008      	b.n	801bd88 <__ulp+0x3c>
 801bd76:	f1a2 0314 	sub.w	r3, r2, #20
 801bd7a:	2b1e      	cmp	r3, #30
 801bd7c:	bfda      	itte	le
 801bd7e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801bd82:	40da      	lsrle	r2, r3
 801bd84:	2201      	movgt	r2, #1
 801bd86:	2300      	movs	r3, #0
 801bd88:	4619      	mov	r1, r3
 801bd8a:	4610      	mov	r0, r2
 801bd8c:	ec41 0b10 	vmov	d0, r0, r1
 801bd90:	b002      	add	sp, #8
 801bd92:	4770      	bx	lr
 801bd94:	7ff00000 	.word	0x7ff00000

0801bd98 <__b2d>:
 801bd98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd9c:	6906      	ldr	r6, [r0, #16]
 801bd9e:	f100 0814 	add.w	r8, r0, #20
 801bda2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801bda6:	1f37      	subs	r7, r6, #4
 801bda8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801bdac:	4610      	mov	r0, r2
 801bdae:	f7ff fd4b 	bl	801b848 <__hi0bits>
 801bdb2:	f1c0 0320 	rsb	r3, r0, #32
 801bdb6:	280a      	cmp	r0, #10
 801bdb8:	600b      	str	r3, [r1, #0]
 801bdba:	491b      	ldr	r1, [pc, #108]	@ (801be28 <__b2d+0x90>)
 801bdbc:	dc15      	bgt.n	801bdea <__b2d+0x52>
 801bdbe:	f1c0 0c0b 	rsb	ip, r0, #11
 801bdc2:	fa22 f30c 	lsr.w	r3, r2, ip
 801bdc6:	45b8      	cmp	r8, r7
 801bdc8:	ea43 0501 	orr.w	r5, r3, r1
 801bdcc:	bf34      	ite	cc
 801bdce:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bdd2:	2300      	movcs	r3, #0
 801bdd4:	3015      	adds	r0, #21
 801bdd6:	fa02 f000 	lsl.w	r0, r2, r0
 801bdda:	fa23 f30c 	lsr.w	r3, r3, ip
 801bdde:	4303      	orrs	r3, r0
 801bde0:	461c      	mov	r4, r3
 801bde2:	ec45 4b10 	vmov	d0, r4, r5
 801bde6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bdea:	45b8      	cmp	r8, r7
 801bdec:	bf3a      	itte	cc
 801bdee:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bdf2:	f1a6 0708 	subcc.w	r7, r6, #8
 801bdf6:	2300      	movcs	r3, #0
 801bdf8:	380b      	subs	r0, #11
 801bdfa:	d012      	beq.n	801be22 <__b2d+0x8a>
 801bdfc:	f1c0 0120 	rsb	r1, r0, #32
 801be00:	fa23 f401 	lsr.w	r4, r3, r1
 801be04:	4082      	lsls	r2, r0
 801be06:	4322      	orrs	r2, r4
 801be08:	4547      	cmp	r7, r8
 801be0a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801be0e:	bf8c      	ite	hi
 801be10:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801be14:	2200      	movls	r2, #0
 801be16:	4083      	lsls	r3, r0
 801be18:	40ca      	lsrs	r2, r1
 801be1a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801be1e:	4313      	orrs	r3, r2
 801be20:	e7de      	b.n	801bde0 <__b2d+0x48>
 801be22:	ea42 0501 	orr.w	r5, r2, r1
 801be26:	e7db      	b.n	801bde0 <__b2d+0x48>
 801be28:	3ff00000 	.word	0x3ff00000

0801be2c <__d2b>:
 801be2c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801be30:	460f      	mov	r7, r1
 801be32:	2101      	movs	r1, #1
 801be34:	ec59 8b10 	vmov	r8, r9, d0
 801be38:	4616      	mov	r6, r2
 801be3a:	f7ff fc13 	bl	801b664 <_Balloc>
 801be3e:	4604      	mov	r4, r0
 801be40:	b930      	cbnz	r0, 801be50 <__d2b+0x24>
 801be42:	4602      	mov	r2, r0
 801be44:	4b23      	ldr	r3, [pc, #140]	@ (801bed4 <__d2b+0xa8>)
 801be46:	4824      	ldr	r0, [pc, #144]	@ (801bed8 <__d2b+0xac>)
 801be48:	f240 310f 	movw	r1, #783	@ 0x30f
 801be4c:	f000 faf4 	bl	801c438 <__assert_func>
 801be50:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801be54:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801be58:	b10d      	cbz	r5, 801be5e <__d2b+0x32>
 801be5a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801be5e:	9301      	str	r3, [sp, #4]
 801be60:	f1b8 0300 	subs.w	r3, r8, #0
 801be64:	d023      	beq.n	801beae <__d2b+0x82>
 801be66:	4668      	mov	r0, sp
 801be68:	9300      	str	r3, [sp, #0]
 801be6a:	f7ff fd0c 	bl	801b886 <__lo0bits>
 801be6e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801be72:	b1d0      	cbz	r0, 801beaa <__d2b+0x7e>
 801be74:	f1c0 0320 	rsb	r3, r0, #32
 801be78:	fa02 f303 	lsl.w	r3, r2, r3
 801be7c:	430b      	orrs	r3, r1
 801be7e:	40c2      	lsrs	r2, r0
 801be80:	6163      	str	r3, [r4, #20]
 801be82:	9201      	str	r2, [sp, #4]
 801be84:	9b01      	ldr	r3, [sp, #4]
 801be86:	61a3      	str	r3, [r4, #24]
 801be88:	2b00      	cmp	r3, #0
 801be8a:	bf0c      	ite	eq
 801be8c:	2201      	moveq	r2, #1
 801be8e:	2202      	movne	r2, #2
 801be90:	6122      	str	r2, [r4, #16]
 801be92:	b1a5      	cbz	r5, 801bebe <__d2b+0x92>
 801be94:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801be98:	4405      	add	r5, r0
 801be9a:	603d      	str	r5, [r7, #0]
 801be9c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801bea0:	6030      	str	r0, [r6, #0]
 801bea2:	4620      	mov	r0, r4
 801bea4:	b003      	add	sp, #12
 801bea6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801beaa:	6161      	str	r1, [r4, #20]
 801beac:	e7ea      	b.n	801be84 <__d2b+0x58>
 801beae:	a801      	add	r0, sp, #4
 801beb0:	f7ff fce9 	bl	801b886 <__lo0bits>
 801beb4:	9b01      	ldr	r3, [sp, #4]
 801beb6:	6163      	str	r3, [r4, #20]
 801beb8:	3020      	adds	r0, #32
 801beba:	2201      	movs	r2, #1
 801bebc:	e7e8      	b.n	801be90 <__d2b+0x64>
 801bebe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bec2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801bec6:	6038      	str	r0, [r7, #0]
 801bec8:	6918      	ldr	r0, [r3, #16]
 801beca:	f7ff fcbd 	bl	801b848 <__hi0bits>
 801bece:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bed2:	e7e5      	b.n	801bea0 <__d2b+0x74>
 801bed4:	0801e551 	.word	0x0801e551
 801bed8:	0801e5c2 	.word	0x0801e5c2

0801bedc <__ratio>:
 801bedc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bee0:	4688      	mov	r8, r1
 801bee2:	4669      	mov	r1, sp
 801bee4:	4681      	mov	r9, r0
 801bee6:	f7ff ff57 	bl	801bd98 <__b2d>
 801beea:	a901      	add	r1, sp, #4
 801beec:	4640      	mov	r0, r8
 801beee:	ec55 4b10 	vmov	r4, r5, d0
 801bef2:	f7ff ff51 	bl	801bd98 <__b2d>
 801bef6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801befa:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801befe:	1ad2      	subs	r2, r2, r3
 801bf00:	e9dd 3100 	ldrd	r3, r1, [sp]
 801bf04:	1a5b      	subs	r3, r3, r1
 801bf06:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801bf0a:	ec57 6b10 	vmov	r6, r7, d0
 801bf0e:	2b00      	cmp	r3, #0
 801bf10:	bfd6      	itet	le
 801bf12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801bf16:	462a      	movgt	r2, r5
 801bf18:	463a      	movle	r2, r7
 801bf1a:	46ab      	mov	fp, r5
 801bf1c:	46a2      	mov	sl, r4
 801bf1e:	bfce      	itee	gt
 801bf20:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801bf24:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801bf28:	ee00 3a90 	vmovle	s1, r3
 801bf2c:	ec4b ab17 	vmov	d7, sl, fp
 801bf30:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801bf34:	b003      	add	sp, #12
 801bf36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bf3a <__copybits>:
 801bf3a:	3901      	subs	r1, #1
 801bf3c:	b570      	push	{r4, r5, r6, lr}
 801bf3e:	1149      	asrs	r1, r1, #5
 801bf40:	6914      	ldr	r4, [r2, #16]
 801bf42:	3101      	adds	r1, #1
 801bf44:	f102 0314 	add.w	r3, r2, #20
 801bf48:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801bf4c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801bf50:	1f05      	subs	r5, r0, #4
 801bf52:	42a3      	cmp	r3, r4
 801bf54:	d30c      	bcc.n	801bf70 <__copybits+0x36>
 801bf56:	1aa3      	subs	r3, r4, r2
 801bf58:	3b11      	subs	r3, #17
 801bf5a:	f023 0303 	bic.w	r3, r3, #3
 801bf5e:	3211      	adds	r2, #17
 801bf60:	42a2      	cmp	r2, r4
 801bf62:	bf88      	it	hi
 801bf64:	2300      	movhi	r3, #0
 801bf66:	4418      	add	r0, r3
 801bf68:	2300      	movs	r3, #0
 801bf6a:	4288      	cmp	r0, r1
 801bf6c:	d305      	bcc.n	801bf7a <__copybits+0x40>
 801bf6e:	bd70      	pop	{r4, r5, r6, pc}
 801bf70:	f853 6b04 	ldr.w	r6, [r3], #4
 801bf74:	f845 6f04 	str.w	r6, [r5, #4]!
 801bf78:	e7eb      	b.n	801bf52 <__copybits+0x18>
 801bf7a:	f840 3b04 	str.w	r3, [r0], #4
 801bf7e:	e7f4      	b.n	801bf6a <__copybits+0x30>

0801bf80 <__any_on>:
 801bf80:	f100 0214 	add.w	r2, r0, #20
 801bf84:	6900      	ldr	r0, [r0, #16]
 801bf86:	114b      	asrs	r3, r1, #5
 801bf88:	4298      	cmp	r0, r3
 801bf8a:	b510      	push	{r4, lr}
 801bf8c:	db11      	blt.n	801bfb2 <__any_on+0x32>
 801bf8e:	dd0a      	ble.n	801bfa6 <__any_on+0x26>
 801bf90:	f011 011f 	ands.w	r1, r1, #31
 801bf94:	d007      	beq.n	801bfa6 <__any_on+0x26>
 801bf96:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801bf9a:	fa24 f001 	lsr.w	r0, r4, r1
 801bf9e:	fa00 f101 	lsl.w	r1, r0, r1
 801bfa2:	428c      	cmp	r4, r1
 801bfa4:	d10b      	bne.n	801bfbe <__any_on+0x3e>
 801bfa6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801bfaa:	4293      	cmp	r3, r2
 801bfac:	d803      	bhi.n	801bfb6 <__any_on+0x36>
 801bfae:	2000      	movs	r0, #0
 801bfb0:	bd10      	pop	{r4, pc}
 801bfb2:	4603      	mov	r3, r0
 801bfb4:	e7f7      	b.n	801bfa6 <__any_on+0x26>
 801bfb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bfba:	2900      	cmp	r1, #0
 801bfbc:	d0f5      	beq.n	801bfaa <__any_on+0x2a>
 801bfbe:	2001      	movs	r0, #1
 801bfc0:	e7f6      	b.n	801bfb0 <__any_on+0x30>

0801bfc2 <__ascii_wctomb>:
 801bfc2:	4603      	mov	r3, r0
 801bfc4:	4608      	mov	r0, r1
 801bfc6:	b141      	cbz	r1, 801bfda <__ascii_wctomb+0x18>
 801bfc8:	2aff      	cmp	r2, #255	@ 0xff
 801bfca:	d904      	bls.n	801bfd6 <__ascii_wctomb+0x14>
 801bfcc:	228a      	movs	r2, #138	@ 0x8a
 801bfce:	601a      	str	r2, [r3, #0]
 801bfd0:	f04f 30ff 	mov.w	r0, #4294967295
 801bfd4:	4770      	bx	lr
 801bfd6:	700a      	strb	r2, [r1, #0]
 801bfd8:	2001      	movs	r0, #1
 801bfda:	4770      	bx	lr

0801bfdc <__ssputs_r>:
 801bfdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bfe0:	688e      	ldr	r6, [r1, #8]
 801bfe2:	461f      	mov	r7, r3
 801bfe4:	42be      	cmp	r6, r7
 801bfe6:	680b      	ldr	r3, [r1, #0]
 801bfe8:	4682      	mov	sl, r0
 801bfea:	460c      	mov	r4, r1
 801bfec:	4690      	mov	r8, r2
 801bfee:	d82d      	bhi.n	801c04c <__ssputs_r+0x70>
 801bff0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801bff4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801bff8:	d026      	beq.n	801c048 <__ssputs_r+0x6c>
 801bffa:	6965      	ldr	r5, [r4, #20]
 801bffc:	6909      	ldr	r1, [r1, #16]
 801bffe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c002:	eba3 0901 	sub.w	r9, r3, r1
 801c006:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c00a:	1c7b      	adds	r3, r7, #1
 801c00c:	444b      	add	r3, r9
 801c00e:	106d      	asrs	r5, r5, #1
 801c010:	429d      	cmp	r5, r3
 801c012:	bf38      	it	cc
 801c014:	461d      	movcc	r5, r3
 801c016:	0553      	lsls	r3, r2, #21
 801c018:	d527      	bpl.n	801c06a <__ssputs_r+0x8e>
 801c01a:	4629      	mov	r1, r5
 801c01c:	f7ff fa84 	bl	801b528 <_malloc_r>
 801c020:	4606      	mov	r6, r0
 801c022:	b360      	cbz	r0, 801c07e <__ssputs_r+0xa2>
 801c024:	6921      	ldr	r1, [r4, #16]
 801c026:	464a      	mov	r2, r9
 801c028:	f7fe f8d9 	bl	801a1de <memcpy>
 801c02c:	89a3      	ldrh	r3, [r4, #12]
 801c02e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801c032:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c036:	81a3      	strh	r3, [r4, #12]
 801c038:	6126      	str	r6, [r4, #16]
 801c03a:	6165      	str	r5, [r4, #20]
 801c03c:	444e      	add	r6, r9
 801c03e:	eba5 0509 	sub.w	r5, r5, r9
 801c042:	6026      	str	r6, [r4, #0]
 801c044:	60a5      	str	r5, [r4, #8]
 801c046:	463e      	mov	r6, r7
 801c048:	42be      	cmp	r6, r7
 801c04a:	d900      	bls.n	801c04e <__ssputs_r+0x72>
 801c04c:	463e      	mov	r6, r7
 801c04e:	6820      	ldr	r0, [r4, #0]
 801c050:	4632      	mov	r2, r6
 801c052:	4641      	mov	r1, r8
 801c054:	f000 f9c6 	bl	801c3e4 <memmove>
 801c058:	68a3      	ldr	r3, [r4, #8]
 801c05a:	1b9b      	subs	r3, r3, r6
 801c05c:	60a3      	str	r3, [r4, #8]
 801c05e:	6823      	ldr	r3, [r4, #0]
 801c060:	4433      	add	r3, r6
 801c062:	6023      	str	r3, [r4, #0]
 801c064:	2000      	movs	r0, #0
 801c066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c06a:	462a      	mov	r2, r5
 801c06c:	f000 fa16 	bl	801c49c <_realloc_r>
 801c070:	4606      	mov	r6, r0
 801c072:	2800      	cmp	r0, #0
 801c074:	d1e0      	bne.n	801c038 <__ssputs_r+0x5c>
 801c076:	6921      	ldr	r1, [r4, #16]
 801c078:	4650      	mov	r0, sl
 801c07a:	f7fe fea7 	bl	801adcc <_free_r>
 801c07e:	230c      	movs	r3, #12
 801c080:	f8ca 3000 	str.w	r3, [sl]
 801c084:	89a3      	ldrh	r3, [r4, #12]
 801c086:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c08a:	81a3      	strh	r3, [r4, #12]
 801c08c:	f04f 30ff 	mov.w	r0, #4294967295
 801c090:	e7e9      	b.n	801c066 <__ssputs_r+0x8a>
	...

0801c094 <_svfiprintf_r>:
 801c094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c098:	4698      	mov	r8, r3
 801c09a:	898b      	ldrh	r3, [r1, #12]
 801c09c:	061b      	lsls	r3, r3, #24
 801c09e:	b09d      	sub	sp, #116	@ 0x74
 801c0a0:	4607      	mov	r7, r0
 801c0a2:	460d      	mov	r5, r1
 801c0a4:	4614      	mov	r4, r2
 801c0a6:	d510      	bpl.n	801c0ca <_svfiprintf_r+0x36>
 801c0a8:	690b      	ldr	r3, [r1, #16]
 801c0aa:	b973      	cbnz	r3, 801c0ca <_svfiprintf_r+0x36>
 801c0ac:	2140      	movs	r1, #64	@ 0x40
 801c0ae:	f7ff fa3b 	bl	801b528 <_malloc_r>
 801c0b2:	6028      	str	r0, [r5, #0]
 801c0b4:	6128      	str	r0, [r5, #16]
 801c0b6:	b930      	cbnz	r0, 801c0c6 <_svfiprintf_r+0x32>
 801c0b8:	230c      	movs	r3, #12
 801c0ba:	603b      	str	r3, [r7, #0]
 801c0bc:	f04f 30ff 	mov.w	r0, #4294967295
 801c0c0:	b01d      	add	sp, #116	@ 0x74
 801c0c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0c6:	2340      	movs	r3, #64	@ 0x40
 801c0c8:	616b      	str	r3, [r5, #20]
 801c0ca:	2300      	movs	r3, #0
 801c0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 801c0ce:	2320      	movs	r3, #32
 801c0d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c0d4:	f8cd 800c 	str.w	r8, [sp, #12]
 801c0d8:	2330      	movs	r3, #48	@ 0x30
 801c0da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801c278 <_svfiprintf_r+0x1e4>
 801c0de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c0e2:	f04f 0901 	mov.w	r9, #1
 801c0e6:	4623      	mov	r3, r4
 801c0e8:	469a      	mov	sl, r3
 801c0ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c0ee:	b10a      	cbz	r2, 801c0f4 <_svfiprintf_r+0x60>
 801c0f0:	2a25      	cmp	r2, #37	@ 0x25
 801c0f2:	d1f9      	bne.n	801c0e8 <_svfiprintf_r+0x54>
 801c0f4:	ebba 0b04 	subs.w	fp, sl, r4
 801c0f8:	d00b      	beq.n	801c112 <_svfiprintf_r+0x7e>
 801c0fa:	465b      	mov	r3, fp
 801c0fc:	4622      	mov	r2, r4
 801c0fe:	4629      	mov	r1, r5
 801c100:	4638      	mov	r0, r7
 801c102:	f7ff ff6b 	bl	801bfdc <__ssputs_r>
 801c106:	3001      	adds	r0, #1
 801c108:	f000 80a7 	beq.w	801c25a <_svfiprintf_r+0x1c6>
 801c10c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c10e:	445a      	add	r2, fp
 801c110:	9209      	str	r2, [sp, #36]	@ 0x24
 801c112:	f89a 3000 	ldrb.w	r3, [sl]
 801c116:	2b00      	cmp	r3, #0
 801c118:	f000 809f 	beq.w	801c25a <_svfiprintf_r+0x1c6>
 801c11c:	2300      	movs	r3, #0
 801c11e:	f04f 32ff 	mov.w	r2, #4294967295
 801c122:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c126:	f10a 0a01 	add.w	sl, sl, #1
 801c12a:	9304      	str	r3, [sp, #16]
 801c12c:	9307      	str	r3, [sp, #28]
 801c12e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c132:	931a      	str	r3, [sp, #104]	@ 0x68
 801c134:	4654      	mov	r4, sl
 801c136:	2205      	movs	r2, #5
 801c138:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c13c:	484e      	ldr	r0, [pc, #312]	@ (801c278 <_svfiprintf_r+0x1e4>)
 801c13e:	f7e4 f8f7 	bl	8000330 <memchr>
 801c142:	9a04      	ldr	r2, [sp, #16]
 801c144:	b9d8      	cbnz	r0, 801c17e <_svfiprintf_r+0xea>
 801c146:	06d0      	lsls	r0, r2, #27
 801c148:	bf44      	itt	mi
 801c14a:	2320      	movmi	r3, #32
 801c14c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c150:	0711      	lsls	r1, r2, #28
 801c152:	bf44      	itt	mi
 801c154:	232b      	movmi	r3, #43	@ 0x2b
 801c156:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c15a:	f89a 3000 	ldrb.w	r3, [sl]
 801c15e:	2b2a      	cmp	r3, #42	@ 0x2a
 801c160:	d015      	beq.n	801c18e <_svfiprintf_r+0xfa>
 801c162:	9a07      	ldr	r2, [sp, #28]
 801c164:	4654      	mov	r4, sl
 801c166:	2000      	movs	r0, #0
 801c168:	f04f 0c0a 	mov.w	ip, #10
 801c16c:	4621      	mov	r1, r4
 801c16e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c172:	3b30      	subs	r3, #48	@ 0x30
 801c174:	2b09      	cmp	r3, #9
 801c176:	d94b      	bls.n	801c210 <_svfiprintf_r+0x17c>
 801c178:	b1b0      	cbz	r0, 801c1a8 <_svfiprintf_r+0x114>
 801c17a:	9207      	str	r2, [sp, #28]
 801c17c:	e014      	b.n	801c1a8 <_svfiprintf_r+0x114>
 801c17e:	eba0 0308 	sub.w	r3, r0, r8
 801c182:	fa09 f303 	lsl.w	r3, r9, r3
 801c186:	4313      	orrs	r3, r2
 801c188:	9304      	str	r3, [sp, #16]
 801c18a:	46a2      	mov	sl, r4
 801c18c:	e7d2      	b.n	801c134 <_svfiprintf_r+0xa0>
 801c18e:	9b03      	ldr	r3, [sp, #12]
 801c190:	1d19      	adds	r1, r3, #4
 801c192:	681b      	ldr	r3, [r3, #0]
 801c194:	9103      	str	r1, [sp, #12]
 801c196:	2b00      	cmp	r3, #0
 801c198:	bfbb      	ittet	lt
 801c19a:	425b      	neglt	r3, r3
 801c19c:	f042 0202 	orrlt.w	r2, r2, #2
 801c1a0:	9307      	strge	r3, [sp, #28]
 801c1a2:	9307      	strlt	r3, [sp, #28]
 801c1a4:	bfb8      	it	lt
 801c1a6:	9204      	strlt	r2, [sp, #16]
 801c1a8:	7823      	ldrb	r3, [r4, #0]
 801c1aa:	2b2e      	cmp	r3, #46	@ 0x2e
 801c1ac:	d10a      	bne.n	801c1c4 <_svfiprintf_r+0x130>
 801c1ae:	7863      	ldrb	r3, [r4, #1]
 801c1b0:	2b2a      	cmp	r3, #42	@ 0x2a
 801c1b2:	d132      	bne.n	801c21a <_svfiprintf_r+0x186>
 801c1b4:	9b03      	ldr	r3, [sp, #12]
 801c1b6:	1d1a      	adds	r2, r3, #4
 801c1b8:	681b      	ldr	r3, [r3, #0]
 801c1ba:	9203      	str	r2, [sp, #12]
 801c1bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c1c0:	3402      	adds	r4, #2
 801c1c2:	9305      	str	r3, [sp, #20]
 801c1c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801c288 <_svfiprintf_r+0x1f4>
 801c1c8:	7821      	ldrb	r1, [r4, #0]
 801c1ca:	2203      	movs	r2, #3
 801c1cc:	4650      	mov	r0, sl
 801c1ce:	f7e4 f8af 	bl	8000330 <memchr>
 801c1d2:	b138      	cbz	r0, 801c1e4 <_svfiprintf_r+0x150>
 801c1d4:	9b04      	ldr	r3, [sp, #16]
 801c1d6:	eba0 000a 	sub.w	r0, r0, sl
 801c1da:	2240      	movs	r2, #64	@ 0x40
 801c1dc:	4082      	lsls	r2, r0
 801c1de:	4313      	orrs	r3, r2
 801c1e0:	3401      	adds	r4, #1
 801c1e2:	9304      	str	r3, [sp, #16]
 801c1e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c1e8:	4824      	ldr	r0, [pc, #144]	@ (801c27c <_svfiprintf_r+0x1e8>)
 801c1ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c1ee:	2206      	movs	r2, #6
 801c1f0:	f7e4 f89e 	bl	8000330 <memchr>
 801c1f4:	2800      	cmp	r0, #0
 801c1f6:	d036      	beq.n	801c266 <_svfiprintf_r+0x1d2>
 801c1f8:	4b21      	ldr	r3, [pc, #132]	@ (801c280 <_svfiprintf_r+0x1ec>)
 801c1fa:	bb1b      	cbnz	r3, 801c244 <_svfiprintf_r+0x1b0>
 801c1fc:	9b03      	ldr	r3, [sp, #12]
 801c1fe:	3307      	adds	r3, #7
 801c200:	f023 0307 	bic.w	r3, r3, #7
 801c204:	3308      	adds	r3, #8
 801c206:	9303      	str	r3, [sp, #12]
 801c208:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c20a:	4433      	add	r3, r6
 801c20c:	9309      	str	r3, [sp, #36]	@ 0x24
 801c20e:	e76a      	b.n	801c0e6 <_svfiprintf_r+0x52>
 801c210:	fb0c 3202 	mla	r2, ip, r2, r3
 801c214:	460c      	mov	r4, r1
 801c216:	2001      	movs	r0, #1
 801c218:	e7a8      	b.n	801c16c <_svfiprintf_r+0xd8>
 801c21a:	2300      	movs	r3, #0
 801c21c:	3401      	adds	r4, #1
 801c21e:	9305      	str	r3, [sp, #20]
 801c220:	4619      	mov	r1, r3
 801c222:	f04f 0c0a 	mov.w	ip, #10
 801c226:	4620      	mov	r0, r4
 801c228:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c22c:	3a30      	subs	r2, #48	@ 0x30
 801c22e:	2a09      	cmp	r2, #9
 801c230:	d903      	bls.n	801c23a <_svfiprintf_r+0x1a6>
 801c232:	2b00      	cmp	r3, #0
 801c234:	d0c6      	beq.n	801c1c4 <_svfiprintf_r+0x130>
 801c236:	9105      	str	r1, [sp, #20]
 801c238:	e7c4      	b.n	801c1c4 <_svfiprintf_r+0x130>
 801c23a:	fb0c 2101 	mla	r1, ip, r1, r2
 801c23e:	4604      	mov	r4, r0
 801c240:	2301      	movs	r3, #1
 801c242:	e7f0      	b.n	801c226 <_svfiprintf_r+0x192>
 801c244:	ab03      	add	r3, sp, #12
 801c246:	9300      	str	r3, [sp, #0]
 801c248:	462a      	mov	r2, r5
 801c24a:	4b0e      	ldr	r3, [pc, #56]	@ (801c284 <_svfiprintf_r+0x1f0>)
 801c24c:	a904      	add	r1, sp, #16
 801c24e:	4638      	mov	r0, r7
 801c250:	f7fd fa5a 	bl	8019708 <_printf_float>
 801c254:	1c42      	adds	r2, r0, #1
 801c256:	4606      	mov	r6, r0
 801c258:	d1d6      	bne.n	801c208 <_svfiprintf_r+0x174>
 801c25a:	89ab      	ldrh	r3, [r5, #12]
 801c25c:	065b      	lsls	r3, r3, #25
 801c25e:	f53f af2d 	bmi.w	801c0bc <_svfiprintf_r+0x28>
 801c262:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c264:	e72c      	b.n	801c0c0 <_svfiprintf_r+0x2c>
 801c266:	ab03      	add	r3, sp, #12
 801c268:	9300      	str	r3, [sp, #0]
 801c26a:	462a      	mov	r2, r5
 801c26c:	4b05      	ldr	r3, [pc, #20]	@ (801c284 <_svfiprintf_r+0x1f0>)
 801c26e:	a904      	add	r1, sp, #16
 801c270:	4638      	mov	r0, r7
 801c272:	f7fd fcd1 	bl	8019c18 <_printf_i>
 801c276:	e7ed      	b.n	801c254 <_svfiprintf_r+0x1c0>
 801c278:	0801e718 	.word	0x0801e718
 801c27c:	0801e722 	.word	0x0801e722
 801c280:	08019709 	.word	0x08019709
 801c284:	0801bfdd 	.word	0x0801bfdd
 801c288:	0801e71e 	.word	0x0801e71e

0801c28c <__sflush_r>:
 801c28c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c290:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c294:	0716      	lsls	r6, r2, #28
 801c296:	4605      	mov	r5, r0
 801c298:	460c      	mov	r4, r1
 801c29a:	d454      	bmi.n	801c346 <__sflush_r+0xba>
 801c29c:	684b      	ldr	r3, [r1, #4]
 801c29e:	2b00      	cmp	r3, #0
 801c2a0:	dc02      	bgt.n	801c2a8 <__sflush_r+0x1c>
 801c2a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801c2a4:	2b00      	cmp	r3, #0
 801c2a6:	dd48      	ble.n	801c33a <__sflush_r+0xae>
 801c2a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c2aa:	2e00      	cmp	r6, #0
 801c2ac:	d045      	beq.n	801c33a <__sflush_r+0xae>
 801c2ae:	2300      	movs	r3, #0
 801c2b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801c2b4:	682f      	ldr	r7, [r5, #0]
 801c2b6:	6a21      	ldr	r1, [r4, #32]
 801c2b8:	602b      	str	r3, [r5, #0]
 801c2ba:	d030      	beq.n	801c31e <__sflush_r+0x92>
 801c2bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801c2be:	89a3      	ldrh	r3, [r4, #12]
 801c2c0:	0759      	lsls	r1, r3, #29
 801c2c2:	d505      	bpl.n	801c2d0 <__sflush_r+0x44>
 801c2c4:	6863      	ldr	r3, [r4, #4]
 801c2c6:	1ad2      	subs	r2, r2, r3
 801c2c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801c2ca:	b10b      	cbz	r3, 801c2d0 <__sflush_r+0x44>
 801c2cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801c2ce:	1ad2      	subs	r2, r2, r3
 801c2d0:	2300      	movs	r3, #0
 801c2d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c2d4:	6a21      	ldr	r1, [r4, #32]
 801c2d6:	4628      	mov	r0, r5
 801c2d8:	47b0      	blx	r6
 801c2da:	1c43      	adds	r3, r0, #1
 801c2dc:	89a3      	ldrh	r3, [r4, #12]
 801c2de:	d106      	bne.n	801c2ee <__sflush_r+0x62>
 801c2e0:	6829      	ldr	r1, [r5, #0]
 801c2e2:	291d      	cmp	r1, #29
 801c2e4:	d82b      	bhi.n	801c33e <__sflush_r+0xb2>
 801c2e6:	4a2a      	ldr	r2, [pc, #168]	@ (801c390 <__sflush_r+0x104>)
 801c2e8:	410a      	asrs	r2, r1
 801c2ea:	07d6      	lsls	r6, r2, #31
 801c2ec:	d427      	bmi.n	801c33e <__sflush_r+0xb2>
 801c2ee:	2200      	movs	r2, #0
 801c2f0:	6062      	str	r2, [r4, #4]
 801c2f2:	04d9      	lsls	r1, r3, #19
 801c2f4:	6922      	ldr	r2, [r4, #16]
 801c2f6:	6022      	str	r2, [r4, #0]
 801c2f8:	d504      	bpl.n	801c304 <__sflush_r+0x78>
 801c2fa:	1c42      	adds	r2, r0, #1
 801c2fc:	d101      	bne.n	801c302 <__sflush_r+0x76>
 801c2fe:	682b      	ldr	r3, [r5, #0]
 801c300:	b903      	cbnz	r3, 801c304 <__sflush_r+0x78>
 801c302:	6560      	str	r0, [r4, #84]	@ 0x54
 801c304:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c306:	602f      	str	r7, [r5, #0]
 801c308:	b1b9      	cbz	r1, 801c33a <__sflush_r+0xae>
 801c30a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c30e:	4299      	cmp	r1, r3
 801c310:	d002      	beq.n	801c318 <__sflush_r+0x8c>
 801c312:	4628      	mov	r0, r5
 801c314:	f7fe fd5a 	bl	801adcc <_free_r>
 801c318:	2300      	movs	r3, #0
 801c31a:	6363      	str	r3, [r4, #52]	@ 0x34
 801c31c:	e00d      	b.n	801c33a <__sflush_r+0xae>
 801c31e:	2301      	movs	r3, #1
 801c320:	4628      	mov	r0, r5
 801c322:	47b0      	blx	r6
 801c324:	4602      	mov	r2, r0
 801c326:	1c50      	adds	r0, r2, #1
 801c328:	d1c9      	bne.n	801c2be <__sflush_r+0x32>
 801c32a:	682b      	ldr	r3, [r5, #0]
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	d0c6      	beq.n	801c2be <__sflush_r+0x32>
 801c330:	2b1d      	cmp	r3, #29
 801c332:	d001      	beq.n	801c338 <__sflush_r+0xac>
 801c334:	2b16      	cmp	r3, #22
 801c336:	d11e      	bne.n	801c376 <__sflush_r+0xea>
 801c338:	602f      	str	r7, [r5, #0]
 801c33a:	2000      	movs	r0, #0
 801c33c:	e022      	b.n	801c384 <__sflush_r+0xf8>
 801c33e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c342:	b21b      	sxth	r3, r3
 801c344:	e01b      	b.n	801c37e <__sflush_r+0xf2>
 801c346:	690f      	ldr	r7, [r1, #16]
 801c348:	2f00      	cmp	r7, #0
 801c34a:	d0f6      	beq.n	801c33a <__sflush_r+0xae>
 801c34c:	0793      	lsls	r3, r2, #30
 801c34e:	680e      	ldr	r6, [r1, #0]
 801c350:	bf08      	it	eq
 801c352:	694b      	ldreq	r3, [r1, #20]
 801c354:	600f      	str	r7, [r1, #0]
 801c356:	bf18      	it	ne
 801c358:	2300      	movne	r3, #0
 801c35a:	eba6 0807 	sub.w	r8, r6, r7
 801c35e:	608b      	str	r3, [r1, #8]
 801c360:	f1b8 0f00 	cmp.w	r8, #0
 801c364:	dde9      	ble.n	801c33a <__sflush_r+0xae>
 801c366:	6a21      	ldr	r1, [r4, #32]
 801c368:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801c36a:	4643      	mov	r3, r8
 801c36c:	463a      	mov	r2, r7
 801c36e:	4628      	mov	r0, r5
 801c370:	47b0      	blx	r6
 801c372:	2800      	cmp	r0, #0
 801c374:	dc08      	bgt.n	801c388 <__sflush_r+0xfc>
 801c376:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c37a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c37e:	81a3      	strh	r3, [r4, #12]
 801c380:	f04f 30ff 	mov.w	r0, #4294967295
 801c384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c388:	4407      	add	r7, r0
 801c38a:	eba8 0800 	sub.w	r8, r8, r0
 801c38e:	e7e7      	b.n	801c360 <__sflush_r+0xd4>
 801c390:	dfbffffe 	.word	0xdfbffffe

0801c394 <_fflush_r>:
 801c394:	b538      	push	{r3, r4, r5, lr}
 801c396:	690b      	ldr	r3, [r1, #16]
 801c398:	4605      	mov	r5, r0
 801c39a:	460c      	mov	r4, r1
 801c39c:	b913      	cbnz	r3, 801c3a4 <_fflush_r+0x10>
 801c39e:	2500      	movs	r5, #0
 801c3a0:	4628      	mov	r0, r5
 801c3a2:	bd38      	pop	{r3, r4, r5, pc}
 801c3a4:	b118      	cbz	r0, 801c3ae <_fflush_r+0x1a>
 801c3a6:	6a03      	ldr	r3, [r0, #32]
 801c3a8:	b90b      	cbnz	r3, 801c3ae <_fflush_r+0x1a>
 801c3aa:	f7fd fde1 	bl	8019f70 <__sinit>
 801c3ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c3b2:	2b00      	cmp	r3, #0
 801c3b4:	d0f3      	beq.n	801c39e <_fflush_r+0xa>
 801c3b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801c3b8:	07d0      	lsls	r0, r2, #31
 801c3ba:	d404      	bmi.n	801c3c6 <_fflush_r+0x32>
 801c3bc:	0599      	lsls	r1, r3, #22
 801c3be:	d402      	bmi.n	801c3c6 <_fflush_r+0x32>
 801c3c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c3c2:	f7fd ff0a 	bl	801a1da <__retarget_lock_acquire_recursive>
 801c3c6:	4628      	mov	r0, r5
 801c3c8:	4621      	mov	r1, r4
 801c3ca:	f7ff ff5f 	bl	801c28c <__sflush_r>
 801c3ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c3d0:	07da      	lsls	r2, r3, #31
 801c3d2:	4605      	mov	r5, r0
 801c3d4:	d4e4      	bmi.n	801c3a0 <_fflush_r+0xc>
 801c3d6:	89a3      	ldrh	r3, [r4, #12]
 801c3d8:	059b      	lsls	r3, r3, #22
 801c3da:	d4e1      	bmi.n	801c3a0 <_fflush_r+0xc>
 801c3dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c3de:	f7fd fefd 	bl	801a1dc <__retarget_lock_release_recursive>
 801c3e2:	e7dd      	b.n	801c3a0 <_fflush_r+0xc>

0801c3e4 <memmove>:
 801c3e4:	4288      	cmp	r0, r1
 801c3e6:	b510      	push	{r4, lr}
 801c3e8:	eb01 0402 	add.w	r4, r1, r2
 801c3ec:	d902      	bls.n	801c3f4 <memmove+0x10>
 801c3ee:	4284      	cmp	r4, r0
 801c3f0:	4623      	mov	r3, r4
 801c3f2:	d807      	bhi.n	801c404 <memmove+0x20>
 801c3f4:	1e43      	subs	r3, r0, #1
 801c3f6:	42a1      	cmp	r1, r4
 801c3f8:	d008      	beq.n	801c40c <memmove+0x28>
 801c3fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c3fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c402:	e7f8      	b.n	801c3f6 <memmove+0x12>
 801c404:	4402      	add	r2, r0
 801c406:	4601      	mov	r1, r0
 801c408:	428a      	cmp	r2, r1
 801c40a:	d100      	bne.n	801c40e <memmove+0x2a>
 801c40c:	bd10      	pop	{r4, pc}
 801c40e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c412:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c416:	e7f7      	b.n	801c408 <memmove+0x24>

0801c418 <_sbrk_r>:
 801c418:	b538      	push	{r3, r4, r5, lr}
 801c41a:	4d06      	ldr	r5, [pc, #24]	@ (801c434 <_sbrk_r+0x1c>)
 801c41c:	2300      	movs	r3, #0
 801c41e:	4604      	mov	r4, r0
 801c420:	4608      	mov	r0, r1
 801c422:	602b      	str	r3, [r5, #0]
 801c424:	f7e6 fd10 	bl	8002e48 <_sbrk>
 801c428:	1c43      	adds	r3, r0, #1
 801c42a:	d102      	bne.n	801c432 <_sbrk_r+0x1a>
 801c42c:	682b      	ldr	r3, [r5, #0]
 801c42e:	b103      	cbz	r3, 801c432 <_sbrk_r+0x1a>
 801c430:	6023      	str	r3, [r4, #0]
 801c432:	bd38      	pop	{r3, r4, r5, pc}
 801c434:	2401ce34 	.word	0x2401ce34

0801c438 <__assert_func>:
 801c438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c43a:	4614      	mov	r4, r2
 801c43c:	461a      	mov	r2, r3
 801c43e:	4b09      	ldr	r3, [pc, #36]	@ (801c464 <__assert_func+0x2c>)
 801c440:	681b      	ldr	r3, [r3, #0]
 801c442:	4605      	mov	r5, r0
 801c444:	68d8      	ldr	r0, [r3, #12]
 801c446:	b954      	cbnz	r4, 801c45e <__assert_func+0x26>
 801c448:	4b07      	ldr	r3, [pc, #28]	@ (801c468 <__assert_func+0x30>)
 801c44a:	461c      	mov	r4, r3
 801c44c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c450:	9100      	str	r1, [sp, #0]
 801c452:	462b      	mov	r3, r5
 801c454:	4905      	ldr	r1, [pc, #20]	@ (801c46c <__assert_func+0x34>)
 801c456:	f000 f84f 	bl	801c4f8 <fiprintf>
 801c45a:	f000 f85f 	bl	801c51c <abort>
 801c45e:	4b04      	ldr	r3, [pc, #16]	@ (801c470 <__assert_func+0x38>)
 801c460:	e7f4      	b.n	801c44c <__assert_func+0x14>
 801c462:	bf00      	nop
 801c464:	240002ac 	.word	0x240002ac
 801c468:	0801e764 	.word	0x0801e764
 801c46c:	0801e736 	.word	0x0801e736
 801c470:	0801e729 	.word	0x0801e729

0801c474 <_calloc_r>:
 801c474:	b570      	push	{r4, r5, r6, lr}
 801c476:	fba1 5402 	umull	r5, r4, r1, r2
 801c47a:	b93c      	cbnz	r4, 801c48c <_calloc_r+0x18>
 801c47c:	4629      	mov	r1, r5
 801c47e:	f7ff f853 	bl	801b528 <_malloc_r>
 801c482:	4606      	mov	r6, r0
 801c484:	b928      	cbnz	r0, 801c492 <_calloc_r+0x1e>
 801c486:	2600      	movs	r6, #0
 801c488:	4630      	mov	r0, r6
 801c48a:	bd70      	pop	{r4, r5, r6, pc}
 801c48c:	220c      	movs	r2, #12
 801c48e:	6002      	str	r2, [r0, #0]
 801c490:	e7f9      	b.n	801c486 <_calloc_r+0x12>
 801c492:	462a      	mov	r2, r5
 801c494:	4621      	mov	r1, r4
 801c496:	f7fd fe04 	bl	801a0a2 <memset>
 801c49a:	e7f5      	b.n	801c488 <_calloc_r+0x14>

0801c49c <_realloc_r>:
 801c49c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c4a0:	4680      	mov	r8, r0
 801c4a2:	4615      	mov	r5, r2
 801c4a4:	460c      	mov	r4, r1
 801c4a6:	b921      	cbnz	r1, 801c4b2 <_realloc_r+0x16>
 801c4a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c4ac:	4611      	mov	r1, r2
 801c4ae:	f7ff b83b 	b.w	801b528 <_malloc_r>
 801c4b2:	b92a      	cbnz	r2, 801c4c0 <_realloc_r+0x24>
 801c4b4:	f7fe fc8a 	bl	801adcc <_free_r>
 801c4b8:	2400      	movs	r4, #0
 801c4ba:	4620      	mov	r0, r4
 801c4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c4c0:	f000 f833 	bl	801c52a <_malloc_usable_size_r>
 801c4c4:	4285      	cmp	r5, r0
 801c4c6:	4606      	mov	r6, r0
 801c4c8:	d802      	bhi.n	801c4d0 <_realloc_r+0x34>
 801c4ca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801c4ce:	d8f4      	bhi.n	801c4ba <_realloc_r+0x1e>
 801c4d0:	4629      	mov	r1, r5
 801c4d2:	4640      	mov	r0, r8
 801c4d4:	f7ff f828 	bl	801b528 <_malloc_r>
 801c4d8:	4607      	mov	r7, r0
 801c4da:	2800      	cmp	r0, #0
 801c4dc:	d0ec      	beq.n	801c4b8 <_realloc_r+0x1c>
 801c4de:	42b5      	cmp	r5, r6
 801c4e0:	462a      	mov	r2, r5
 801c4e2:	4621      	mov	r1, r4
 801c4e4:	bf28      	it	cs
 801c4e6:	4632      	movcs	r2, r6
 801c4e8:	f7fd fe79 	bl	801a1de <memcpy>
 801c4ec:	4621      	mov	r1, r4
 801c4ee:	4640      	mov	r0, r8
 801c4f0:	f7fe fc6c 	bl	801adcc <_free_r>
 801c4f4:	463c      	mov	r4, r7
 801c4f6:	e7e0      	b.n	801c4ba <_realloc_r+0x1e>

0801c4f8 <fiprintf>:
 801c4f8:	b40e      	push	{r1, r2, r3}
 801c4fa:	b503      	push	{r0, r1, lr}
 801c4fc:	4601      	mov	r1, r0
 801c4fe:	ab03      	add	r3, sp, #12
 801c500:	4805      	ldr	r0, [pc, #20]	@ (801c518 <fiprintf+0x20>)
 801c502:	f853 2b04 	ldr.w	r2, [r3], #4
 801c506:	6800      	ldr	r0, [r0, #0]
 801c508:	9301      	str	r3, [sp, #4]
 801c50a:	f000 f83f 	bl	801c58c <_vfiprintf_r>
 801c50e:	b002      	add	sp, #8
 801c510:	f85d eb04 	ldr.w	lr, [sp], #4
 801c514:	b003      	add	sp, #12
 801c516:	4770      	bx	lr
 801c518:	240002ac 	.word	0x240002ac

0801c51c <abort>:
 801c51c:	b508      	push	{r3, lr}
 801c51e:	2006      	movs	r0, #6
 801c520:	f000 fa08 	bl	801c934 <raise>
 801c524:	2001      	movs	r0, #1
 801c526:	f7e6 fc17 	bl	8002d58 <_exit>

0801c52a <_malloc_usable_size_r>:
 801c52a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c52e:	1f18      	subs	r0, r3, #4
 801c530:	2b00      	cmp	r3, #0
 801c532:	bfbc      	itt	lt
 801c534:	580b      	ldrlt	r3, [r1, r0]
 801c536:	18c0      	addlt	r0, r0, r3
 801c538:	4770      	bx	lr

0801c53a <__sfputc_r>:
 801c53a:	6893      	ldr	r3, [r2, #8]
 801c53c:	3b01      	subs	r3, #1
 801c53e:	2b00      	cmp	r3, #0
 801c540:	b410      	push	{r4}
 801c542:	6093      	str	r3, [r2, #8]
 801c544:	da08      	bge.n	801c558 <__sfputc_r+0x1e>
 801c546:	6994      	ldr	r4, [r2, #24]
 801c548:	42a3      	cmp	r3, r4
 801c54a:	db01      	blt.n	801c550 <__sfputc_r+0x16>
 801c54c:	290a      	cmp	r1, #10
 801c54e:	d103      	bne.n	801c558 <__sfputc_r+0x1e>
 801c550:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c554:	f000 b932 	b.w	801c7bc <__swbuf_r>
 801c558:	6813      	ldr	r3, [r2, #0]
 801c55a:	1c58      	adds	r0, r3, #1
 801c55c:	6010      	str	r0, [r2, #0]
 801c55e:	7019      	strb	r1, [r3, #0]
 801c560:	4608      	mov	r0, r1
 801c562:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c566:	4770      	bx	lr

0801c568 <__sfputs_r>:
 801c568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c56a:	4606      	mov	r6, r0
 801c56c:	460f      	mov	r7, r1
 801c56e:	4614      	mov	r4, r2
 801c570:	18d5      	adds	r5, r2, r3
 801c572:	42ac      	cmp	r4, r5
 801c574:	d101      	bne.n	801c57a <__sfputs_r+0x12>
 801c576:	2000      	movs	r0, #0
 801c578:	e007      	b.n	801c58a <__sfputs_r+0x22>
 801c57a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c57e:	463a      	mov	r2, r7
 801c580:	4630      	mov	r0, r6
 801c582:	f7ff ffda 	bl	801c53a <__sfputc_r>
 801c586:	1c43      	adds	r3, r0, #1
 801c588:	d1f3      	bne.n	801c572 <__sfputs_r+0xa>
 801c58a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c58c <_vfiprintf_r>:
 801c58c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c590:	460d      	mov	r5, r1
 801c592:	b09d      	sub	sp, #116	@ 0x74
 801c594:	4614      	mov	r4, r2
 801c596:	4698      	mov	r8, r3
 801c598:	4606      	mov	r6, r0
 801c59a:	b118      	cbz	r0, 801c5a4 <_vfiprintf_r+0x18>
 801c59c:	6a03      	ldr	r3, [r0, #32]
 801c59e:	b90b      	cbnz	r3, 801c5a4 <_vfiprintf_r+0x18>
 801c5a0:	f7fd fce6 	bl	8019f70 <__sinit>
 801c5a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c5a6:	07d9      	lsls	r1, r3, #31
 801c5a8:	d405      	bmi.n	801c5b6 <_vfiprintf_r+0x2a>
 801c5aa:	89ab      	ldrh	r3, [r5, #12]
 801c5ac:	059a      	lsls	r2, r3, #22
 801c5ae:	d402      	bmi.n	801c5b6 <_vfiprintf_r+0x2a>
 801c5b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c5b2:	f7fd fe12 	bl	801a1da <__retarget_lock_acquire_recursive>
 801c5b6:	89ab      	ldrh	r3, [r5, #12]
 801c5b8:	071b      	lsls	r3, r3, #28
 801c5ba:	d501      	bpl.n	801c5c0 <_vfiprintf_r+0x34>
 801c5bc:	692b      	ldr	r3, [r5, #16]
 801c5be:	b99b      	cbnz	r3, 801c5e8 <_vfiprintf_r+0x5c>
 801c5c0:	4629      	mov	r1, r5
 801c5c2:	4630      	mov	r0, r6
 801c5c4:	f000 f938 	bl	801c838 <__swsetup_r>
 801c5c8:	b170      	cbz	r0, 801c5e8 <_vfiprintf_r+0x5c>
 801c5ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c5cc:	07dc      	lsls	r4, r3, #31
 801c5ce:	d504      	bpl.n	801c5da <_vfiprintf_r+0x4e>
 801c5d0:	f04f 30ff 	mov.w	r0, #4294967295
 801c5d4:	b01d      	add	sp, #116	@ 0x74
 801c5d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c5da:	89ab      	ldrh	r3, [r5, #12]
 801c5dc:	0598      	lsls	r0, r3, #22
 801c5de:	d4f7      	bmi.n	801c5d0 <_vfiprintf_r+0x44>
 801c5e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c5e2:	f7fd fdfb 	bl	801a1dc <__retarget_lock_release_recursive>
 801c5e6:	e7f3      	b.n	801c5d0 <_vfiprintf_r+0x44>
 801c5e8:	2300      	movs	r3, #0
 801c5ea:	9309      	str	r3, [sp, #36]	@ 0x24
 801c5ec:	2320      	movs	r3, #32
 801c5ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c5f2:	f8cd 800c 	str.w	r8, [sp, #12]
 801c5f6:	2330      	movs	r3, #48	@ 0x30
 801c5f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c7a8 <_vfiprintf_r+0x21c>
 801c5fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c600:	f04f 0901 	mov.w	r9, #1
 801c604:	4623      	mov	r3, r4
 801c606:	469a      	mov	sl, r3
 801c608:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c60c:	b10a      	cbz	r2, 801c612 <_vfiprintf_r+0x86>
 801c60e:	2a25      	cmp	r2, #37	@ 0x25
 801c610:	d1f9      	bne.n	801c606 <_vfiprintf_r+0x7a>
 801c612:	ebba 0b04 	subs.w	fp, sl, r4
 801c616:	d00b      	beq.n	801c630 <_vfiprintf_r+0xa4>
 801c618:	465b      	mov	r3, fp
 801c61a:	4622      	mov	r2, r4
 801c61c:	4629      	mov	r1, r5
 801c61e:	4630      	mov	r0, r6
 801c620:	f7ff ffa2 	bl	801c568 <__sfputs_r>
 801c624:	3001      	adds	r0, #1
 801c626:	f000 80a7 	beq.w	801c778 <_vfiprintf_r+0x1ec>
 801c62a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c62c:	445a      	add	r2, fp
 801c62e:	9209      	str	r2, [sp, #36]	@ 0x24
 801c630:	f89a 3000 	ldrb.w	r3, [sl]
 801c634:	2b00      	cmp	r3, #0
 801c636:	f000 809f 	beq.w	801c778 <_vfiprintf_r+0x1ec>
 801c63a:	2300      	movs	r3, #0
 801c63c:	f04f 32ff 	mov.w	r2, #4294967295
 801c640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c644:	f10a 0a01 	add.w	sl, sl, #1
 801c648:	9304      	str	r3, [sp, #16]
 801c64a:	9307      	str	r3, [sp, #28]
 801c64c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c650:	931a      	str	r3, [sp, #104]	@ 0x68
 801c652:	4654      	mov	r4, sl
 801c654:	2205      	movs	r2, #5
 801c656:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c65a:	4853      	ldr	r0, [pc, #332]	@ (801c7a8 <_vfiprintf_r+0x21c>)
 801c65c:	f7e3 fe68 	bl	8000330 <memchr>
 801c660:	9a04      	ldr	r2, [sp, #16]
 801c662:	b9d8      	cbnz	r0, 801c69c <_vfiprintf_r+0x110>
 801c664:	06d1      	lsls	r1, r2, #27
 801c666:	bf44      	itt	mi
 801c668:	2320      	movmi	r3, #32
 801c66a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c66e:	0713      	lsls	r3, r2, #28
 801c670:	bf44      	itt	mi
 801c672:	232b      	movmi	r3, #43	@ 0x2b
 801c674:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c678:	f89a 3000 	ldrb.w	r3, [sl]
 801c67c:	2b2a      	cmp	r3, #42	@ 0x2a
 801c67e:	d015      	beq.n	801c6ac <_vfiprintf_r+0x120>
 801c680:	9a07      	ldr	r2, [sp, #28]
 801c682:	4654      	mov	r4, sl
 801c684:	2000      	movs	r0, #0
 801c686:	f04f 0c0a 	mov.w	ip, #10
 801c68a:	4621      	mov	r1, r4
 801c68c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c690:	3b30      	subs	r3, #48	@ 0x30
 801c692:	2b09      	cmp	r3, #9
 801c694:	d94b      	bls.n	801c72e <_vfiprintf_r+0x1a2>
 801c696:	b1b0      	cbz	r0, 801c6c6 <_vfiprintf_r+0x13a>
 801c698:	9207      	str	r2, [sp, #28]
 801c69a:	e014      	b.n	801c6c6 <_vfiprintf_r+0x13a>
 801c69c:	eba0 0308 	sub.w	r3, r0, r8
 801c6a0:	fa09 f303 	lsl.w	r3, r9, r3
 801c6a4:	4313      	orrs	r3, r2
 801c6a6:	9304      	str	r3, [sp, #16]
 801c6a8:	46a2      	mov	sl, r4
 801c6aa:	e7d2      	b.n	801c652 <_vfiprintf_r+0xc6>
 801c6ac:	9b03      	ldr	r3, [sp, #12]
 801c6ae:	1d19      	adds	r1, r3, #4
 801c6b0:	681b      	ldr	r3, [r3, #0]
 801c6b2:	9103      	str	r1, [sp, #12]
 801c6b4:	2b00      	cmp	r3, #0
 801c6b6:	bfbb      	ittet	lt
 801c6b8:	425b      	neglt	r3, r3
 801c6ba:	f042 0202 	orrlt.w	r2, r2, #2
 801c6be:	9307      	strge	r3, [sp, #28]
 801c6c0:	9307      	strlt	r3, [sp, #28]
 801c6c2:	bfb8      	it	lt
 801c6c4:	9204      	strlt	r2, [sp, #16]
 801c6c6:	7823      	ldrb	r3, [r4, #0]
 801c6c8:	2b2e      	cmp	r3, #46	@ 0x2e
 801c6ca:	d10a      	bne.n	801c6e2 <_vfiprintf_r+0x156>
 801c6cc:	7863      	ldrb	r3, [r4, #1]
 801c6ce:	2b2a      	cmp	r3, #42	@ 0x2a
 801c6d0:	d132      	bne.n	801c738 <_vfiprintf_r+0x1ac>
 801c6d2:	9b03      	ldr	r3, [sp, #12]
 801c6d4:	1d1a      	adds	r2, r3, #4
 801c6d6:	681b      	ldr	r3, [r3, #0]
 801c6d8:	9203      	str	r2, [sp, #12]
 801c6da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c6de:	3402      	adds	r4, #2
 801c6e0:	9305      	str	r3, [sp, #20]
 801c6e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c7b8 <_vfiprintf_r+0x22c>
 801c6e6:	7821      	ldrb	r1, [r4, #0]
 801c6e8:	2203      	movs	r2, #3
 801c6ea:	4650      	mov	r0, sl
 801c6ec:	f7e3 fe20 	bl	8000330 <memchr>
 801c6f0:	b138      	cbz	r0, 801c702 <_vfiprintf_r+0x176>
 801c6f2:	9b04      	ldr	r3, [sp, #16]
 801c6f4:	eba0 000a 	sub.w	r0, r0, sl
 801c6f8:	2240      	movs	r2, #64	@ 0x40
 801c6fa:	4082      	lsls	r2, r0
 801c6fc:	4313      	orrs	r3, r2
 801c6fe:	3401      	adds	r4, #1
 801c700:	9304      	str	r3, [sp, #16]
 801c702:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c706:	4829      	ldr	r0, [pc, #164]	@ (801c7ac <_vfiprintf_r+0x220>)
 801c708:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c70c:	2206      	movs	r2, #6
 801c70e:	f7e3 fe0f 	bl	8000330 <memchr>
 801c712:	2800      	cmp	r0, #0
 801c714:	d03f      	beq.n	801c796 <_vfiprintf_r+0x20a>
 801c716:	4b26      	ldr	r3, [pc, #152]	@ (801c7b0 <_vfiprintf_r+0x224>)
 801c718:	bb1b      	cbnz	r3, 801c762 <_vfiprintf_r+0x1d6>
 801c71a:	9b03      	ldr	r3, [sp, #12]
 801c71c:	3307      	adds	r3, #7
 801c71e:	f023 0307 	bic.w	r3, r3, #7
 801c722:	3308      	adds	r3, #8
 801c724:	9303      	str	r3, [sp, #12]
 801c726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c728:	443b      	add	r3, r7
 801c72a:	9309      	str	r3, [sp, #36]	@ 0x24
 801c72c:	e76a      	b.n	801c604 <_vfiprintf_r+0x78>
 801c72e:	fb0c 3202 	mla	r2, ip, r2, r3
 801c732:	460c      	mov	r4, r1
 801c734:	2001      	movs	r0, #1
 801c736:	e7a8      	b.n	801c68a <_vfiprintf_r+0xfe>
 801c738:	2300      	movs	r3, #0
 801c73a:	3401      	adds	r4, #1
 801c73c:	9305      	str	r3, [sp, #20]
 801c73e:	4619      	mov	r1, r3
 801c740:	f04f 0c0a 	mov.w	ip, #10
 801c744:	4620      	mov	r0, r4
 801c746:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c74a:	3a30      	subs	r2, #48	@ 0x30
 801c74c:	2a09      	cmp	r2, #9
 801c74e:	d903      	bls.n	801c758 <_vfiprintf_r+0x1cc>
 801c750:	2b00      	cmp	r3, #0
 801c752:	d0c6      	beq.n	801c6e2 <_vfiprintf_r+0x156>
 801c754:	9105      	str	r1, [sp, #20]
 801c756:	e7c4      	b.n	801c6e2 <_vfiprintf_r+0x156>
 801c758:	fb0c 2101 	mla	r1, ip, r1, r2
 801c75c:	4604      	mov	r4, r0
 801c75e:	2301      	movs	r3, #1
 801c760:	e7f0      	b.n	801c744 <_vfiprintf_r+0x1b8>
 801c762:	ab03      	add	r3, sp, #12
 801c764:	9300      	str	r3, [sp, #0]
 801c766:	462a      	mov	r2, r5
 801c768:	4b12      	ldr	r3, [pc, #72]	@ (801c7b4 <_vfiprintf_r+0x228>)
 801c76a:	a904      	add	r1, sp, #16
 801c76c:	4630      	mov	r0, r6
 801c76e:	f7fc ffcb 	bl	8019708 <_printf_float>
 801c772:	4607      	mov	r7, r0
 801c774:	1c78      	adds	r0, r7, #1
 801c776:	d1d6      	bne.n	801c726 <_vfiprintf_r+0x19a>
 801c778:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c77a:	07d9      	lsls	r1, r3, #31
 801c77c:	d405      	bmi.n	801c78a <_vfiprintf_r+0x1fe>
 801c77e:	89ab      	ldrh	r3, [r5, #12]
 801c780:	059a      	lsls	r2, r3, #22
 801c782:	d402      	bmi.n	801c78a <_vfiprintf_r+0x1fe>
 801c784:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c786:	f7fd fd29 	bl	801a1dc <__retarget_lock_release_recursive>
 801c78a:	89ab      	ldrh	r3, [r5, #12]
 801c78c:	065b      	lsls	r3, r3, #25
 801c78e:	f53f af1f 	bmi.w	801c5d0 <_vfiprintf_r+0x44>
 801c792:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c794:	e71e      	b.n	801c5d4 <_vfiprintf_r+0x48>
 801c796:	ab03      	add	r3, sp, #12
 801c798:	9300      	str	r3, [sp, #0]
 801c79a:	462a      	mov	r2, r5
 801c79c:	4b05      	ldr	r3, [pc, #20]	@ (801c7b4 <_vfiprintf_r+0x228>)
 801c79e:	a904      	add	r1, sp, #16
 801c7a0:	4630      	mov	r0, r6
 801c7a2:	f7fd fa39 	bl	8019c18 <_printf_i>
 801c7a6:	e7e4      	b.n	801c772 <_vfiprintf_r+0x1e6>
 801c7a8:	0801e718 	.word	0x0801e718
 801c7ac:	0801e722 	.word	0x0801e722
 801c7b0:	08019709 	.word	0x08019709
 801c7b4:	0801c569 	.word	0x0801c569
 801c7b8:	0801e71e 	.word	0x0801e71e

0801c7bc <__swbuf_r>:
 801c7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c7be:	460e      	mov	r6, r1
 801c7c0:	4614      	mov	r4, r2
 801c7c2:	4605      	mov	r5, r0
 801c7c4:	b118      	cbz	r0, 801c7ce <__swbuf_r+0x12>
 801c7c6:	6a03      	ldr	r3, [r0, #32]
 801c7c8:	b90b      	cbnz	r3, 801c7ce <__swbuf_r+0x12>
 801c7ca:	f7fd fbd1 	bl	8019f70 <__sinit>
 801c7ce:	69a3      	ldr	r3, [r4, #24]
 801c7d0:	60a3      	str	r3, [r4, #8]
 801c7d2:	89a3      	ldrh	r3, [r4, #12]
 801c7d4:	071a      	lsls	r2, r3, #28
 801c7d6:	d501      	bpl.n	801c7dc <__swbuf_r+0x20>
 801c7d8:	6923      	ldr	r3, [r4, #16]
 801c7da:	b943      	cbnz	r3, 801c7ee <__swbuf_r+0x32>
 801c7dc:	4621      	mov	r1, r4
 801c7de:	4628      	mov	r0, r5
 801c7e0:	f000 f82a 	bl	801c838 <__swsetup_r>
 801c7e4:	b118      	cbz	r0, 801c7ee <__swbuf_r+0x32>
 801c7e6:	f04f 37ff 	mov.w	r7, #4294967295
 801c7ea:	4638      	mov	r0, r7
 801c7ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c7ee:	6823      	ldr	r3, [r4, #0]
 801c7f0:	6922      	ldr	r2, [r4, #16]
 801c7f2:	1a98      	subs	r0, r3, r2
 801c7f4:	6963      	ldr	r3, [r4, #20]
 801c7f6:	b2f6      	uxtb	r6, r6
 801c7f8:	4283      	cmp	r3, r0
 801c7fa:	4637      	mov	r7, r6
 801c7fc:	dc05      	bgt.n	801c80a <__swbuf_r+0x4e>
 801c7fe:	4621      	mov	r1, r4
 801c800:	4628      	mov	r0, r5
 801c802:	f7ff fdc7 	bl	801c394 <_fflush_r>
 801c806:	2800      	cmp	r0, #0
 801c808:	d1ed      	bne.n	801c7e6 <__swbuf_r+0x2a>
 801c80a:	68a3      	ldr	r3, [r4, #8]
 801c80c:	3b01      	subs	r3, #1
 801c80e:	60a3      	str	r3, [r4, #8]
 801c810:	6823      	ldr	r3, [r4, #0]
 801c812:	1c5a      	adds	r2, r3, #1
 801c814:	6022      	str	r2, [r4, #0]
 801c816:	701e      	strb	r6, [r3, #0]
 801c818:	6962      	ldr	r2, [r4, #20]
 801c81a:	1c43      	adds	r3, r0, #1
 801c81c:	429a      	cmp	r2, r3
 801c81e:	d004      	beq.n	801c82a <__swbuf_r+0x6e>
 801c820:	89a3      	ldrh	r3, [r4, #12]
 801c822:	07db      	lsls	r3, r3, #31
 801c824:	d5e1      	bpl.n	801c7ea <__swbuf_r+0x2e>
 801c826:	2e0a      	cmp	r6, #10
 801c828:	d1df      	bne.n	801c7ea <__swbuf_r+0x2e>
 801c82a:	4621      	mov	r1, r4
 801c82c:	4628      	mov	r0, r5
 801c82e:	f7ff fdb1 	bl	801c394 <_fflush_r>
 801c832:	2800      	cmp	r0, #0
 801c834:	d0d9      	beq.n	801c7ea <__swbuf_r+0x2e>
 801c836:	e7d6      	b.n	801c7e6 <__swbuf_r+0x2a>

0801c838 <__swsetup_r>:
 801c838:	b538      	push	{r3, r4, r5, lr}
 801c83a:	4b29      	ldr	r3, [pc, #164]	@ (801c8e0 <__swsetup_r+0xa8>)
 801c83c:	4605      	mov	r5, r0
 801c83e:	6818      	ldr	r0, [r3, #0]
 801c840:	460c      	mov	r4, r1
 801c842:	b118      	cbz	r0, 801c84c <__swsetup_r+0x14>
 801c844:	6a03      	ldr	r3, [r0, #32]
 801c846:	b90b      	cbnz	r3, 801c84c <__swsetup_r+0x14>
 801c848:	f7fd fb92 	bl	8019f70 <__sinit>
 801c84c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c850:	0719      	lsls	r1, r3, #28
 801c852:	d422      	bmi.n	801c89a <__swsetup_r+0x62>
 801c854:	06da      	lsls	r2, r3, #27
 801c856:	d407      	bmi.n	801c868 <__swsetup_r+0x30>
 801c858:	2209      	movs	r2, #9
 801c85a:	602a      	str	r2, [r5, #0]
 801c85c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c860:	81a3      	strh	r3, [r4, #12]
 801c862:	f04f 30ff 	mov.w	r0, #4294967295
 801c866:	e033      	b.n	801c8d0 <__swsetup_r+0x98>
 801c868:	0758      	lsls	r0, r3, #29
 801c86a:	d512      	bpl.n	801c892 <__swsetup_r+0x5a>
 801c86c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c86e:	b141      	cbz	r1, 801c882 <__swsetup_r+0x4a>
 801c870:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c874:	4299      	cmp	r1, r3
 801c876:	d002      	beq.n	801c87e <__swsetup_r+0x46>
 801c878:	4628      	mov	r0, r5
 801c87a:	f7fe faa7 	bl	801adcc <_free_r>
 801c87e:	2300      	movs	r3, #0
 801c880:	6363      	str	r3, [r4, #52]	@ 0x34
 801c882:	89a3      	ldrh	r3, [r4, #12]
 801c884:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c888:	81a3      	strh	r3, [r4, #12]
 801c88a:	2300      	movs	r3, #0
 801c88c:	6063      	str	r3, [r4, #4]
 801c88e:	6923      	ldr	r3, [r4, #16]
 801c890:	6023      	str	r3, [r4, #0]
 801c892:	89a3      	ldrh	r3, [r4, #12]
 801c894:	f043 0308 	orr.w	r3, r3, #8
 801c898:	81a3      	strh	r3, [r4, #12]
 801c89a:	6923      	ldr	r3, [r4, #16]
 801c89c:	b94b      	cbnz	r3, 801c8b2 <__swsetup_r+0x7a>
 801c89e:	89a3      	ldrh	r3, [r4, #12]
 801c8a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c8a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c8a8:	d003      	beq.n	801c8b2 <__swsetup_r+0x7a>
 801c8aa:	4621      	mov	r1, r4
 801c8ac:	4628      	mov	r0, r5
 801c8ae:	f000 f883 	bl	801c9b8 <__smakebuf_r>
 801c8b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c8b6:	f013 0201 	ands.w	r2, r3, #1
 801c8ba:	d00a      	beq.n	801c8d2 <__swsetup_r+0x9a>
 801c8bc:	2200      	movs	r2, #0
 801c8be:	60a2      	str	r2, [r4, #8]
 801c8c0:	6962      	ldr	r2, [r4, #20]
 801c8c2:	4252      	negs	r2, r2
 801c8c4:	61a2      	str	r2, [r4, #24]
 801c8c6:	6922      	ldr	r2, [r4, #16]
 801c8c8:	b942      	cbnz	r2, 801c8dc <__swsetup_r+0xa4>
 801c8ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c8ce:	d1c5      	bne.n	801c85c <__swsetup_r+0x24>
 801c8d0:	bd38      	pop	{r3, r4, r5, pc}
 801c8d2:	0799      	lsls	r1, r3, #30
 801c8d4:	bf58      	it	pl
 801c8d6:	6962      	ldrpl	r2, [r4, #20]
 801c8d8:	60a2      	str	r2, [r4, #8]
 801c8da:	e7f4      	b.n	801c8c6 <__swsetup_r+0x8e>
 801c8dc:	2000      	movs	r0, #0
 801c8de:	e7f7      	b.n	801c8d0 <__swsetup_r+0x98>
 801c8e0:	240002ac 	.word	0x240002ac

0801c8e4 <_raise_r>:
 801c8e4:	291f      	cmp	r1, #31
 801c8e6:	b538      	push	{r3, r4, r5, lr}
 801c8e8:	4605      	mov	r5, r0
 801c8ea:	460c      	mov	r4, r1
 801c8ec:	d904      	bls.n	801c8f8 <_raise_r+0x14>
 801c8ee:	2316      	movs	r3, #22
 801c8f0:	6003      	str	r3, [r0, #0]
 801c8f2:	f04f 30ff 	mov.w	r0, #4294967295
 801c8f6:	bd38      	pop	{r3, r4, r5, pc}
 801c8f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c8fa:	b112      	cbz	r2, 801c902 <_raise_r+0x1e>
 801c8fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c900:	b94b      	cbnz	r3, 801c916 <_raise_r+0x32>
 801c902:	4628      	mov	r0, r5
 801c904:	f000 f830 	bl	801c968 <_getpid_r>
 801c908:	4622      	mov	r2, r4
 801c90a:	4601      	mov	r1, r0
 801c90c:	4628      	mov	r0, r5
 801c90e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c912:	f000 b817 	b.w	801c944 <_kill_r>
 801c916:	2b01      	cmp	r3, #1
 801c918:	d00a      	beq.n	801c930 <_raise_r+0x4c>
 801c91a:	1c59      	adds	r1, r3, #1
 801c91c:	d103      	bne.n	801c926 <_raise_r+0x42>
 801c91e:	2316      	movs	r3, #22
 801c920:	6003      	str	r3, [r0, #0]
 801c922:	2001      	movs	r0, #1
 801c924:	e7e7      	b.n	801c8f6 <_raise_r+0x12>
 801c926:	2100      	movs	r1, #0
 801c928:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c92c:	4620      	mov	r0, r4
 801c92e:	4798      	blx	r3
 801c930:	2000      	movs	r0, #0
 801c932:	e7e0      	b.n	801c8f6 <_raise_r+0x12>

0801c934 <raise>:
 801c934:	4b02      	ldr	r3, [pc, #8]	@ (801c940 <raise+0xc>)
 801c936:	4601      	mov	r1, r0
 801c938:	6818      	ldr	r0, [r3, #0]
 801c93a:	f7ff bfd3 	b.w	801c8e4 <_raise_r>
 801c93e:	bf00      	nop
 801c940:	240002ac 	.word	0x240002ac

0801c944 <_kill_r>:
 801c944:	b538      	push	{r3, r4, r5, lr}
 801c946:	4d07      	ldr	r5, [pc, #28]	@ (801c964 <_kill_r+0x20>)
 801c948:	2300      	movs	r3, #0
 801c94a:	4604      	mov	r4, r0
 801c94c:	4608      	mov	r0, r1
 801c94e:	4611      	mov	r1, r2
 801c950:	602b      	str	r3, [r5, #0]
 801c952:	f7e6 f9f1 	bl	8002d38 <_kill>
 801c956:	1c43      	adds	r3, r0, #1
 801c958:	d102      	bne.n	801c960 <_kill_r+0x1c>
 801c95a:	682b      	ldr	r3, [r5, #0]
 801c95c:	b103      	cbz	r3, 801c960 <_kill_r+0x1c>
 801c95e:	6023      	str	r3, [r4, #0]
 801c960:	bd38      	pop	{r3, r4, r5, pc}
 801c962:	bf00      	nop
 801c964:	2401ce34 	.word	0x2401ce34

0801c968 <_getpid_r>:
 801c968:	f7e6 b9de 	b.w	8002d28 <_getpid>

0801c96c <__swhatbuf_r>:
 801c96c:	b570      	push	{r4, r5, r6, lr}
 801c96e:	460c      	mov	r4, r1
 801c970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c974:	2900      	cmp	r1, #0
 801c976:	b096      	sub	sp, #88	@ 0x58
 801c978:	4615      	mov	r5, r2
 801c97a:	461e      	mov	r6, r3
 801c97c:	da0d      	bge.n	801c99a <__swhatbuf_r+0x2e>
 801c97e:	89a3      	ldrh	r3, [r4, #12]
 801c980:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c984:	f04f 0100 	mov.w	r1, #0
 801c988:	bf14      	ite	ne
 801c98a:	2340      	movne	r3, #64	@ 0x40
 801c98c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c990:	2000      	movs	r0, #0
 801c992:	6031      	str	r1, [r6, #0]
 801c994:	602b      	str	r3, [r5, #0]
 801c996:	b016      	add	sp, #88	@ 0x58
 801c998:	bd70      	pop	{r4, r5, r6, pc}
 801c99a:	466a      	mov	r2, sp
 801c99c:	f000 f848 	bl	801ca30 <_fstat_r>
 801c9a0:	2800      	cmp	r0, #0
 801c9a2:	dbec      	blt.n	801c97e <__swhatbuf_r+0x12>
 801c9a4:	9901      	ldr	r1, [sp, #4]
 801c9a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c9aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c9ae:	4259      	negs	r1, r3
 801c9b0:	4159      	adcs	r1, r3
 801c9b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c9b6:	e7eb      	b.n	801c990 <__swhatbuf_r+0x24>

0801c9b8 <__smakebuf_r>:
 801c9b8:	898b      	ldrh	r3, [r1, #12]
 801c9ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c9bc:	079d      	lsls	r5, r3, #30
 801c9be:	4606      	mov	r6, r0
 801c9c0:	460c      	mov	r4, r1
 801c9c2:	d507      	bpl.n	801c9d4 <__smakebuf_r+0x1c>
 801c9c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c9c8:	6023      	str	r3, [r4, #0]
 801c9ca:	6123      	str	r3, [r4, #16]
 801c9cc:	2301      	movs	r3, #1
 801c9ce:	6163      	str	r3, [r4, #20]
 801c9d0:	b003      	add	sp, #12
 801c9d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c9d4:	ab01      	add	r3, sp, #4
 801c9d6:	466a      	mov	r2, sp
 801c9d8:	f7ff ffc8 	bl	801c96c <__swhatbuf_r>
 801c9dc:	9f00      	ldr	r7, [sp, #0]
 801c9de:	4605      	mov	r5, r0
 801c9e0:	4639      	mov	r1, r7
 801c9e2:	4630      	mov	r0, r6
 801c9e4:	f7fe fda0 	bl	801b528 <_malloc_r>
 801c9e8:	b948      	cbnz	r0, 801c9fe <__smakebuf_r+0x46>
 801c9ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c9ee:	059a      	lsls	r2, r3, #22
 801c9f0:	d4ee      	bmi.n	801c9d0 <__smakebuf_r+0x18>
 801c9f2:	f023 0303 	bic.w	r3, r3, #3
 801c9f6:	f043 0302 	orr.w	r3, r3, #2
 801c9fa:	81a3      	strh	r3, [r4, #12]
 801c9fc:	e7e2      	b.n	801c9c4 <__smakebuf_r+0xc>
 801c9fe:	89a3      	ldrh	r3, [r4, #12]
 801ca00:	6020      	str	r0, [r4, #0]
 801ca02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ca06:	81a3      	strh	r3, [r4, #12]
 801ca08:	9b01      	ldr	r3, [sp, #4]
 801ca0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801ca0e:	b15b      	cbz	r3, 801ca28 <__smakebuf_r+0x70>
 801ca10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ca14:	4630      	mov	r0, r6
 801ca16:	f000 f81d 	bl	801ca54 <_isatty_r>
 801ca1a:	b128      	cbz	r0, 801ca28 <__smakebuf_r+0x70>
 801ca1c:	89a3      	ldrh	r3, [r4, #12]
 801ca1e:	f023 0303 	bic.w	r3, r3, #3
 801ca22:	f043 0301 	orr.w	r3, r3, #1
 801ca26:	81a3      	strh	r3, [r4, #12]
 801ca28:	89a3      	ldrh	r3, [r4, #12]
 801ca2a:	431d      	orrs	r5, r3
 801ca2c:	81a5      	strh	r5, [r4, #12]
 801ca2e:	e7cf      	b.n	801c9d0 <__smakebuf_r+0x18>

0801ca30 <_fstat_r>:
 801ca30:	b538      	push	{r3, r4, r5, lr}
 801ca32:	4d07      	ldr	r5, [pc, #28]	@ (801ca50 <_fstat_r+0x20>)
 801ca34:	2300      	movs	r3, #0
 801ca36:	4604      	mov	r4, r0
 801ca38:	4608      	mov	r0, r1
 801ca3a:	4611      	mov	r1, r2
 801ca3c:	602b      	str	r3, [r5, #0]
 801ca3e:	f7e6 f9db 	bl	8002df8 <_fstat>
 801ca42:	1c43      	adds	r3, r0, #1
 801ca44:	d102      	bne.n	801ca4c <_fstat_r+0x1c>
 801ca46:	682b      	ldr	r3, [r5, #0]
 801ca48:	b103      	cbz	r3, 801ca4c <_fstat_r+0x1c>
 801ca4a:	6023      	str	r3, [r4, #0]
 801ca4c:	bd38      	pop	{r3, r4, r5, pc}
 801ca4e:	bf00      	nop
 801ca50:	2401ce34 	.word	0x2401ce34

0801ca54 <_isatty_r>:
 801ca54:	b538      	push	{r3, r4, r5, lr}
 801ca56:	4d06      	ldr	r5, [pc, #24]	@ (801ca70 <_isatty_r+0x1c>)
 801ca58:	2300      	movs	r3, #0
 801ca5a:	4604      	mov	r4, r0
 801ca5c:	4608      	mov	r0, r1
 801ca5e:	602b      	str	r3, [r5, #0]
 801ca60:	f7e6 f9da 	bl	8002e18 <_isatty>
 801ca64:	1c43      	adds	r3, r0, #1
 801ca66:	d102      	bne.n	801ca6e <_isatty_r+0x1a>
 801ca68:	682b      	ldr	r3, [r5, #0]
 801ca6a:	b103      	cbz	r3, 801ca6e <_isatty_r+0x1a>
 801ca6c:	6023      	str	r3, [r4, #0]
 801ca6e:	bd38      	pop	{r3, r4, r5, pc}
 801ca70:	2401ce34 	.word	0x2401ce34
 801ca74:	00000000 	.word	0x00000000

0801ca78 <sin>:
 801ca78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ca7a:	eeb0 7b40 	vmov.f64	d7, d0
 801ca7e:	ee17 3a90 	vmov	r3, s15
 801ca82:	4a21      	ldr	r2, [pc, #132]	@ (801cb08 <sin+0x90>)
 801ca84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801ca88:	4293      	cmp	r3, r2
 801ca8a:	d807      	bhi.n	801ca9c <sin+0x24>
 801ca8c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801cb00 <sin+0x88>
 801ca90:	2000      	movs	r0, #0
 801ca92:	b005      	add	sp, #20
 801ca94:	f85d eb04 	ldr.w	lr, [sp], #4
 801ca98:	f000 b986 	b.w	801cda8 <__kernel_sin>
 801ca9c:	4a1b      	ldr	r2, [pc, #108]	@ (801cb0c <sin+0x94>)
 801ca9e:	4293      	cmp	r3, r2
 801caa0:	d904      	bls.n	801caac <sin+0x34>
 801caa2:	ee30 0b40 	vsub.f64	d0, d0, d0
 801caa6:	b005      	add	sp, #20
 801caa8:	f85d fb04 	ldr.w	pc, [sp], #4
 801caac:	4668      	mov	r0, sp
 801caae:	f000 f9d3 	bl	801ce58 <__ieee754_rem_pio2>
 801cab2:	f000 0003 	and.w	r0, r0, #3
 801cab6:	2801      	cmp	r0, #1
 801cab8:	d00a      	beq.n	801cad0 <sin+0x58>
 801caba:	2802      	cmp	r0, #2
 801cabc:	d00f      	beq.n	801cade <sin+0x66>
 801cabe:	b9c0      	cbnz	r0, 801caf2 <sin+0x7a>
 801cac0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cac4:	ed9d 0b00 	vldr	d0, [sp]
 801cac8:	2001      	movs	r0, #1
 801caca:	f000 f96d 	bl	801cda8 <__kernel_sin>
 801cace:	e7ea      	b.n	801caa6 <sin+0x2e>
 801cad0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cad4:	ed9d 0b00 	vldr	d0, [sp]
 801cad8:	f000 f8fe 	bl	801ccd8 <__kernel_cos>
 801cadc:	e7e3      	b.n	801caa6 <sin+0x2e>
 801cade:	ed9d 1b02 	vldr	d1, [sp, #8]
 801cae2:	ed9d 0b00 	vldr	d0, [sp]
 801cae6:	2001      	movs	r0, #1
 801cae8:	f000 f95e 	bl	801cda8 <__kernel_sin>
 801caec:	eeb1 0b40 	vneg.f64	d0, d0
 801caf0:	e7d9      	b.n	801caa6 <sin+0x2e>
 801caf2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801caf6:	ed9d 0b00 	vldr	d0, [sp]
 801cafa:	f000 f8ed 	bl	801ccd8 <__kernel_cos>
 801cafe:	e7f5      	b.n	801caec <sin+0x74>
	...
 801cb08:	3fe921fb 	.word	0x3fe921fb
 801cb0c:	7fefffff 	.word	0x7fefffff

0801cb10 <sinf_poly>:
 801cb10:	07cb      	lsls	r3, r1, #31
 801cb12:	d412      	bmi.n	801cb3a <sinf_poly+0x2a>
 801cb14:	ee21 5b00 	vmul.f64	d5, d1, d0
 801cb18:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 801cb1c:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 801cb20:	eea6 7b01 	vfma.f64	d7, d6, d1
 801cb24:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 801cb28:	ee21 1b05 	vmul.f64	d1, d1, d5
 801cb2c:	eea6 0b05 	vfma.f64	d0, d6, d5
 801cb30:	eea7 0b01 	vfma.f64	d0, d7, d1
 801cb34:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801cb38:	4770      	bx	lr
 801cb3a:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801cb3e:	ee21 5b01 	vmul.f64	d5, d1, d1
 801cb42:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 801cb46:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801cb4a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801cb4e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801cb52:	eea1 0b06 	vfma.f64	d0, d1, d6
 801cb56:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801cb5a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801cb5e:	eea5 0b06 	vfma.f64	d0, d5, d6
 801cb62:	e7e5      	b.n	801cb30 <sinf_poly+0x20>
 801cb64:	0000      	movs	r0, r0
	...

0801cb68 <sinf>:
 801cb68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801cb6a:	ee10 4a10 	vmov	r4, s0
 801cb6e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801cb72:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801cb76:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 801cb7a:	eef0 7a40 	vmov.f32	s15, s0
 801cb7e:	ea4f 5214 	mov.w	r2, r4, lsr #20
 801cb82:	d218      	bcs.n	801cbb6 <sinf+0x4e>
 801cb84:	ee26 1b06 	vmul.f64	d1, d6, d6
 801cb88:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 801cb8c:	d20a      	bcs.n	801cba4 <sinf+0x3c>
 801cb8e:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 801cb92:	d103      	bne.n	801cb9c <sinf+0x34>
 801cb94:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801cb98:	ed8d 1a01 	vstr	s2, [sp, #4]
 801cb9c:	eeb0 0a67 	vmov.f32	s0, s15
 801cba0:	b003      	add	sp, #12
 801cba2:	bd30      	pop	{r4, r5, pc}
 801cba4:	483a      	ldr	r0, [pc, #232]	@ (801cc90 <sinf+0x128>)
 801cba6:	eeb0 0b46 	vmov.f64	d0, d6
 801cbaa:	2100      	movs	r1, #0
 801cbac:	b003      	add	sp, #12
 801cbae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cbb2:	f7ff bfad 	b.w	801cb10 <sinf_poly>
 801cbb6:	f240 422e 	movw	r2, #1070	@ 0x42e
 801cbba:	4293      	cmp	r3, r2
 801cbbc:	d824      	bhi.n	801cc08 <sinf+0xa0>
 801cbbe:	4b34      	ldr	r3, [pc, #208]	@ (801cc90 <sinf+0x128>)
 801cbc0:	ed93 7b08 	vldr	d7, [r3, #32]
 801cbc4:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cbc8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801cbcc:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801cbd0:	ee17 1a90 	vmov	r1, s15
 801cbd4:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801cbd8:	1609      	asrs	r1, r1, #24
 801cbda:	ee07 1a90 	vmov	s15, r1
 801cbde:	f001 0203 	and.w	r2, r1, #3
 801cbe2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cbe6:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801cbea:	ed92 0b00 	vldr	d0, [r2]
 801cbee:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 801cbf2:	f011 0f02 	tst.w	r1, #2
 801cbf6:	eea5 6b47 	vfms.f64	d6, d5, d7
 801cbfa:	bf08      	it	eq
 801cbfc:	4618      	moveq	r0, r3
 801cbfe:	ee26 1b06 	vmul.f64	d1, d6, d6
 801cc02:	ee20 0b06 	vmul.f64	d0, d0, d6
 801cc06:	e7d1      	b.n	801cbac <sinf+0x44>
 801cc08:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 801cc0c:	d237      	bcs.n	801cc7e <sinf+0x116>
 801cc0e:	4921      	ldr	r1, [pc, #132]	@ (801cc94 <sinf+0x12c>)
 801cc10:	f3c4 6083 	ubfx	r0, r4, #26, #4
 801cc14:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801cc18:	f3c4 0316 	ubfx	r3, r4, #0, #23
 801cc1c:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 801cc20:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801cc24:	6a10      	ldr	r0, [r2, #32]
 801cc26:	6912      	ldr	r2, [r2, #16]
 801cc28:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801cc2c:	40ab      	lsls	r3, r5
 801cc2e:	fba0 5003 	umull	r5, r0, r0, r3
 801cc32:	4359      	muls	r1, r3
 801cc34:	fbe3 0102 	umlal	r0, r1, r3, r2
 801cc38:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 801cc3c:	0f9d      	lsrs	r5, r3, #30
 801cc3e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 801cc42:	1ac9      	subs	r1, r1, r3
 801cc44:	f7e3 fd5a 	bl	80006fc <__aeabi_l2d>
 801cc48:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801cc4c:	4b10      	ldr	r3, [pc, #64]	@ (801cc90 <sinf+0x128>)
 801cc4e:	f004 0203 	and.w	r2, r4, #3
 801cc52:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cc56:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 801cc88 <sinf+0x120>
 801cc5a:	ed92 0b00 	vldr	d0, [r2]
 801cc5e:	ec41 0b17 	vmov	d7, r0, r1
 801cc62:	f014 0f02 	tst.w	r4, #2
 801cc66:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cc6a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801cc6e:	4629      	mov	r1, r5
 801cc70:	bf08      	it	eq
 801cc72:	4618      	moveq	r0, r3
 801cc74:	ee27 1b07 	vmul.f64	d1, d7, d7
 801cc78:	ee20 0b07 	vmul.f64	d0, d0, d7
 801cc7c:	e796      	b.n	801cbac <sinf+0x44>
 801cc7e:	b003      	add	sp, #12
 801cc80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cc84:	f000 b816 	b.w	801ccb4 <__math_invalidf>
 801cc88:	54442d18 	.word	0x54442d18
 801cc8c:	3c1921fb 	.word	0x3c1921fb
 801cc90:	0801e7c8 	.word	0x0801e7c8
 801cc94:	0801e768 	.word	0x0801e768

0801cc98 <with_errnof>:
 801cc98:	b510      	push	{r4, lr}
 801cc9a:	ed2d 8b02 	vpush	{d8}
 801cc9e:	eeb0 8a40 	vmov.f32	s16, s0
 801cca2:	4604      	mov	r4, r0
 801cca4:	f7fd fa6e 	bl	801a184 <__errno>
 801cca8:	eeb0 0a48 	vmov.f32	s0, s16
 801ccac:	ecbd 8b02 	vpop	{d8}
 801ccb0:	6004      	str	r4, [r0, #0]
 801ccb2:	bd10      	pop	{r4, pc}

0801ccb4 <__math_invalidf>:
 801ccb4:	eef0 7a40 	vmov.f32	s15, s0
 801ccb8:	ee30 7a40 	vsub.f32	s14, s0, s0
 801ccbc:	eef4 7a67 	vcmp.f32	s15, s15
 801ccc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ccc4:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801ccc8:	d602      	bvs.n	801ccd0 <__math_invalidf+0x1c>
 801ccca:	2021      	movs	r0, #33	@ 0x21
 801cccc:	f7ff bfe4 	b.w	801cc98 <with_errnof>
 801ccd0:	4770      	bx	lr
 801ccd2:	0000      	movs	r0, r0
 801ccd4:	0000      	movs	r0, r0
	...

0801ccd8 <__kernel_cos>:
 801ccd8:	eeb0 5b40 	vmov.f64	d5, d0
 801ccdc:	ee15 1a90 	vmov	r1, s11
 801cce0:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801cce4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801cce8:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801ccec:	d204      	bcs.n	801ccf8 <__kernel_cos+0x20>
 801ccee:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 801ccf2:	ee17 3a90 	vmov	r3, s15
 801ccf6:	b343      	cbz	r3, 801cd4a <__kernel_cos+0x72>
 801ccf8:	ee25 6b05 	vmul.f64	d6, d5, d5
 801ccfc:	ee21 1b45 	vnmul.f64	d1, d1, d5
 801cd00:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 801cd70 <__kernel_cos+0x98>
 801cd04:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cd78 <__kernel_cos+0xa0>
 801cd08:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cd0c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801cd80 <__kernel_cos+0xa8>
 801cd10:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cd14:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cd88 <__kernel_cos+0xb0>
 801cd18:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cd1c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801cd90 <__kernel_cos+0xb8>
 801cd20:	4b1f      	ldr	r3, [pc, #124]	@ (801cda0 <__kernel_cos+0xc8>)
 801cd22:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cd26:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cd98 <__kernel_cos+0xc0>
 801cd2a:	4299      	cmp	r1, r3
 801cd2c:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cd30:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801cd34:	ee24 4b06 	vmul.f64	d4, d4, d6
 801cd38:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cd3c:	eea6 1b04 	vfma.f64	d1, d6, d4
 801cd40:	d804      	bhi.n	801cd4c <__kernel_cos+0x74>
 801cd42:	ee37 7b41 	vsub.f64	d7, d7, d1
 801cd46:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cd4a:	4770      	bx	lr
 801cd4c:	4b15      	ldr	r3, [pc, #84]	@ (801cda4 <__kernel_cos+0xcc>)
 801cd4e:	4299      	cmp	r1, r3
 801cd50:	d809      	bhi.n	801cd66 <__kernel_cos+0x8e>
 801cd52:	2200      	movs	r2, #0
 801cd54:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 801cd58:	ec43 2b16 	vmov	d6, r2, r3
 801cd5c:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cd60:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cd64:	e7ed      	b.n	801cd42 <__kernel_cos+0x6a>
 801cd66:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801cd6a:	e7f7      	b.n	801cd5c <__kernel_cos+0x84>
 801cd6c:	f3af 8000 	nop.w
 801cd70:	be8838d4 	.word	0xbe8838d4
 801cd74:	bda8fae9 	.word	0xbda8fae9
 801cd78:	bdb4b1c4 	.word	0xbdb4b1c4
 801cd7c:	3e21ee9e 	.word	0x3e21ee9e
 801cd80:	809c52ad 	.word	0x809c52ad
 801cd84:	be927e4f 	.word	0xbe927e4f
 801cd88:	19cb1590 	.word	0x19cb1590
 801cd8c:	3efa01a0 	.word	0x3efa01a0
 801cd90:	16c15177 	.word	0x16c15177
 801cd94:	bf56c16c 	.word	0xbf56c16c
 801cd98:	5555554c 	.word	0x5555554c
 801cd9c:	3fa55555 	.word	0x3fa55555
 801cda0:	3fd33332 	.word	0x3fd33332
 801cda4:	3fe90000 	.word	0x3fe90000

0801cda8 <__kernel_sin>:
 801cda8:	ee10 3a90 	vmov	r3, s1
 801cdac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801cdb0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801cdb4:	d204      	bcs.n	801cdc0 <__kernel_sin+0x18>
 801cdb6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801cdba:	ee17 3a90 	vmov	r3, s15
 801cdbe:	b35b      	cbz	r3, 801ce18 <__kernel_sin+0x70>
 801cdc0:	ee20 6b00 	vmul.f64	d6, d0, d0
 801cdc4:	ee20 5b06 	vmul.f64	d5, d0, d6
 801cdc8:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801ce20 <__kernel_sin+0x78>
 801cdcc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ce28 <__kernel_sin+0x80>
 801cdd0:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cdd4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801ce30 <__kernel_sin+0x88>
 801cdd8:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cddc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ce38 <__kernel_sin+0x90>
 801cde0:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cde4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801ce40 <__kernel_sin+0x98>
 801cde8:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cdec:	b930      	cbnz	r0, 801cdfc <__kernel_sin+0x54>
 801cdee:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ce48 <__kernel_sin+0xa0>
 801cdf2:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cdf6:	eea4 0b05 	vfma.f64	d0, d4, d5
 801cdfa:	4770      	bx	lr
 801cdfc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801ce00:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 801ce04:	eea1 7b04 	vfma.f64	d7, d1, d4
 801ce08:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801ce0c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801ce50 <__kernel_sin+0xa8>
 801ce10:	eea5 1b07 	vfma.f64	d1, d5, d7
 801ce14:	ee30 0b41 	vsub.f64	d0, d0, d1
 801ce18:	4770      	bx	lr
 801ce1a:	bf00      	nop
 801ce1c:	f3af 8000 	nop.w
 801ce20:	5acfd57c 	.word	0x5acfd57c
 801ce24:	3de5d93a 	.word	0x3de5d93a
 801ce28:	8a2b9ceb 	.word	0x8a2b9ceb
 801ce2c:	be5ae5e6 	.word	0xbe5ae5e6
 801ce30:	57b1fe7d 	.word	0x57b1fe7d
 801ce34:	3ec71de3 	.word	0x3ec71de3
 801ce38:	19c161d5 	.word	0x19c161d5
 801ce3c:	bf2a01a0 	.word	0xbf2a01a0
 801ce40:	1110f8a6 	.word	0x1110f8a6
 801ce44:	3f811111 	.word	0x3f811111
 801ce48:	55555549 	.word	0x55555549
 801ce4c:	bfc55555 	.word	0xbfc55555
 801ce50:	55555549 	.word	0x55555549
 801ce54:	3fc55555 	.word	0x3fc55555

0801ce58 <__ieee754_rem_pio2>:
 801ce58:	b570      	push	{r4, r5, r6, lr}
 801ce5a:	eeb0 7b40 	vmov.f64	d7, d0
 801ce5e:	ee17 5a90 	vmov	r5, s15
 801ce62:	4b99      	ldr	r3, [pc, #612]	@ (801d0c8 <__ieee754_rem_pio2+0x270>)
 801ce64:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801ce68:	429e      	cmp	r6, r3
 801ce6a:	b088      	sub	sp, #32
 801ce6c:	4604      	mov	r4, r0
 801ce6e:	d807      	bhi.n	801ce80 <__ieee754_rem_pio2+0x28>
 801ce70:	2200      	movs	r2, #0
 801ce72:	2300      	movs	r3, #0
 801ce74:	ed84 0b00 	vstr	d0, [r4]
 801ce78:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801ce7c:	2000      	movs	r0, #0
 801ce7e:	e01b      	b.n	801ceb8 <__ieee754_rem_pio2+0x60>
 801ce80:	4b92      	ldr	r3, [pc, #584]	@ (801d0cc <__ieee754_rem_pio2+0x274>)
 801ce82:	429e      	cmp	r6, r3
 801ce84:	d83b      	bhi.n	801cefe <__ieee754_rem_pio2+0xa6>
 801ce86:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801ce8a:	2d00      	cmp	r5, #0
 801ce8c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 801d088 <__ieee754_rem_pio2+0x230>
 801ce90:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 801ce94:	dd19      	ble.n	801ceca <__ieee754_rem_pio2+0x72>
 801ce96:	ee30 7b46 	vsub.f64	d7, d0, d6
 801ce9a:	429e      	cmp	r6, r3
 801ce9c:	d00e      	beq.n	801cebc <__ieee754_rem_pio2+0x64>
 801ce9e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 801d090 <__ieee754_rem_pio2+0x238>
 801cea2:	ee37 6b45 	vsub.f64	d6, d7, d5
 801cea6:	ee37 7b46 	vsub.f64	d7, d7, d6
 801ceaa:	ed84 6b00 	vstr	d6, [r4]
 801ceae:	ee37 7b45 	vsub.f64	d7, d7, d5
 801ceb2:	ed84 7b02 	vstr	d7, [r4, #8]
 801ceb6:	2001      	movs	r0, #1
 801ceb8:	b008      	add	sp, #32
 801ceba:	bd70      	pop	{r4, r5, r6, pc}
 801cebc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 801d098 <__ieee754_rem_pio2+0x240>
 801cec0:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 801d0a0 <__ieee754_rem_pio2+0x248>
 801cec4:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cec8:	e7eb      	b.n	801cea2 <__ieee754_rem_pio2+0x4a>
 801ceca:	429e      	cmp	r6, r3
 801cecc:	ee30 7b06 	vadd.f64	d7, d0, d6
 801ced0:	d00e      	beq.n	801cef0 <__ieee754_rem_pio2+0x98>
 801ced2:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 801d090 <__ieee754_rem_pio2+0x238>
 801ced6:	ee37 6b05 	vadd.f64	d6, d7, d5
 801ceda:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cede:	ed84 6b00 	vstr	d6, [r4]
 801cee2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801cee6:	f04f 30ff 	mov.w	r0, #4294967295
 801ceea:	ed84 7b02 	vstr	d7, [r4, #8]
 801ceee:	e7e3      	b.n	801ceb8 <__ieee754_rem_pio2+0x60>
 801cef0:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 801d098 <__ieee754_rem_pio2+0x240>
 801cef4:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 801d0a0 <__ieee754_rem_pio2+0x248>
 801cef8:	ee37 7b06 	vadd.f64	d7, d7, d6
 801cefc:	e7eb      	b.n	801ced6 <__ieee754_rem_pio2+0x7e>
 801cefe:	4b74      	ldr	r3, [pc, #464]	@ (801d0d0 <__ieee754_rem_pio2+0x278>)
 801cf00:	429e      	cmp	r6, r3
 801cf02:	d870      	bhi.n	801cfe6 <__ieee754_rem_pio2+0x18e>
 801cf04:	f000 f8ec 	bl	801d0e0 <fabs>
 801cf08:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801cf0c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801d0a8 <__ieee754_rem_pio2+0x250>
 801cf10:	eea0 7b06 	vfma.f64	d7, d0, d6
 801cf14:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801cf18:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801cf1c:	ee17 0a90 	vmov	r0, s15
 801cf20:	eeb1 4b45 	vneg.f64	d4, d5
 801cf24:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801d088 <__ieee754_rem_pio2+0x230>
 801cf28:	eea5 0b47 	vfms.f64	d0, d5, d7
 801cf2c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801d090 <__ieee754_rem_pio2+0x238>
 801cf30:	281f      	cmp	r0, #31
 801cf32:	ee25 7b07 	vmul.f64	d7, d5, d7
 801cf36:	ee30 6b47 	vsub.f64	d6, d0, d7
 801cf3a:	dc05      	bgt.n	801cf48 <__ieee754_rem_pio2+0xf0>
 801cf3c:	4b65      	ldr	r3, [pc, #404]	@ (801d0d4 <__ieee754_rem_pio2+0x27c>)
 801cf3e:	1e42      	subs	r2, r0, #1
 801cf40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cf44:	42b3      	cmp	r3, r6
 801cf46:	d109      	bne.n	801cf5c <__ieee754_rem_pio2+0x104>
 801cf48:	ee16 3a90 	vmov	r3, s13
 801cf4c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801cf50:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801cf54:	2b10      	cmp	r3, #16
 801cf56:	ea4f 5226 	mov.w	r2, r6, asr #20
 801cf5a:	dc02      	bgt.n	801cf62 <__ieee754_rem_pio2+0x10a>
 801cf5c:	ed84 6b00 	vstr	d6, [r4]
 801cf60:	e01a      	b.n	801cf98 <__ieee754_rem_pio2+0x140>
 801cf62:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 801d098 <__ieee754_rem_pio2+0x240>
 801cf66:	eeb0 6b40 	vmov.f64	d6, d0
 801cf6a:	eea4 6b03 	vfma.f64	d6, d4, d3
 801cf6e:	ee30 7b46 	vsub.f64	d7, d0, d6
 801cf72:	eea4 7b03 	vfma.f64	d7, d4, d3
 801cf76:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 801d0a0 <__ieee754_rem_pio2+0x248>
 801cf7a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801cf7e:	ee36 3b47 	vsub.f64	d3, d6, d7
 801cf82:	ee13 3a90 	vmov	r3, s7
 801cf86:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801cf8a:	1ad3      	subs	r3, r2, r3
 801cf8c:	2b31      	cmp	r3, #49	@ 0x31
 801cf8e:	dc17      	bgt.n	801cfc0 <__ieee754_rem_pio2+0x168>
 801cf90:	eeb0 0b46 	vmov.f64	d0, d6
 801cf94:	ed84 3b00 	vstr	d3, [r4]
 801cf98:	ed94 6b00 	vldr	d6, [r4]
 801cf9c:	2d00      	cmp	r5, #0
 801cf9e:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cfa2:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cfa6:	ed84 0b02 	vstr	d0, [r4, #8]
 801cfaa:	da85      	bge.n	801ceb8 <__ieee754_rem_pio2+0x60>
 801cfac:	eeb1 6b46 	vneg.f64	d6, d6
 801cfb0:	eeb1 0b40 	vneg.f64	d0, d0
 801cfb4:	ed84 6b00 	vstr	d6, [r4]
 801cfb8:	ed84 0b02 	vstr	d0, [r4, #8]
 801cfbc:	4240      	negs	r0, r0
 801cfbe:	e77b      	b.n	801ceb8 <__ieee754_rem_pio2+0x60>
 801cfc0:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 801d0b0 <__ieee754_rem_pio2+0x258>
 801cfc4:	eeb0 0b46 	vmov.f64	d0, d6
 801cfc8:	eea4 0b07 	vfma.f64	d0, d4, d7
 801cfcc:	ee36 6b40 	vsub.f64	d6, d6, d0
 801cfd0:	eea4 6b07 	vfma.f64	d6, d4, d7
 801cfd4:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 801d0b8 <__ieee754_rem_pio2+0x260>
 801cfd8:	eeb0 7b46 	vmov.f64	d7, d6
 801cfdc:	ee95 7b04 	vfnms.f64	d7, d5, d4
 801cfe0:	ee30 6b47 	vsub.f64	d6, d0, d7
 801cfe4:	e7ba      	b.n	801cf5c <__ieee754_rem_pio2+0x104>
 801cfe6:	4b3c      	ldr	r3, [pc, #240]	@ (801d0d8 <__ieee754_rem_pio2+0x280>)
 801cfe8:	429e      	cmp	r6, r3
 801cfea:	d906      	bls.n	801cffa <__ieee754_rem_pio2+0x1a2>
 801cfec:	ee30 7b40 	vsub.f64	d7, d0, d0
 801cff0:	ed80 7b02 	vstr	d7, [r0, #8]
 801cff4:	ed80 7b00 	vstr	d7, [r0]
 801cff8:	e740      	b.n	801ce7c <__ieee754_rem_pio2+0x24>
 801cffa:	ee10 3a10 	vmov	r3, s0
 801cffe:	1532      	asrs	r2, r6, #20
 801d000:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 801d004:	4618      	mov	r0, r3
 801d006:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801d00a:	ec41 0b17 	vmov	d7, r0, r1
 801d00e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801d012:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 801d0c0 <__ieee754_rem_pio2+0x268>
 801d016:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801d01a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d01e:	ed8d 6b02 	vstr	d6, [sp, #8]
 801d022:	ee27 7b05 	vmul.f64	d7, d7, d5
 801d026:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801d02a:	a808      	add	r0, sp, #32
 801d02c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801d030:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d034:	ed8d 6b04 	vstr	d6, [sp, #16]
 801d038:	ee27 7b05 	vmul.f64	d7, d7, d5
 801d03c:	ed8d 7b06 	vstr	d7, [sp, #24]
 801d040:	2103      	movs	r1, #3
 801d042:	ed30 7b02 	vldmdb	r0!, {d7}
 801d046:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d04e:	460b      	mov	r3, r1
 801d050:	f101 31ff 	add.w	r1, r1, #4294967295
 801d054:	d0f5      	beq.n	801d042 <__ieee754_rem_pio2+0x1ea>
 801d056:	4921      	ldr	r1, [pc, #132]	@ (801d0dc <__ieee754_rem_pio2+0x284>)
 801d058:	9101      	str	r1, [sp, #4]
 801d05a:	2102      	movs	r1, #2
 801d05c:	9100      	str	r1, [sp, #0]
 801d05e:	a802      	add	r0, sp, #8
 801d060:	4621      	mov	r1, r4
 801d062:	f000 f845 	bl	801d0f0 <__kernel_rem_pio2>
 801d066:	2d00      	cmp	r5, #0
 801d068:	f6bf af26 	bge.w	801ceb8 <__ieee754_rem_pio2+0x60>
 801d06c:	ed94 7b00 	vldr	d7, [r4]
 801d070:	eeb1 7b47 	vneg.f64	d7, d7
 801d074:	ed84 7b00 	vstr	d7, [r4]
 801d078:	ed94 7b02 	vldr	d7, [r4, #8]
 801d07c:	eeb1 7b47 	vneg.f64	d7, d7
 801d080:	ed84 7b02 	vstr	d7, [r4, #8]
 801d084:	e79a      	b.n	801cfbc <__ieee754_rem_pio2+0x164>
 801d086:	bf00      	nop
 801d088:	54400000 	.word	0x54400000
 801d08c:	3ff921fb 	.word	0x3ff921fb
 801d090:	1a626331 	.word	0x1a626331
 801d094:	3dd0b461 	.word	0x3dd0b461
 801d098:	1a600000 	.word	0x1a600000
 801d09c:	3dd0b461 	.word	0x3dd0b461
 801d0a0:	2e037073 	.word	0x2e037073
 801d0a4:	3ba3198a 	.word	0x3ba3198a
 801d0a8:	6dc9c883 	.word	0x6dc9c883
 801d0ac:	3fe45f30 	.word	0x3fe45f30
 801d0b0:	2e000000 	.word	0x2e000000
 801d0b4:	3ba3198a 	.word	0x3ba3198a
 801d0b8:	252049c1 	.word	0x252049c1
 801d0bc:	397b839a 	.word	0x397b839a
 801d0c0:	00000000 	.word	0x00000000
 801d0c4:	41700000 	.word	0x41700000
 801d0c8:	3fe921fb 	.word	0x3fe921fb
 801d0cc:	4002d97b 	.word	0x4002d97b
 801d0d0:	413921fb 	.word	0x413921fb
 801d0d4:	0801e8a8 	.word	0x0801e8a8
 801d0d8:	7fefffff 	.word	0x7fefffff
 801d0dc:	0801e928 	.word	0x0801e928

0801d0e0 <fabs>:
 801d0e0:	ec51 0b10 	vmov	r0, r1, d0
 801d0e4:	4602      	mov	r2, r0
 801d0e6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d0ea:	ec43 2b10 	vmov	d0, r2, r3
 801d0ee:	4770      	bx	lr

0801d0f0 <__kernel_rem_pio2>:
 801d0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d0f4:	ed2d 8b06 	vpush	{d8-d10}
 801d0f8:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 801d0fc:	469b      	mov	fp, r3
 801d0fe:	9001      	str	r0, [sp, #4]
 801d100:	4bbb      	ldr	r3, [pc, #748]	@ (801d3f0 <__kernel_rem_pio2+0x300>)
 801d102:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 801d104:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 801d108:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 801d10c:	f112 0f14 	cmn.w	r2, #20
 801d110:	bfa8      	it	ge
 801d112:	1ed3      	subge	r3, r2, #3
 801d114:	f10b 3aff 	add.w	sl, fp, #4294967295
 801d118:	bfb8      	it	lt
 801d11a:	2300      	movlt	r3, #0
 801d11c:	f06f 0517 	mvn.w	r5, #23
 801d120:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 801d3d8 <__kernel_rem_pio2+0x2e8>
 801d124:	bfa4      	itt	ge
 801d126:	2018      	movge	r0, #24
 801d128:	fb93 f3f0 	sdivge	r3, r3, r0
 801d12c:	fb03 5505 	mla	r5, r3, r5, r5
 801d130:	eba3 040a 	sub.w	r4, r3, sl
 801d134:	4415      	add	r5, r2
 801d136:	460f      	mov	r7, r1
 801d138:	eb09 060a 	add.w	r6, r9, sl
 801d13c:	a81a      	add	r0, sp, #104	@ 0x68
 801d13e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 801d142:	2200      	movs	r2, #0
 801d144:	42b2      	cmp	r2, r6
 801d146:	dd0e      	ble.n	801d166 <__kernel_rem_pio2+0x76>
 801d148:	aa1a      	add	r2, sp, #104	@ 0x68
 801d14a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801d14e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 801d152:	2600      	movs	r6, #0
 801d154:	454e      	cmp	r6, r9
 801d156:	dc25      	bgt.n	801d1a4 <__kernel_rem_pio2+0xb4>
 801d158:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 801d3d8 <__kernel_rem_pio2+0x2e8>
 801d15c:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d160:	4614      	mov	r4, r2
 801d162:	2000      	movs	r0, #0
 801d164:	e015      	b.n	801d192 <__kernel_rem_pio2+0xa2>
 801d166:	42d4      	cmn	r4, r2
 801d168:	d409      	bmi.n	801d17e <__kernel_rem_pio2+0x8e>
 801d16a:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 801d16e:	ee07 1a90 	vmov	s15, r1
 801d172:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d176:	eca0 7b02 	vstmia	r0!, {d7}
 801d17a:	3201      	adds	r2, #1
 801d17c:	e7e2      	b.n	801d144 <__kernel_rem_pio2+0x54>
 801d17e:	eeb0 7b46 	vmov.f64	d7, d6
 801d182:	e7f8      	b.n	801d176 <__kernel_rem_pio2+0x86>
 801d184:	ecbc 5b02 	vldmia	ip!, {d5}
 801d188:	ed94 6b00 	vldr	d6, [r4]
 801d18c:	3001      	adds	r0, #1
 801d18e:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d192:	4550      	cmp	r0, sl
 801d194:	f1a4 0408 	sub.w	r4, r4, #8
 801d198:	ddf4      	ble.n	801d184 <__kernel_rem_pio2+0x94>
 801d19a:	ecae 7b02 	vstmia	lr!, {d7}
 801d19e:	3601      	adds	r6, #1
 801d1a0:	3208      	adds	r2, #8
 801d1a2:	e7d7      	b.n	801d154 <__kernel_rem_pio2+0x64>
 801d1a4:	aa06      	add	r2, sp, #24
 801d1a6:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 801d3e0 <__kernel_rem_pio2+0x2f0>
 801d1aa:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 801d3e8 <__kernel_rem_pio2+0x2f8>
 801d1ae:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801d1b2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801d1b6:	9203      	str	r2, [sp, #12]
 801d1b8:	9302      	str	r3, [sp, #8]
 801d1ba:	464c      	mov	r4, r9
 801d1bc:	00e3      	lsls	r3, r4, #3
 801d1be:	9304      	str	r3, [sp, #16]
 801d1c0:	ab92      	add	r3, sp, #584	@ 0x248
 801d1c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d1c6:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 801d1ca:	aa6a      	add	r2, sp, #424	@ 0x1a8
 801d1cc:	ab06      	add	r3, sp, #24
 801d1ce:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801d1d2:	461e      	mov	r6, r3
 801d1d4:	4620      	mov	r0, r4
 801d1d6:	2800      	cmp	r0, #0
 801d1d8:	f1a2 0208 	sub.w	r2, r2, #8
 801d1dc:	dc4a      	bgt.n	801d274 <__kernel_rem_pio2+0x184>
 801d1de:	4628      	mov	r0, r5
 801d1e0:	9305      	str	r3, [sp, #20]
 801d1e2:	f000 fa01 	bl	801d5e8 <scalbn>
 801d1e6:	eeb0 8b40 	vmov.f64	d8, d0
 801d1ea:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 801d1ee:	ee28 0b00 	vmul.f64	d0, d8, d0
 801d1f2:	f000 fa79 	bl	801d6e8 <floor>
 801d1f6:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 801d1fa:	eea0 8b47 	vfms.f64	d8, d0, d7
 801d1fe:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801d202:	2d00      	cmp	r5, #0
 801d204:	ee17 8a90 	vmov	r8, s15
 801d208:	9b05      	ldr	r3, [sp, #20]
 801d20a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d20e:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d212:	dd41      	ble.n	801d298 <__kernel_rem_pio2+0x1a8>
 801d214:	1e60      	subs	r0, r4, #1
 801d216:	aa06      	add	r2, sp, #24
 801d218:	f1c5 0c18 	rsb	ip, r5, #24
 801d21c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 801d220:	fa46 f20c 	asr.w	r2, r6, ip
 801d224:	4490      	add	r8, r2
 801d226:	fa02 f20c 	lsl.w	r2, r2, ip
 801d22a:	1ab6      	subs	r6, r6, r2
 801d22c:	aa06      	add	r2, sp, #24
 801d22e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801d232:	f1c5 0217 	rsb	r2, r5, #23
 801d236:	4116      	asrs	r6, r2
 801d238:	2e00      	cmp	r6, #0
 801d23a:	dd3c      	ble.n	801d2b6 <__kernel_rem_pio2+0x1c6>
 801d23c:	f04f 0c00 	mov.w	ip, #0
 801d240:	f108 0801 	add.w	r8, r8, #1
 801d244:	4660      	mov	r0, ip
 801d246:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 801d24a:	4564      	cmp	r4, ip
 801d24c:	dc66      	bgt.n	801d31c <__kernel_rem_pio2+0x22c>
 801d24e:	2d00      	cmp	r5, #0
 801d250:	dd03      	ble.n	801d25a <__kernel_rem_pio2+0x16a>
 801d252:	2d01      	cmp	r5, #1
 801d254:	d072      	beq.n	801d33c <__kernel_rem_pio2+0x24c>
 801d256:	2d02      	cmp	r5, #2
 801d258:	d07a      	beq.n	801d350 <__kernel_rem_pio2+0x260>
 801d25a:	2e02      	cmp	r6, #2
 801d25c:	d12b      	bne.n	801d2b6 <__kernel_rem_pio2+0x1c6>
 801d25e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d262:	ee30 8b48 	vsub.f64	d8, d0, d8
 801d266:	b330      	cbz	r0, 801d2b6 <__kernel_rem_pio2+0x1c6>
 801d268:	4628      	mov	r0, r5
 801d26a:	f000 f9bd 	bl	801d5e8 <scalbn>
 801d26e:	ee38 8b40 	vsub.f64	d8, d8, d0
 801d272:	e020      	b.n	801d2b6 <__kernel_rem_pio2+0x1c6>
 801d274:	ee20 7b09 	vmul.f64	d7, d0, d9
 801d278:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d27c:	3801      	subs	r0, #1
 801d27e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801d282:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801d286:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d28a:	eca6 0a01 	vstmia	r6!, {s0}
 801d28e:	ed92 0b00 	vldr	d0, [r2]
 801d292:	ee37 0b00 	vadd.f64	d0, d7, d0
 801d296:	e79e      	b.n	801d1d6 <__kernel_rem_pio2+0xe6>
 801d298:	d105      	bne.n	801d2a6 <__kernel_rem_pio2+0x1b6>
 801d29a:	1e62      	subs	r2, r4, #1
 801d29c:	a906      	add	r1, sp, #24
 801d29e:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801d2a2:	15f6      	asrs	r6, r6, #23
 801d2a4:	e7c8      	b.n	801d238 <__kernel_rem_pio2+0x148>
 801d2a6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801d2aa:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d2ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d2b2:	da31      	bge.n	801d318 <__kernel_rem_pio2+0x228>
 801d2b4:	2600      	movs	r6, #0
 801d2b6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801d2ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d2be:	f040 809b 	bne.w	801d3f8 <__kernel_rem_pio2+0x308>
 801d2c2:	1e62      	subs	r2, r4, #1
 801d2c4:	2000      	movs	r0, #0
 801d2c6:	454a      	cmp	r2, r9
 801d2c8:	da49      	bge.n	801d35e <__kernel_rem_pio2+0x26e>
 801d2ca:	2800      	cmp	r0, #0
 801d2cc:	d062      	beq.n	801d394 <__kernel_rem_pio2+0x2a4>
 801d2ce:	3c01      	subs	r4, #1
 801d2d0:	ab06      	add	r3, sp, #24
 801d2d2:	3d18      	subs	r5, #24
 801d2d4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801d2d8:	2b00      	cmp	r3, #0
 801d2da:	d0f8      	beq.n	801d2ce <__kernel_rem_pio2+0x1de>
 801d2dc:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d2e0:	4628      	mov	r0, r5
 801d2e2:	f000 f981 	bl	801d5e8 <scalbn>
 801d2e6:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 801d3e0 <__kernel_rem_pio2+0x2f0>
 801d2ea:	1c62      	adds	r2, r4, #1
 801d2ec:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d2ee:	00d3      	lsls	r3, r2, #3
 801d2f0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d2f4:	4622      	mov	r2, r4
 801d2f6:	2a00      	cmp	r2, #0
 801d2f8:	f280 80a8 	bge.w	801d44c <__kernel_rem_pio2+0x35c>
 801d2fc:	4622      	mov	r2, r4
 801d2fe:	2a00      	cmp	r2, #0
 801d300:	f2c0 80c6 	blt.w	801d490 <__kernel_rem_pio2+0x3a0>
 801d304:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d306:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801d30a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 801d3d8 <__kernel_rem_pio2+0x2e8>
 801d30e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 801d3f4 <__kernel_rem_pio2+0x304>
 801d312:	2000      	movs	r0, #0
 801d314:	1aa1      	subs	r1, r4, r2
 801d316:	e0b0      	b.n	801d47a <__kernel_rem_pio2+0x38a>
 801d318:	2602      	movs	r6, #2
 801d31a:	e78f      	b.n	801d23c <__kernel_rem_pio2+0x14c>
 801d31c:	f853 2b04 	ldr.w	r2, [r3], #4
 801d320:	b948      	cbnz	r0, 801d336 <__kernel_rem_pio2+0x246>
 801d322:	b122      	cbz	r2, 801d32e <__kernel_rem_pio2+0x23e>
 801d324:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 801d328:	f843 2c04 	str.w	r2, [r3, #-4]
 801d32c:	2201      	movs	r2, #1
 801d32e:	f10c 0c01 	add.w	ip, ip, #1
 801d332:	4610      	mov	r0, r2
 801d334:	e789      	b.n	801d24a <__kernel_rem_pio2+0x15a>
 801d336:	ebae 0202 	sub.w	r2, lr, r2
 801d33a:	e7f5      	b.n	801d328 <__kernel_rem_pio2+0x238>
 801d33c:	1e62      	subs	r2, r4, #1
 801d33e:	ab06      	add	r3, sp, #24
 801d340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d344:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d348:	a906      	add	r1, sp, #24
 801d34a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d34e:	e784      	b.n	801d25a <__kernel_rem_pio2+0x16a>
 801d350:	1e62      	subs	r2, r4, #1
 801d352:	ab06      	add	r3, sp, #24
 801d354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d358:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d35c:	e7f4      	b.n	801d348 <__kernel_rem_pio2+0x258>
 801d35e:	ab06      	add	r3, sp, #24
 801d360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d364:	3a01      	subs	r2, #1
 801d366:	4318      	orrs	r0, r3
 801d368:	e7ad      	b.n	801d2c6 <__kernel_rem_pio2+0x1d6>
 801d36a:	3301      	adds	r3, #1
 801d36c:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801d370:	2800      	cmp	r0, #0
 801d372:	d0fa      	beq.n	801d36a <__kernel_rem_pio2+0x27a>
 801d374:	9a04      	ldr	r2, [sp, #16]
 801d376:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801d37a:	446a      	add	r2, sp
 801d37c:	eb04 000b 	add.w	r0, r4, fp
 801d380:	a91a      	add	r1, sp, #104	@ 0x68
 801d382:	1c66      	adds	r6, r4, #1
 801d384:	3a98      	subs	r2, #152	@ 0x98
 801d386:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801d38a:	4423      	add	r3, r4
 801d38c:	42b3      	cmp	r3, r6
 801d38e:	da04      	bge.n	801d39a <__kernel_rem_pio2+0x2aa>
 801d390:	461c      	mov	r4, r3
 801d392:	e713      	b.n	801d1bc <__kernel_rem_pio2+0xcc>
 801d394:	9a03      	ldr	r2, [sp, #12]
 801d396:	2301      	movs	r3, #1
 801d398:	e7e8      	b.n	801d36c <__kernel_rem_pio2+0x27c>
 801d39a:	9902      	ldr	r1, [sp, #8]
 801d39c:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d3a0:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801d3a4:	9104      	str	r1, [sp, #16]
 801d3a6:	ee07 1a90 	vmov	s15, r1
 801d3aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d3ae:	2400      	movs	r4, #0
 801d3b0:	eca0 7b02 	vstmia	r0!, {d7}
 801d3b4:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 801d3d8 <__kernel_rem_pio2+0x2e8>
 801d3b8:	4686      	mov	lr, r0
 801d3ba:	4554      	cmp	r4, sl
 801d3bc:	dd03      	ble.n	801d3c6 <__kernel_rem_pio2+0x2d6>
 801d3be:	eca2 7b02 	vstmia	r2!, {d7}
 801d3c2:	3601      	adds	r6, #1
 801d3c4:	e7e2      	b.n	801d38c <__kernel_rem_pio2+0x29c>
 801d3c6:	ecbc 5b02 	vldmia	ip!, {d5}
 801d3ca:	ed3e 6b02 	vldmdb	lr!, {d6}
 801d3ce:	3401      	adds	r4, #1
 801d3d0:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d3d4:	e7f1      	b.n	801d3ba <__kernel_rem_pio2+0x2ca>
 801d3d6:	bf00      	nop
	...
 801d3e4:	3e700000 	.word	0x3e700000
 801d3e8:	00000000 	.word	0x00000000
 801d3ec:	41700000 	.word	0x41700000
 801d3f0:	0801ea70 	.word	0x0801ea70
 801d3f4:	0801ea30 	.word	0x0801ea30
 801d3f8:	4268      	negs	r0, r5
 801d3fa:	eeb0 0b48 	vmov.f64	d0, d8
 801d3fe:	f000 f8f3 	bl	801d5e8 <scalbn>
 801d402:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 801d5d0 <__kernel_rem_pio2+0x4e0>
 801d406:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801d40a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d40e:	db17      	blt.n	801d440 <__kernel_rem_pio2+0x350>
 801d410:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 801d5d8 <__kernel_rem_pio2+0x4e8>
 801d414:	ee20 7b07 	vmul.f64	d7, d0, d7
 801d418:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d41c:	aa06      	add	r2, sp, #24
 801d41e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801d422:	eea5 0b46 	vfms.f64	d0, d5, d6
 801d426:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d42a:	3518      	adds	r5, #24
 801d42c:	ee10 3a10 	vmov	r3, s0
 801d430:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d434:	ee17 3a10 	vmov	r3, s14
 801d438:	3401      	adds	r4, #1
 801d43a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d43e:	e74d      	b.n	801d2dc <__kernel_rem_pio2+0x1ec>
 801d440:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d444:	aa06      	add	r2, sp, #24
 801d446:	ee10 3a10 	vmov	r3, s0
 801d44a:	e7f6      	b.n	801d43a <__kernel_rem_pio2+0x34a>
 801d44c:	a806      	add	r0, sp, #24
 801d44e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801d452:	9001      	str	r0, [sp, #4]
 801d454:	ee07 0a90 	vmov	s15, r0
 801d458:	3a01      	subs	r2, #1
 801d45a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d45e:	ee27 7b00 	vmul.f64	d7, d7, d0
 801d462:	ee20 0b06 	vmul.f64	d0, d0, d6
 801d466:	ed21 7b02 	vstmdb	r1!, {d7}
 801d46a:	e744      	b.n	801d2f6 <__kernel_rem_pio2+0x206>
 801d46c:	ecbc 5b02 	vldmia	ip!, {d5}
 801d470:	ecb5 6b02 	vldmia	r5!, {d6}
 801d474:	3001      	adds	r0, #1
 801d476:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d47a:	4548      	cmp	r0, r9
 801d47c:	dc01      	bgt.n	801d482 <__kernel_rem_pio2+0x392>
 801d47e:	4281      	cmp	r1, r0
 801d480:	daf4      	bge.n	801d46c <__kernel_rem_pio2+0x37c>
 801d482:	a842      	add	r0, sp, #264	@ 0x108
 801d484:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801d488:	ed81 7b00 	vstr	d7, [r1]
 801d48c:	3a01      	subs	r2, #1
 801d48e:	e736      	b.n	801d2fe <__kernel_rem_pio2+0x20e>
 801d490:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d492:	2a02      	cmp	r2, #2
 801d494:	dc0a      	bgt.n	801d4ac <__kernel_rem_pio2+0x3bc>
 801d496:	2a00      	cmp	r2, #0
 801d498:	dc2d      	bgt.n	801d4f6 <__kernel_rem_pio2+0x406>
 801d49a:	d046      	beq.n	801d52a <__kernel_rem_pio2+0x43a>
 801d49c:	f008 0007 	and.w	r0, r8, #7
 801d4a0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801d4a4:	ecbd 8b06 	vpop	{d8-d10}
 801d4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d4ac:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d4ae:	2a03      	cmp	r2, #3
 801d4b0:	d1f4      	bne.n	801d49c <__kernel_rem_pio2+0x3ac>
 801d4b2:	a942      	add	r1, sp, #264	@ 0x108
 801d4b4:	f1a3 0208 	sub.w	r2, r3, #8
 801d4b8:	440a      	add	r2, r1
 801d4ba:	4611      	mov	r1, r2
 801d4bc:	4620      	mov	r0, r4
 801d4be:	2800      	cmp	r0, #0
 801d4c0:	f1a1 0108 	sub.w	r1, r1, #8
 801d4c4:	dc52      	bgt.n	801d56c <__kernel_rem_pio2+0x47c>
 801d4c6:	4621      	mov	r1, r4
 801d4c8:	2901      	cmp	r1, #1
 801d4ca:	f1a2 0208 	sub.w	r2, r2, #8
 801d4ce:	dc5d      	bgt.n	801d58c <__kernel_rem_pio2+0x49c>
 801d4d0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 801d5e0 <__kernel_rem_pio2+0x4f0>
 801d4d4:	aa42      	add	r2, sp, #264	@ 0x108
 801d4d6:	4413      	add	r3, r2
 801d4d8:	2c01      	cmp	r4, #1
 801d4da:	dc67      	bgt.n	801d5ac <__kernel_rem_pio2+0x4bc>
 801d4dc:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 801d4e0:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 801d4e4:	2e00      	cmp	r6, #0
 801d4e6:	d167      	bne.n	801d5b8 <__kernel_rem_pio2+0x4c8>
 801d4e8:	ed87 5b00 	vstr	d5, [r7]
 801d4ec:	ed87 6b02 	vstr	d6, [r7, #8]
 801d4f0:	ed87 7b04 	vstr	d7, [r7, #16]
 801d4f4:	e7d2      	b.n	801d49c <__kernel_rem_pio2+0x3ac>
 801d4f6:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 801d5e0 <__kernel_rem_pio2+0x4f0>
 801d4fa:	aa42      	add	r2, sp, #264	@ 0x108
 801d4fc:	4413      	add	r3, r2
 801d4fe:	4622      	mov	r2, r4
 801d500:	2a00      	cmp	r2, #0
 801d502:	da24      	bge.n	801d54e <__kernel_rem_pio2+0x45e>
 801d504:	b34e      	cbz	r6, 801d55a <__kernel_rem_pio2+0x46a>
 801d506:	eeb1 7b46 	vneg.f64	d7, d6
 801d50a:	ed87 7b00 	vstr	d7, [r7]
 801d50e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 801d512:	aa44      	add	r2, sp, #272	@ 0x110
 801d514:	2301      	movs	r3, #1
 801d516:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d51a:	429c      	cmp	r4, r3
 801d51c:	da20      	bge.n	801d560 <__kernel_rem_pio2+0x470>
 801d51e:	b10e      	cbz	r6, 801d524 <__kernel_rem_pio2+0x434>
 801d520:	eeb1 7b47 	vneg.f64	d7, d7
 801d524:	ed87 7b02 	vstr	d7, [r7, #8]
 801d528:	e7b8      	b.n	801d49c <__kernel_rem_pio2+0x3ac>
 801d52a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 801d5e0 <__kernel_rem_pio2+0x4f0>
 801d52e:	aa42      	add	r2, sp, #264	@ 0x108
 801d530:	4413      	add	r3, r2
 801d532:	2c00      	cmp	r4, #0
 801d534:	da05      	bge.n	801d542 <__kernel_rem_pio2+0x452>
 801d536:	b10e      	cbz	r6, 801d53c <__kernel_rem_pio2+0x44c>
 801d538:	eeb1 7b47 	vneg.f64	d7, d7
 801d53c:	ed87 7b00 	vstr	d7, [r7]
 801d540:	e7ac      	b.n	801d49c <__kernel_rem_pio2+0x3ac>
 801d542:	ed33 6b02 	vldmdb	r3!, {d6}
 801d546:	3c01      	subs	r4, #1
 801d548:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d54c:	e7f1      	b.n	801d532 <__kernel_rem_pio2+0x442>
 801d54e:	ed33 7b02 	vldmdb	r3!, {d7}
 801d552:	3a01      	subs	r2, #1
 801d554:	ee36 6b07 	vadd.f64	d6, d6, d7
 801d558:	e7d2      	b.n	801d500 <__kernel_rem_pio2+0x410>
 801d55a:	eeb0 7b46 	vmov.f64	d7, d6
 801d55e:	e7d4      	b.n	801d50a <__kernel_rem_pio2+0x41a>
 801d560:	ecb2 6b02 	vldmia	r2!, {d6}
 801d564:	3301      	adds	r3, #1
 801d566:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d56a:	e7d6      	b.n	801d51a <__kernel_rem_pio2+0x42a>
 801d56c:	ed91 7b00 	vldr	d7, [r1]
 801d570:	ed91 5b02 	vldr	d5, [r1, #8]
 801d574:	3801      	subs	r0, #1
 801d576:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d57a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d57e:	ed81 6b00 	vstr	d6, [r1]
 801d582:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d586:	ed81 7b02 	vstr	d7, [r1, #8]
 801d58a:	e798      	b.n	801d4be <__kernel_rem_pio2+0x3ce>
 801d58c:	ed92 7b00 	vldr	d7, [r2]
 801d590:	ed92 5b02 	vldr	d5, [r2, #8]
 801d594:	3901      	subs	r1, #1
 801d596:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d59a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d59e:	ed82 6b00 	vstr	d6, [r2]
 801d5a2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d5a6:	ed82 7b02 	vstr	d7, [r2, #8]
 801d5aa:	e78d      	b.n	801d4c8 <__kernel_rem_pio2+0x3d8>
 801d5ac:	ed33 6b02 	vldmdb	r3!, {d6}
 801d5b0:	3c01      	subs	r4, #1
 801d5b2:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d5b6:	e78f      	b.n	801d4d8 <__kernel_rem_pio2+0x3e8>
 801d5b8:	eeb1 5b45 	vneg.f64	d5, d5
 801d5bc:	eeb1 6b46 	vneg.f64	d6, d6
 801d5c0:	ed87 5b00 	vstr	d5, [r7]
 801d5c4:	eeb1 7b47 	vneg.f64	d7, d7
 801d5c8:	ed87 6b02 	vstr	d6, [r7, #8]
 801d5cc:	e790      	b.n	801d4f0 <__kernel_rem_pio2+0x400>
 801d5ce:	bf00      	nop
 801d5d0:	00000000 	.word	0x00000000
 801d5d4:	41700000 	.word	0x41700000
 801d5d8:	00000000 	.word	0x00000000
 801d5dc:	3e700000 	.word	0x3e700000
	...

0801d5e8 <scalbn>:
 801d5e8:	ee10 1a90 	vmov	r1, s1
 801d5ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d5f0:	b98b      	cbnz	r3, 801d616 <scalbn+0x2e>
 801d5f2:	ee10 3a10 	vmov	r3, s0
 801d5f6:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801d5fa:	4319      	orrs	r1, r3
 801d5fc:	d00a      	beq.n	801d614 <scalbn+0x2c>
 801d5fe:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 801d6b0 <scalbn+0xc8>
 801d602:	4b37      	ldr	r3, [pc, #220]	@ (801d6e0 <scalbn+0xf8>)
 801d604:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d608:	4298      	cmp	r0, r3
 801d60a:	da0b      	bge.n	801d624 <scalbn+0x3c>
 801d60c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d6b8 <scalbn+0xd0>
 801d610:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d614:	4770      	bx	lr
 801d616:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801d61a:	4293      	cmp	r3, r2
 801d61c:	d107      	bne.n	801d62e <scalbn+0x46>
 801d61e:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d622:	4770      	bx	lr
 801d624:	ee10 1a90 	vmov	r1, s1
 801d628:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d62c:	3b36      	subs	r3, #54	@ 0x36
 801d62e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801d632:	4290      	cmp	r0, r2
 801d634:	dd0d      	ble.n	801d652 <scalbn+0x6a>
 801d636:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 801d6c0 <scalbn+0xd8>
 801d63a:	ee10 3a90 	vmov	r3, s1
 801d63e:	eeb0 6b47 	vmov.f64	d6, d7
 801d642:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 801d6c8 <scalbn+0xe0>
 801d646:	2b00      	cmp	r3, #0
 801d648:	fe27 7b05 	vselge.f64	d7, d7, d5
 801d64c:	ee27 0b06 	vmul.f64	d0, d7, d6
 801d650:	4770      	bx	lr
 801d652:	4418      	add	r0, r3
 801d654:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 801d658:	4298      	cmp	r0, r3
 801d65a:	dcec      	bgt.n	801d636 <scalbn+0x4e>
 801d65c:	2800      	cmp	r0, #0
 801d65e:	dd0a      	ble.n	801d676 <scalbn+0x8e>
 801d660:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d664:	ec53 2b10 	vmov	r2, r3, d0
 801d668:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d66c:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d670:	ec43 2b10 	vmov	d0, r2, r3
 801d674:	4770      	bx	lr
 801d676:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 801d67a:	da09      	bge.n	801d690 <scalbn+0xa8>
 801d67c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 801d6b8 <scalbn+0xd0>
 801d680:	ee10 3a90 	vmov	r3, s1
 801d684:	eeb0 6b47 	vmov.f64	d6, d7
 801d688:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 801d6d0 <scalbn+0xe8>
 801d68c:	2b00      	cmp	r3, #0
 801d68e:	e7db      	b.n	801d648 <scalbn+0x60>
 801d690:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d694:	ec53 2b10 	vmov	r2, r3, d0
 801d698:	3036      	adds	r0, #54	@ 0x36
 801d69a:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d69e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d6a2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801d6d8 <scalbn+0xf0>
 801d6a6:	ec43 2b10 	vmov	d0, r2, r3
 801d6aa:	e7b1      	b.n	801d610 <scalbn+0x28>
 801d6ac:	f3af 8000 	nop.w
 801d6b0:	00000000 	.word	0x00000000
 801d6b4:	43500000 	.word	0x43500000
 801d6b8:	c2f8f359 	.word	0xc2f8f359
 801d6bc:	01a56e1f 	.word	0x01a56e1f
 801d6c0:	8800759c 	.word	0x8800759c
 801d6c4:	7e37e43c 	.word	0x7e37e43c
 801d6c8:	8800759c 	.word	0x8800759c
 801d6cc:	fe37e43c 	.word	0xfe37e43c
 801d6d0:	c2f8f359 	.word	0xc2f8f359
 801d6d4:	81a56e1f 	.word	0x81a56e1f
 801d6d8:	00000000 	.word	0x00000000
 801d6dc:	3c900000 	.word	0x3c900000
 801d6e0:	ffff3cb0 	.word	0xffff3cb0
 801d6e4:	00000000 	.word	0x00000000

0801d6e8 <floor>:
 801d6e8:	ee10 3a90 	vmov	r3, s1
 801d6ec:	f3c3 500a 	ubfx	r0, r3, #20, #11
 801d6f0:	ee10 2a10 	vmov	r2, s0
 801d6f4:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 801d6f8:	2913      	cmp	r1, #19
 801d6fa:	b530      	push	{r4, r5, lr}
 801d6fc:	4615      	mov	r5, r2
 801d6fe:	dc33      	bgt.n	801d768 <floor+0x80>
 801d700:	2900      	cmp	r1, #0
 801d702:	da18      	bge.n	801d736 <floor+0x4e>
 801d704:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 801d7c8 <floor+0xe0>
 801d708:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d70c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d714:	dd0a      	ble.n	801d72c <floor+0x44>
 801d716:	2b00      	cmp	r3, #0
 801d718:	da50      	bge.n	801d7bc <floor+0xd4>
 801d71a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801d71e:	4313      	orrs	r3, r2
 801d720:	2200      	movs	r2, #0
 801d722:	4293      	cmp	r3, r2
 801d724:	4b2a      	ldr	r3, [pc, #168]	@ (801d7d0 <floor+0xe8>)
 801d726:	bf08      	it	eq
 801d728:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801d72c:	4619      	mov	r1, r3
 801d72e:	4610      	mov	r0, r2
 801d730:	ec41 0b10 	vmov	d0, r0, r1
 801d734:	e01f      	b.n	801d776 <floor+0x8e>
 801d736:	4827      	ldr	r0, [pc, #156]	@ (801d7d4 <floor+0xec>)
 801d738:	4108      	asrs	r0, r1
 801d73a:	ea03 0400 	and.w	r4, r3, r0
 801d73e:	4314      	orrs	r4, r2
 801d740:	d019      	beq.n	801d776 <floor+0x8e>
 801d742:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801d7c8 <floor+0xe0>
 801d746:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d74a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d74e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d752:	ddeb      	ble.n	801d72c <floor+0x44>
 801d754:	2b00      	cmp	r3, #0
 801d756:	bfbe      	ittt	lt
 801d758:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 801d75c:	410a      	asrlt	r2, r1
 801d75e:	189b      	addlt	r3, r3, r2
 801d760:	ea23 0300 	bic.w	r3, r3, r0
 801d764:	2200      	movs	r2, #0
 801d766:	e7e1      	b.n	801d72c <floor+0x44>
 801d768:	2933      	cmp	r1, #51	@ 0x33
 801d76a:	dd05      	ble.n	801d778 <floor+0x90>
 801d76c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d770:	d101      	bne.n	801d776 <floor+0x8e>
 801d772:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d776:	bd30      	pop	{r4, r5, pc}
 801d778:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 801d77c:	f04f 30ff 	mov.w	r0, #4294967295
 801d780:	40e0      	lsrs	r0, r4
 801d782:	4210      	tst	r0, r2
 801d784:	d0f7      	beq.n	801d776 <floor+0x8e>
 801d786:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d7c8 <floor+0xe0>
 801d78a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d78e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d796:	ddc9      	ble.n	801d72c <floor+0x44>
 801d798:	2b00      	cmp	r3, #0
 801d79a:	da02      	bge.n	801d7a2 <floor+0xba>
 801d79c:	2914      	cmp	r1, #20
 801d79e:	d103      	bne.n	801d7a8 <floor+0xc0>
 801d7a0:	3301      	adds	r3, #1
 801d7a2:	ea22 0200 	bic.w	r2, r2, r0
 801d7a6:	e7c1      	b.n	801d72c <floor+0x44>
 801d7a8:	2401      	movs	r4, #1
 801d7aa:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 801d7ae:	fa04 f101 	lsl.w	r1, r4, r1
 801d7b2:	440a      	add	r2, r1
 801d7b4:	42aa      	cmp	r2, r5
 801d7b6:	bf38      	it	cc
 801d7b8:	191b      	addcc	r3, r3, r4
 801d7ba:	e7f2      	b.n	801d7a2 <floor+0xba>
 801d7bc:	2200      	movs	r2, #0
 801d7be:	4613      	mov	r3, r2
 801d7c0:	e7b4      	b.n	801d72c <floor+0x44>
 801d7c2:	bf00      	nop
 801d7c4:	f3af 8000 	nop.w
 801d7c8:	8800759c 	.word	0x8800759c
 801d7cc:	7e37e43c 	.word	0x7e37e43c
 801d7d0:	bff00000 	.word	0xbff00000
 801d7d4:	000fffff 	.word	0x000fffff

0801d7d8 <_init>:
 801d7d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7da:	bf00      	nop
 801d7dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d7de:	bc08      	pop	{r3}
 801d7e0:	469e      	mov	lr, r3
 801d7e2:	4770      	bx	lr

0801d7e4 <_fini>:
 801d7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7e6:	bf00      	nop
 801d7e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d7ea:	bc08      	pop	{r3}
 801d7ec:	469e      	mov	lr, r3
 801d7ee:	4770      	bx	lr
