#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov  8 12:53:40 2024
# Process ID: 14524
# Current directory: C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22232 C:\B_Git\MCS\Drivers\xADC_AUX_Zybo\vivado\vivado.xpr
# Log file: C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.log
# Journal file: C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado\vivado.jou
# Running On        :mikkelsPC
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8379 MB
# Swap memory       :25769 MB
# Total Virtual     :34149 MB
# Available Virtual :19119 MB
#-----------------------------------------------------------
start_gui
open_project C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.xpr
WARNING: [Board 49-91] Board repository path 'C:/B_Git/MCS/MC/Board_files/picozed_7020_som' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/B_Git/MCS/MC/Board_files/picozed_7020_som' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/B_Git/MCS/Drivers/xADC2/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1647.863 ; gain = 486.105
update_compile_order -fileset sources_1
open_bd_design {C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Successfully read diagram <design_1> from block design file <C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.645 ; gain = 103.184
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2272.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_1/design_1_xadc_wiz_0_1.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX14_P'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX14_N'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX7_P'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX7_N'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX15_P'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX15_N'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX6_P'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX6_N'. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2391.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2501.109 ; gain = 266.500
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 5
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Nov  8 13:05:24 2024] Launched synth_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.runs/synth_1/runme.log
[Fri Nov  8 13:05:24 2024] Launched impl_1...
Run output will be captured here: C:/B_Git/MCS/Drivers/xADC_AUX_Zybo/vivado/vivado.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 13:08:36 2024...
