
I2C_fresh.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000728c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08007460  08007460  00017460  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007864  08007864  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007864  08007864  00017864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800786c  0800786c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800786c  0800786c  0001786c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007870  08007870  00017870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001c4  200001dc  08007a50  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003a0  08007a50  000203a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c51e  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e2a  00000000  00000000  0002c72a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  0002e558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f8  00000000  00000000  0002ef10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022559  00000000  00000000  0002f808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ca32  00000000  00000000  00051d61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb689  00000000  00000000  0005e793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00129e1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000378c  00000000  00000000  00129e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007444 	.word	0x08007444

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007444 	.word	0x08007444

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ee6:	f000 fc65 	bl	80017b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eea:	f000 f841 	bl	8000f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eee:	f000 f92d 	bl	800114c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ef2:	f000 f8af 	bl	8001054 <MX_I2C1_Init>
  MX_DMA_Init();
 8000ef6:	f000 f909 	bl	800110c <MX_DMA_Init>
  MX_I2S2_Init();
 8000efa:	f000 f8d9 	bl	80010b0 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  // Register 72, ADC Master Mode, 256fs
  uint8_t w[2] = {0x48, 0x40};
 8000efe:	f244 0348 	movw	r3, #16456	; 0x4048
 8000f02:	80bb      	strh	r3, [r7, #4]
  // Register 64, ADC and DAC Normal Operation, DAC out Single-ended
  uint8_t w2[2] = {0x40, 0x81};
 8000f04:	f248 1340 	movw	r3, #33088	; 0x8140
 8000f08:	803b      	strh	r3, [r7, #0]
  //init array to zero
  memset(audioRcvBuff, 0, sizeof(audioRcvBuff));
 8000f0a:	2240      	movs	r2, #64	; 0x40
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4814      	ldr	r0, [pc, #80]	; (8000f60 <main+0x80>)
 8000f10:	f003 fdc0 	bl	8004a94 <memset>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, 0);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f1a:	4812      	ldr	r0, [pc, #72]	; (8000f64 <main+0x84>)
 8000f1c:	f001 faf6 	bl	800250c <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8000f20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f24:	f000 fcb8 	bl	8001898 <HAL_Delay>

  HAL_I2C_Master_Transmit(&hi2c1, 0x46 << 1, w, 2, 3000);
 8000f28:	1d3a      	adds	r2, r7, #4
 8000f2a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	2302      	movs	r3, #2
 8000f32:	218c      	movs	r1, #140	; 0x8c
 8000f34:	480c      	ldr	r0, [pc, #48]	; (8000f68 <main+0x88>)
 8000f36:	f001 fc47 	bl	80027c8 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Transmit(&hi2c1, 0x46 << 1, w2, 2, 3000);
 8000f3a:	463a      	mov	r2, r7
 8000f3c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000f40:	9300      	str	r3, [sp, #0]
 8000f42:	2302      	movs	r3, #2
 8000f44:	218c      	movs	r1, #140	; 0x8c
 8000f46:	4808      	ldr	r0, [pc, #32]	; (8000f68 <main+0x88>)
 8000f48:	f001 fc3e 	bl	80027c8 <HAL_I2C_Master_Transmit>
  //HAL_I2C_Master_Transmit(&hi2c1, 0x46 << 1,)
  // 10010001
  HAL_Delay(1000);
 8000f4c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f50:	f000 fca2 	bl	8001898 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_I2S_Receive_DMA(&hi2s2, audioRcvBuff, BUFF_LEN);
 8000f54:	2220      	movs	r2, #32
 8000f56:	4902      	ldr	r1, [pc, #8]	; (8000f60 <main+0x80>)
 8000f58:	4804      	ldr	r0, [pc, #16]	; (8000f6c <main+0x8c>)
 8000f5a:	f002 f835 	bl	8002fc8 <HAL_I2S_Receive_DMA>
  while (1)
 8000f5e:	e7fe      	b.n	8000f5e <main+0x7e>
 8000f60:	200002c4 	.word	0x200002c4
 8000f64:	40020000 	.word	0x40020000
 8000f68:	20000208 	.word	0x20000208
 8000f6c:	20000344 	.word	0x20000344

08000f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b094      	sub	sp, #80	; 0x50
 8000f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f76:	f107 031c 	add.w	r3, r7, #28
 8000f7a:	2234      	movs	r2, #52	; 0x34
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f003 fd88 	bl	8004a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f84:	f107 0308 	add.w	r3, r7, #8
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f94:	2300      	movs	r3, #0
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	4b2c      	ldr	r3, [pc, #176]	; (800104c <SystemClock_Config+0xdc>)
 8000f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9c:	4a2b      	ldr	r2, [pc, #172]	; (800104c <SystemClock_Config+0xdc>)
 8000f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa2:	6413      	str	r3, [r2, #64]	; 0x40
 8000fa4:	4b29      	ldr	r3, [pc, #164]	; (800104c <SystemClock_Config+0xdc>)
 8000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	4b26      	ldr	r3, [pc, #152]	; (8001050 <SystemClock_Config+0xe0>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fbc:	4a24      	ldr	r2, [pc, #144]	; (8001050 <SystemClock_Config+0xe0>)
 8000fbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fc2:	6013      	str	r3, [r2, #0]
 8000fc4:	4b22      	ldr	r3, [pc, #136]	; (8001050 <SystemClock_Config+0xe0>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fd8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fde:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fe2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 50;
 8000fe8:	2332      	movs	r3, #50	; 0x32
 8000fea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff8:	f107 031c 	add.w	r3, r7, #28
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f003 fa81 	bl	8004504 <HAL_RCC_OscConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001008:	f000 f966 	bl	80012d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100c:	230f      	movs	r3, #15
 800100e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001010:	2302      	movs	r3, #2
 8001012:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001014:	2300      	movs	r3, #0
 8001016:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001022:	f107 0308 	add.w	r3, r7, #8
 8001026:	2101      	movs	r1, #1
 8001028:	4618      	mov	r0, r3
 800102a:	f002 f9d9 	bl	80033e0 <HAL_RCC_ClockConfig>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001034:	f000 f950 	bl	80012d8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_HSE, RCC_MCODIV_1);
 8001038:	2200      	movs	r2, #0
 800103a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800103e:	2001      	movs	r0, #1
 8001040:	f002 fab4 	bl	80035ac <HAL_RCC_MCOConfig>
}
 8001044:	bf00      	nop
 8001046:	3750      	adds	r7, #80	; 0x50
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	40023800 	.word	0x40023800
 8001050:	40007000 	.word	0x40007000

08001054 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001058:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <MX_I2C1_Init+0x50>)
 800105a:	4a13      	ldr	r2, [pc, #76]	; (80010a8 <MX_I2C1_Init+0x54>)
 800105c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800105e:	4b11      	ldr	r3, [pc, #68]	; (80010a4 <MX_I2C1_Init+0x50>)
 8001060:	4a12      	ldr	r2, [pc, #72]	; (80010ac <MX_I2C1_Init+0x58>)
 8001062:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001064:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <MX_I2C1_Init+0x50>)
 8001066:	2200      	movs	r2, #0
 8001068:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800106a:	4b0e      	ldr	r3, [pc, #56]	; (80010a4 <MX_I2C1_Init+0x50>)
 800106c:	2200      	movs	r2, #0
 800106e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001070:	4b0c      	ldr	r3, [pc, #48]	; (80010a4 <MX_I2C1_Init+0x50>)
 8001072:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001076:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001078:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <MX_I2C1_Init+0x50>)
 800107a:	2200      	movs	r2, #0
 800107c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800107e:	4b09      	ldr	r3, [pc, #36]	; (80010a4 <MX_I2C1_Init+0x50>)
 8001080:	2200      	movs	r2, #0
 8001082:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001084:	4b07      	ldr	r3, [pc, #28]	; (80010a4 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800108a:	4b06      	ldr	r3, [pc, #24]	; (80010a4 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001090:	4804      	ldr	r0, [pc, #16]	; (80010a4 <MX_I2C1_Init+0x50>)
 8001092:	f001 fa55 	bl	8002540 <HAL_I2C_Init>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800109c:	f000 f91c 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010a0:	bf00      	nop
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20000208 	.word	0x20000208
 80010a8:	40005400 	.word	0x40005400
 80010ac:	000186a0 	.word	0x000186a0

080010b0 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80010b4:	4b13      	ldr	r3, [pc, #76]	; (8001104 <MX_I2S2_Init+0x54>)
 80010b6:	4a14      	ldr	r2, [pc, #80]	; (8001108 <MX_I2S2_Init+0x58>)
 80010b8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_SLAVE_RX;
 80010ba:	4b12      	ldr	r3, [pc, #72]	; (8001104 <MX_I2S2_Init+0x54>)
 80010bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010c0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80010c2:	4b10      	ldr	r3, [pc, #64]	; (8001104 <MX_I2S2_Init+0x54>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 80010c8:	4b0e      	ldr	r3, [pc, #56]	; (8001104 <MX_I2S2_Init+0x54>)
 80010ca:	2203      	movs	r2, #3
 80010cc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80010ce:	4b0d      	ldr	r3, [pc, #52]	; (8001104 <MX_I2S2_Init+0x54>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80010d4:	4b0b      	ldr	r3, [pc, #44]	; (8001104 <MX_I2S2_Init+0x54>)
 80010d6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80010da:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80010dc:	4b09      	ldr	r3, [pc, #36]	; (8001104 <MX_I2S2_Init+0x54>)
 80010de:	2200      	movs	r2, #0
 80010e0:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80010e2:	4b08      	ldr	r3, [pc, #32]	; (8001104 <MX_I2S2_Init+0x54>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80010e8:	4b06      	ldr	r3, [pc, #24]	; (8001104 <MX_I2S2_Init+0x54>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80010ee:	4805      	ldr	r0, [pc, #20]	; (8001104 <MX_I2S2_Init+0x54>)
 80010f0:	f001 fe72 	bl	8002dd8 <HAL_I2S_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 80010fa:	f000 f8ed 	bl	80012d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000344 	.word	0x20000344
 8001108:	40003800 	.word	0x40003800

0800110c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
 8001116:	4b0c      	ldr	r3, [pc, #48]	; (8001148 <MX_DMA_Init+0x3c>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <MX_DMA_Init+0x3c>)
 800111c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <MX_DMA_Init+0x3c>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800112e:	2200      	movs	r2, #0
 8001130:	2100      	movs	r1, #0
 8001132:	200e      	movs	r0, #14
 8001134:	f000 fcaf 	bl	8001a96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001138:	200e      	movs	r0, #14
 800113a:	f000 fcc8 	bl	8001ace <HAL_NVIC_EnableIRQ>

}
 800113e:	bf00      	nop
 8001140:	3708      	adds	r7, #8
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40023800 	.word	0x40023800

0800114c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b08a      	sub	sp, #40	; 0x28
 8001150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001152:	f107 0314 	add.w	r3, r7, #20
 8001156:	2200      	movs	r2, #0
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	60da      	str	r2, [r3, #12]
 8001160:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
 8001166:	4b3f      	ldr	r3, [pc, #252]	; (8001264 <MX_GPIO_Init+0x118>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800116a:	4a3e      	ldr	r2, [pc, #248]	; (8001264 <MX_GPIO_Init+0x118>)
 800116c:	f043 0304 	orr.w	r3, r3, #4
 8001170:	6313      	str	r3, [r2, #48]	; 0x30
 8001172:	4b3c      	ldr	r3, [pc, #240]	; (8001264 <MX_GPIO_Init+0x118>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	f003 0304 	and.w	r3, r3, #4
 800117a:	613b      	str	r3, [r7, #16]
 800117c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b38      	ldr	r3, [pc, #224]	; (8001264 <MX_GPIO_Init+0x118>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001186:	4a37      	ldr	r2, [pc, #220]	; (8001264 <MX_GPIO_Init+0x118>)
 8001188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800118c:	6313      	str	r3, [r2, #48]	; 0x30
 800118e:	4b35      	ldr	r3, [pc, #212]	; (8001264 <MX_GPIO_Init+0x118>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	4b31      	ldr	r3, [pc, #196]	; (8001264 <MX_GPIO_Init+0x118>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a30      	ldr	r2, [pc, #192]	; (8001264 <MX_GPIO_Init+0x118>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b2e      	ldr	r3, [pc, #184]	; (8001264 <MX_GPIO_Init+0x118>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	4b2a      	ldr	r3, [pc, #168]	; (8001264 <MX_GPIO_Init+0x118>)
 80011bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011be:	4a29      	ldr	r2, [pc, #164]	; (8001264 <MX_GPIO_Init+0x118>)
 80011c0:	f043 0302 	orr.w	r3, r3, #2
 80011c4:	6313      	str	r3, [r2, #48]	; 0x30
 80011c6:	4b27      	ldr	r3, [pc, #156]	; (8001264 <MX_GPIO_Init+0x118>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ca:	f003 0302 	and.w	r3, r3, #2
 80011ce:	607b      	str	r3, [r7, #4]
 80011d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80011d2:	2200      	movs	r2, #0
 80011d4:	f44f 7190 	mov.w	r1, #288	; 0x120
 80011d8:	4823      	ldr	r0, [pc, #140]	; (8001268 <MX_GPIO_Init+0x11c>)
 80011da:	f001 f997 	bl	800250c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80011e4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80011e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 0314 	add.w	r3, r7, #20
 80011f2:	4619      	mov	r1, r3
 80011f4:	481d      	ldr	r0, [pc, #116]	; (800126c <MX_GPIO_Init+0x120>)
 80011f6:	f000 fff5 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011fa:	230c      	movs	r3, #12
 80011fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001206:	2303      	movs	r3, #3
 8001208:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800120a:	2307      	movs	r3, #7
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4814      	ldr	r0, [pc, #80]	; (8001268 <MX_GPIO_Init+0x11c>)
 8001216:	f000 ffe5 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 800121a:	f44f 7390 	mov.w	r3, #288	; 0x120
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001220:	2301      	movs	r3, #1
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001224:	2300      	movs	r3, #0
 8001226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001228:	2300      	movs	r3, #0
 800122a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122c:	f107 0314 	add.w	r3, r7, #20
 8001230:	4619      	mov	r1, r3
 8001232:	480d      	ldr	r0, [pc, #52]	; (8001268 <MX_GPIO_Init+0x11c>)
 8001234:	f000 ffd6 	bl	80021e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001238:	f44f 7300 	mov.w	r3, #512	; 0x200
 800123c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001246:	2300      	movs	r3, #0
 8001248:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800124a:	2300      	movs	r3, #0
 800124c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <MX_GPIO_Init+0x120>)
 8001256:	f000 ffc5 	bl	80021e4 <HAL_GPIO_Init>

}
 800125a:	bf00      	nop
 800125c:	3728      	adds	r7, #40	; 0x28
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40020000 	.word	0x40020000
 800126c:	40020800 	.word	0x40020800

08001270 <HAL_I2S_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef * hi2s2) {
 8001270:	b480      	push	{r7}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	buffCounter++;
 8001278:	4b0f      	ldr	r3, [pc, #60]	; (80012b8 <HAL_I2S_RxCpltCallback+0x48>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	3301      	adds	r3, #1
 800127e:	4a0e      	ldr	r2, [pc, #56]	; (80012b8 <HAL_I2S_RxCpltCallback+0x48>)
 8001280:	6013      	str	r3, [r2, #0]
	if(buffCounter == 1) {
 8001282:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <HAL_I2S_RxCpltCallback+0x48>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d110      	bne.n	80012ac <HAL_I2S_RxCpltCallback+0x3c>
		for(int i = 0; i < 32; i++) {
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	e00a      	b.n	80012a6 <HAL_I2S_RxCpltCallback+0x36>
			myBuff[i] = audioRcvBuff[i];
 8001290:	4a0a      	ldr	r2, [pc, #40]	; (80012bc <HAL_I2S_RxCpltCallback+0x4c>)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001298:	4a09      	ldr	r2, [pc, #36]	; (80012c0 <HAL_I2S_RxCpltCallback+0x50>)
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i = 0; i < 32; i++) {
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	3301      	adds	r3, #1
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b1f      	cmp	r3, #31
 80012aa:	ddf1      	ble.n	8001290 <HAL_I2S_RxCpltCallback+0x20>
		}

	}
}
 80012ac:	bf00      	nop
 80012ae:	3714      	adds	r7, #20
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	200001f8 	.word	0x200001f8
 80012bc:	200002c4 	.word	0x200002c4
 80012c0:	20000304 	.word	0x20000304

080012c4 <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef * hi2s2) {
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]

}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012e0:	e7fe      	b.n	80012e0 <Error_Handler+0x8>
	...

080012e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	4b10      	ldr	r3, [pc, #64]	; (8001330 <HAL_MspInit+0x4c>)
 80012f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012f2:	4a0f      	ldr	r2, [pc, #60]	; (8001330 <HAL_MspInit+0x4c>)
 80012f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012f8:	6453      	str	r3, [r2, #68]	; 0x44
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <HAL_MspInit+0x4c>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	603b      	str	r3, [r7, #0]
 800130a:	4b09      	ldr	r3, [pc, #36]	; (8001330 <HAL_MspInit+0x4c>)
 800130c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130e:	4a08      	ldr	r2, [pc, #32]	; (8001330 <HAL_MspInit+0x4c>)
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001314:	6413      	str	r3, [r2, #64]	; 0x40
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_MspInit+0x4c>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001322:	2007      	movs	r0, #7
 8001324:	f000 fbac 	bl	8001a80 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001328:	bf00      	nop
 800132a:	3708      	adds	r7, #8
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40023800 	.word	0x40023800

08001334 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b08a      	sub	sp, #40	; 0x28
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a19      	ldr	r2, [pc, #100]	; (80013b8 <HAL_I2C_MspInit+0x84>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d12c      	bne.n	80013b0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	613b      	str	r3, [r7, #16]
 800135a:	4b18      	ldr	r3, [pc, #96]	; (80013bc <HAL_I2C_MspInit+0x88>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	4a17      	ldr	r2, [pc, #92]	; (80013bc <HAL_I2C_MspInit+0x88>)
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	6313      	str	r3, [r2, #48]	; 0x30
 8001366:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_I2C_MspInit+0x88>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	f003 0302 	and.w	r3, r3, #2
 800136e:	613b      	str	r3, [r7, #16]
 8001370:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001372:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001378:	2312      	movs	r3, #18
 800137a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800137c:	2300      	movs	r3, #0
 800137e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001380:	2303      	movs	r3, #3
 8001382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001384:	2304      	movs	r3, #4
 8001386:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	f107 0314 	add.w	r3, r7, #20
 800138c:	4619      	mov	r1, r3
 800138e:	480c      	ldr	r0, [pc, #48]	; (80013c0 <HAL_I2C_MspInit+0x8c>)
 8001390:	f000 ff28 	bl	80021e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001394:	2300      	movs	r3, #0
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	4b08      	ldr	r3, [pc, #32]	; (80013bc <HAL_I2C_MspInit+0x88>)
 800139a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800139c:	4a07      	ldr	r2, [pc, #28]	; (80013bc <HAL_I2C_MspInit+0x88>)
 800139e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013a2:	6413      	str	r3, [r2, #64]	; 0x40
 80013a4:	4b05      	ldr	r3, [pc, #20]	; (80013bc <HAL_I2C_MspInit+0x88>)
 80013a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013b0:	bf00      	nop
 80013b2:	3728      	adds	r7, #40	; 0x28
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40005400 	.word	0x40005400
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40020400 	.word	0x40020400

080013c4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b0a2      	sub	sp, #136	; 0x88
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013cc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	605a      	str	r2, [r3, #4]
 80013d6:	609a      	str	r2, [r3, #8]
 80013d8:	60da      	str	r2, [r3, #12]
 80013da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013dc:	f107 0318 	add.w	r3, r7, #24
 80013e0:	225c      	movs	r2, #92	; 0x5c
 80013e2:	2100      	movs	r1, #0
 80013e4:	4618      	mov	r0, r3
 80013e6:	f003 fb55 	bl	8004a94 <memset>
  if(hi2s->Instance==SPI2)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a50      	ldr	r2, [pc, #320]	; (8001530 <HAL_I2S_MspInit+0x16c>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	f040 8099 	bne.w	8001528 <HAL_I2S_MspInit+0x164>
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 80013f6:	2301      	movs	r3, #1
 80013f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80013fa:	2332      	movs	r3, #50	; 0x32
 80013fc:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 80013fe:	2302      	movs	r3, #2
 8001400:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 8001402:	2304      	movs	r3, #4
 8001404:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 4;
 8001406:	2304      	movs	r3, #4
 8001408:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800140a:	2302      	movs	r3, #2
 800140c:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800140e:	2301      	movs	r3, #1
 8001410:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8001412:	2300      	movs	r3, #0
 8001414:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001416:	f107 0318 	add.w	r3, r7, #24
 800141a:	4618      	mov	r0, r3
 800141c:	f002 f94e 	bl	80036bc <HAL_RCCEx_PeriphCLKConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <HAL_I2S_MspInit+0x66>
    {
      Error_Handler();
 8001426:	f7ff ff57 	bl	80012d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
 800142e:	4b41      	ldr	r3, [pc, #260]	; (8001534 <HAL_I2S_MspInit+0x170>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	4a40      	ldr	r2, [pc, #256]	; (8001534 <HAL_I2S_MspInit+0x170>)
 8001434:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001438:	6413      	str	r3, [r2, #64]	; 0x40
 800143a:	4b3e      	ldr	r3, [pc, #248]	; (8001534 <HAL_I2S_MspInit+0x170>)
 800143c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001442:	617b      	str	r3, [r7, #20]
 8001444:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
 800144a:	4b3a      	ldr	r3, [pc, #232]	; (8001534 <HAL_I2S_MspInit+0x170>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	4a39      	ldr	r2, [pc, #228]	; (8001534 <HAL_I2S_MspInit+0x170>)
 8001450:	f043 0304 	orr.w	r3, r3, #4
 8001454:	6313      	str	r3, [r2, #48]	; 0x30
 8001456:	4b37      	ldr	r3, [pc, #220]	; (8001534 <HAL_I2S_MspInit+0x170>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	f003 0304 	and.w	r3, r3, #4
 800145e:	613b      	str	r3, [r7, #16]
 8001460:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	4b33      	ldr	r3, [pc, #204]	; (8001534 <HAL_I2S_MspInit+0x170>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	4a32      	ldr	r2, [pc, #200]	; (8001534 <HAL_I2S_MspInit+0x170>)
 800146c:	f043 0302 	orr.w	r3, r3, #2
 8001470:	6313      	str	r3, [r2, #48]	; 0x30
 8001472:	4b30      	ldr	r3, [pc, #192]	; (8001534 <HAL_I2S_MspInit+0x170>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0302 	and.w	r3, r3, #2
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC1     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800147e:	2302      	movs	r3, #2
 8001480:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001482:	2302      	movs	r3, #2
 8001484:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001490:	2307      	movs	r3, #7
 8001492:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001496:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800149a:	4619      	mov	r1, r3
 800149c:	4826      	ldr	r0, [pc, #152]	; (8001538 <HAL_I2S_MspInit+0x174>)
 800149e:	f000 fea1 	bl	80021e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80014a2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014a6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a8:	2302      	movs	r3, #2
 80014aa:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b0:	2300      	movs	r3, #0
 80014b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014b6:	2305      	movs	r3, #5
 80014b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014bc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014c0:	4619      	mov	r1, r3
 80014c2:	481e      	ldr	r0, [pc, #120]	; (800153c <HAL_I2S_MspInit+0x178>)
 80014c4:	f000 fe8e 	bl	80021e4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014ca:	4a1e      	ldr	r2, [pc, #120]	; (8001544 <HAL_I2S_MspInit+0x180>)
 80014cc:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014d4:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014da:	4b19      	ldr	r3, [pc, #100]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014dc:	2200      	movs	r2, #0
 80014de:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014e0:	4b17      	ldr	r3, [pc, #92]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014e6:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014e8:	4b15      	ldr	r3, [pc, #84]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014ee:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80014f0:	4b13      	ldr	r3, [pc, #76]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014f2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014f6:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80014f8:	4b11      	ldr	r3, [pc, #68]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 80014fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80014fe:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001500:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 8001502:	2200      	movs	r2, #0
 8001504:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001506:	4b0e      	ldr	r3, [pc, #56]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 8001508:	2200      	movs	r2, #0
 800150a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800150c:	480c      	ldr	r0, [pc, #48]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 800150e:	f000 faf9 	bl	8001b04 <HAL_DMA_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <HAL_I2S_MspInit+0x158>
    {
      Error_Handler();
 8001518:	f7ff fede 	bl	80012d8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a08      	ldr	r2, [pc, #32]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 8001520:	63da      	str	r2, [r3, #60]	; 0x3c
 8001522:	4a07      	ldr	r2, [pc, #28]	; (8001540 <HAL_I2S_MspInit+0x17c>)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001528:	bf00      	nop
 800152a:	3788      	adds	r7, #136	; 0x88
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	40003800 	.word	0x40003800
 8001534:	40023800 	.word	0x40023800
 8001538:	40020800 	.word	0x40020800
 800153c:	40020400 	.word	0x40020400
 8001540:	2000025c 	.word	0x2000025c
 8001544:	40026058 	.word	0x40026058

08001548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800154c:	e7fe      	b.n	800154c <NMI_Handler+0x4>

0800154e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800154e:	b480      	push	{r7}
 8001550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001552:	e7fe      	b.n	8001552 <HardFault_Handler+0x4>

08001554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001558:	e7fe      	b.n	8001558 <MemManage_Handler+0x4>

0800155a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800155a:	b480      	push	{r7}
 800155c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800155e:	e7fe      	b.n	800155e <BusFault_Handler+0x4>

08001560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001560:	b480      	push	{r7}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001564:	e7fe      	b.n	8001564 <UsageFault_Handler+0x4>

08001566 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001566:	b480      	push	{r7}
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800156a:	bf00      	nop
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr

08001574 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001578:	bf00      	nop
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001586:	bf00      	nop
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr

08001590 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001594:	f000 f960 	bl	8001858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}

0800159c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80015a0:	4802      	ldr	r0, [pc, #8]	; (80015ac <DMA1_Stream3_IRQHandler+0x10>)
 80015a2:	f000 fbb5 	bl	8001d10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000025c 	.word	0x2000025c

080015b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
	return 1;
 80015b4:	2301      	movs	r3, #1
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <_kill>:

int _kill(int pid, int sig)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80015ca:	f003 fa39 	bl	8004a40 <__errno>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2216      	movs	r2, #22
 80015d2:	601a      	str	r2, [r3, #0]
	return -1;
 80015d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <_exit>:

void _exit (int status)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80015e8:	f04f 31ff 	mov.w	r1, #4294967295
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7ff ffe7 	bl	80015c0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80015f2:	e7fe      	b.n	80015f2 <_exit+0x12>

080015f4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	60b9      	str	r1, [r7, #8]
 80015fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	e00a      	b.n	800161c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001606:	f3af 8000 	nop.w
 800160a:	4601      	mov	r1, r0
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	1c5a      	adds	r2, r3, #1
 8001610:	60ba      	str	r2, [r7, #8]
 8001612:	b2ca      	uxtb	r2, r1
 8001614:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	3301      	adds	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	429a      	cmp	r2, r3
 8001622:	dbf0      	blt.n	8001606 <_read+0x12>
	}

return len;
 8001624:	687b      	ldr	r3, [r7, #4]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3718      	adds	r7, #24
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}

0800162e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800162e:	b580      	push	{r7, lr}
 8001630:	b086      	sub	sp, #24
 8001632:	af00      	add	r7, sp, #0
 8001634:	60f8      	str	r0, [r7, #12]
 8001636:	60b9      	str	r1, [r7, #8]
 8001638:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	e009      	b.n	8001654 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	1c5a      	adds	r2, r3, #1
 8001644:	60ba      	str	r2, [r7, #8]
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	4618      	mov	r0, r3
 800164a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3301      	adds	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
 8001654:	697a      	ldr	r2, [r7, #20]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	429a      	cmp	r2, r3
 800165a:	dbf1      	blt.n	8001640 <_write+0x12>
	}
	return len;
 800165c:	687b      	ldr	r3, [r7, #4]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <_close>:

int _close(int file)
{
 8001666:	b480      	push	{r7}
 8001668:	b083      	sub	sp, #12
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
	return -1;
 800166e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800167e:	b480      	push	{r7}
 8001680:	b083      	sub	sp, #12
 8001682:	af00      	add	r7, sp, #0
 8001684:	6078      	str	r0, [r7, #4]
 8001686:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800168e:	605a      	str	r2, [r3, #4]
	return 0;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <_isatty>:

int _isatty(int file)
{
 800169e:	b480      	push	{r7}
 80016a0:	b083      	sub	sp, #12
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
	return 1;
 80016a6:	2301      	movs	r3, #1
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr

080016b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	60f8      	str	r0, [r7, #12]
 80016bc:	60b9      	str	r1, [r7, #8]
 80016be:	607a      	str	r2, [r7, #4]
	return 0;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
	...

080016d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b086      	sub	sp, #24
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016d8:	4a14      	ldr	r2, [pc, #80]	; (800172c <_sbrk+0x5c>)
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <_sbrk+0x60>)
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016e4:	4b13      	ldr	r3, [pc, #76]	; (8001734 <_sbrk+0x64>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d102      	bne.n	80016f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016ec:	4b11      	ldr	r3, [pc, #68]	; (8001734 <_sbrk+0x64>)
 80016ee:	4a12      	ldr	r2, [pc, #72]	; (8001738 <_sbrk+0x68>)
 80016f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016f2:	4b10      	ldr	r3, [pc, #64]	; (8001734 <_sbrk+0x64>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4413      	add	r3, r2
 80016fa:	693a      	ldr	r2, [r7, #16]
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d207      	bcs.n	8001710 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001700:	f003 f99e 	bl	8004a40 <__errno>
 8001704:	4603      	mov	r3, r0
 8001706:	220c      	movs	r2, #12
 8001708:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800170a:	f04f 33ff 	mov.w	r3, #4294967295
 800170e:	e009      	b.n	8001724 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001710:	4b08      	ldr	r3, [pc, #32]	; (8001734 <_sbrk+0x64>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	4a05      	ldr	r2, [pc, #20]	; (8001734 <_sbrk+0x64>)
 8001720:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001722:	68fb      	ldr	r3, [r7, #12]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20020000 	.word	0x20020000
 8001730:	00000400 	.word	0x00000400
 8001734:	200001fc 	.word	0x200001fc
 8001738:	200003a0 	.word	0x200003a0

0800173c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <SystemInit+0x20>)
 8001742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001746:	4a05      	ldr	r2, [pc, #20]	; (800175c <SystemInit+0x20>)
 8001748:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800174c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	e000ed00 	.word	0xe000ed00

08001760 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001760:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001798 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001764:	480d      	ldr	r0, [pc, #52]	; (800179c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001766:	490e      	ldr	r1, [pc, #56]	; (80017a0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001768:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800176a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800176c:	e002      	b.n	8001774 <LoopCopyDataInit>

0800176e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800176e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001772:	3304      	adds	r3, #4

08001774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001778:	d3f9      	bcc.n	800176e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800177a:	4a0b      	ldr	r2, [pc, #44]	; (80017a8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800177c:	4c0b      	ldr	r4, [pc, #44]	; (80017ac <LoopFillZerobss+0x26>)
  movs r3, #0
 800177e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001780:	e001      	b.n	8001786 <LoopFillZerobss>

08001782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001784:	3204      	adds	r2, #4

08001786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001788:	d3fb      	bcc.n	8001782 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800178a:	f7ff ffd7 	bl	800173c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800178e:	f003 f95d 	bl	8004a4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001792:	f7ff fba5 	bl	8000ee0 <main>
  bx  lr    
 8001796:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001798:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800179c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017a0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80017a4:	08007874 	.word	0x08007874
  ldr r2, =_sbss
 80017a8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80017ac:	200003a0 	.word	0x200003a0

080017b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80017b0:	e7fe      	b.n	80017b0 <ADC_IRQHandler>
	...

080017b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80017b8:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <HAL_Init+0x40>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a0d      	ldr	r2, [pc, #52]	; (80017f4 <HAL_Init+0x40>)
 80017be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80017c2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017c4:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <HAL_Init+0x40>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a0a      	ldr	r2, [pc, #40]	; (80017f4 <HAL_Init+0x40>)
 80017ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017ce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <HAL_Init+0x40>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a07      	ldr	r2, [pc, #28]	; (80017f4 <HAL_Init+0x40>)
 80017d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017da:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017dc:	2003      	movs	r0, #3
 80017de:	f000 f94f 	bl	8001a80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 f808 	bl	80017f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e8:	f7ff fd7c 	bl	80012e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023c00 	.word	0x40023c00

080017f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <HAL_InitTick+0x54>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_InitTick+0x58>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800180e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001812:	fbb2 f3f3 	udiv	r3, r2, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f967 	bl	8001aea <HAL_SYSTICK_Config>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e00e      	b.n	8001844 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b0f      	cmp	r3, #15
 800182a:	d80a      	bhi.n	8001842 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800182c:	2200      	movs	r2, #0
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f000 f92f 	bl	8001a96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001838:	4a06      	ldr	r2, [pc, #24]	; (8001854 <HAL_InitTick+0x5c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	e000      	b.n	8001844 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000000 	.word	0x20000000
 8001850:	20000008 	.word	0x20000008
 8001854:	20000004 	.word	0x20000004

08001858 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <HAL_IncTick+0x20>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	461a      	mov	r2, r3
 8001862:	4b06      	ldr	r3, [pc, #24]	; (800187c <HAL_IncTick+0x24>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	4a04      	ldr	r2, [pc, #16]	; (800187c <HAL_IncTick+0x24>)
 800186a:	6013      	str	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	20000008 	.word	0x20000008
 800187c:	2000038c 	.word	0x2000038c

08001880 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return uwTick;
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <HAL_GetTick+0x14>)
 8001886:	681b      	ldr	r3, [r3, #0]
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	2000038c 	.word	0x2000038c

08001898 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018a0:	f7ff ffee 	bl	8001880 <HAL_GetTick>
 80018a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018b0:	d005      	beq.n	80018be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018b2:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <HAL_Delay+0x44>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	461a      	mov	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4413      	add	r3, r2
 80018bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80018be:	bf00      	nop
 80018c0:	f7ff ffde 	bl	8001880 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	68fa      	ldr	r2, [r7, #12]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d8f7      	bhi.n	80018c0 <HAL_Delay+0x28>
  {
  }
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000008 	.word	0x20000008

080018e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f003 0307 	and.w	r3, r3, #7
 80018ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f0:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <__NVIC_SetPriorityGrouping+0x44>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018f6:	68ba      	ldr	r2, [r7, #8]
 80018f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018fc:	4013      	ands	r3, r2
 80018fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001908:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800190c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001910:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001912:	4a04      	ldr	r2, [pc, #16]	; (8001924 <__NVIC_SetPriorityGrouping+0x44>)
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	60d3      	str	r3, [r2, #12]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800192c:	4b04      	ldr	r3, [pc, #16]	; (8001940 <__NVIC_GetPriorityGrouping+0x18>)
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	0a1b      	lsrs	r3, r3, #8
 8001932:	f003 0307 	and.w	r3, r3, #7
}
 8001936:	4618      	mov	r0, r3
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	4603      	mov	r3, r0
 800194c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800194e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001952:	2b00      	cmp	r3, #0
 8001954:	db0b      	blt.n	800196e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	f003 021f 	and.w	r2, r3, #31
 800195c:	4907      	ldr	r1, [pc, #28]	; (800197c <__NVIC_EnableIRQ+0x38>)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	095b      	lsrs	r3, r3, #5
 8001964:	2001      	movs	r0, #1
 8001966:	fa00 f202 	lsl.w	r2, r0, r2
 800196a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000e100 	.word	0xe000e100

08001980 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	4603      	mov	r3, r0
 8001988:	6039      	str	r1, [r7, #0]
 800198a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800198c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001990:	2b00      	cmp	r3, #0
 8001992:	db0a      	blt.n	80019aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	b2da      	uxtb	r2, r3
 8001998:	490c      	ldr	r1, [pc, #48]	; (80019cc <__NVIC_SetPriority+0x4c>)
 800199a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800199e:	0112      	lsls	r2, r2, #4
 80019a0:	b2d2      	uxtb	r2, r2
 80019a2:	440b      	add	r3, r1
 80019a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019a8:	e00a      	b.n	80019c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	b2da      	uxtb	r2, r3
 80019ae:	4908      	ldr	r1, [pc, #32]	; (80019d0 <__NVIC_SetPriority+0x50>)
 80019b0:	79fb      	ldrb	r3, [r7, #7]
 80019b2:	f003 030f 	and.w	r3, r3, #15
 80019b6:	3b04      	subs	r3, #4
 80019b8:	0112      	lsls	r2, r2, #4
 80019ba:	b2d2      	uxtb	r2, r2
 80019bc:	440b      	add	r3, r1
 80019be:	761a      	strb	r2, [r3, #24]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr
 80019cc:	e000e100 	.word	0xe000e100
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	; 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	60f8      	str	r0, [r7, #12]
 80019dc:	60b9      	str	r1, [r7, #8]
 80019de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	f1c3 0307 	rsb	r3, r3, #7
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	bf28      	it	cs
 80019f2:	2304      	movcs	r3, #4
 80019f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	3304      	adds	r3, #4
 80019fa:	2b06      	cmp	r3, #6
 80019fc:	d902      	bls.n	8001a04 <NVIC_EncodePriority+0x30>
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	3b03      	subs	r3, #3
 8001a02:	e000      	b.n	8001a06 <NVIC_EncodePriority+0x32>
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0c:	69bb      	ldr	r3, [r7, #24]
 8001a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a12:	43da      	mvns	r2, r3
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	401a      	ands	r2, r3
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	43d9      	mvns	r1, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a2c:	4313      	orrs	r3, r2
         );
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3724      	adds	r7, #36	; 0x24
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
	...

08001a3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	3b01      	subs	r3, #1
 8001a48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a4c:	d301      	bcc.n	8001a52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e00f      	b.n	8001a72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a52:	4a0a      	ldr	r2, [pc, #40]	; (8001a7c <SysTick_Config+0x40>)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a5a:	210f      	movs	r1, #15
 8001a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a60:	f7ff ff8e 	bl	8001980 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a64:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <SysTick_Config+0x40>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a6a:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <SysTick_Config+0x40>)
 8001a6c:	2207      	movs	r2, #7
 8001a6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	e000e010 	.word	0xe000e010

08001a80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a88:	6878      	ldr	r0, [r7, #4]
 8001a8a:	f7ff ff29 	bl	80018e0 <__NVIC_SetPriorityGrouping>
}
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
 8001aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001aa8:	f7ff ff3e 	bl	8001928 <__NVIC_GetPriorityGrouping>
 8001aac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	68b9      	ldr	r1, [r7, #8]
 8001ab2:	6978      	ldr	r0, [r7, #20]
 8001ab4:	f7ff ff8e 	bl	80019d4 <NVIC_EncodePriority>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001abe:	4611      	mov	r1, r2
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff5d 	bl	8001980 <__NVIC_SetPriority>
}
 8001ac6:	bf00      	nop
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ace:	b580      	push	{r7, lr}
 8001ad0:	b082      	sub	sp, #8
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff ff31 	bl	8001944 <__NVIC_EnableIRQ>
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001af2:	6878      	ldr	r0, [r7, #4]
 8001af4:	f7ff ffa2 	bl	8001a3c <SysTick_Config>
 8001af8:	4603      	mov	r3, r0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
	...

08001b04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001b10:	f7ff feb6 	bl	8001880 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e099      	b.n	8001c54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2202      	movs	r2, #2
 8001b24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f022 0201 	bic.w	r2, r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b40:	e00f      	b.n	8001b62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001b42:	f7ff fe9d 	bl	8001880 <HAL_GetTick>
 8001b46:	4602      	mov	r2, r0
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	2b05      	cmp	r3, #5
 8001b4e:	d908      	bls.n	8001b62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2220      	movs	r2, #32
 8001b54:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2203      	movs	r2, #3
 8001b5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e078      	b.n	8001c54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d1e8      	bne.n	8001b42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001b78:	697a      	ldr	r2, [r7, #20]
 8001b7a:	4b38      	ldr	r3, [pc, #224]	; (8001c5c <HAL_DMA_Init+0x158>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001b8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	691b      	ldr	r3, [r3, #16]
 8001b94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001b9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ba6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6a1b      	ldr	r3, [r3, #32]
 8001bac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001bae:	697a      	ldr	r2, [r7, #20]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb8:	2b04      	cmp	r3, #4
 8001bba:	d107      	bne.n	8001bcc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	697a      	ldr	r2, [r7, #20]
 8001bd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	695b      	ldr	r3, [r3, #20]
 8001bda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	f023 0307 	bic.w	r3, r3, #7
 8001be2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	4313      	orrs	r3, r2
 8001bec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d117      	bne.n	8001c26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfa:	697a      	ldr	r2, [r7, #20]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00e      	beq.n	8001c26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 fa6f 	bl	80020ec <DMA_CheckFifoParam>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d008      	beq.n	8001c26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2240      	movs	r2, #64	; 0x40
 8001c18:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2201      	movs	r2, #1
 8001c1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001c22:	2301      	movs	r3, #1
 8001c24:	e016      	b.n	8001c54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	697a      	ldr	r2, [r7, #20]
 8001c2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 fa26 	bl	8002080 <DMA_CalcBaseAndBitshift>
 8001c34:	4603      	mov	r3, r0
 8001c36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c3c:	223f      	movs	r2, #63	; 0x3f
 8001c3e:	409a      	lsls	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001c52:	2300      	movs	r3, #0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	f010803f 	.word	0xf010803f

08001c60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
 8001c6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d101      	bne.n	8001c86 <HAL_DMA_Start_IT+0x26>
 8001c82:	2302      	movs	r3, #2
 8001c84:	e040      	b.n	8001d08 <HAL_DMA_Start_IT+0xa8>
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d12f      	bne.n	8001cfa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	68f8      	ldr	r0, [r7, #12]
 8001cb0:	f000 f9b8 	bl	8002024 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb8:	223f      	movs	r2, #63	; 0x3f
 8001cba:	409a      	lsls	r2, r3
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0216 	orr.w	r2, r2, #22
 8001cce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d007      	beq.n	8001ce8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 0208 	orr.w	r2, r2, #8
 8001ce6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f042 0201 	orr.w	r2, r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	e005      	b.n	8001d06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001d02:	2302      	movs	r3, #2
 8001d04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d1c:	4b92      	ldr	r3, [pc, #584]	; (8001f68 <HAL_DMA_IRQHandler+0x258>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a92      	ldr	r2, [pc, #584]	; (8001f6c <HAL_DMA_IRQHandler+0x25c>)
 8001d22:	fba2 2303 	umull	r2, r3, r2, r3
 8001d26:	0a9b      	lsrs	r3, r3, #10
 8001d28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d3a:	2208      	movs	r2, #8
 8001d3c:	409a      	lsls	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4013      	ands	r3, r2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d01a      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d013      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f022 0204 	bic.w	r2, r2, #4
 8001d62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d68:	2208      	movs	r2, #8
 8001d6a:	409a      	lsls	r2, r3
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d74:	f043 0201 	orr.w	r2, r3, #1
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d80:	2201      	movs	r2, #1
 8001d82:	409a      	lsls	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4013      	ands	r3, r2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d012      	beq.n	8001db2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	695b      	ldr	r3, [r3, #20]
 8001d92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00b      	beq.n	8001db2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9e:	2201      	movs	r2, #1
 8001da0:	409a      	lsls	r2, r3
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001daa:	f043 0202 	orr.w	r2, r3, #2
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001db6:	2204      	movs	r2, #4
 8001db8:	409a      	lsls	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d012      	beq.n	8001de8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 0302 	and.w	r3, r3, #2
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d00b      	beq.n	8001de8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	409a      	lsls	r2, r3
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001de0:	f043 0204 	orr.w	r2, r3, #4
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dec:	2210      	movs	r2, #16
 8001dee:	409a      	lsls	r2, r3
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d043      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d03c      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0a:	2210      	movs	r2, #16
 8001e0c:	409a      	lsls	r2, r3
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d018      	beq.n	8001e52 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d108      	bne.n	8001e40 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d024      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	4798      	blx	r3
 8001e3e:	e01f      	b.n	8001e80 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d01b      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	4798      	blx	r3
 8001e50:	e016      	b.n	8001e80 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d107      	bne.n	8001e70 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f022 0208 	bic.w	r2, r2, #8
 8001e6e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d003      	beq.n	8001e80 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e84:	2220      	movs	r2, #32
 8001e86:	409a      	lsls	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	f000 808e 	beq.w	8001fae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0310 	and.w	r3, r3, #16
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	f000 8086 	beq.w	8001fae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea6:	2220      	movs	r2, #32
 8001ea8:	409a      	lsls	r2, r3
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b05      	cmp	r3, #5
 8001eb8:	d136      	bne.n	8001f28 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f022 0216 	bic.w	r2, r2, #22
 8001ec8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	695a      	ldr	r2, [r3, #20]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ed8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d103      	bne.n	8001eea <HAL_DMA_IRQHandler+0x1da>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d007      	beq.n	8001efa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0208 	bic.w	r2, r2, #8
 8001ef8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001efe:	223f      	movs	r2, #63	; 0x3f
 8001f00:	409a      	lsls	r2, r3
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2200      	movs	r2, #0
 8001f12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d07d      	beq.n	800201a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	4798      	blx	r3
        }
        return;
 8001f26:	e078      	b.n	800201a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d01c      	beq.n	8001f70 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d108      	bne.n	8001f56 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d030      	beq.n	8001fae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	4798      	blx	r3
 8001f54:	e02b      	b.n	8001fae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d027      	beq.n	8001fae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	4798      	blx	r3
 8001f66:	e022      	b.n	8001fae <HAL_DMA_IRQHandler+0x29e>
 8001f68:	20000000 	.word	0x20000000
 8001f6c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10f      	bne.n	8001f9e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 0210 	bic.w	r2, r2, #16
 8001f8c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2201      	movs	r2, #1
 8001f92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d032      	beq.n	800201c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d022      	beq.n	8002008 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2205      	movs	r2, #5
 8001fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f022 0201 	bic.w	r2, r2, #1
 8001fd8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	60bb      	str	r3, [r7, #8]
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d307      	bcc.n	8001ff6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0301 	and.w	r3, r3, #1
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f2      	bne.n	8001fda <HAL_DMA_IRQHandler+0x2ca>
 8001ff4:	e000      	b.n	8001ff8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001ff6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2201      	movs	r2, #1
 8001ffc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	2b00      	cmp	r3, #0
 800200e:	d005      	beq.n	800201c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	4798      	blx	r3
 8002018:	e000      	b.n	800201c <HAL_DMA_IRQHandler+0x30c>
        return;
 800201a:	bf00      	nop
    }
  }
}
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop

08002024 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002024:	b480      	push	{r7}
 8002026:	b085      	sub	sp, #20
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
 8002030:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002040:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	683a      	ldr	r2, [r7, #0]
 8002048:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	2b40      	cmp	r3, #64	; 0x40
 8002050:	d108      	bne.n	8002064 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002062:	e007      	b.n	8002074 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68ba      	ldr	r2, [r7, #8]
 800206a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	60da      	str	r2, [r3, #12]
}
 8002074:	bf00      	nop
 8002076:	3714      	adds	r7, #20
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr

08002080 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002080:	b480      	push	{r7}
 8002082:	b085      	sub	sp, #20
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	b2db      	uxtb	r3, r3
 800208e:	3b10      	subs	r3, #16
 8002090:	4a14      	ldr	r2, [pc, #80]	; (80020e4 <DMA_CalcBaseAndBitshift+0x64>)
 8002092:	fba2 2303 	umull	r2, r3, r2, r3
 8002096:	091b      	lsrs	r3, r3, #4
 8002098:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800209a:	4a13      	ldr	r2, [pc, #76]	; (80020e8 <DMA_CalcBaseAndBitshift+0x68>)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	4413      	add	r3, r2
 80020a0:	781b      	ldrb	r3, [r3, #0]
 80020a2:	461a      	mov	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2b03      	cmp	r3, #3
 80020ac:	d909      	bls.n	80020c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020b6:	f023 0303 	bic.w	r3, r3, #3
 80020ba:	1d1a      	adds	r2, r3, #4
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	659a      	str	r2, [r3, #88]	; 0x58
 80020c0:	e007      	b.n	80020d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80020ca:	f023 0303 	bic.w	r3, r3, #3
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3714      	adds	r7, #20
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	aaaaaaab 	.word	0xaaaaaaab
 80020e8:	08007478 	.word	0x08007478

080020ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b085      	sub	sp, #20
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020f4:	2300      	movs	r3, #0
 80020f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d11f      	bne.n	8002146 <DMA_CheckFifoParam+0x5a>
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	2b03      	cmp	r3, #3
 800210a:	d856      	bhi.n	80021ba <DMA_CheckFifoParam+0xce>
 800210c:	a201      	add	r2, pc, #4	; (adr r2, 8002114 <DMA_CheckFifoParam+0x28>)
 800210e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002112:	bf00      	nop
 8002114:	08002125 	.word	0x08002125
 8002118:	08002137 	.word	0x08002137
 800211c:	08002125 	.word	0x08002125
 8002120:	080021bb 	.word	0x080021bb
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002128:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800212c:	2b00      	cmp	r3, #0
 800212e:	d046      	beq.n	80021be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002134:	e043      	b.n	80021be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800213a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800213e:	d140      	bne.n	80021c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002144:	e03d      	b.n	80021c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800214e:	d121      	bne.n	8002194 <DMA_CheckFifoParam+0xa8>
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	2b03      	cmp	r3, #3
 8002154:	d837      	bhi.n	80021c6 <DMA_CheckFifoParam+0xda>
 8002156:	a201      	add	r2, pc, #4	; (adr r2, 800215c <DMA_CheckFifoParam+0x70>)
 8002158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800215c:	0800216d 	.word	0x0800216d
 8002160:	08002173 	.word	0x08002173
 8002164:	0800216d 	.word	0x0800216d
 8002168:	08002185 	.word	0x08002185
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	73fb      	strb	r3, [r7, #15]
      break;
 8002170:	e030      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002176:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d025      	beq.n	80021ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002182:	e022      	b.n	80021ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002188:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800218c:	d11f      	bne.n	80021ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002192:	e01c      	b.n	80021ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	2b02      	cmp	r3, #2
 8002198:	d903      	bls.n	80021a2 <DMA_CheckFifoParam+0xb6>
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	2b03      	cmp	r3, #3
 800219e:	d003      	beq.n	80021a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80021a0:	e018      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	73fb      	strb	r3, [r7, #15]
      break;
 80021a6:	e015      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d00e      	beq.n	80021d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	73fb      	strb	r3, [r7, #15]
      break;
 80021b8:	e00b      	b.n	80021d2 <DMA_CheckFifoParam+0xe6>
      break;
 80021ba:	bf00      	nop
 80021bc:	e00a      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      break;
 80021be:	bf00      	nop
 80021c0:	e008      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      break;
 80021c2:	bf00      	nop
 80021c4:	e006      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      break;
 80021c6:	bf00      	nop
 80021c8:	e004      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      break;
 80021ca:	bf00      	nop
 80021cc:	e002      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80021ce:	bf00      	nop
 80021d0:	e000      	b.n	80021d4 <DMA_CheckFifoParam+0xe8>
      break;
 80021d2:	bf00      	nop
    }
  } 
  
  return status; 
 80021d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3714      	adds	r7, #20
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop

080021e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	; 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021f6:	2300      	movs	r3, #0
 80021f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
 80021fe:	e165      	b.n	80024cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002200:	2201      	movs	r2, #1
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	4013      	ands	r3, r2
 8002212:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	429a      	cmp	r2, r3
 800221a:	f040 8154 	bne.w	80024c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	2b01      	cmp	r3, #1
 8002228:	d005      	beq.n	8002236 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002232:	2b02      	cmp	r3, #2
 8002234:	d130      	bne.n	8002298 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	2203      	movs	r2, #3
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	4013      	ands	r3, r2
 800224c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	68da      	ldr	r2, [r3, #12]
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	005b      	lsls	r3, r3, #1
 8002256:	fa02 f303 	lsl.w	r3, r2, r3
 800225a:	69ba      	ldr	r2, [r7, #24]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800226c:	2201      	movs	r2, #1
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	fa02 f303 	lsl.w	r3, r2, r3
 8002274:	43db      	mvns	r3, r3
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	4013      	ands	r3, r2
 800227a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	091b      	lsrs	r3, r3, #4
 8002282:	f003 0201 	and.w	r2, r3, #1
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	4313      	orrs	r3, r2
 8002290:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	2b03      	cmp	r3, #3
 80022a2:	d017      	beq.n	80022d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	2203      	movs	r2, #3
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	69fb      	ldr	r3, [r7, #28]
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d123      	bne.n	8002328 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	08da      	lsrs	r2, r3, #3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	3208      	adds	r2, #8
 80022e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	f003 0307 	and.w	r3, r3, #7
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	220f      	movs	r2, #15
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	691a      	ldr	r2, [r3, #16]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	08da      	lsrs	r2, r3, #3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	3208      	adds	r2, #8
 8002322:	69b9      	ldr	r1, [r7, #24]
 8002324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	2203      	movs	r2, #3
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f003 0203 	and.w	r2, r3, #3
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 80ae 	beq.w	80024c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	60fb      	str	r3, [r7, #12]
 800236e:	4b5d      	ldr	r3, [pc, #372]	; (80024e4 <HAL_GPIO_Init+0x300>)
 8002370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002372:	4a5c      	ldr	r2, [pc, #368]	; (80024e4 <HAL_GPIO_Init+0x300>)
 8002374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002378:	6453      	str	r3, [r2, #68]	; 0x44
 800237a:	4b5a      	ldr	r3, [pc, #360]	; (80024e4 <HAL_GPIO_Init+0x300>)
 800237c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800237e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002382:	60fb      	str	r3, [r7, #12]
 8002384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002386:	4a58      	ldr	r2, [pc, #352]	; (80024e8 <HAL_GPIO_Init+0x304>)
 8002388:	69fb      	ldr	r3, [r7, #28]
 800238a:	089b      	lsrs	r3, r3, #2
 800238c:	3302      	adds	r3, #2
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	f003 0303 	and.w	r3, r3, #3
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	220f      	movs	r2, #15
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4013      	ands	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a4f      	ldr	r2, [pc, #316]	; (80024ec <HAL_GPIO_Init+0x308>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d025      	beq.n	80023fe <HAL_GPIO_Init+0x21a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a4e      	ldr	r2, [pc, #312]	; (80024f0 <HAL_GPIO_Init+0x30c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d01f      	beq.n	80023fa <HAL_GPIO_Init+0x216>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4d      	ldr	r2, [pc, #308]	; (80024f4 <HAL_GPIO_Init+0x310>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d019      	beq.n	80023f6 <HAL_GPIO_Init+0x212>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a4c      	ldr	r2, [pc, #304]	; (80024f8 <HAL_GPIO_Init+0x314>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d013      	beq.n	80023f2 <HAL_GPIO_Init+0x20e>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a4b      	ldr	r2, [pc, #300]	; (80024fc <HAL_GPIO_Init+0x318>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d00d      	beq.n	80023ee <HAL_GPIO_Init+0x20a>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a4a      	ldr	r2, [pc, #296]	; (8002500 <HAL_GPIO_Init+0x31c>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d007      	beq.n	80023ea <HAL_GPIO_Init+0x206>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a49      	ldr	r2, [pc, #292]	; (8002504 <HAL_GPIO_Init+0x320>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d101      	bne.n	80023e6 <HAL_GPIO_Init+0x202>
 80023e2:	2306      	movs	r3, #6
 80023e4:	e00c      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023e6:	2307      	movs	r3, #7
 80023e8:	e00a      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023ea:	2305      	movs	r3, #5
 80023ec:	e008      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023ee:	2304      	movs	r3, #4
 80023f0:	e006      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023f2:	2303      	movs	r3, #3
 80023f4:	e004      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023f6:	2302      	movs	r3, #2
 80023f8:	e002      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023fa:	2301      	movs	r3, #1
 80023fc:	e000      	b.n	8002400 <HAL_GPIO_Init+0x21c>
 80023fe:	2300      	movs	r3, #0
 8002400:	69fa      	ldr	r2, [r7, #28]
 8002402:	f002 0203 	and.w	r2, r2, #3
 8002406:	0092      	lsls	r2, r2, #2
 8002408:	4093      	lsls	r3, r2
 800240a:	69ba      	ldr	r2, [r7, #24]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002410:	4935      	ldr	r1, [pc, #212]	; (80024e8 <HAL_GPIO_Init+0x304>)
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	3302      	adds	r3, #2
 8002418:	69ba      	ldr	r2, [r7, #24]
 800241a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800241e:	4b3a      	ldr	r3, [pc, #232]	; (8002508 <HAL_GPIO_Init+0x324>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	43db      	mvns	r3, r3
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	4013      	ands	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d003      	beq.n	8002442 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4313      	orrs	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002442:	4a31      	ldr	r2, [pc, #196]	; (8002508 <HAL_GPIO_Init+0x324>)
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002448:	4b2f      	ldr	r3, [pc, #188]	; (8002508 <HAL_GPIO_Init+0x324>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	43db      	mvns	r3, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4013      	ands	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800246c:	4a26      	ldr	r2, [pc, #152]	; (8002508 <HAL_GPIO_Init+0x324>)
 800246e:	69bb      	ldr	r3, [r7, #24]
 8002470:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002472:	4b25      	ldr	r3, [pc, #148]	; (8002508 <HAL_GPIO_Init+0x324>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002496:	4a1c      	ldr	r2, [pc, #112]	; (8002508 <HAL_GPIO_Init+0x324>)
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800249c:	4b1a      	ldr	r3, [pc, #104]	; (8002508 <HAL_GPIO_Init+0x324>)
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	43db      	mvns	r3, r3
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	4013      	ands	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d003      	beq.n	80024c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	693b      	ldr	r3, [r7, #16]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024c0:	4a11      	ldr	r2, [pc, #68]	; (8002508 <HAL_GPIO_Init+0x324>)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	3301      	adds	r3, #1
 80024ca:	61fb      	str	r3, [r7, #28]
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	2b0f      	cmp	r3, #15
 80024d0:	f67f ae96 	bls.w	8002200 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop
 80024d8:	3724      	adds	r7, #36	; 0x24
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800
 80024e8:	40013800 	.word	0x40013800
 80024ec:	40020000 	.word	0x40020000
 80024f0:	40020400 	.word	0x40020400
 80024f4:	40020800 	.word	0x40020800
 80024f8:	40020c00 	.word	0x40020c00
 80024fc:	40021000 	.word	0x40021000
 8002500:	40021400 	.word	0x40021400
 8002504:	40021800 	.word	0x40021800
 8002508:	40013c00 	.word	0x40013c00

0800250c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	460b      	mov	r3, r1
 8002516:	807b      	strh	r3, [r7, #2]
 8002518:	4613      	mov	r3, r2
 800251a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800251c:	787b      	ldrb	r3, [r7, #1]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d003      	beq.n	800252a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002522:	887a      	ldrh	r2, [r7, #2]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002528:	e003      	b.n	8002532 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800252a:	887b      	ldrh	r3, [r7, #2]
 800252c:	041a      	lsls	r2, r3, #16
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	619a      	str	r2, [r3, #24]
}
 8002532:	bf00      	nop
 8002534:	370c      	adds	r7, #12
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
	...

08002540 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800254e:	2301      	movs	r3, #1
 8002550:	e12b      	b.n	80027aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002558:	b2db      	uxtb	r3, r3
 800255a:	2b00      	cmp	r3, #0
 800255c:	d106      	bne.n	800256c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f7fe fee4 	bl	8001334 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2224      	movs	r2, #36	; 0x24
 8002570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f022 0201 	bic.w	r2, r2, #1
 8002582:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002592:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80025a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025a4:	f001 f876 	bl	8003694 <HAL_RCC_GetPCLK1Freq>
 80025a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	4a81      	ldr	r2, [pc, #516]	; (80027b4 <HAL_I2C_Init+0x274>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d807      	bhi.n	80025c4 <HAL_I2C_Init+0x84>
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4a80      	ldr	r2, [pc, #512]	; (80027b8 <HAL_I2C_Init+0x278>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	bf94      	ite	ls
 80025bc:	2301      	movls	r3, #1
 80025be:	2300      	movhi	r3, #0
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	e006      	b.n	80025d2 <HAL_I2C_Init+0x92>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	4a7d      	ldr	r2, [pc, #500]	; (80027bc <HAL_I2C_Init+0x27c>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	bf94      	ite	ls
 80025cc:	2301      	movls	r3, #1
 80025ce:	2300      	movhi	r3, #0
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e0e7      	b.n	80027aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	4a78      	ldr	r2, [pc, #480]	; (80027c0 <HAL_I2C_Init+0x280>)
 80025de:	fba2 2303 	umull	r2, r3, r2, r3
 80025e2:	0c9b      	lsrs	r3, r3, #18
 80025e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	4a6a      	ldr	r2, [pc, #424]	; (80027b4 <HAL_I2C_Init+0x274>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d802      	bhi.n	8002614 <HAL_I2C_Init+0xd4>
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	3301      	adds	r3, #1
 8002612:	e009      	b.n	8002628 <HAL_I2C_Init+0xe8>
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800261a:	fb02 f303 	mul.w	r3, r2, r3
 800261e:	4a69      	ldr	r2, [pc, #420]	; (80027c4 <HAL_I2C_Init+0x284>)
 8002620:	fba2 2303 	umull	r2, r3, r2, r3
 8002624:	099b      	lsrs	r3, r3, #6
 8002626:	3301      	adds	r3, #1
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	430b      	orrs	r3, r1
 800262e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800263a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	495c      	ldr	r1, [pc, #368]	; (80027b4 <HAL_I2C_Init+0x274>)
 8002644:	428b      	cmp	r3, r1
 8002646:	d819      	bhi.n	800267c <HAL_I2C_Init+0x13c>
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1e59      	subs	r1, r3, #1
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fbb1 f3f3 	udiv	r3, r1, r3
 8002656:	1c59      	adds	r1, r3, #1
 8002658:	f640 73fc 	movw	r3, #4092	; 0xffc
 800265c:	400b      	ands	r3, r1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00a      	beq.n	8002678 <HAL_I2C_Init+0x138>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	1e59      	subs	r1, r3, #1
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002670:	3301      	adds	r3, #1
 8002672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002676:	e051      	b.n	800271c <HAL_I2C_Init+0x1dc>
 8002678:	2304      	movs	r3, #4
 800267a:	e04f      	b.n	800271c <HAL_I2C_Init+0x1dc>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d111      	bne.n	80026a8 <HAL_I2C_Init+0x168>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	1e58      	subs	r0, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6859      	ldr	r1, [r3, #4]
 800268c:	460b      	mov	r3, r1
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	440b      	add	r3, r1
 8002692:	fbb0 f3f3 	udiv	r3, r0, r3
 8002696:	3301      	adds	r3, #1
 8002698:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800269c:	2b00      	cmp	r3, #0
 800269e:	bf0c      	ite	eq
 80026a0:	2301      	moveq	r3, #1
 80026a2:	2300      	movne	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	e012      	b.n	80026ce <HAL_I2C_Init+0x18e>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	1e58      	subs	r0, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6859      	ldr	r1, [r3, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	0099      	lsls	r1, r3, #2
 80026b8:	440b      	add	r3, r1
 80026ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80026be:	3301      	adds	r3, #1
 80026c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	bf0c      	ite	eq
 80026c8:	2301      	moveq	r3, #1
 80026ca:	2300      	movne	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <HAL_I2C_Init+0x196>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e022      	b.n	800271c <HAL_I2C_Init+0x1dc>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d10e      	bne.n	80026fc <HAL_I2C_Init+0x1bc>
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	1e58      	subs	r0, r3, #1
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6859      	ldr	r1, [r3, #4]
 80026e6:	460b      	mov	r3, r1
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	440b      	add	r3, r1
 80026ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80026f0:	3301      	adds	r3, #1
 80026f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026fa:	e00f      	b.n	800271c <HAL_I2C_Init+0x1dc>
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	1e58      	subs	r0, r3, #1
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6859      	ldr	r1, [r3, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	0099      	lsls	r1, r3, #2
 800270c:	440b      	add	r3, r1
 800270e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002712:	3301      	adds	r3, #1
 8002714:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002718:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800271c:	6879      	ldr	r1, [r7, #4]
 800271e:	6809      	ldr	r1, [r1, #0]
 8002720:	4313      	orrs	r3, r2
 8002722:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	69da      	ldr	r2, [r3, #28]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	431a      	orrs	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	430a      	orrs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800274a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6911      	ldr	r1, [r2, #16]
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	68d2      	ldr	r2, [r2, #12]
 8002756:	4311      	orrs	r1, r2
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6812      	ldr	r2, [r2, #0]
 800275c:	430b      	orrs	r3, r1
 800275e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	695a      	ldr	r2, [r3, #20]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	431a      	orrs	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f042 0201 	orr.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2220      	movs	r2, #32
 8002796:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3710      	adds	r7, #16
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	000186a0 	.word	0x000186a0
 80027b8:	001e847f 	.word	0x001e847f
 80027bc:	003d08ff 	.word	0x003d08ff
 80027c0:	431bde83 	.word	0x431bde83
 80027c4:	10624dd3 	.word	0x10624dd3

080027c8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b088      	sub	sp, #32
 80027cc:	af02      	add	r7, sp, #8
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	607a      	str	r2, [r7, #4]
 80027d2:	461a      	mov	r2, r3
 80027d4:	460b      	mov	r3, r1
 80027d6:	817b      	strh	r3, [r7, #10]
 80027d8:	4613      	mov	r3, r2
 80027da:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027dc:	f7ff f850 	bl	8001880 <HAL_GetTick>
 80027e0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b20      	cmp	r3, #32
 80027ec:	f040 80e0 	bne.w	80029b0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	2319      	movs	r3, #25
 80027f6:	2201      	movs	r2, #1
 80027f8:	4970      	ldr	r1, [pc, #448]	; (80029bc <HAL_I2C_Master_Transmit+0x1f4>)
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 f964 	bl	8002ac8 <I2C_WaitOnFlagUntilTimeout>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002806:	2302      	movs	r3, #2
 8002808:	e0d3      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002810:	2b01      	cmp	r3, #1
 8002812:	d101      	bne.n	8002818 <HAL_I2C_Master_Transmit+0x50>
 8002814:	2302      	movs	r3, #2
 8002816:	e0cc      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b01      	cmp	r3, #1
 800282c:	d007      	beq.n	800283e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 0201 	orr.w	r2, r2, #1
 800283c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800284c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2221      	movs	r2, #33	; 0x21
 8002852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2210      	movs	r2, #16
 800285a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	893a      	ldrh	r2, [r7, #8]
 800286e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002874:	b29a      	uxth	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	4a50      	ldr	r2, [pc, #320]	; (80029c0 <HAL_I2C_Master_Transmit+0x1f8>)
 800287e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002880:	8979      	ldrh	r1, [r7, #10]
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	6a3a      	ldr	r2, [r7, #32]
 8002886:	68f8      	ldr	r0, [r7, #12]
 8002888:	f000 f89c 	bl	80029c4 <I2C_MasterRequestWrite>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e08d      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	695b      	ldr	r3, [r3, #20]
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	613b      	str	r3, [r7, #16]
 80028aa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028ac:	e066      	b.n	800297c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	6a39      	ldr	r1, [r7, #32]
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 f9de 	bl	8002c74 <I2C_WaitOnTXEFlagUntilTimeout>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d00d      	beq.n	80028da <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	d107      	bne.n	80028d6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e06b      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028de:	781a      	ldrb	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028f4:	b29b      	uxth	r3, r3
 80028f6:	3b01      	subs	r3, #1
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002902:	3b01      	subs	r3, #1
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	f003 0304 	and.w	r3, r3, #4
 8002914:	2b04      	cmp	r3, #4
 8002916:	d11b      	bne.n	8002950 <HAL_I2C_Master_Transmit+0x188>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800291c:	2b00      	cmp	r3, #0
 800291e:	d017      	beq.n	8002950 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002924:	781a      	ldrb	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800293a:	b29b      	uxth	r3, r3
 800293c:	3b01      	subs	r3, #1
 800293e:	b29a      	uxth	r2, r3
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002948:	3b01      	subs	r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002950:	697a      	ldr	r2, [r7, #20]
 8002952:	6a39      	ldr	r1, [r7, #32]
 8002954:	68f8      	ldr	r0, [r7, #12]
 8002956:	f000 f9ce 	bl	8002cf6 <I2C_WaitOnBTFFlagUntilTimeout>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00d      	beq.n	800297c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002964:	2b04      	cmp	r3, #4
 8002966:	d107      	bne.n	8002978 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002976:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e01a      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002980:	2b00      	cmp	r3, #0
 8002982:	d194      	bne.n	80028ae <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2220      	movs	r2, #32
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80029ac:	2300      	movs	r3, #0
 80029ae:	e000      	b.n	80029b2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029b0:	2302      	movs	r3, #2
  }
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	3718      	adds	r7, #24
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	00100002 	.word	0x00100002
 80029c0:	ffff0000 	.word	0xffff0000

080029c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af02      	add	r7, sp, #8
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	607a      	str	r2, [r7, #4]
 80029ce:	603b      	str	r3, [r7, #0]
 80029d0:	460b      	mov	r3, r1
 80029d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2b08      	cmp	r3, #8
 80029de:	d006      	beq.n	80029ee <I2C_MasterRequestWrite+0x2a>
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d003      	beq.n	80029ee <I2C_MasterRequestWrite+0x2a>
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80029ec:	d108      	bne.n	8002a00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029fc:	601a      	str	r2, [r3, #0]
 80029fe:	e00b      	b.n	8002a18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a04:	2b12      	cmp	r3, #18
 8002a06:	d107      	bne.n	8002a18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	9300      	str	r3, [sp, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a24:	68f8      	ldr	r0, [r7, #12]
 8002a26:	f000 f84f 	bl	8002ac8 <I2C_WaitOnFlagUntilTimeout>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00d      	beq.n	8002a4c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a3e:	d103      	bne.n	8002a48 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a46:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e035      	b.n	8002ab8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	691b      	ldr	r3, [r3, #16]
 8002a50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a54:	d108      	bne.n	8002a68 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a56:	897b      	ldrh	r3, [r7, #10]
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002a64:	611a      	str	r2, [r3, #16]
 8002a66:	e01b      	b.n	8002aa0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a68:	897b      	ldrh	r3, [r7, #10]
 8002a6a:	11db      	asrs	r3, r3, #7
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	f003 0306 	and.w	r3, r3, #6
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	f063 030f 	orn	r3, r3, #15
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	490e      	ldr	r1, [pc, #56]	; (8002ac0 <I2C_MasterRequestWrite+0xfc>)
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f000 f875 	bl	8002b76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e010      	b.n	8002ab8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a96:	897b      	ldrh	r3, [r7, #10]
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	4907      	ldr	r1, [pc, #28]	; (8002ac4 <I2C_MasterRequestWrite+0x100>)
 8002aa6:	68f8      	ldr	r0, [r7, #12]
 8002aa8:	f000 f865 	bl	8002b76 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e000      	b.n	8002ab8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	3718      	adds	r7, #24
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	00010008 	.word	0x00010008
 8002ac4:	00010002 	.word	0x00010002

08002ac8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	603b      	str	r3, [r7, #0]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ad8:	e025      	b.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae0:	d021      	beq.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae2:	f7fe fecd 	bl	8001880 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d302      	bcc.n	8002af8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d116      	bne.n	8002b26 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2220      	movs	r2, #32
 8002b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f043 0220 	orr.w	r2, r3, #32
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e023      	b.n	8002b6e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	0c1b      	lsrs	r3, r3, #16
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d10d      	bne.n	8002b4c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	43da      	mvns	r2, r3
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	bf0c      	ite	eq
 8002b42:	2301      	moveq	r3, #1
 8002b44:	2300      	movne	r3, #0
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
 8002b4a:	e00c      	b.n	8002b66 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	43da      	mvns	r2, r3
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	4013      	ands	r3, r2
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	bf0c      	ite	eq
 8002b5e:	2301      	moveq	r3, #1
 8002b60:	2300      	movne	r3, #0
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	461a      	mov	r2, r3
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d0b6      	beq.n	8002ada <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b084      	sub	sp, #16
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	60f8      	str	r0, [r7, #12]
 8002b7e:	60b9      	str	r1, [r7, #8]
 8002b80:	607a      	str	r2, [r7, #4]
 8002b82:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b84:	e051      	b.n	8002c2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	695b      	ldr	r3, [r3, #20]
 8002b8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b94:	d123      	bne.n	8002bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ba4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2220      	movs	r2, #32
 8002bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bca:	f043 0204 	orr.w	r2, r3, #4
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e046      	b.n	8002c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d021      	beq.n	8002c2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be6:	f7fe fe4b 	bl	8001880 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d302      	bcc.n	8002bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d116      	bne.n	8002c2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2220      	movs	r2, #32
 8002c06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	f043 0220 	orr.w	r2, r3, #32
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e020      	b.n	8002c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	0c1b      	lsrs	r3, r3, #16
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d10c      	bne.n	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	bf14      	ite	ne
 8002c46:	2301      	movne	r3, #1
 8002c48:	2300      	moveq	r3, #0
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	e00b      	b.n	8002c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	43da      	mvns	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	bf14      	ite	ne
 8002c60:	2301      	movne	r3, #1
 8002c62:	2300      	moveq	r3, #0
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d18d      	bne.n	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3710      	adds	r7, #16
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c80:	e02d      	b.n	8002cde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c82:	68f8      	ldr	r0, [r7, #12]
 8002c84:	f000 f878 	bl	8002d78 <I2C_IsAcknowledgeFailed>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e02d      	b.n	8002cee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c98:	d021      	beq.n	8002cde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c9a:	f7fe fdf1 	bl	8001880 <HAL_GetTick>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d302      	bcc.n	8002cb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d116      	bne.n	8002cde <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	2220      	movs	r2, #32
 8002cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f043 0220 	orr.w	r2, r3, #32
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e007      	b.n	8002cee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce8:	2b80      	cmp	r3, #128	; 0x80
 8002cea:	d1ca      	bne.n	8002c82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002cec:	2300      	movs	r3, #0
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	60f8      	str	r0, [r7, #12]
 8002cfe:	60b9      	str	r1, [r7, #8]
 8002d00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d02:	e02d      	b.n	8002d60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 f837 	bl	8002d78 <I2C_IsAcknowledgeFailed>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e02d      	b.n	8002d70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d1a:	d021      	beq.n	8002d60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d1c:	f7fe fdb0 	bl	8001880 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	68ba      	ldr	r2, [r7, #8]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d302      	bcc.n	8002d32 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d116      	bne.n	8002d60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2220      	movs	r2, #32
 8002d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4c:	f043 0220 	orr.w	r2, r3, #32
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e007      	b.n	8002d70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	695b      	ldr	r3, [r3, #20]
 8002d66:	f003 0304 	and.w	r3, r3, #4
 8002d6a:	2b04      	cmp	r3, #4
 8002d6c:	d1ca      	bne.n	8002d04 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3710      	adds	r7, #16
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	695b      	ldr	r3, [r3, #20]
 8002d86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d8e:	d11b      	bne.n	8002dc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2220      	movs	r2, #32
 8002da4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002db4:	f043 0204 	orr.w	r2, r3, #4
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002dc4:	2301      	movs	r3, #1
 8002dc6:	e000      	b.n	8002dca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	370c      	adds	r7, #12
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
	...

08002dd8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e0e1      	b.n	8002fae <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d109      	bne.n	8002e0a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a6d      	ldr	r2, [pc, #436]	; (8002fb8 <HAL_I2S_Init+0x1e0>)
 8002e02:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7fe fadd 	bl	80013c4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69db      	ldr	r3, [r3, #28]
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6812      	ldr	r2, [r2, #0]
 8002e1c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002e20:	f023 030f 	bic.w	r3, r3, #15
 8002e24:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d06f      	beq.n	8002f16 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68db      	ldr	r3, [r3, #12]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d102      	bne.n	8002e44 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002e3e:	2310      	movs	r3, #16
 8002e40:	617b      	str	r3, [r7, #20]
 8002e42:	e001      	b.n	8002e48 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002e44:	2320      	movs	r3, #32
 8002e46:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	2b20      	cmp	r3, #32
 8002e4e:	d802      	bhi.n	8002e56 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a58      	ldr	r2, [pc, #352]	; (8002fbc <HAL_I2S_Init+0x1e4>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d004      	beq.n	8002e6a <HAL_I2S_Init+0x92>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a56      	ldr	r2, [pc, #344]	; (8002fc0 <HAL_I2S_Init+0x1e8>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d104      	bne.n	8002e74 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	f000 ff50 	bl	8003d10 <HAL_RCCEx_GetPeriphCLKFreq>
 8002e70:	60f8      	str	r0, [r7, #12]
 8002e72:	e003      	b.n	8002e7c <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8002e74:	2002      	movs	r0, #2
 8002e76:	f000 ff4b 	bl	8003d10 <HAL_RCCEx_GetPeriphCLKFreq>
 8002e7a:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	691b      	ldr	r3, [r3, #16]
 8002e80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e84:	d125      	bne.n	8002ed2 <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d010      	beq.n	8002eb0 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e98:	4613      	mov	r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4413      	add	r3, r2
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eaa:	3305      	adds	r3, #5
 8002eac:	613b      	str	r3, [r7, #16]
 8002eae:	e01f      	b.n	8002ef0 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	00db      	lsls	r3, r3, #3
 8002eb4:	68fa      	ldr	r2, [r7, #12]
 8002eb6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002eba:	4613      	mov	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	4413      	add	r3, r2
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	695b      	ldr	r3, [r3, #20]
 8002ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ecc:	3305      	adds	r3, #5
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	e00e      	b.n	8002ef0 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002eda:	4613      	mov	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	005b      	lsls	r3, r3, #1
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	695b      	ldr	r3, [r3, #20]
 8002ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eec:	3305      	adds	r3, #5
 8002eee:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4a34      	ldr	r2, [pc, #208]	; (8002fc4 <HAL_I2S_Init+0x1ec>)
 8002ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ef8:	08db      	lsrs	r3, r3, #3
 8002efa:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	085b      	lsrs	r3, r3, #1
 8002f0c:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002f0e:	69bb      	ldr	r3, [r7, #24]
 8002f10:	021b      	lsls	r3, r3, #8
 8002f12:	61bb      	str	r3, [r7, #24]
 8002f14:	e003      	b.n	8002f1e <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002f16:	2302      	movs	r3, #2
 8002f18:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d902      	bls.n	8002f2a <HAL_I2S_Init+0x152>
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	2bff      	cmp	r3, #255	; 0xff
 8002f28:	d907      	bls.n	8002f3a <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2e:	f043 0210 	orr.w	r2, r3, #16
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e039      	b.n	8002fae <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	691a      	ldr	r2, [r3, #16]
 8002f3e:	69bb      	ldr	r3, [r7, #24]
 8002f40:	ea42 0103 	orr.w	r1, r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	69fa      	ldr	r2, [r7, #28]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	69db      	ldr	r3, [r3, #28]
 8002f54:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002f58:	f023 030f 	bic.w	r3, r3, #15
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6851      	ldr	r1, [r2, #4]
 8002f60:	687a      	ldr	r2, [r7, #4]
 8002f62:	6892      	ldr	r2, [r2, #8]
 8002f64:	4311      	orrs	r1, r2
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	68d2      	ldr	r2, [r2, #12]
 8002f6a:	4311      	orrs	r1, r2
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	6992      	ldr	r2, [r2, #24]
 8002f70:	430a      	orrs	r2, r1
 8002f72:	431a      	orrs	r2, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f7c:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689b      	ldr	r3, [r3, #8]
 8002f82:	2b30      	cmp	r3, #48	; 0x30
 8002f84:	d003      	beq.n	8002f8e <HAL_I2S_Init+0x1b6>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2bb0      	cmp	r3, #176	; 0xb0
 8002f8c:	d107      	bne.n	8002f9e <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	69da      	ldr	r2, [r3, #28]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002f9c:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3720      	adds	r7, #32
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	080032cd 	.word	0x080032cd
 8002fbc:	40003800 	.word	0x40003800
 8002fc0:	40003c00 	.word	0x40003c00
 8002fc4:	cccccccd 	.word	0xcccccccd

08002fc8 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	4613      	mov	r3, r2
 8002fd4:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d002      	beq.n	8002fe2 <HAL_I2S_Receive_DMA+0x1a>
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e0a1      	b.n	800312a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_I2S_Receive_DMA+0x2e>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e099      	b.n	800312a <HAL_I2S_Receive_DMA+0x162>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b01      	cmp	r3, #1
 8003008:	d005      	beq.n	8003016 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8003012:	2302      	movs	r3, #2
 8003014:	e089      	b.n	800312a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2204      	movs	r2, #4
 800301a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	68ba      	ldr	r2, [r7, #8]
 8003028:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2b03      	cmp	r3, #3
 800303a:	d002      	beq.n	8003042 <HAL_I2S_Receive_DMA+0x7a>
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	2b05      	cmp	r3, #5
 8003040:	d10a      	bne.n	8003058 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8003042:	88fb      	ldrh	r3, [r7, #6]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800304c:	88fb      	ldrh	r3, [r7, #6]
 800304e:	005b      	lsls	r3, r3, #1
 8003050:	b29a      	uxth	r2, r3
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	865a      	strh	r2, [r3, #50]	; 0x32
 8003056:	e005      	b.n	8003064 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	88fa      	ldrh	r2, [r7, #6]
 800305c:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	88fa      	ldrh	r2, [r7, #6]
 8003062:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003068:	4a32      	ldr	r2, [pc, #200]	; (8003134 <HAL_I2S_Receive_DMA+0x16c>)
 800306a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003070:	4a31      	ldr	r2, [pc, #196]	; (8003138 <HAL_I2S_Receive_DMA+0x170>)
 8003072:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003078:	4a30      	ldr	r2, [pc, #192]	; (800313c <HAL_I2S_Receive_DMA+0x174>)
 800307a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003086:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800308a:	d10a      	bne.n	80030a2 <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800308c:	2300      	movs	r3, #0
 800308e:	613b      	str	r3, [r7, #16]
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
 8003096:	613b      	str	r3, [r7, #16]
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	613b      	str	r3, [r7, #16]
 80030a0:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	330c      	adds	r3, #12
 80030ac:	4619      	mov	r1, r3
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b2:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80030b8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 80030ba:	f7fe fdd1 	bl	8001c60 <HAL_DMA_Start_IT>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00f      	beq.n	80030e4 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c8:	f043 0208 	orr.w	r2, r3, #8
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2201      	movs	r2, #1
 80030d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e022      	b.n	800312a <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d107      	bne.n	8003102 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	69da      	ldr	r2, [r3, #28]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003100:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f003 0301 	and.w	r3, r3, #1
 800310c:	2b00      	cmp	r3, #0
 800310e:	d107      	bne.n	8003120 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	685a      	ldr	r2, [r3, #4]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	080031ab 	.word	0x080031ab
 8003138:	08003169 	.word	0x08003169
 800313c:	080031c7 	.word	0x080031c7

08003140 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003154:	b480      	push	{r7}
 8003156:	b083      	sub	sp, #12
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800315c:	bf00      	nop
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003174:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69db      	ldr	r3, [r3, #28]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d10e      	bne.n	800319c <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	685a      	ldr	r2, [r3, #4]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f022 0201 	bic.w	r2, r2, #1
 800318c:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2200      	movs	r2, #0
 8003192:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 800319c:	68f8      	ldr	r0, [r7, #12]
 800319e:	f7fe f867 	bl	8001270 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7fe f883 	bl	80012c4 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80031be:	bf00      	nop
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b084      	sub	sp, #16
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	685a      	ldr	r2, [r3, #4]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0203 	bic.w	r2, r2, #3
 80031e2:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fc:	f043 0208 	orr.w	r2, r3, #8
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff ffa5 	bl	8003154 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321e:	881a      	ldrh	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	1c9a      	adds	r2, r3, #2
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003242:	b29b      	uxth	r3, r3
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10e      	bne.n	8003266 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003256:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7ff ff6d 	bl	8003140 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800326e:	b580      	push	{r7, lr}
 8003270:	b082      	sub	sp, #8
 8003272:	af00      	add	r7, sp, #0
 8003274:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003280:	b292      	uxth	r2, r2
 8003282:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	1c9a      	adds	r2, r3, #2
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003292:	b29b      	uxth	r3, r3
 8003294:	3b01      	subs	r3, #1
 8003296:	b29a      	uxth	r2, r3
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10e      	bne.n	80032c4 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80032b4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2201      	movs	r2, #1
 80032ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f7fd ffd6 	bl	8001270 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	d13a      	bne.n	800335e <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d109      	bne.n	8003306 <I2S_IRQHandler+0x3a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032fc:	2b40      	cmp	r3, #64	; 0x40
 80032fe:	d102      	bne.n	8003306 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f7ff ffb4 	bl	800326e <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800330c:	2b40      	cmp	r3, #64	; 0x40
 800330e:	d126      	bne.n	800335e <I2S_IRQHandler+0x92>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b20      	cmp	r3, #32
 800331c:	d11f      	bne.n	800335e <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800332c:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	613b      	str	r3, [r7, #16]
 8003342:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003350:	f043 0202 	orr.w	r2, r3, #2
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003358:	6878      	ldr	r0, [r7, #4]
 800335a:	f7ff fefb 	bl	8003154 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b03      	cmp	r3, #3
 8003368:	d136      	bne.n	80033d8 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f003 0302 	and.w	r3, r3, #2
 8003370:	2b02      	cmp	r3, #2
 8003372:	d109      	bne.n	8003388 <I2S_IRQHandler+0xbc>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800337e:	2b80      	cmp	r3, #128	; 0x80
 8003380:	d102      	bne.n	8003388 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff ff45 	bl	8003212 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f003 0308 	and.w	r3, r3, #8
 800338e:	2b08      	cmp	r3, #8
 8003390:	d122      	bne.n	80033d8 <I2S_IRQHandler+0x10c>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0320 	and.w	r3, r3, #32
 800339c:	2b20      	cmp	r3, #32
 800339e:	d11b      	bne.n	80033d8 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685a      	ldr	r2, [r3, #4]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033ae:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80033b0:	2300      	movs	r3, #0
 80033b2:	60fb      	str	r3, [r7, #12]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	f043 0204 	orr.w	r2, r3, #4
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7ff febe 	bl	8003154 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033d8:	bf00      	nop
 80033da:	3718      	adds	r7, #24
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d101      	bne.n	80033f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e0cc      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033f4:	4b68      	ldr	r3, [pc, #416]	; (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 030f 	and.w	r3, r3, #15
 80033fc:	683a      	ldr	r2, [r7, #0]
 80033fe:	429a      	cmp	r2, r3
 8003400:	d90c      	bls.n	800341c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003402:	4b65      	ldr	r3, [pc, #404]	; (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800340a:	4b63      	ldr	r3, [pc, #396]	; (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	d001      	beq.n	800341c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e0b8      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d020      	beq.n	800346a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	d005      	beq.n	8003440 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003434:	4b59      	ldr	r3, [pc, #356]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	4a58      	ldr	r2, [pc, #352]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800343a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800343e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 0308 	and.w	r3, r3, #8
 8003448:	2b00      	cmp	r3, #0
 800344a:	d005      	beq.n	8003458 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800344c:	4b53      	ldr	r3, [pc, #332]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	4a52      	ldr	r2, [pc, #328]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003452:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003456:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003458:	4b50      	ldr	r3, [pc, #320]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	494d      	ldr	r1, [pc, #308]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003466:	4313      	orrs	r3, r2
 8003468:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d044      	beq.n	8003500 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	2b01      	cmp	r3, #1
 800347c:	d107      	bne.n	800348e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347e:	4b47      	ldr	r3, [pc, #284]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d119      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e07f      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d003      	beq.n	800349e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800349a:	2b03      	cmp	r3, #3
 800349c:	d107      	bne.n	80034ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800349e:	4b3f      	ldr	r3, [pc, #252]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d109      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e06f      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ae:	4b3b      	ldr	r3, [pc, #236]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e067      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034be:	4b37      	ldr	r3, [pc, #220]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f023 0203 	bic.w	r2, r3, #3
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	4934      	ldr	r1, [pc, #208]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034d0:	f7fe f9d6 	bl	8001880 <HAL_GetTick>
 80034d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d6:	e00a      	b.n	80034ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d8:	f7fe f9d2 	bl	8001880 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e04f      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034ee:	4b2b      	ldr	r3, [pc, #172]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f003 020c 	and.w	r2, r3, #12
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d1eb      	bne.n	80034d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003500:	4b25      	ldr	r3, [pc, #148]	; (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 030f 	and.w	r3, r3, #15
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	429a      	cmp	r2, r3
 800350c:	d20c      	bcs.n	8003528 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800350e:	4b22      	ldr	r3, [pc, #136]	; (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	b2d2      	uxtb	r2, r2
 8003514:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003516:	4b20      	ldr	r3, [pc, #128]	; (8003598 <HAL_RCC_ClockConfig+0x1b8>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	683a      	ldr	r2, [r7, #0]
 8003520:	429a      	cmp	r2, r3
 8003522:	d001      	beq.n	8003528 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e032      	b.n	800358e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0304 	and.w	r3, r3, #4
 8003530:	2b00      	cmp	r3, #0
 8003532:	d008      	beq.n	8003546 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003534:	4b19      	ldr	r3, [pc, #100]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68db      	ldr	r3, [r3, #12]
 8003540:	4916      	ldr	r1, [pc, #88]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	4313      	orrs	r3, r2
 8003544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0308 	and.w	r3, r3, #8
 800354e:	2b00      	cmp	r3, #0
 8003550:	d009      	beq.n	8003566 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003552:	4b12      	ldr	r3, [pc, #72]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	490e      	ldr	r1, [pc, #56]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 8003562:	4313      	orrs	r3, r2
 8003564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003566:	f000 fe1b 	bl	80041a0 <HAL_RCC_GetSysClockFreq>
 800356a:	4602      	mov	r2, r0
 800356c:	4b0b      	ldr	r3, [pc, #44]	; (800359c <HAL_RCC_ClockConfig+0x1bc>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	091b      	lsrs	r3, r3, #4
 8003572:	f003 030f 	and.w	r3, r3, #15
 8003576:	490a      	ldr	r1, [pc, #40]	; (80035a0 <HAL_RCC_ClockConfig+0x1c0>)
 8003578:	5ccb      	ldrb	r3, [r1, r3]
 800357a:	fa22 f303 	lsr.w	r3, r2, r3
 800357e:	4a09      	ldr	r2, [pc, #36]	; (80035a4 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003582:	4b09      	ldr	r3, [pc, #36]	; (80035a8 <HAL_RCC_ClockConfig+0x1c8>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fe f936 	bl	80017f8 <HAL_InitTick>

  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40023c00 	.word	0x40023c00
 800359c:	40023800 	.word	0x40023800
 80035a0:	08007460 	.word	0x08007460
 80035a4:	20000000 	.word	0x20000000
 80035a8:	20000004 	.word	0x20000004

080035ac <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b08c      	sub	sp, #48	; 0x30
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d129      	bne.n	8003612 <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 80035be:	2300      	movs	r3, #0
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	4b2b      	ldr	r3, [pc, #172]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 80035c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c6:	4a2a      	ldr	r2, [pc, #168]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	6313      	str	r3, [r2, #48]	; 0x30
 80035ce:	4b28      	ldr	r3, [pc, #160]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 80035d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	61bb      	str	r3, [r7, #24]
 80035d8:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 80035da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e0:	2302      	movs	r3, #2
 80035e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e4:	2303      	movs	r3, #3
 80035e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80035ec:	2300      	movs	r3, #0
 80035ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 80035f0:	f107 031c 	add.w	r3, r7, #28
 80035f4:	4619      	mov	r1, r3
 80035f6:	481f      	ldr	r0, [pc, #124]	; (8003674 <HAL_RCC_MCOConfig+0xc8>)
 80035f8:	f7fe fdf4 	bl	80021e4 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 80035fc:	4b1c      	ldr	r3, [pc, #112]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8003604:	68b9      	ldr	r1, [r7, #8]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	430b      	orrs	r3, r1
 800360a:	4919      	ldr	r1, [pc, #100]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 800360c:	4313      	orrs	r3, r2
 800360e:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8003610:	e029      	b.n	8003666 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	617b      	str	r3, [r7, #20]
 8003616:	4b16      	ldr	r3, [pc, #88]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	4a15      	ldr	r2, [pc, #84]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 800361c:	f043 0304 	orr.w	r3, r3, #4
 8003620:	6313      	str	r3, [r2, #48]	; 0x30
 8003622:	4b13      	ldr	r3, [pc, #76]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	617b      	str	r3, [r7, #20]
 800362c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800362e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003634:	2302      	movs	r3, #2
 8003636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003638:	2303      	movs	r3, #3
 800363a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363c:	2300      	movs	r3, #0
 800363e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8003640:	2300      	movs	r3, #0
 8003642:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8003644:	f107 031c 	add.w	r3, r7, #28
 8003648:	4619      	mov	r1, r3
 800364a:	480b      	ldr	r0, [pc, #44]	; (8003678 <HAL_RCC_MCOConfig+0xcc>)
 800364c:	f7fe fdca 	bl	80021e4 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8003650:	4b07      	ldr	r3, [pc, #28]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	00d9      	lsls	r1, r3, #3
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	430b      	orrs	r3, r1
 8003660:	4903      	ldr	r1, [pc, #12]	; (8003670 <HAL_RCC_MCOConfig+0xc4>)
 8003662:	4313      	orrs	r3, r2
 8003664:	608b      	str	r3, [r1, #8]
}
 8003666:	bf00      	nop
 8003668:	3730      	adds	r7, #48	; 0x30
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}
 800366e:	bf00      	nop
 8003670:	40023800 	.word	0x40023800
 8003674:	40020000 	.word	0x40020000
 8003678:	40020800 	.word	0x40020800

0800367c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003680:	4b03      	ldr	r3, [pc, #12]	; (8003690 <HAL_RCC_GetHCLKFreq+0x14>)
 8003682:	681b      	ldr	r3, [r3, #0]
}
 8003684:	4618      	mov	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	20000000 	.word	0x20000000

08003694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003698:	f7ff fff0 	bl	800367c <HAL_RCC_GetHCLKFreq>
 800369c:	4602      	mov	r2, r0
 800369e:	4b05      	ldr	r3, [pc, #20]	; (80036b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	0a9b      	lsrs	r3, r3, #10
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	4903      	ldr	r1, [pc, #12]	; (80036b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036aa:	5ccb      	ldrb	r3, [r1, r3]
 80036ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40023800 	.word	0x40023800
 80036b8:	08007470 	.word	0x08007470

080036bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	b08c      	sub	sp, #48	; 0x30
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80036c8:	2300      	movs	r3, #0
 80036ca:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 80036d0:	2300      	movs	r3, #0
 80036d2:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 80036d8:	2300      	movs	r3, #0
 80036da:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 80036dc:	2300      	movs	r3, #0
 80036de:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 80036e0:	2300      	movs	r3, #0
 80036e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d010      	beq.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 80036f4:	4b6f      	ldr	r3, [pc, #444]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80036f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036fa:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003702:	496c      	ldr	r1, [pc, #432]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003704:	4313      	orrs	r3, r2
 8003706:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370e:	2b00      	cmp	r3, #0
 8003710:	d101      	bne.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003712:	2301      	movs	r3, #1
 8003714:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d010      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003722:	4b64      	ldr	r3, [pc, #400]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003724:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003728:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003730:	4960      	ldr	r1, [pc, #384]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003732:	4313      	orrs	r3, r2
 8003734:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003740:	2301      	movs	r3, #1
 8003742:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0304 	and.w	r3, r3, #4
 800374c:	2b00      	cmp	r3, #0
 800374e:	d017      	beq.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003750:	4b58      	ldr	r3, [pc, #352]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003756:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	4955      	ldr	r1, [pc, #340]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800376e:	d101      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003770:	2301      	movs	r3, #1
 8003772:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003778:	2b00      	cmp	r3, #0
 800377a:	d101      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 800377c:	2301      	movs	r3, #1
 800377e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0308 	and.w	r3, r3, #8
 8003788:	2b00      	cmp	r3, #0
 800378a:	d017      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800378c:	4b49      	ldr	r3, [pc, #292]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800378e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003792:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800379a:	4946      	ldr	r1, [pc, #280]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800379c:	4313      	orrs	r3, r2
 800379e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037aa:	d101      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80037ac:	2301      	movs	r3, #1
 80037ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80037b8:	2301      	movs	r3, #1
 80037ba:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0320 	and.w	r3, r3, #32
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 808a 	beq.w	80038de <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80037ca:	2300      	movs	r3, #0
 80037cc:	60bb      	str	r3, [r7, #8]
 80037ce:	4b39      	ldr	r3, [pc, #228]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80037d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d2:	4a38      	ldr	r2, [pc, #224]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80037d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d8:	6413      	str	r3, [r2, #64]	; 0x40
 80037da:	4b36      	ldr	r3, [pc, #216]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e2:	60bb      	str	r3, [r7, #8]
 80037e4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80037e6:	4b34      	ldr	r3, [pc, #208]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a33      	ldr	r2, [pc, #204]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80037ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037f0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037f2:	f7fe f845 	bl	8001880 <HAL_GetTick>
 80037f6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80037f8:	e008      	b.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80037fa:	f7fe f841 	bl	8001880 <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d901      	bls.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e278      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800380c:	4b2a      	ldr	r3, [pc, #168]	; (80038b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003814:	2b00      	cmp	r3, #0
 8003816:	d0f0      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003818:	4b26      	ldr	r3, [pc, #152]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800381a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800381c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003820:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d02f      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003830:	6a3a      	ldr	r2, [r7, #32]
 8003832:	429a      	cmp	r2, r3
 8003834:	d028      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003836:	4b1f      	ldr	r3, [pc, #124]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800383a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800383e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003840:	4b1e      	ldr	r3, [pc, #120]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003842:	2201      	movs	r2, #1
 8003844:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003846:	4b1d      	ldr	r3, [pc, #116]	; (80038bc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800384c:	4a19      	ldr	r2, [pc, #100]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800384e:	6a3b      	ldr	r3, [r7, #32]
 8003850:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003852:	4b18      	ldr	r3, [pc, #96]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b01      	cmp	r3, #1
 800385c:	d114      	bne.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800385e:	f7fe f80f 	bl	8001880 <HAL_GetTick>
 8003862:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003866:	f7fe f80b 	bl	8001880 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	f241 3288 	movw	r2, #5000	; 0x1388
 8003874:	4293      	cmp	r3, r2
 8003876:	d901      	bls.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e240      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800387c:	4b0d      	ldr	r3, [pc, #52]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800387e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0ee      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003890:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003894:	d114      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003896:	4b07      	ldr	r3, [pc, #28]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80038a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038aa:	4902      	ldr	r1, [pc, #8]	; (80038b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	608b      	str	r3, [r1, #8]
 80038b0:	e00c      	b.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x210>
 80038b2:	bf00      	nop
 80038b4:	40023800 	.word	0x40023800
 80038b8:	40007000 	.word	0x40007000
 80038bc:	42470e40 	.word	0x42470e40
 80038c0:	4b4a      	ldr	r3, [pc, #296]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	4a49      	ldr	r2, [pc, #292]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80038c6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80038ca:	6093      	str	r3, [r2, #8]
 80038cc:	4b47      	ldr	r3, [pc, #284]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80038ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038d8:	4944      	ldr	r1, [pc, #272]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80038da:	4313      	orrs	r3, r2
 80038dc:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0310 	and.w	r3, r3, #16
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d004      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80038f0:	4b3f      	ldr	r3, [pc, #252]	; (80039f0 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80038f2:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00a      	beq.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003900:	4b3a      	ldr	r3, [pc, #232]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003902:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003906:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390e:	4937      	ldr	r1, [pc, #220]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003910:	4313      	orrs	r3, r2
 8003912:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00a      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003922:	4b32      	ldr	r3, [pc, #200]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003924:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003928:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003930:	492e      	ldr	r1, [pc, #184]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003932:	4313      	orrs	r3, r2
 8003934:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003940:	2b00      	cmp	r3, #0
 8003942:	d011      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003944:	4b29      	ldr	r3, [pc, #164]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800394a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003952:	4926      	ldr	r1, [pc, #152]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800395e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003962:	d101      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003964:	2301      	movs	r3, #1
 8003966:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00a      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003974:	4b1d      	ldr	r3, [pc, #116]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003976:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800397a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003982:	491a      	ldr	r1, [pc, #104]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003984:	4313      	orrs	r3, r2
 8003986:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003992:	2b00      	cmp	r3, #0
 8003994:	d011      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003996:	4b15      	ldr	r3, [pc, #84]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003998:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800399c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039a4:	4911      	ldr	r1, [pc, #68]	; (80039ec <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039b0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039b4:	d101      	bne.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80039b6:	2301      	movs	r3, #1
 80039b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80039ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d005      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039c8:	f040 80ff 	bne.w	8003bca <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80039cc:	4b09      	ldr	r3, [pc, #36]	; (80039f4 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80039d2:	f7fd ff55 	bl	8001880 <HAL_GetTick>
 80039d6:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039d8:	e00e      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80039da:	f7fd ff51 	bl	8001880 <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d907      	bls.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e188      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
 80039ec:	40023800 	.word	0x40023800
 80039f0:	424711e0 	.word	0x424711e0
 80039f4:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039f8:	4b7e      	ldr	r3, [pc, #504]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1ea      	bne.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0301 	and.w	r3, r3, #1
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d009      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d028      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d124      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003a2c:	4b71      	ldr	r3, [pc, #452]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a32:	0c1b      	lsrs	r3, r3, #16
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	3301      	adds	r3, #1
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a3e:	4b6d      	ldr	r3, [pc, #436]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a44:	0e1b      	lsrs	r3, r3, #24
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	685a      	ldr	r2, [r3, #4]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	431a      	orrs	r2, r3
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	085b      	lsrs	r3, r3, #1
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	041b      	lsls	r3, r3, #16
 8003a60:	431a      	orrs	r2, r3
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	061b      	lsls	r3, r3, #24
 8003a66:	431a      	orrs	r2, r3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	071b      	lsls	r3, r3, #28
 8003a6e:	4961      	ldr	r1, [pc, #388]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d004      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a86:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a8a:	d00a      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d035      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aa0:	d130      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003aa2:	4b54      	ldr	r3, [pc, #336]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003aa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aa8:	0c1b      	lsrs	r3, r3, #16
 8003aaa:	f003 0303 	and.w	r3, r3, #3
 8003aae:	3301      	adds	r3, #1
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ab4:	4b4f      	ldr	r3, [pc, #316]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ab6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aba:	0f1b      	lsrs	r3, r3, #28
 8003abc:	f003 0307 	and.w	r3, r3, #7
 8003ac0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	019b      	lsls	r3, r3, #6
 8003acc:	431a      	orrs	r2, r3
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	085b      	lsrs	r3, r3, #1
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	041b      	lsls	r3, r3, #16
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	061b      	lsls	r3, r3, #24
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	071b      	lsls	r3, r3, #28
 8003ae4:	4943      	ldr	r1, [pc, #268]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003aec:	4b41      	ldr	r3, [pc, #260]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003aee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003af2:	f023 021f 	bic.w	r2, r3, #31
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afa:	3b01      	subs	r3, #1
 8003afc:	493d      	ldr	r1, [pc, #244]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d029      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b18:	d124      	bne.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003b1a:	4b36      	ldr	r3, [pc, #216]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003b1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b20:	0c1b      	lsrs	r3, r3, #16
 8003b22:	f003 0303 	and.w	r3, r3, #3
 8003b26:	3301      	adds	r3, #1
 8003b28:	005b      	lsls	r3, r3, #1
 8003b2a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b2c:	4b31      	ldr	r3, [pc, #196]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003b2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b32:	0f1b      	lsrs	r3, r3, #28
 8003b34:	f003 0307 	and.w	r3, r3, #7
 8003b38:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	019b      	lsls	r3, r3, #6
 8003b44:	431a      	orrs	r2, r3
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	085b      	lsrs	r3, r3, #1
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	041b      	lsls	r3, r3, #16
 8003b50:	431a      	orrs	r2, r3
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	061b      	lsls	r3, r3, #24
 8003b56:	431a      	orrs	r2, r3
 8003b58:	697b      	ldr	r3, [r7, #20]
 8003b5a:	071b      	lsls	r3, r3, #28
 8003b5c:	4925      	ldr	r1, [pc, #148]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d016      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	019b      	lsls	r3, r3, #6
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	68db      	ldr	r3, [r3, #12]
 8003b80:	085b      	lsrs	r3, r3, #1
 8003b82:	3b01      	subs	r3, #1
 8003b84:	041b      	lsls	r3, r3, #16
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	061b      	lsls	r3, r3, #24
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	071b      	lsls	r3, r3, #28
 8003b96:	4917      	ldr	r1, [pc, #92]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b9e:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ba4:	f7fd fe6c 	bl	8001880 <HAL_GetTick>
 8003ba8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003bac:	f7fd fe68 	bl	8001880 <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e09f      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	; (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0f0      	beq.n	8003bac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8003bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	f040 8095 	bne.w	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003bd2:	4b0a      	ldr	r3, [pc, #40]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003bd8:	f7fd fe52 	bl	8001880 <HAL_GetTick>
 8003bdc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003bde:	e00f      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003be0:	f7fd fe4e 	bl	8001880 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d908      	bls.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e085      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800
 8003bf8:	42470068 	.word	0x42470068
 8003bfc:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c00:	4b41      	ldr	r3, [pc, #260]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c0c:	d0e8      	beq.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0304 	and.w	r3, r3, #4
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d003      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d009      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d02b      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d127      	bne.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003c36:	4b34      	ldr	r3, [pc, #208]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3c:	0c1b      	lsrs	r3, r3, #16
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	3301      	adds	r3, #1
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	699a      	ldr	r2, [r3, #24]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	69db      	ldr	r3, [r3, #28]
 8003c50:	019b      	lsls	r3, r3, #6
 8003c52:	431a      	orrs	r2, r3
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	085b      	lsrs	r3, r3, #1
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	041b      	lsls	r3, r3, #16
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c62:	061b      	lsls	r3, r3, #24
 8003c64:	4928      	ldr	r1, [pc, #160]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c66:	4313      	orrs	r3, r2
 8003c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c6c:	4b26      	ldr	r3, [pc, #152]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c72:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	021b      	lsls	r3, r3, #8
 8003c7e:	4922      	ldr	r1, [pc, #136]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d01d      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x612>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c9a:	d118      	bne.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c9c:	4b1a      	ldr	r3, [pc, #104]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca2:	0e1b      	lsrs	r3, r3, #24
 8003ca4:	f003 030f 	and.w	r3, r3, #15
 8003ca8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	699a      	ldr	r2, [r3, #24]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	019b      	lsls	r3, r3, #6
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	085b      	lsrs	r3, r3, #1
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	041b      	lsls	r3, r3, #16
 8003cc0:	431a      	orrs	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	061b      	lsls	r3, r3, #24
 8003cc6:	4910      	ldr	r1, [pc, #64]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003cce:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003cd4:	f7fd fdd4 	bl	8001880 <HAL_GetTick>
 8003cd8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003cdc:	f7fd fdd0 	bl	8001880 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e007      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cee:	4b06      	ldr	r3, [pc, #24]	; (8003d08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cf6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cfa:	d1ef      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3730      	adds	r7, #48	; 0x30
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	42470070 	.word	0x42470070

08003d10 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b089      	sub	sp, #36	; 0x24
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	60bb      	str	r3, [r7, #8]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	2b07      	cmp	r3, #7
 8003d36:	f200 8224 	bhi.w	8004182 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8003d3a:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8003d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d40:	08003f43 	.word	0x08003f43
 8003d44:	0800406d 	.word	0x0800406d
 8003d48:	08004183 	.word	0x08004183
 8003d4c:	08003d61 	.word	0x08003d61
 8003d50:	08004183 	.word	0x08004183
 8003d54:	08004183 	.word	0x08004183
 8003d58:	08004183 	.word	0x08004183
 8003d5c:	08003d61 	.word	0x08003d61
  switch (PeriphClk)
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8003d60:	4ba8      	ldr	r3, [pc, #672]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003d62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d66:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8003d6e:	613b      	str	r3, [r7, #16]
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d76:	f000 80d6 	beq.w	8003f26 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d80:	f200 80dd 	bhi.w	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d8a:	f000 809f 	beq.w	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d94:	f200 80d3 	bhi.w	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d9e:	d05b      	beq.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003da6:	f200 80ca 	bhi.w	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003db0:	f000 80b6 	beq.w	8003f20 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003dba:	f200 80c0 	bhi.w	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dc4:	f000 8082 	beq.w	8003ecc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dce:	f200 80b6 	bhi.w	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d004      	beq.n	8003de2 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003dde:	d03b      	beq.n	8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8003de0:	e0ad      	b.n	8003f3e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003de2:	4b88      	ldr	r3, [pc, #544]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d109      	bne.n	8003e02 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8003dee:	4b85      	ldr	r3, [pc, #532]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003df8:	4a83      	ldr	r2, [pc, #524]	; (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfe:	61bb      	str	r3, [r7, #24]
 8003e00:	e008      	b.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8003e02:	4b80      	ldr	r3, [pc, #512]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e0c:	4a7f      	ldr	r2, [pc, #508]	; (800400c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e12:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8003e14:	4b7b      	ldr	r3, [pc, #492]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1a:	0e1b      	lsrs	r3, r3, #24
 8003e1c:	f003 030f 	and.w	r3, r3, #15
 8003e20:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 8003e22:	4b78      	ldr	r3, [pc, #480]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e28:	099b      	lsrs	r3, r3, #6
 8003e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e2e:	69ba      	ldr	r2, [r7, #24]
 8003e30:	fb02 f203 	mul.w	r2, r2, r3
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3a:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8003e3c:	4b71      	ldr	r3, [pc, #452]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e42:	0a1b      	lsrs	r3, r3, #8
 8003e44:	f003 031f 	and.w	r3, r3, #31
 8003e48:	3301      	adds	r3, #1
 8003e4a:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8003e4c:	69fa      	ldr	r2, [r7, #28]
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e54:	61fb      	str	r3, [r7, #28]
          break;
 8003e56:	e073      	b.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003e58:	4b6a      	ldr	r3, [pc, #424]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d109      	bne.n	8003e78 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003e64:	4b67      	ldr	r3, [pc, #412]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e6e:	4a66      	ldr	r2, [pc, #408]	; (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e74:	61bb      	str	r3, [r7, #24]
 8003e76:	e008      	b.n	8003e8a <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 8003e78:	4b62      	ldr	r3, [pc, #392]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e7e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e82:	4a62      	ldr	r2, [pc, #392]	; (800400c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e88:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 8003e8a:	4b5e      	ldr	r3, [pc, #376]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e90:	0e1b      	lsrs	r3, r3, #24
 8003e92:	f003 030f 	and.w	r3, r3, #15
 8003e96:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 8003e98:	4b5a      	ldr	r3, [pc, #360]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e9e:	099b      	lsrs	r3, r3, #6
 8003ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	fb02 f203 	mul.w	r2, r2, r3
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb0:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8003eb2:	4b54      	ldr	r3, [pc, #336]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003eb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003eb8:	f003 031f 	and.w	r3, r3, #31
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8003ec0:	69fa      	ldr	r2, [r7, #28]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec8:	61fb      	str	r3, [r7, #28]
          break;
 8003eca:	e039      	b.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003ecc:	4b4d      	ldr	r3, [pc, #308]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d108      	bne.n	8003eea <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003ed8:	4b4a      	ldr	r3, [pc, #296]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ee0:	4a49      	ldr	r2, [pc, #292]	; (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee6:	61bb      	str	r3, [r7, #24]
 8003ee8:	e007      	b.n	8003efa <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8003eea:	4b46      	ldr	r3, [pc, #280]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ef2:	4a46      	ldr	r2, [pc, #280]	; (800400c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef8:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8003efa:	4b42      	ldr	r3, [pc, #264]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	0f1b      	lsrs	r3, r3, #28
 8003f00:	f003 0307 	and.w	r3, r3, #7
 8003f04:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 8003f06:	4b3f      	ldr	r3, [pc, #252]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	099b      	lsrs	r3, r3, #6
 8003f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	fb02 f203 	mul.w	r2, r2, r3
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1c:	61fb      	str	r3, [r7, #28]
          break;
 8003f1e:	e00f      	b.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003f20:	4b3b      	ldr	r3, [pc, #236]	; (8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003f22:	61fb      	str	r3, [r7, #28]
          break;
 8003f24:	e00c      	b.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003f26:	4b37      	ldr	r3, [pc, #220]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d102      	bne.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8003f32:	4b35      	ldr	r3, [pc, #212]	; (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f34:	61fb      	str	r3, [r7, #28]
          break;
 8003f36:	e003      	b.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8003f38:	4b34      	ldr	r3, [pc, #208]	; (800400c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003f3a:	61fb      	str	r3, [r7, #28]
          break;
 8003f3c:	e000      	b.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8003f3e:	bf00      	nop
        }
      }
      break;
 8003f40:	e11f      	b.n	8004182 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8003f42:	4b30      	ldr	r3, [pc, #192]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003f44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f48:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003f54:	d079      	beq.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003f5c:	f200 8082 	bhi.w	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f66:	d03c      	beq.n	8003fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f6e:	d879      	bhi.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d006      	beq.n	8003f84 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f7c:	d172      	bne.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003f7e:	4b24      	ldr	r3, [pc, #144]	; (8004010 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003f80:	61fb      	str	r3, [r7, #28]
          break;
 8003f82:	e072      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003f84:	4b1f      	ldr	r3, [pc, #124]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f8c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f90:	d109      	bne.n	8003fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003f92:	4b1c      	ldr	r3, [pc, #112]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f9c:	4a1b      	ldr	r2, [pc, #108]	; (800400c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa2:	61bb      	str	r3, [r7, #24]
 8003fa4:	e008      	b.n	8003fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003fa6:	4b17      	ldr	r3, [pc, #92]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003fa8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fb0:	4a15      	ldr	r2, [pc, #84]	; (8004008 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003fb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fb6:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003fb8:	4b12      	ldr	r3, [pc, #72]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fbe:	099b      	lsrs	r3, r3, #6
 8003fc0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	fb02 f303 	mul.w	r3, r2, r3
 8003fca:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003fcc:	4b0d      	ldr	r3, [pc, #52]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fd2:	0f1b      	lsrs	r3, r3, #28
 8003fd4:	f003 0307 	and.w	r3, r3, #7
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fde:	61fb      	str	r3, [r7, #28]
          break;
 8003fe0:	e043      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003fe2:	4b08      	ldr	r3, [pc, #32]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fee:	d111      	bne.n	8004014 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003ff0:	4b04      	ldr	r3, [pc, #16]	; (8004004 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ff8:	4a04      	ldr	r2, [pc, #16]	; (800400c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffe:	61bb      	str	r3, [r7, #24]
 8004000:	e010      	b.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8004002:	bf00      	nop
 8004004:	40023800 	.word	0x40023800
 8004008:	00f42400 	.word	0x00f42400
 800400c:	007a1200 	.word	0x007a1200
 8004010:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004014:	4b5e      	ldr	r3, [pc, #376]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800401c:	4a5d      	ldr	r2, [pc, #372]	; (8004194 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 800401e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004022:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004024:	4b5a      	ldr	r3, [pc, #360]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	fb02 f303 	mul.w	r3, r2, r3
 8004034:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004036:	4b56      	ldr	r3, [pc, #344]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	0f1b      	lsrs	r3, r3, #28
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	fbb2 f3f3 	udiv	r3, r2, r3
 8004046:	61fb      	str	r3, [r7, #28]
          break;
 8004048:	e00f      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800404a:	4b51      	ldr	r3, [pc, #324]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004052:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004056:	d102      	bne.n	800405e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8004058:	4b4f      	ldr	r3, [pc, #316]	; (8004198 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 800405a:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800405c:	e005      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 800405e:	4b4d      	ldr	r3, [pc, #308]	; (8004194 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004060:	61fb      	str	r3, [r7, #28]
          break;
 8004062:	e002      	b.n	800406a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	61fb      	str	r3, [r7, #28]
          break;
 8004068:	bf00      	nop
        }
      }
      break;
 800406a:	e08a      	b.n	8004182 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 800406c:	4b48      	ldr	r3, [pc, #288]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800406e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004072:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 800407e:	d06f      	beq.n	8004160 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004086:	d878      	bhi.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800408e:	d03c      	beq.n	800410a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004096:	d870      	bhi.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d006      	beq.n	80040ac <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80040a4:	d169      	bne.n	800417a <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80040a6:	4b3d      	ldr	r3, [pc, #244]	; (800419c <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 80040a8:	61fb      	str	r3, [r7, #28]
          break;
 80040aa:	e069      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80040ac:	4b38      	ldr	r3, [pc, #224]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80040b8:	d109      	bne.n	80040ce <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80040ba:	4b35      	ldr	r3, [pc, #212]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80040bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040c4:	4a34      	ldr	r2, [pc, #208]	; (8004198 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 80040c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ca:	61bb      	str	r3, [r7, #24]
 80040cc:	e008      	b.n	80040e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80040ce:	4b30      	ldr	r3, [pc, #192]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80040d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040d4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040d8:	4a2e      	ldr	r2, [pc, #184]	; (8004194 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 80040da:	fbb2 f3f3 	udiv	r3, r2, r3
 80040de:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80040e0:	4b2b      	ldr	r3, [pc, #172]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80040e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040e6:	099b      	lsrs	r3, r3, #6
 80040e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	fb02 f303 	mul.w	r3, r2, r3
 80040f2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80040f4:	4b26      	ldr	r3, [pc, #152]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 80040f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040fa:	0f1b      	lsrs	r3, r3, #28
 80040fc:	f003 0307 	and.w	r3, r3, #7
 8004100:	68ba      	ldr	r2, [r7, #8]
 8004102:	fbb2 f3f3 	udiv	r3, r2, r3
 8004106:	61fb      	str	r3, [r7, #28]
          break;
 8004108:	e03a      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800410a:	4b21      	ldr	r3, [pc, #132]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004112:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004116:	d108      	bne.n	800412a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004118:	4b1d      	ldr	r3, [pc, #116]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004120:	4a1d      	ldr	r2, [pc, #116]	; (8004198 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004122:	fbb2 f3f3 	udiv	r3, r2, r3
 8004126:	61bb      	str	r3, [r7, #24]
 8004128:	e007      	b.n	800413a <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800412a:	4b19      	ldr	r3, [pc, #100]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004132:	4a18      	ldr	r2, [pc, #96]	; (8004194 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004134:	fbb2 f3f3 	udiv	r3, r2, r3
 8004138:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800413a:	4b15      	ldr	r3, [pc, #84]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	099b      	lsrs	r3, r3, #6
 8004140:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	fb02 f303 	mul.w	r3, r2, r3
 800414a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800414c:	4b10      	ldr	r3, [pc, #64]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	0f1b      	lsrs	r3, r3, #28
 8004152:	f003 0307 	and.w	r3, r3, #7
 8004156:	68ba      	ldr	r2, [r7, #8]
 8004158:	fbb2 f3f3 	udiv	r3, r2, r3
 800415c:	61fb      	str	r3, [r7, #28]
          break;
 800415e:	e00f      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004160:	4b0b      	ldr	r3, [pc, #44]	; (8004190 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004168:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800416c:	d102      	bne.n	8004174 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004170:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004172:	e005      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8004174:	4b07      	ldr	r3, [pc, #28]	; (8004194 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004176:	61fb      	str	r3, [r7, #28]
          break;
 8004178:	e002      	b.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
          break;
 800417e:	bf00      	nop
        }
      }
      break;
 8004180:	bf00      	nop
    }
  }
  return frequency;
 8004182:	69fb      	ldr	r3, [r7, #28]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3724      	adds	r7, #36	; 0x24
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	40023800 	.word	0x40023800
 8004194:	00f42400 	.word	0x00f42400
 8004198:	007a1200 	.word	0x007a1200
 800419c:	00bb8000 	.word	0x00bb8000

080041a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80041a4:	b088      	sub	sp, #32
 80041a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80041ac:	2300      	movs	r3, #0
 80041ae:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80041b0:	2300      	movs	r3, #0
 80041b2:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80041b4:	2300      	movs	r3, #0
 80041b6:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80041b8:	2300      	movs	r3, #0
 80041ba:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80041bc:	4bce      	ldr	r3, [pc, #824]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f003 030c 	and.w	r3, r3, #12
 80041c4:	2b0c      	cmp	r3, #12
 80041c6:	f200 818d 	bhi.w	80044e4 <HAL_RCC_GetSysClockFreq+0x344>
 80041ca:	a201      	add	r2, pc, #4	; (adr r2, 80041d0 <HAL_RCC_GetSysClockFreq+0x30>)
 80041cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041d0:	08004205 	.word	0x08004205
 80041d4:	080044e5 	.word	0x080044e5
 80041d8:	080044e5 	.word	0x080044e5
 80041dc:	080044e5 	.word	0x080044e5
 80041e0:	0800420b 	.word	0x0800420b
 80041e4:	080044e5 	.word	0x080044e5
 80041e8:	080044e5 	.word	0x080044e5
 80041ec:	080044e5 	.word	0x080044e5
 80041f0:	08004211 	.word	0x08004211
 80041f4:	080044e5 	.word	0x080044e5
 80041f8:	080044e5 	.word	0x080044e5
 80041fc:	080044e5 	.word	0x080044e5
 8004200:	08004385 	.word	0x08004385
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004204:	4bbd      	ldr	r3, [pc, #756]	; (80044fc <HAL_RCC_GetSysClockFreq+0x35c>)
 8004206:	61bb      	str	r3, [r7, #24]
       break;
 8004208:	e16f      	b.n	80044ea <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800420a:	4bbd      	ldr	r3, [pc, #756]	; (8004500 <HAL_RCC_GetSysClockFreq+0x360>)
 800420c:	61bb      	str	r3, [r7, #24]
      break;
 800420e:	e16c      	b.n	80044ea <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004210:	4bb9      	ldr	r3, [pc, #740]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004218:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800421a:	4bb7      	ldr	r3, [pc, #732]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d053      	beq.n	80042ce <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004226:	4bb4      	ldr	r3, [pc, #720]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	099b      	lsrs	r3, r3, #6
 800422c:	461a      	mov	r2, r3
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004236:	f04f 0100 	mov.w	r1, #0
 800423a:	ea02 0400 	and.w	r4, r2, r0
 800423e:	603c      	str	r4, [r7, #0]
 8004240:	400b      	ands	r3, r1
 8004242:	607b      	str	r3, [r7, #4]
 8004244:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004248:	4620      	mov	r0, r4
 800424a:	4629      	mov	r1, r5
 800424c:	f04f 0200 	mov.w	r2, #0
 8004250:	f04f 0300 	mov.w	r3, #0
 8004254:	014b      	lsls	r3, r1, #5
 8004256:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800425a:	0142      	lsls	r2, r0, #5
 800425c:	4610      	mov	r0, r2
 800425e:	4619      	mov	r1, r3
 8004260:	4623      	mov	r3, r4
 8004262:	1ac0      	subs	r0, r0, r3
 8004264:	462b      	mov	r3, r5
 8004266:	eb61 0103 	sbc.w	r1, r1, r3
 800426a:	f04f 0200 	mov.w	r2, #0
 800426e:	f04f 0300 	mov.w	r3, #0
 8004272:	018b      	lsls	r3, r1, #6
 8004274:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004278:	0182      	lsls	r2, r0, #6
 800427a:	1a12      	subs	r2, r2, r0
 800427c:	eb63 0301 	sbc.w	r3, r3, r1
 8004280:	f04f 0000 	mov.w	r0, #0
 8004284:	f04f 0100 	mov.w	r1, #0
 8004288:	00d9      	lsls	r1, r3, #3
 800428a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800428e:	00d0      	lsls	r0, r2, #3
 8004290:	4602      	mov	r2, r0
 8004292:	460b      	mov	r3, r1
 8004294:	4621      	mov	r1, r4
 8004296:	1852      	adds	r2, r2, r1
 8004298:	4629      	mov	r1, r5
 800429a:	eb43 0101 	adc.w	r1, r3, r1
 800429e:	460b      	mov	r3, r1
 80042a0:	f04f 0000 	mov.w	r0, #0
 80042a4:	f04f 0100 	mov.w	r1, #0
 80042a8:	0259      	lsls	r1, r3, #9
 80042aa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80042ae:	0250      	lsls	r0, r2, #9
 80042b0:	4602      	mov	r2, r0
 80042b2:	460b      	mov	r3, r1
 80042b4:	4610      	mov	r0, r2
 80042b6:	4619      	mov	r1, r3
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	461a      	mov	r2, r3
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	f7fc fc92 	bl	8000be8 <__aeabi_uldivmod>
 80042c4:	4602      	mov	r2, r0
 80042c6:	460b      	mov	r3, r1
 80042c8:	4613      	mov	r3, r2
 80042ca:	61fb      	str	r3, [r7, #28]
 80042cc:	e04c      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042ce:	4b8a      	ldr	r3, [pc, #552]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	099b      	lsrs	r3, r3, #6
 80042d4:	461a      	mov	r2, r3
 80042d6:	f04f 0300 	mov.w	r3, #0
 80042da:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042de:	f04f 0100 	mov.w	r1, #0
 80042e2:	ea02 0a00 	and.w	sl, r2, r0
 80042e6:	ea03 0b01 	and.w	fp, r3, r1
 80042ea:	4650      	mov	r0, sl
 80042ec:	4659      	mov	r1, fp
 80042ee:	f04f 0200 	mov.w	r2, #0
 80042f2:	f04f 0300 	mov.w	r3, #0
 80042f6:	014b      	lsls	r3, r1, #5
 80042f8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80042fc:	0142      	lsls	r2, r0, #5
 80042fe:	4610      	mov	r0, r2
 8004300:	4619      	mov	r1, r3
 8004302:	ebb0 000a 	subs.w	r0, r0, sl
 8004306:	eb61 010b 	sbc.w	r1, r1, fp
 800430a:	f04f 0200 	mov.w	r2, #0
 800430e:	f04f 0300 	mov.w	r3, #0
 8004312:	018b      	lsls	r3, r1, #6
 8004314:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004318:	0182      	lsls	r2, r0, #6
 800431a:	1a12      	subs	r2, r2, r0
 800431c:	eb63 0301 	sbc.w	r3, r3, r1
 8004320:	f04f 0000 	mov.w	r0, #0
 8004324:	f04f 0100 	mov.w	r1, #0
 8004328:	00d9      	lsls	r1, r3, #3
 800432a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800432e:	00d0      	lsls	r0, r2, #3
 8004330:	4602      	mov	r2, r0
 8004332:	460b      	mov	r3, r1
 8004334:	eb12 020a 	adds.w	r2, r2, sl
 8004338:	eb43 030b 	adc.w	r3, r3, fp
 800433c:	f04f 0000 	mov.w	r0, #0
 8004340:	f04f 0100 	mov.w	r1, #0
 8004344:	0299      	lsls	r1, r3, #10
 8004346:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800434a:	0290      	lsls	r0, r2, #10
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	4610      	mov	r0, r2
 8004352:	4619      	mov	r1, r3
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	461a      	mov	r2, r3
 8004358:	f04f 0300 	mov.w	r3, #0
 800435c:	f7fc fc44 	bl	8000be8 <__aeabi_uldivmod>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4613      	mov	r3, r2
 8004366:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004368:	4b63      	ldr	r3, [pc, #396]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	3301      	adds	r3, #1
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004380:	61bb      	str	r3, [r7, #24]
      break;
 8004382:	e0b2      	b.n	80044ea <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004384:	4b5c      	ldr	r3, [pc, #368]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800438c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800438e:	4b5a      	ldr	r3, [pc, #360]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d04d      	beq.n	8004436 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800439a:	4b57      	ldr	r3, [pc, #348]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	099b      	lsrs	r3, r3, #6
 80043a0:	461a      	mov	r2, r3
 80043a2:	f04f 0300 	mov.w	r3, #0
 80043a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80043aa:	f04f 0100 	mov.w	r1, #0
 80043ae:	ea02 0800 	and.w	r8, r2, r0
 80043b2:	ea03 0901 	and.w	r9, r3, r1
 80043b6:	4640      	mov	r0, r8
 80043b8:	4649      	mov	r1, r9
 80043ba:	f04f 0200 	mov.w	r2, #0
 80043be:	f04f 0300 	mov.w	r3, #0
 80043c2:	014b      	lsls	r3, r1, #5
 80043c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80043c8:	0142      	lsls	r2, r0, #5
 80043ca:	4610      	mov	r0, r2
 80043cc:	4619      	mov	r1, r3
 80043ce:	ebb0 0008 	subs.w	r0, r0, r8
 80043d2:	eb61 0109 	sbc.w	r1, r1, r9
 80043d6:	f04f 0200 	mov.w	r2, #0
 80043da:	f04f 0300 	mov.w	r3, #0
 80043de:	018b      	lsls	r3, r1, #6
 80043e0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80043e4:	0182      	lsls	r2, r0, #6
 80043e6:	1a12      	subs	r2, r2, r0
 80043e8:	eb63 0301 	sbc.w	r3, r3, r1
 80043ec:	f04f 0000 	mov.w	r0, #0
 80043f0:	f04f 0100 	mov.w	r1, #0
 80043f4:	00d9      	lsls	r1, r3, #3
 80043f6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043fa:	00d0      	lsls	r0, r2, #3
 80043fc:	4602      	mov	r2, r0
 80043fe:	460b      	mov	r3, r1
 8004400:	eb12 0208 	adds.w	r2, r2, r8
 8004404:	eb43 0309 	adc.w	r3, r3, r9
 8004408:	f04f 0000 	mov.w	r0, #0
 800440c:	f04f 0100 	mov.w	r1, #0
 8004410:	0259      	lsls	r1, r3, #9
 8004412:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004416:	0250      	lsls	r0, r2, #9
 8004418:	4602      	mov	r2, r0
 800441a:	460b      	mov	r3, r1
 800441c:	4610      	mov	r0, r2
 800441e:	4619      	mov	r1, r3
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	461a      	mov	r2, r3
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	f7fc fbde 	bl	8000be8 <__aeabi_uldivmod>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4613      	mov	r3, r2
 8004432:	61fb      	str	r3, [r7, #28]
 8004434:	e04a      	b.n	80044cc <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004436:	4b30      	ldr	r3, [pc, #192]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	099b      	lsrs	r3, r3, #6
 800443c:	461a      	mov	r2, r3
 800443e:	f04f 0300 	mov.w	r3, #0
 8004442:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004446:	f04f 0100 	mov.w	r1, #0
 800444a:	ea02 0400 	and.w	r4, r2, r0
 800444e:	ea03 0501 	and.w	r5, r3, r1
 8004452:	4620      	mov	r0, r4
 8004454:	4629      	mov	r1, r5
 8004456:	f04f 0200 	mov.w	r2, #0
 800445a:	f04f 0300 	mov.w	r3, #0
 800445e:	014b      	lsls	r3, r1, #5
 8004460:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004464:	0142      	lsls	r2, r0, #5
 8004466:	4610      	mov	r0, r2
 8004468:	4619      	mov	r1, r3
 800446a:	1b00      	subs	r0, r0, r4
 800446c:	eb61 0105 	sbc.w	r1, r1, r5
 8004470:	f04f 0200 	mov.w	r2, #0
 8004474:	f04f 0300 	mov.w	r3, #0
 8004478:	018b      	lsls	r3, r1, #6
 800447a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800447e:	0182      	lsls	r2, r0, #6
 8004480:	1a12      	subs	r2, r2, r0
 8004482:	eb63 0301 	sbc.w	r3, r3, r1
 8004486:	f04f 0000 	mov.w	r0, #0
 800448a:	f04f 0100 	mov.w	r1, #0
 800448e:	00d9      	lsls	r1, r3, #3
 8004490:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004494:	00d0      	lsls	r0, r2, #3
 8004496:	4602      	mov	r2, r0
 8004498:	460b      	mov	r3, r1
 800449a:	1912      	adds	r2, r2, r4
 800449c:	eb45 0303 	adc.w	r3, r5, r3
 80044a0:	f04f 0000 	mov.w	r0, #0
 80044a4:	f04f 0100 	mov.w	r1, #0
 80044a8:	0299      	lsls	r1, r3, #10
 80044aa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80044ae:	0290      	lsls	r0, r2, #10
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4610      	mov	r0, r2
 80044b6:	4619      	mov	r1, r3
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	461a      	mov	r2, r3
 80044bc:	f04f 0300 	mov.w	r3, #0
 80044c0:	f7fc fb92 	bl	8000be8 <__aeabi_uldivmod>
 80044c4:	4602      	mov	r2, r0
 80044c6:	460b      	mov	r3, r1
 80044c8:	4613      	mov	r3, r2
 80044ca:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80044cc:	4b0a      	ldr	r3, [pc, #40]	; (80044f8 <HAL_RCC_GetSysClockFreq+0x358>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	0f1b      	lsrs	r3, r3, #28
 80044d2:	f003 0307 	and.w	r3, r3, #7
 80044d6:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80044d8:	69fa      	ldr	r2, [r7, #28]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e0:	61bb      	str	r3, [r7, #24]
      break;
 80044e2:	e002      	b.n	80044ea <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044e4:	4b05      	ldr	r3, [pc, #20]	; (80044fc <HAL_RCC_GetSysClockFreq+0x35c>)
 80044e6:	61bb      	str	r3, [r7, #24]
      break;
 80044e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044ea:	69bb      	ldr	r3, [r7, #24]
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3720      	adds	r7, #32
 80044f0:	46bd      	mov	sp, r7
 80044f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044f6:	bf00      	nop
 80044f8:	40023800 	.word	0x40023800
 80044fc:	00f42400 	.word	0x00f42400
 8004500:	007a1200 	.word	0x007a1200

08004504 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e28d      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	f000 8083 	beq.w	800462a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004524:	4b94      	ldr	r3, [pc, #592]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 030c 	and.w	r3, r3, #12
 800452c:	2b04      	cmp	r3, #4
 800452e:	d019      	beq.n	8004564 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004530:	4b91      	ldr	r3, [pc, #580]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004538:	2b08      	cmp	r3, #8
 800453a:	d106      	bne.n	800454a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800453c:	4b8e      	ldr	r3, [pc, #568]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004544:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004548:	d00c      	beq.n	8004564 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800454a:	4b8b      	ldr	r3, [pc, #556]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004552:	2b0c      	cmp	r3, #12
 8004554:	d112      	bne.n	800457c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004556:	4b88      	ldr	r3, [pc, #544]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004562:	d10b      	bne.n	800457c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004564:	4b84      	ldr	r3, [pc, #528]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d05b      	beq.n	8004628 <HAL_RCC_OscConfig+0x124>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d157      	bne.n	8004628 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e25a      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004584:	d106      	bne.n	8004594 <HAL_RCC_OscConfig+0x90>
 8004586:	4b7c      	ldr	r3, [pc, #496]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a7b      	ldr	r2, [pc, #492]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800458c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004590:	6013      	str	r3, [r2, #0]
 8004592:	e01d      	b.n	80045d0 <HAL_RCC_OscConfig+0xcc>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800459c:	d10c      	bne.n	80045b8 <HAL_RCC_OscConfig+0xb4>
 800459e:	4b76      	ldr	r3, [pc, #472]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a75      	ldr	r2, [pc, #468]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045a8:	6013      	str	r3, [r2, #0]
 80045aa:	4b73      	ldr	r3, [pc, #460]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a72      	ldr	r2, [pc, #456]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045b4:	6013      	str	r3, [r2, #0]
 80045b6:	e00b      	b.n	80045d0 <HAL_RCC_OscConfig+0xcc>
 80045b8:	4b6f      	ldr	r3, [pc, #444]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a6e      	ldr	r2, [pc, #440]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045c2:	6013      	str	r3, [r2, #0]
 80045c4:	4b6c      	ldr	r3, [pc, #432]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a6b      	ldr	r2, [pc, #428]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d013      	beq.n	8004600 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fd f952 	bl	8001880 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045e0:	f7fd f94e 	bl	8001880 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b64      	cmp	r3, #100	; 0x64
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e21f      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045f2:	4b61      	ldr	r3, [pc, #388]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d0f0      	beq.n	80045e0 <HAL_RCC_OscConfig+0xdc>
 80045fe:	e014      	b.n	800462a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004600:	f7fd f93e 	bl	8001880 <HAL_GetTick>
 8004604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004606:	e008      	b.n	800461a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004608:	f7fd f93a 	bl	8001880 <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b64      	cmp	r3, #100	; 0x64
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e20b      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800461a:	4b57      	ldr	r3, [pc, #348]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1f0      	bne.n	8004608 <HAL_RCC_OscConfig+0x104>
 8004626:	e000      	b.n	800462a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d06f      	beq.n	8004716 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004636:	4b50      	ldr	r3, [pc, #320]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 030c 	and.w	r3, r3, #12
 800463e:	2b00      	cmp	r3, #0
 8004640:	d017      	beq.n	8004672 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004642:	4b4d      	ldr	r3, [pc, #308]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800464a:	2b08      	cmp	r3, #8
 800464c:	d105      	bne.n	800465a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800464e:	4b4a      	ldr	r3, [pc, #296]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00b      	beq.n	8004672 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800465a:	4b47      	ldr	r3, [pc, #284]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004662:	2b0c      	cmp	r3, #12
 8004664:	d11c      	bne.n	80046a0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004666:	4b44      	ldr	r3, [pc, #272]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d116      	bne.n	80046a0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004672:	4b41      	ldr	r3, [pc, #260]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b00      	cmp	r3, #0
 800467c:	d005      	beq.n	800468a <HAL_RCC_OscConfig+0x186>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d001      	beq.n	800468a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e1d3      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468a:	4b3b      	ldr	r3, [pc, #236]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	00db      	lsls	r3, r3, #3
 8004698:	4937      	ldr	r1, [pc, #220]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800469a:	4313      	orrs	r3, r2
 800469c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800469e:	e03a      	b.n	8004716 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d020      	beq.n	80046ea <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046a8:	4b34      	ldr	r3, [pc, #208]	; (800477c <HAL_RCC_OscConfig+0x278>)
 80046aa:	2201      	movs	r2, #1
 80046ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046ae:	f7fd f8e7 	bl	8001880 <HAL_GetTick>
 80046b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046b4:	e008      	b.n	80046c8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046b6:	f7fd f8e3 	bl	8001880 <HAL_GetTick>
 80046ba:	4602      	mov	r2, r0
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	1ad3      	subs	r3, r2, r3
 80046c0:	2b02      	cmp	r3, #2
 80046c2:	d901      	bls.n	80046c8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e1b4      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c8:	4b2b      	ldr	r3, [pc, #172]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0302 	and.w	r3, r3, #2
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d0f0      	beq.n	80046b6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d4:	4b28      	ldr	r3, [pc, #160]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	691b      	ldr	r3, [r3, #16]
 80046e0:	00db      	lsls	r3, r3, #3
 80046e2:	4925      	ldr	r1, [pc, #148]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 80046e4:	4313      	orrs	r3, r2
 80046e6:	600b      	str	r3, [r1, #0]
 80046e8:	e015      	b.n	8004716 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046ea:	4b24      	ldr	r3, [pc, #144]	; (800477c <HAL_RCC_OscConfig+0x278>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046f0:	f7fd f8c6 	bl	8001880 <HAL_GetTick>
 80046f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046f6:	e008      	b.n	800470a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046f8:	f7fd f8c2 	bl	8001880 <HAL_GetTick>
 80046fc:	4602      	mov	r2, r0
 80046fe:	693b      	ldr	r3, [r7, #16]
 8004700:	1ad3      	subs	r3, r2, r3
 8004702:	2b02      	cmp	r3, #2
 8004704:	d901      	bls.n	800470a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004706:	2303      	movs	r3, #3
 8004708:	e193      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800470a:	4b1b      	ldr	r3, [pc, #108]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1f0      	bne.n	80046f8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0308 	and.w	r3, r3, #8
 800471e:	2b00      	cmp	r3, #0
 8004720:	d036      	beq.n	8004790 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d016      	beq.n	8004758 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800472a:	4b15      	ldr	r3, [pc, #84]	; (8004780 <HAL_RCC_OscConfig+0x27c>)
 800472c:	2201      	movs	r2, #1
 800472e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004730:	f7fd f8a6 	bl	8001880 <HAL_GetTick>
 8004734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004736:	e008      	b.n	800474a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004738:	f7fd f8a2 	bl	8001880 <HAL_GetTick>
 800473c:	4602      	mov	r2, r0
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	1ad3      	subs	r3, r2, r3
 8004742:	2b02      	cmp	r3, #2
 8004744:	d901      	bls.n	800474a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004746:	2303      	movs	r3, #3
 8004748:	e173      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800474a:	4b0b      	ldr	r3, [pc, #44]	; (8004778 <HAL_RCC_OscConfig+0x274>)
 800474c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800474e:	f003 0302 	and.w	r3, r3, #2
 8004752:	2b00      	cmp	r3, #0
 8004754:	d0f0      	beq.n	8004738 <HAL_RCC_OscConfig+0x234>
 8004756:	e01b      	b.n	8004790 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004758:	4b09      	ldr	r3, [pc, #36]	; (8004780 <HAL_RCC_OscConfig+0x27c>)
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800475e:	f7fd f88f 	bl	8001880 <HAL_GetTick>
 8004762:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004764:	e00e      	b.n	8004784 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004766:	f7fd f88b 	bl	8001880 <HAL_GetTick>
 800476a:	4602      	mov	r2, r0
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	1ad3      	subs	r3, r2, r3
 8004770:	2b02      	cmp	r3, #2
 8004772:	d907      	bls.n	8004784 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004774:	2303      	movs	r3, #3
 8004776:	e15c      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
 8004778:	40023800 	.word	0x40023800
 800477c:	42470000 	.word	0x42470000
 8004780:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004784:	4b8a      	ldr	r3, [pc, #552]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004786:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004788:	f003 0302 	and.w	r3, r3, #2
 800478c:	2b00      	cmp	r3, #0
 800478e:	d1ea      	bne.n	8004766 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0304 	and.w	r3, r3, #4
 8004798:	2b00      	cmp	r3, #0
 800479a:	f000 8097 	beq.w	80048cc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800479e:	2300      	movs	r3, #0
 80047a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047a2:	4b83      	ldr	r3, [pc, #524]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10f      	bne.n	80047ce <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047ae:	2300      	movs	r3, #0
 80047b0:	60bb      	str	r3, [r7, #8]
 80047b2:	4b7f      	ldr	r3, [pc, #508]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80047b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b6:	4a7e      	ldr	r2, [pc, #504]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80047b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047bc:	6413      	str	r3, [r2, #64]	; 0x40
 80047be:	4b7c      	ldr	r3, [pc, #496]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80047c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c6:	60bb      	str	r3, [r7, #8]
 80047c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047ca:	2301      	movs	r3, #1
 80047cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ce:	4b79      	ldr	r3, [pc, #484]	; (80049b4 <HAL_RCC_OscConfig+0x4b0>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d118      	bne.n	800480c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047da:	4b76      	ldr	r3, [pc, #472]	; (80049b4 <HAL_RCC_OscConfig+0x4b0>)
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a75      	ldr	r2, [pc, #468]	; (80049b4 <HAL_RCC_OscConfig+0x4b0>)
 80047e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047e6:	f7fd f84b 	bl	8001880 <HAL_GetTick>
 80047ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047ec:	e008      	b.n	8004800 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ee:	f7fd f847 	bl	8001880 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	693b      	ldr	r3, [r7, #16]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d901      	bls.n	8004800 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e118      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004800:	4b6c      	ldr	r3, [pc, #432]	; (80049b4 <HAL_RCC_OscConfig+0x4b0>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004808:	2b00      	cmp	r3, #0
 800480a:	d0f0      	beq.n	80047ee <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d106      	bne.n	8004822 <HAL_RCC_OscConfig+0x31e>
 8004814:	4b66      	ldr	r3, [pc, #408]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004818:	4a65      	ldr	r2, [pc, #404]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 800481a:	f043 0301 	orr.w	r3, r3, #1
 800481e:	6713      	str	r3, [r2, #112]	; 0x70
 8004820:	e01c      	b.n	800485c <HAL_RCC_OscConfig+0x358>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	2b05      	cmp	r3, #5
 8004828:	d10c      	bne.n	8004844 <HAL_RCC_OscConfig+0x340>
 800482a:	4b61      	ldr	r3, [pc, #388]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 800482c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800482e:	4a60      	ldr	r2, [pc, #384]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004830:	f043 0304 	orr.w	r3, r3, #4
 8004834:	6713      	str	r3, [r2, #112]	; 0x70
 8004836:	4b5e      	ldr	r3, [pc, #376]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004838:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483a:	4a5d      	ldr	r2, [pc, #372]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 800483c:	f043 0301 	orr.w	r3, r3, #1
 8004840:	6713      	str	r3, [r2, #112]	; 0x70
 8004842:	e00b      	b.n	800485c <HAL_RCC_OscConfig+0x358>
 8004844:	4b5a      	ldr	r3, [pc, #360]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004846:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004848:	4a59      	ldr	r2, [pc, #356]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 800484a:	f023 0301 	bic.w	r3, r3, #1
 800484e:	6713      	str	r3, [r2, #112]	; 0x70
 8004850:	4b57      	ldr	r3, [pc, #348]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004852:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004854:	4a56      	ldr	r2, [pc, #344]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004856:	f023 0304 	bic.w	r3, r3, #4
 800485a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d015      	beq.n	8004890 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004864:	f7fd f80c 	bl	8001880 <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800486a:	e00a      	b.n	8004882 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800486c:	f7fd f808 	bl	8001880 <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	f241 3288 	movw	r2, #5000	; 0x1388
 800487a:	4293      	cmp	r3, r2
 800487c:	d901      	bls.n	8004882 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800487e:	2303      	movs	r3, #3
 8004880:	e0d7      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004882:	4b4b      	ldr	r3, [pc, #300]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d0ee      	beq.n	800486c <HAL_RCC_OscConfig+0x368>
 800488e:	e014      	b.n	80048ba <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004890:	f7fc fff6 	bl	8001880 <HAL_GetTick>
 8004894:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004896:	e00a      	b.n	80048ae <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004898:	f7fc fff2 	bl	8001880 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	693b      	ldr	r3, [r7, #16]
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d901      	bls.n	80048ae <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80048aa:	2303      	movs	r3, #3
 80048ac:	e0c1      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048ae:	4b40      	ldr	r3, [pc, #256]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80048b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b2:	f003 0302 	and.w	r3, r3, #2
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d1ee      	bne.n	8004898 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048ba:	7dfb      	ldrb	r3, [r7, #23]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d105      	bne.n	80048cc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c0:	4b3b      	ldr	r3, [pc, #236]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80048c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c4:	4a3a      	ldr	r2, [pc, #232]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80048c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	f000 80ad 	beq.w	8004a30 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048d6:	4b36      	ldr	r3, [pc, #216]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 030c 	and.w	r3, r3, #12
 80048de:	2b08      	cmp	r3, #8
 80048e0:	d060      	beq.n	80049a4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	699b      	ldr	r3, [r3, #24]
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d145      	bne.n	8004976 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048ea:	4b33      	ldr	r3, [pc, #204]	; (80049b8 <HAL_RCC_OscConfig+0x4b4>)
 80048ec:	2200      	movs	r2, #0
 80048ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048f0:	f7fc ffc6 	bl	8001880 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048f8:	f7fc ffc2 	bl	8001880 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b02      	cmp	r3, #2
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e093      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800490a:	4b29      	ldr	r3, [pc, #164]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d1f0      	bne.n	80048f8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	69da      	ldr	r2, [r3, #28]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004924:	019b      	lsls	r3, r3, #6
 8004926:	431a      	orrs	r2, r3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492c:	085b      	lsrs	r3, r3, #1
 800492e:	3b01      	subs	r3, #1
 8004930:	041b      	lsls	r3, r3, #16
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004938:	061b      	lsls	r3, r3, #24
 800493a:	431a      	orrs	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004940:	071b      	lsls	r3, r3, #28
 8004942:	491b      	ldr	r1, [pc, #108]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004944:	4313      	orrs	r3, r2
 8004946:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004948:	4b1b      	ldr	r3, [pc, #108]	; (80049b8 <HAL_RCC_OscConfig+0x4b4>)
 800494a:	2201      	movs	r2, #1
 800494c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800494e:	f7fc ff97 	bl	8001880 <HAL_GetTick>
 8004952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004954:	e008      	b.n	8004968 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004956:	f7fc ff93 	bl	8001880 <HAL_GetTick>
 800495a:	4602      	mov	r2, r0
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	1ad3      	subs	r3, r2, r3
 8004960:	2b02      	cmp	r3, #2
 8004962:	d901      	bls.n	8004968 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e064      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004968:	4b11      	ldr	r3, [pc, #68]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0f0      	beq.n	8004956 <HAL_RCC_OscConfig+0x452>
 8004974:	e05c      	b.n	8004a30 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004976:	4b10      	ldr	r3, [pc, #64]	; (80049b8 <HAL_RCC_OscConfig+0x4b4>)
 8004978:	2200      	movs	r2, #0
 800497a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800497c:	f7fc ff80 	bl	8001880 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	e008      	b.n	8004996 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004984:	f7fc ff7c 	bl	8001880 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e04d      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004996:	4b06      	ldr	r3, [pc, #24]	; (80049b0 <HAL_RCC_OscConfig+0x4ac>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1f0      	bne.n	8004984 <HAL_RCC_OscConfig+0x480>
 80049a2:	e045      	b.n	8004a30 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d107      	bne.n	80049bc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e040      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
 80049b0:	40023800 	.word	0x40023800
 80049b4:	40007000 	.word	0x40007000
 80049b8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80049bc:	4b1f      	ldr	r3, [pc, #124]	; (8004a3c <HAL_RCC_OscConfig+0x538>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	699b      	ldr	r3, [r3, #24]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d030      	beq.n	8004a2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d129      	bne.n	8004a2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d122      	bne.n	8004a2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049ec:	4013      	ands	r3, r2
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049f2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049f4:	4293      	cmp	r3, r2
 80049f6:	d119      	bne.n	8004a2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a02:	085b      	lsrs	r3, r3, #1
 8004a04:	3b01      	subs	r3, #1
 8004a06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d10f      	bne.n	8004a2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a18:	429a      	cmp	r2, r3
 8004a1a:	d107      	bne.n	8004a2c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a26:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e000      	b.n	8004a32 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	3718      	adds	r7, #24
 8004a36:	46bd      	mov	sp, r7
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800

08004a40 <__errno>:
 8004a40:	4b01      	ldr	r3, [pc, #4]	; (8004a48 <__errno+0x8>)
 8004a42:	6818      	ldr	r0, [r3, #0]
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	2000000c 	.word	0x2000000c

08004a4c <__libc_init_array>:
 8004a4c:	b570      	push	{r4, r5, r6, lr}
 8004a4e:	4d0d      	ldr	r5, [pc, #52]	; (8004a84 <__libc_init_array+0x38>)
 8004a50:	4c0d      	ldr	r4, [pc, #52]	; (8004a88 <__libc_init_array+0x3c>)
 8004a52:	1b64      	subs	r4, r4, r5
 8004a54:	10a4      	asrs	r4, r4, #2
 8004a56:	2600      	movs	r6, #0
 8004a58:	42a6      	cmp	r6, r4
 8004a5a:	d109      	bne.n	8004a70 <__libc_init_array+0x24>
 8004a5c:	4d0b      	ldr	r5, [pc, #44]	; (8004a8c <__libc_init_array+0x40>)
 8004a5e:	4c0c      	ldr	r4, [pc, #48]	; (8004a90 <__libc_init_array+0x44>)
 8004a60:	f002 fcf0 	bl	8007444 <_init>
 8004a64:	1b64      	subs	r4, r4, r5
 8004a66:	10a4      	asrs	r4, r4, #2
 8004a68:	2600      	movs	r6, #0
 8004a6a:	42a6      	cmp	r6, r4
 8004a6c:	d105      	bne.n	8004a7a <__libc_init_array+0x2e>
 8004a6e:	bd70      	pop	{r4, r5, r6, pc}
 8004a70:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a74:	4798      	blx	r3
 8004a76:	3601      	adds	r6, #1
 8004a78:	e7ee      	b.n	8004a58 <__libc_init_array+0xc>
 8004a7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a7e:	4798      	blx	r3
 8004a80:	3601      	adds	r6, #1
 8004a82:	e7f2      	b.n	8004a6a <__libc_init_array+0x1e>
 8004a84:	0800786c 	.word	0x0800786c
 8004a88:	0800786c 	.word	0x0800786c
 8004a8c:	0800786c 	.word	0x0800786c
 8004a90:	08007870 	.word	0x08007870

08004a94 <memset>:
 8004a94:	4402      	add	r2, r0
 8004a96:	4603      	mov	r3, r0
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d100      	bne.n	8004a9e <memset+0xa>
 8004a9c:	4770      	bx	lr
 8004a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8004aa2:	e7f9      	b.n	8004a98 <memset+0x4>

08004aa4 <__cvt>:
 8004aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004aa8:	ec55 4b10 	vmov	r4, r5, d0
 8004aac:	2d00      	cmp	r5, #0
 8004aae:	460e      	mov	r6, r1
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	462b      	mov	r3, r5
 8004ab4:	bfbb      	ittet	lt
 8004ab6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004aba:	461d      	movlt	r5, r3
 8004abc:	2300      	movge	r3, #0
 8004abe:	232d      	movlt	r3, #45	; 0x2d
 8004ac0:	700b      	strb	r3, [r1, #0]
 8004ac2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ac4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004ac8:	4691      	mov	r9, r2
 8004aca:	f023 0820 	bic.w	r8, r3, #32
 8004ace:	bfbc      	itt	lt
 8004ad0:	4622      	movlt	r2, r4
 8004ad2:	4614      	movlt	r4, r2
 8004ad4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ad8:	d005      	beq.n	8004ae6 <__cvt+0x42>
 8004ada:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004ade:	d100      	bne.n	8004ae2 <__cvt+0x3e>
 8004ae0:	3601      	adds	r6, #1
 8004ae2:	2102      	movs	r1, #2
 8004ae4:	e000      	b.n	8004ae8 <__cvt+0x44>
 8004ae6:	2103      	movs	r1, #3
 8004ae8:	ab03      	add	r3, sp, #12
 8004aea:	9301      	str	r3, [sp, #4]
 8004aec:	ab02      	add	r3, sp, #8
 8004aee:	9300      	str	r3, [sp, #0]
 8004af0:	ec45 4b10 	vmov	d0, r4, r5
 8004af4:	4653      	mov	r3, sl
 8004af6:	4632      	mov	r2, r6
 8004af8:	f000 fcca 	bl	8005490 <_dtoa_r>
 8004afc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b00:	4607      	mov	r7, r0
 8004b02:	d102      	bne.n	8004b0a <__cvt+0x66>
 8004b04:	f019 0f01 	tst.w	r9, #1
 8004b08:	d022      	beq.n	8004b50 <__cvt+0xac>
 8004b0a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b0e:	eb07 0906 	add.w	r9, r7, r6
 8004b12:	d110      	bne.n	8004b36 <__cvt+0x92>
 8004b14:	783b      	ldrb	r3, [r7, #0]
 8004b16:	2b30      	cmp	r3, #48	; 0x30
 8004b18:	d10a      	bne.n	8004b30 <__cvt+0x8c>
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	4620      	mov	r0, r4
 8004b20:	4629      	mov	r1, r5
 8004b22:	f7fb fff1 	bl	8000b08 <__aeabi_dcmpeq>
 8004b26:	b918      	cbnz	r0, 8004b30 <__cvt+0x8c>
 8004b28:	f1c6 0601 	rsb	r6, r6, #1
 8004b2c:	f8ca 6000 	str.w	r6, [sl]
 8004b30:	f8da 3000 	ldr.w	r3, [sl]
 8004b34:	4499      	add	r9, r3
 8004b36:	2200      	movs	r2, #0
 8004b38:	2300      	movs	r3, #0
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	4629      	mov	r1, r5
 8004b3e:	f7fb ffe3 	bl	8000b08 <__aeabi_dcmpeq>
 8004b42:	b108      	cbz	r0, 8004b48 <__cvt+0xa4>
 8004b44:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b48:	2230      	movs	r2, #48	; 0x30
 8004b4a:	9b03      	ldr	r3, [sp, #12]
 8004b4c:	454b      	cmp	r3, r9
 8004b4e:	d307      	bcc.n	8004b60 <__cvt+0xbc>
 8004b50:	9b03      	ldr	r3, [sp, #12]
 8004b52:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b54:	1bdb      	subs	r3, r3, r7
 8004b56:	4638      	mov	r0, r7
 8004b58:	6013      	str	r3, [r2, #0]
 8004b5a:	b004      	add	sp, #16
 8004b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b60:	1c59      	adds	r1, r3, #1
 8004b62:	9103      	str	r1, [sp, #12]
 8004b64:	701a      	strb	r2, [r3, #0]
 8004b66:	e7f0      	b.n	8004b4a <__cvt+0xa6>

08004b68 <__exponent>:
 8004b68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2900      	cmp	r1, #0
 8004b6e:	bfb8      	it	lt
 8004b70:	4249      	neglt	r1, r1
 8004b72:	f803 2b02 	strb.w	r2, [r3], #2
 8004b76:	bfb4      	ite	lt
 8004b78:	222d      	movlt	r2, #45	; 0x2d
 8004b7a:	222b      	movge	r2, #43	; 0x2b
 8004b7c:	2909      	cmp	r1, #9
 8004b7e:	7042      	strb	r2, [r0, #1]
 8004b80:	dd2a      	ble.n	8004bd8 <__exponent+0x70>
 8004b82:	f10d 0407 	add.w	r4, sp, #7
 8004b86:	46a4      	mov	ip, r4
 8004b88:	270a      	movs	r7, #10
 8004b8a:	46a6      	mov	lr, r4
 8004b8c:	460a      	mov	r2, r1
 8004b8e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004b92:	fb07 1516 	mls	r5, r7, r6, r1
 8004b96:	3530      	adds	r5, #48	; 0x30
 8004b98:	2a63      	cmp	r2, #99	; 0x63
 8004b9a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004b9e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004ba2:	4631      	mov	r1, r6
 8004ba4:	dcf1      	bgt.n	8004b8a <__exponent+0x22>
 8004ba6:	3130      	adds	r1, #48	; 0x30
 8004ba8:	f1ae 0502 	sub.w	r5, lr, #2
 8004bac:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004bb0:	1c44      	adds	r4, r0, #1
 8004bb2:	4629      	mov	r1, r5
 8004bb4:	4561      	cmp	r1, ip
 8004bb6:	d30a      	bcc.n	8004bce <__exponent+0x66>
 8004bb8:	f10d 0209 	add.w	r2, sp, #9
 8004bbc:	eba2 020e 	sub.w	r2, r2, lr
 8004bc0:	4565      	cmp	r5, ip
 8004bc2:	bf88      	it	hi
 8004bc4:	2200      	movhi	r2, #0
 8004bc6:	4413      	add	r3, r2
 8004bc8:	1a18      	subs	r0, r3, r0
 8004bca:	b003      	add	sp, #12
 8004bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004bd2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004bd6:	e7ed      	b.n	8004bb4 <__exponent+0x4c>
 8004bd8:	2330      	movs	r3, #48	; 0x30
 8004bda:	3130      	adds	r1, #48	; 0x30
 8004bdc:	7083      	strb	r3, [r0, #2]
 8004bde:	70c1      	strb	r1, [r0, #3]
 8004be0:	1d03      	adds	r3, r0, #4
 8004be2:	e7f1      	b.n	8004bc8 <__exponent+0x60>

08004be4 <_printf_float>:
 8004be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be8:	ed2d 8b02 	vpush	{d8}
 8004bec:	b08d      	sub	sp, #52	; 0x34
 8004bee:	460c      	mov	r4, r1
 8004bf0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004bf4:	4616      	mov	r6, r2
 8004bf6:	461f      	mov	r7, r3
 8004bf8:	4605      	mov	r5, r0
 8004bfa:	f001 fa35 	bl	8006068 <_localeconv_r>
 8004bfe:	f8d0 a000 	ldr.w	sl, [r0]
 8004c02:	4650      	mov	r0, sl
 8004c04:	f7fb fb04 	bl	8000210 <strlen>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	930a      	str	r3, [sp, #40]	; 0x28
 8004c0c:	6823      	ldr	r3, [r4, #0]
 8004c0e:	9305      	str	r3, [sp, #20]
 8004c10:	f8d8 3000 	ldr.w	r3, [r8]
 8004c14:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004c18:	3307      	adds	r3, #7
 8004c1a:	f023 0307 	bic.w	r3, r3, #7
 8004c1e:	f103 0208 	add.w	r2, r3, #8
 8004c22:	f8c8 2000 	str.w	r2, [r8]
 8004c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004c2e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004c32:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c36:	9307      	str	r3, [sp, #28]
 8004c38:	f8cd 8018 	str.w	r8, [sp, #24]
 8004c3c:	ee08 0a10 	vmov	s16, r0
 8004c40:	4b9f      	ldr	r3, [pc, #636]	; (8004ec0 <_printf_float+0x2dc>)
 8004c42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c46:	f04f 32ff 	mov.w	r2, #4294967295
 8004c4a:	f7fb ff8f 	bl	8000b6c <__aeabi_dcmpun>
 8004c4e:	bb88      	cbnz	r0, 8004cb4 <_printf_float+0xd0>
 8004c50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c54:	4b9a      	ldr	r3, [pc, #616]	; (8004ec0 <_printf_float+0x2dc>)
 8004c56:	f04f 32ff 	mov.w	r2, #4294967295
 8004c5a:	f7fb ff69 	bl	8000b30 <__aeabi_dcmple>
 8004c5e:	bb48      	cbnz	r0, 8004cb4 <_printf_float+0xd0>
 8004c60:	2200      	movs	r2, #0
 8004c62:	2300      	movs	r3, #0
 8004c64:	4640      	mov	r0, r8
 8004c66:	4649      	mov	r1, r9
 8004c68:	f7fb ff58 	bl	8000b1c <__aeabi_dcmplt>
 8004c6c:	b110      	cbz	r0, 8004c74 <_printf_float+0x90>
 8004c6e:	232d      	movs	r3, #45	; 0x2d
 8004c70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c74:	4b93      	ldr	r3, [pc, #588]	; (8004ec4 <_printf_float+0x2e0>)
 8004c76:	4894      	ldr	r0, [pc, #592]	; (8004ec8 <_printf_float+0x2e4>)
 8004c78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004c7c:	bf94      	ite	ls
 8004c7e:	4698      	movls	r8, r3
 8004c80:	4680      	movhi	r8, r0
 8004c82:	2303      	movs	r3, #3
 8004c84:	6123      	str	r3, [r4, #16]
 8004c86:	9b05      	ldr	r3, [sp, #20]
 8004c88:	f023 0204 	bic.w	r2, r3, #4
 8004c8c:	6022      	str	r2, [r4, #0]
 8004c8e:	f04f 0900 	mov.w	r9, #0
 8004c92:	9700      	str	r7, [sp, #0]
 8004c94:	4633      	mov	r3, r6
 8004c96:	aa0b      	add	r2, sp, #44	; 0x2c
 8004c98:	4621      	mov	r1, r4
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	f000 f9d8 	bl	8005050 <_printf_common>
 8004ca0:	3001      	adds	r0, #1
 8004ca2:	f040 8090 	bne.w	8004dc6 <_printf_float+0x1e2>
 8004ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8004caa:	b00d      	add	sp, #52	; 0x34
 8004cac:	ecbd 8b02 	vpop	{d8}
 8004cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cb4:	4642      	mov	r2, r8
 8004cb6:	464b      	mov	r3, r9
 8004cb8:	4640      	mov	r0, r8
 8004cba:	4649      	mov	r1, r9
 8004cbc:	f7fb ff56 	bl	8000b6c <__aeabi_dcmpun>
 8004cc0:	b140      	cbz	r0, 8004cd4 <_printf_float+0xf0>
 8004cc2:	464b      	mov	r3, r9
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	bfbc      	itt	lt
 8004cc8:	232d      	movlt	r3, #45	; 0x2d
 8004cca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004cce:	487f      	ldr	r0, [pc, #508]	; (8004ecc <_printf_float+0x2e8>)
 8004cd0:	4b7f      	ldr	r3, [pc, #508]	; (8004ed0 <_printf_float+0x2ec>)
 8004cd2:	e7d1      	b.n	8004c78 <_printf_float+0x94>
 8004cd4:	6863      	ldr	r3, [r4, #4]
 8004cd6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004cda:	9206      	str	r2, [sp, #24]
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	d13f      	bne.n	8004d60 <_printf_float+0x17c>
 8004ce0:	2306      	movs	r3, #6
 8004ce2:	6063      	str	r3, [r4, #4]
 8004ce4:	9b05      	ldr	r3, [sp, #20]
 8004ce6:	6861      	ldr	r1, [r4, #4]
 8004ce8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004cec:	2300      	movs	r3, #0
 8004cee:	9303      	str	r3, [sp, #12]
 8004cf0:	ab0a      	add	r3, sp, #40	; 0x28
 8004cf2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004cf6:	ab09      	add	r3, sp, #36	; 0x24
 8004cf8:	ec49 8b10 	vmov	d0, r8, r9
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	6022      	str	r2, [r4, #0]
 8004d00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d04:	4628      	mov	r0, r5
 8004d06:	f7ff fecd 	bl	8004aa4 <__cvt>
 8004d0a:	9b06      	ldr	r3, [sp, #24]
 8004d0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d0e:	2b47      	cmp	r3, #71	; 0x47
 8004d10:	4680      	mov	r8, r0
 8004d12:	d108      	bne.n	8004d26 <_printf_float+0x142>
 8004d14:	1cc8      	adds	r0, r1, #3
 8004d16:	db02      	blt.n	8004d1e <_printf_float+0x13a>
 8004d18:	6863      	ldr	r3, [r4, #4]
 8004d1a:	4299      	cmp	r1, r3
 8004d1c:	dd41      	ble.n	8004da2 <_printf_float+0x1be>
 8004d1e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004d22:	fa5f fb8b 	uxtb.w	fp, fp
 8004d26:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d2a:	d820      	bhi.n	8004d6e <_printf_float+0x18a>
 8004d2c:	3901      	subs	r1, #1
 8004d2e:	465a      	mov	r2, fp
 8004d30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004d34:	9109      	str	r1, [sp, #36]	; 0x24
 8004d36:	f7ff ff17 	bl	8004b68 <__exponent>
 8004d3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d3c:	1813      	adds	r3, r2, r0
 8004d3e:	2a01      	cmp	r2, #1
 8004d40:	4681      	mov	r9, r0
 8004d42:	6123      	str	r3, [r4, #16]
 8004d44:	dc02      	bgt.n	8004d4c <_printf_float+0x168>
 8004d46:	6822      	ldr	r2, [r4, #0]
 8004d48:	07d2      	lsls	r2, r2, #31
 8004d4a:	d501      	bpl.n	8004d50 <_printf_float+0x16c>
 8004d4c:	3301      	adds	r3, #1
 8004d4e:	6123      	str	r3, [r4, #16]
 8004d50:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d09c      	beq.n	8004c92 <_printf_float+0xae>
 8004d58:	232d      	movs	r3, #45	; 0x2d
 8004d5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d5e:	e798      	b.n	8004c92 <_printf_float+0xae>
 8004d60:	9a06      	ldr	r2, [sp, #24]
 8004d62:	2a47      	cmp	r2, #71	; 0x47
 8004d64:	d1be      	bne.n	8004ce4 <_printf_float+0x100>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1bc      	bne.n	8004ce4 <_printf_float+0x100>
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e7b9      	b.n	8004ce2 <_printf_float+0xfe>
 8004d6e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004d72:	d118      	bne.n	8004da6 <_printf_float+0x1c2>
 8004d74:	2900      	cmp	r1, #0
 8004d76:	6863      	ldr	r3, [r4, #4]
 8004d78:	dd0b      	ble.n	8004d92 <_printf_float+0x1ae>
 8004d7a:	6121      	str	r1, [r4, #16]
 8004d7c:	b913      	cbnz	r3, 8004d84 <_printf_float+0x1a0>
 8004d7e:	6822      	ldr	r2, [r4, #0]
 8004d80:	07d0      	lsls	r0, r2, #31
 8004d82:	d502      	bpl.n	8004d8a <_printf_float+0x1a6>
 8004d84:	3301      	adds	r3, #1
 8004d86:	440b      	add	r3, r1
 8004d88:	6123      	str	r3, [r4, #16]
 8004d8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004d8c:	f04f 0900 	mov.w	r9, #0
 8004d90:	e7de      	b.n	8004d50 <_printf_float+0x16c>
 8004d92:	b913      	cbnz	r3, 8004d9a <_printf_float+0x1b6>
 8004d94:	6822      	ldr	r2, [r4, #0]
 8004d96:	07d2      	lsls	r2, r2, #31
 8004d98:	d501      	bpl.n	8004d9e <_printf_float+0x1ba>
 8004d9a:	3302      	adds	r3, #2
 8004d9c:	e7f4      	b.n	8004d88 <_printf_float+0x1a4>
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e7f2      	b.n	8004d88 <_printf_float+0x1a4>
 8004da2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004da6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004da8:	4299      	cmp	r1, r3
 8004daa:	db05      	blt.n	8004db8 <_printf_float+0x1d4>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	6121      	str	r1, [r4, #16]
 8004db0:	07d8      	lsls	r0, r3, #31
 8004db2:	d5ea      	bpl.n	8004d8a <_printf_float+0x1a6>
 8004db4:	1c4b      	adds	r3, r1, #1
 8004db6:	e7e7      	b.n	8004d88 <_printf_float+0x1a4>
 8004db8:	2900      	cmp	r1, #0
 8004dba:	bfd4      	ite	le
 8004dbc:	f1c1 0202 	rsble	r2, r1, #2
 8004dc0:	2201      	movgt	r2, #1
 8004dc2:	4413      	add	r3, r2
 8004dc4:	e7e0      	b.n	8004d88 <_printf_float+0x1a4>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	055a      	lsls	r2, r3, #21
 8004dca:	d407      	bmi.n	8004ddc <_printf_float+0x1f8>
 8004dcc:	6923      	ldr	r3, [r4, #16]
 8004dce:	4642      	mov	r2, r8
 8004dd0:	4631      	mov	r1, r6
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	47b8      	blx	r7
 8004dd6:	3001      	adds	r0, #1
 8004dd8:	d12c      	bne.n	8004e34 <_printf_float+0x250>
 8004dda:	e764      	b.n	8004ca6 <_printf_float+0xc2>
 8004ddc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004de0:	f240 80e0 	bls.w	8004fa4 <_printf_float+0x3c0>
 8004de4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004de8:	2200      	movs	r2, #0
 8004dea:	2300      	movs	r3, #0
 8004dec:	f7fb fe8c 	bl	8000b08 <__aeabi_dcmpeq>
 8004df0:	2800      	cmp	r0, #0
 8004df2:	d034      	beq.n	8004e5e <_printf_float+0x27a>
 8004df4:	4a37      	ldr	r2, [pc, #220]	; (8004ed4 <_printf_float+0x2f0>)
 8004df6:	2301      	movs	r3, #1
 8004df8:	4631      	mov	r1, r6
 8004dfa:	4628      	mov	r0, r5
 8004dfc:	47b8      	blx	r7
 8004dfe:	3001      	adds	r0, #1
 8004e00:	f43f af51 	beq.w	8004ca6 <_printf_float+0xc2>
 8004e04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	db02      	blt.n	8004e12 <_printf_float+0x22e>
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	07d8      	lsls	r0, r3, #31
 8004e10:	d510      	bpl.n	8004e34 <_printf_float+0x250>
 8004e12:	ee18 3a10 	vmov	r3, s16
 8004e16:	4652      	mov	r2, sl
 8004e18:	4631      	mov	r1, r6
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	47b8      	blx	r7
 8004e1e:	3001      	adds	r0, #1
 8004e20:	f43f af41 	beq.w	8004ca6 <_printf_float+0xc2>
 8004e24:	f04f 0800 	mov.w	r8, #0
 8004e28:	f104 091a 	add.w	r9, r4, #26
 8004e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	4543      	cmp	r3, r8
 8004e32:	dc09      	bgt.n	8004e48 <_printf_float+0x264>
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	079b      	lsls	r3, r3, #30
 8004e38:	f100 8105 	bmi.w	8005046 <_printf_float+0x462>
 8004e3c:	68e0      	ldr	r0, [r4, #12]
 8004e3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e40:	4298      	cmp	r0, r3
 8004e42:	bfb8      	it	lt
 8004e44:	4618      	movlt	r0, r3
 8004e46:	e730      	b.n	8004caa <_printf_float+0xc6>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	464a      	mov	r2, r9
 8004e4c:	4631      	mov	r1, r6
 8004e4e:	4628      	mov	r0, r5
 8004e50:	47b8      	blx	r7
 8004e52:	3001      	adds	r0, #1
 8004e54:	f43f af27 	beq.w	8004ca6 <_printf_float+0xc2>
 8004e58:	f108 0801 	add.w	r8, r8, #1
 8004e5c:	e7e6      	b.n	8004e2c <_printf_float+0x248>
 8004e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	dc39      	bgt.n	8004ed8 <_printf_float+0x2f4>
 8004e64:	4a1b      	ldr	r2, [pc, #108]	; (8004ed4 <_printf_float+0x2f0>)
 8004e66:	2301      	movs	r3, #1
 8004e68:	4631      	mov	r1, r6
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	47b8      	blx	r7
 8004e6e:	3001      	adds	r0, #1
 8004e70:	f43f af19 	beq.w	8004ca6 <_printf_float+0xc2>
 8004e74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	d102      	bne.n	8004e82 <_printf_float+0x29e>
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	07d9      	lsls	r1, r3, #31
 8004e80:	d5d8      	bpl.n	8004e34 <_printf_float+0x250>
 8004e82:	ee18 3a10 	vmov	r3, s16
 8004e86:	4652      	mov	r2, sl
 8004e88:	4631      	mov	r1, r6
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	47b8      	blx	r7
 8004e8e:	3001      	adds	r0, #1
 8004e90:	f43f af09 	beq.w	8004ca6 <_printf_float+0xc2>
 8004e94:	f04f 0900 	mov.w	r9, #0
 8004e98:	f104 0a1a 	add.w	sl, r4, #26
 8004e9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e9e:	425b      	negs	r3, r3
 8004ea0:	454b      	cmp	r3, r9
 8004ea2:	dc01      	bgt.n	8004ea8 <_printf_float+0x2c4>
 8004ea4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ea6:	e792      	b.n	8004dce <_printf_float+0x1ea>
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	4652      	mov	r2, sl
 8004eac:	4631      	mov	r1, r6
 8004eae:	4628      	mov	r0, r5
 8004eb0:	47b8      	blx	r7
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	f43f aef7 	beq.w	8004ca6 <_printf_float+0xc2>
 8004eb8:	f109 0901 	add.w	r9, r9, #1
 8004ebc:	e7ee      	b.n	8004e9c <_printf_float+0x2b8>
 8004ebe:	bf00      	nop
 8004ec0:	7fefffff 	.word	0x7fefffff
 8004ec4:	08007484 	.word	0x08007484
 8004ec8:	08007488 	.word	0x08007488
 8004ecc:	08007490 	.word	0x08007490
 8004ed0:	0800748c 	.word	0x0800748c
 8004ed4:	08007494 	.word	0x08007494
 8004ed8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004eda:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004edc:	429a      	cmp	r2, r3
 8004ede:	bfa8      	it	ge
 8004ee0:	461a      	movge	r2, r3
 8004ee2:	2a00      	cmp	r2, #0
 8004ee4:	4691      	mov	r9, r2
 8004ee6:	dc37      	bgt.n	8004f58 <_printf_float+0x374>
 8004ee8:	f04f 0b00 	mov.w	fp, #0
 8004eec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ef0:	f104 021a 	add.w	r2, r4, #26
 8004ef4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ef6:	9305      	str	r3, [sp, #20]
 8004ef8:	eba3 0309 	sub.w	r3, r3, r9
 8004efc:	455b      	cmp	r3, fp
 8004efe:	dc33      	bgt.n	8004f68 <_printf_float+0x384>
 8004f00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f04:	429a      	cmp	r2, r3
 8004f06:	db3b      	blt.n	8004f80 <_printf_float+0x39c>
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	07da      	lsls	r2, r3, #31
 8004f0c:	d438      	bmi.n	8004f80 <_printf_float+0x39c>
 8004f0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f10:	9b05      	ldr	r3, [sp, #20]
 8004f12:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	eba2 0901 	sub.w	r9, r2, r1
 8004f1a:	4599      	cmp	r9, r3
 8004f1c:	bfa8      	it	ge
 8004f1e:	4699      	movge	r9, r3
 8004f20:	f1b9 0f00 	cmp.w	r9, #0
 8004f24:	dc35      	bgt.n	8004f92 <_printf_float+0x3ae>
 8004f26:	f04f 0800 	mov.w	r8, #0
 8004f2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f2e:	f104 0a1a 	add.w	sl, r4, #26
 8004f32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f36:	1a9b      	subs	r3, r3, r2
 8004f38:	eba3 0309 	sub.w	r3, r3, r9
 8004f3c:	4543      	cmp	r3, r8
 8004f3e:	f77f af79 	ble.w	8004e34 <_printf_float+0x250>
 8004f42:	2301      	movs	r3, #1
 8004f44:	4652      	mov	r2, sl
 8004f46:	4631      	mov	r1, r6
 8004f48:	4628      	mov	r0, r5
 8004f4a:	47b8      	blx	r7
 8004f4c:	3001      	adds	r0, #1
 8004f4e:	f43f aeaa 	beq.w	8004ca6 <_printf_float+0xc2>
 8004f52:	f108 0801 	add.w	r8, r8, #1
 8004f56:	e7ec      	b.n	8004f32 <_printf_float+0x34e>
 8004f58:	4613      	mov	r3, r2
 8004f5a:	4631      	mov	r1, r6
 8004f5c:	4642      	mov	r2, r8
 8004f5e:	4628      	mov	r0, r5
 8004f60:	47b8      	blx	r7
 8004f62:	3001      	adds	r0, #1
 8004f64:	d1c0      	bne.n	8004ee8 <_printf_float+0x304>
 8004f66:	e69e      	b.n	8004ca6 <_printf_float+0xc2>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	4631      	mov	r1, r6
 8004f6c:	4628      	mov	r0, r5
 8004f6e:	9205      	str	r2, [sp, #20]
 8004f70:	47b8      	blx	r7
 8004f72:	3001      	adds	r0, #1
 8004f74:	f43f ae97 	beq.w	8004ca6 <_printf_float+0xc2>
 8004f78:	9a05      	ldr	r2, [sp, #20]
 8004f7a:	f10b 0b01 	add.w	fp, fp, #1
 8004f7e:	e7b9      	b.n	8004ef4 <_printf_float+0x310>
 8004f80:	ee18 3a10 	vmov	r3, s16
 8004f84:	4652      	mov	r2, sl
 8004f86:	4631      	mov	r1, r6
 8004f88:	4628      	mov	r0, r5
 8004f8a:	47b8      	blx	r7
 8004f8c:	3001      	adds	r0, #1
 8004f8e:	d1be      	bne.n	8004f0e <_printf_float+0x32a>
 8004f90:	e689      	b.n	8004ca6 <_printf_float+0xc2>
 8004f92:	9a05      	ldr	r2, [sp, #20]
 8004f94:	464b      	mov	r3, r9
 8004f96:	4442      	add	r2, r8
 8004f98:	4631      	mov	r1, r6
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	47b8      	blx	r7
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	d1c1      	bne.n	8004f26 <_printf_float+0x342>
 8004fa2:	e680      	b.n	8004ca6 <_printf_float+0xc2>
 8004fa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fa6:	2a01      	cmp	r2, #1
 8004fa8:	dc01      	bgt.n	8004fae <_printf_float+0x3ca>
 8004faa:	07db      	lsls	r3, r3, #31
 8004fac:	d538      	bpl.n	8005020 <_printf_float+0x43c>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	4642      	mov	r2, r8
 8004fb2:	4631      	mov	r1, r6
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	47b8      	blx	r7
 8004fb8:	3001      	adds	r0, #1
 8004fba:	f43f ae74 	beq.w	8004ca6 <_printf_float+0xc2>
 8004fbe:	ee18 3a10 	vmov	r3, s16
 8004fc2:	4652      	mov	r2, sl
 8004fc4:	4631      	mov	r1, r6
 8004fc6:	4628      	mov	r0, r5
 8004fc8:	47b8      	blx	r7
 8004fca:	3001      	adds	r0, #1
 8004fcc:	f43f ae6b 	beq.w	8004ca6 <_printf_float+0xc2>
 8004fd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	f7fb fd96 	bl	8000b08 <__aeabi_dcmpeq>
 8004fdc:	b9d8      	cbnz	r0, 8005016 <_printf_float+0x432>
 8004fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fe0:	f108 0201 	add.w	r2, r8, #1
 8004fe4:	3b01      	subs	r3, #1
 8004fe6:	4631      	mov	r1, r6
 8004fe8:	4628      	mov	r0, r5
 8004fea:	47b8      	blx	r7
 8004fec:	3001      	adds	r0, #1
 8004fee:	d10e      	bne.n	800500e <_printf_float+0x42a>
 8004ff0:	e659      	b.n	8004ca6 <_printf_float+0xc2>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	4652      	mov	r2, sl
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	47b8      	blx	r7
 8004ffc:	3001      	adds	r0, #1
 8004ffe:	f43f ae52 	beq.w	8004ca6 <_printf_float+0xc2>
 8005002:	f108 0801 	add.w	r8, r8, #1
 8005006:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005008:	3b01      	subs	r3, #1
 800500a:	4543      	cmp	r3, r8
 800500c:	dcf1      	bgt.n	8004ff2 <_printf_float+0x40e>
 800500e:	464b      	mov	r3, r9
 8005010:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005014:	e6dc      	b.n	8004dd0 <_printf_float+0x1ec>
 8005016:	f04f 0800 	mov.w	r8, #0
 800501a:	f104 0a1a 	add.w	sl, r4, #26
 800501e:	e7f2      	b.n	8005006 <_printf_float+0x422>
 8005020:	2301      	movs	r3, #1
 8005022:	4642      	mov	r2, r8
 8005024:	e7df      	b.n	8004fe6 <_printf_float+0x402>
 8005026:	2301      	movs	r3, #1
 8005028:	464a      	mov	r2, r9
 800502a:	4631      	mov	r1, r6
 800502c:	4628      	mov	r0, r5
 800502e:	47b8      	blx	r7
 8005030:	3001      	adds	r0, #1
 8005032:	f43f ae38 	beq.w	8004ca6 <_printf_float+0xc2>
 8005036:	f108 0801 	add.w	r8, r8, #1
 800503a:	68e3      	ldr	r3, [r4, #12]
 800503c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800503e:	1a5b      	subs	r3, r3, r1
 8005040:	4543      	cmp	r3, r8
 8005042:	dcf0      	bgt.n	8005026 <_printf_float+0x442>
 8005044:	e6fa      	b.n	8004e3c <_printf_float+0x258>
 8005046:	f04f 0800 	mov.w	r8, #0
 800504a:	f104 0919 	add.w	r9, r4, #25
 800504e:	e7f4      	b.n	800503a <_printf_float+0x456>

08005050 <_printf_common>:
 8005050:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005054:	4616      	mov	r6, r2
 8005056:	4699      	mov	r9, r3
 8005058:	688a      	ldr	r2, [r1, #8]
 800505a:	690b      	ldr	r3, [r1, #16]
 800505c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005060:	4293      	cmp	r3, r2
 8005062:	bfb8      	it	lt
 8005064:	4613      	movlt	r3, r2
 8005066:	6033      	str	r3, [r6, #0]
 8005068:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800506c:	4607      	mov	r7, r0
 800506e:	460c      	mov	r4, r1
 8005070:	b10a      	cbz	r2, 8005076 <_printf_common+0x26>
 8005072:	3301      	adds	r3, #1
 8005074:	6033      	str	r3, [r6, #0]
 8005076:	6823      	ldr	r3, [r4, #0]
 8005078:	0699      	lsls	r1, r3, #26
 800507a:	bf42      	ittt	mi
 800507c:	6833      	ldrmi	r3, [r6, #0]
 800507e:	3302      	addmi	r3, #2
 8005080:	6033      	strmi	r3, [r6, #0]
 8005082:	6825      	ldr	r5, [r4, #0]
 8005084:	f015 0506 	ands.w	r5, r5, #6
 8005088:	d106      	bne.n	8005098 <_printf_common+0x48>
 800508a:	f104 0a19 	add.w	sl, r4, #25
 800508e:	68e3      	ldr	r3, [r4, #12]
 8005090:	6832      	ldr	r2, [r6, #0]
 8005092:	1a9b      	subs	r3, r3, r2
 8005094:	42ab      	cmp	r3, r5
 8005096:	dc26      	bgt.n	80050e6 <_printf_common+0x96>
 8005098:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800509c:	1e13      	subs	r3, r2, #0
 800509e:	6822      	ldr	r2, [r4, #0]
 80050a0:	bf18      	it	ne
 80050a2:	2301      	movne	r3, #1
 80050a4:	0692      	lsls	r2, r2, #26
 80050a6:	d42b      	bmi.n	8005100 <_printf_common+0xb0>
 80050a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050ac:	4649      	mov	r1, r9
 80050ae:	4638      	mov	r0, r7
 80050b0:	47c0      	blx	r8
 80050b2:	3001      	adds	r0, #1
 80050b4:	d01e      	beq.n	80050f4 <_printf_common+0xa4>
 80050b6:	6823      	ldr	r3, [r4, #0]
 80050b8:	68e5      	ldr	r5, [r4, #12]
 80050ba:	6832      	ldr	r2, [r6, #0]
 80050bc:	f003 0306 	and.w	r3, r3, #6
 80050c0:	2b04      	cmp	r3, #4
 80050c2:	bf08      	it	eq
 80050c4:	1aad      	subeq	r5, r5, r2
 80050c6:	68a3      	ldr	r3, [r4, #8]
 80050c8:	6922      	ldr	r2, [r4, #16]
 80050ca:	bf0c      	ite	eq
 80050cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050d0:	2500      	movne	r5, #0
 80050d2:	4293      	cmp	r3, r2
 80050d4:	bfc4      	itt	gt
 80050d6:	1a9b      	subgt	r3, r3, r2
 80050d8:	18ed      	addgt	r5, r5, r3
 80050da:	2600      	movs	r6, #0
 80050dc:	341a      	adds	r4, #26
 80050de:	42b5      	cmp	r5, r6
 80050e0:	d11a      	bne.n	8005118 <_printf_common+0xc8>
 80050e2:	2000      	movs	r0, #0
 80050e4:	e008      	b.n	80050f8 <_printf_common+0xa8>
 80050e6:	2301      	movs	r3, #1
 80050e8:	4652      	mov	r2, sl
 80050ea:	4649      	mov	r1, r9
 80050ec:	4638      	mov	r0, r7
 80050ee:	47c0      	blx	r8
 80050f0:	3001      	adds	r0, #1
 80050f2:	d103      	bne.n	80050fc <_printf_common+0xac>
 80050f4:	f04f 30ff 	mov.w	r0, #4294967295
 80050f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050fc:	3501      	adds	r5, #1
 80050fe:	e7c6      	b.n	800508e <_printf_common+0x3e>
 8005100:	18e1      	adds	r1, r4, r3
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	2030      	movs	r0, #48	; 0x30
 8005106:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800510a:	4422      	add	r2, r4
 800510c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005110:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005114:	3302      	adds	r3, #2
 8005116:	e7c7      	b.n	80050a8 <_printf_common+0x58>
 8005118:	2301      	movs	r3, #1
 800511a:	4622      	mov	r2, r4
 800511c:	4649      	mov	r1, r9
 800511e:	4638      	mov	r0, r7
 8005120:	47c0      	blx	r8
 8005122:	3001      	adds	r0, #1
 8005124:	d0e6      	beq.n	80050f4 <_printf_common+0xa4>
 8005126:	3601      	adds	r6, #1
 8005128:	e7d9      	b.n	80050de <_printf_common+0x8e>
	...

0800512c <_printf_i>:
 800512c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005130:	460c      	mov	r4, r1
 8005132:	4691      	mov	r9, r2
 8005134:	7e27      	ldrb	r7, [r4, #24]
 8005136:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005138:	2f78      	cmp	r7, #120	; 0x78
 800513a:	4680      	mov	r8, r0
 800513c:	469a      	mov	sl, r3
 800513e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005142:	d807      	bhi.n	8005154 <_printf_i+0x28>
 8005144:	2f62      	cmp	r7, #98	; 0x62
 8005146:	d80a      	bhi.n	800515e <_printf_i+0x32>
 8005148:	2f00      	cmp	r7, #0
 800514a:	f000 80d8 	beq.w	80052fe <_printf_i+0x1d2>
 800514e:	2f58      	cmp	r7, #88	; 0x58
 8005150:	f000 80a3 	beq.w	800529a <_printf_i+0x16e>
 8005154:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005158:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800515c:	e03a      	b.n	80051d4 <_printf_i+0xa8>
 800515e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005162:	2b15      	cmp	r3, #21
 8005164:	d8f6      	bhi.n	8005154 <_printf_i+0x28>
 8005166:	a001      	add	r0, pc, #4	; (adr r0, 800516c <_printf_i+0x40>)
 8005168:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800516c:	080051c5 	.word	0x080051c5
 8005170:	080051d9 	.word	0x080051d9
 8005174:	08005155 	.word	0x08005155
 8005178:	08005155 	.word	0x08005155
 800517c:	08005155 	.word	0x08005155
 8005180:	08005155 	.word	0x08005155
 8005184:	080051d9 	.word	0x080051d9
 8005188:	08005155 	.word	0x08005155
 800518c:	08005155 	.word	0x08005155
 8005190:	08005155 	.word	0x08005155
 8005194:	08005155 	.word	0x08005155
 8005198:	080052e5 	.word	0x080052e5
 800519c:	08005209 	.word	0x08005209
 80051a0:	080052c7 	.word	0x080052c7
 80051a4:	08005155 	.word	0x08005155
 80051a8:	08005155 	.word	0x08005155
 80051ac:	08005307 	.word	0x08005307
 80051b0:	08005155 	.word	0x08005155
 80051b4:	08005209 	.word	0x08005209
 80051b8:	08005155 	.word	0x08005155
 80051bc:	08005155 	.word	0x08005155
 80051c0:	080052cf 	.word	0x080052cf
 80051c4:	680b      	ldr	r3, [r1, #0]
 80051c6:	1d1a      	adds	r2, r3, #4
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	600a      	str	r2, [r1, #0]
 80051cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80051d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80051d4:	2301      	movs	r3, #1
 80051d6:	e0a3      	b.n	8005320 <_printf_i+0x1f4>
 80051d8:	6825      	ldr	r5, [r4, #0]
 80051da:	6808      	ldr	r0, [r1, #0]
 80051dc:	062e      	lsls	r6, r5, #24
 80051de:	f100 0304 	add.w	r3, r0, #4
 80051e2:	d50a      	bpl.n	80051fa <_printf_i+0xce>
 80051e4:	6805      	ldr	r5, [r0, #0]
 80051e6:	600b      	str	r3, [r1, #0]
 80051e8:	2d00      	cmp	r5, #0
 80051ea:	da03      	bge.n	80051f4 <_printf_i+0xc8>
 80051ec:	232d      	movs	r3, #45	; 0x2d
 80051ee:	426d      	negs	r5, r5
 80051f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051f4:	485e      	ldr	r0, [pc, #376]	; (8005370 <_printf_i+0x244>)
 80051f6:	230a      	movs	r3, #10
 80051f8:	e019      	b.n	800522e <_printf_i+0x102>
 80051fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80051fe:	6805      	ldr	r5, [r0, #0]
 8005200:	600b      	str	r3, [r1, #0]
 8005202:	bf18      	it	ne
 8005204:	b22d      	sxthne	r5, r5
 8005206:	e7ef      	b.n	80051e8 <_printf_i+0xbc>
 8005208:	680b      	ldr	r3, [r1, #0]
 800520a:	6825      	ldr	r5, [r4, #0]
 800520c:	1d18      	adds	r0, r3, #4
 800520e:	6008      	str	r0, [r1, #0]
 8005210:	0628      	lsls	r0, r5, #24
 8005212:	d501      	bpl.n	8005218 <_printf_i+0xec>
 8005214:	681d      	ldr	r5, [r3, #0]
 8005216:	e002      	b.n	800521e <_printf_i+0xf2>
 8005218:	0669      	lsls	r1, r5, #25
 800521a:	d5fb      	bpl.n	8005214 <_printf_i+0xe8>
 800521c:	881d      	ldrh	r5, [r3, #0]
 800521e:	4854      	ldr	r0, [pc, #336]	; (8005370 <_printf_i+0x244>)
 8005220:	2f6f      	cmp	r7, #111	; 0x6f
 8005222:	bf0c      	ite	eq
 8005224:	2308      	moveq	r3, #8
 8005226:	230a      	movne	r3, #10
 8005228:	2100      	movs	r1, #0
 800522a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800522e:	6866      	ldr	r6, [r4, #4]
 8005230:	60a6      	str	r6, [r4, #8]
 8005232:	2e00      	cmp	r6, #0
 8005234:	bfa2      	ittt	ge
 8005236:	6821      	ldrge	r1, [r4, #0]
 8005238:	f021 0104 	bicge.w	r1, r1, #4
 800523c:	6021      	strge	r1, [r4, #0]
 800523e:	b90d      	cbnz	r5, 8005244 <_printf_i+0x118>
 8005240:	2e00      	cmp	r6, #0
 8005242:	d04d      	beq.n	80052e0 <_printf_i+0x1b4>
 8005244:	4616      	mov	r6, r2
 8005246:	fbb5 f1f3 	udiv	r1, r5, r3
 800524a:	fb03 5711 	mls	r7, r3, r1, r5
 800524e:	5dc7      	ldrb	r7, [r0, r7]
 8005250:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005254:	462f      	mov	r7, r5
 8005256:	42bb      	cmp	r3, r7
 8005258:	460d      	mov	r5, r1
 800525a:	d9f4      	bls.n	8005246 <_printf_i+0x11a>
 800525c:	2b08      	cmp	r3, #8
 800525e:	d10b      	bne.n	8005278 <_printf_i+0x14c>
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	07df      	lsls	r7, r3, #31
 8005264:	d508      	bpl.n	8005278 <_printf_i+0x14c>
 8005266:	6923      	ldr	r3, [r4, #16]
 8005268:	6861      	ldr	r1, [r4, #4]
 800526a:	4299      	cmp	r1, r3
 800526c:	bfde      	ittt	le
 800526e:	2330      	movle	r3, #48	; 0x30
 8005270:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005274:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005278:	1b92      	subs	r2, r2, r6
 800527a:	6122      	str	r2, [r4, #16]
 800527c:	f8cd a000 	str.w	sl, [sp]
 8005280:	464b      	mov	r3, r9
 8005282:	aa03      	add	r2, sp, #12
 8005284:	4621      	mov	r1, r4
 8005286:	4640      	mov	r0, r8
 8005288:	f7ff fee2 	bl	8005050 <_printf_common>
 800528c:	3001      	adds	r0, #1
 800528e:	d14c      	bne.n	800532a <_printf_i+0x1fe>
 8005290:	f04f 30ff 	mov.w	r0, #4294967295
 8005294:	b004      	add	sp, #16
 8005296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800529a:	4835      	ldr	r0, [pc, #212]	; (8005370 <_printf_i+0x244>)
 800529c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	680e      	ldr	r6, [r1, #0]
 80052a4:	061f      	lsls	r7, r3, #24
 80052a6:	f856 5b04 	ldr.w	r5, [r6], #4
 80052aa:	600e      	str	r6, [r1, #0]
 80052ac:	d514      	bpl.n	80052d8 <_printf_i+0x1ac>
 80052ae:	07d9      	lsls	r1, r3, #31
 80052b0:	bf44      	itt	mi
 80052b2:	f043 0320 	orrmi.w	r3, r3, #32
 80052b6:	6023      	strmi	r3, [r4, #0]
 80052b8:	b91d      	cbnz	r5, 80052c2 <_printf_i+0x196>
 80052ba:	6823      	ldr	r3, [r4, #0]
 80052bc:	f023 0320 	bic.w	r3, r3, #32
 80052c0:	6023      	str	r3, [r4, #0]
 80052c2:	2310      	movs	r3, #16
 80052c4:	e7b0      	b.n	8005228 <_printf_i+0xfc>
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	f043 0320 	orr.w	r3, r3, #32
 80052cc:	6023      	str	r3, [r4, #0]
 80052ce:	2378      	movs	r3, #120	; 0x78
 80052d0:	4828      	ldr	r0, [pc, #160]	; (8005374 <_printf_i+0x248>)
 80052d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052d6:	e7e3      	b.n	80052a0 <_printf_i+0x174>
 80052d8:	065e      	lsls	r6, r3, #25
 80052da:	bf48      	it	mi
 80052dc:	b2ad      	uxthmi	r5, r5
 80052de:	e7e6      	b.n	80052ae <_printf_i+0x182>
 80052e0:	4616      	mov	r6, r2
 80052e2:	e7bb      	b.n	800525c <_printf_i+0x130>
 80052e4:	680b      	ldr	r3, [r1, #0]
 80052e6:	6826      	ldr	r6, [r4, #0]
 80052e8:	6960      	ldr	r0, [r4, #20]
 80052ea:	1d1d      	adds	r5, r3, #4
 80052ec:	600d      	str	r5, [r1, #0]
 80052ee:	0635      	lsls	r5, r6, #24
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	d501      	bpl.n	80052f8 <_printf_i+0x1cc>
 80052f4:	6018      	str	r0, [r3, #0]
 80052f6:	e002      	b.n	80052fe <_printf_i+0x1d2>
 80052f8:	0671      	lsls	r1, r6, #25
 80052fa:	d5fb      	bpl.n	80052f4 <_printf_i+0x1c8>
 80052fc:	8018      	strh	r0, [r3, #0]
 80052fe:	2300      	movs	r3, #0
 8005300:	6123      	str	r3, [r4, #16]
 8005302:	4616      	mov	r6, r2
 8005304:	e7ba      	b.n	800527c <_printf_i+0x150>
 8005306:	680b      	ldr	r3, [r1, #0]
 8005308:	1d1a      	adds	r2, r3, #4
 800530a:	600a      	str	r2, [r1, #0]
 800530c:	681e      	ldr	r6, [r3, #0]
 800530e:	6862      	ldr	r2, [r4, #4]
 8005310:	2100      	movs	r1, #0
 8005312:	4630      	mov	r0, r6
 8005314:	f7fa ff84 	bl	8000220 <memchr>
 8005318:	b108      	cbz	r0, 800531e <_printf_i+0x1f2>
 800531a:	1b80      	subs	r0, r0, r6
 800531c:	6060      	str	r0, [r4, #4]
 800531e:	6863      	ldr	r3, [r4, #4]
 8005320:	6123      	str	r3, [r4, #16]
 8005322:	2300      	movs	r3, #0
 8005324:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005328:	e7a8      	b.n	800527c <_printf_i+0x150>
 800532a:	6923      	ldr	r3, [r4, #16]
 800532c:	4632      	mov	r2, r6
 800532e:	4649      	mov	r1, r9
 8005330:	4640      	mov	r0, r8
 8005332:	47d0      	blx	sl
 8005334:	3001      	adds	r0, #1
 8005336:	d0ab      	beq.n	8005290 <_printf_i+0x164>
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	079b      	lsls	r3, r3, #30
 800533c:	d413      	bmi.n	8005366 <_printf_i+0x23a>
 800533e:	68e0      	ldr	r0, [r4, #12]
 8005340:	9b03      	ldr	r3, [sp, #12]
 8005342:	4298      	cmp	r0, r3
 8005344:	bfb8      	it	lt
 8005346:	4618      	movlt	r0, r3
 8005348:	e7a4      	b.n	8005294 <_printf_i+0x168>
 800534a:	2301      	movs	r3, #1
 800534c:	4632      	mov	r2, r6
 800534e:	4649      	mov	r1, r9
 8005350:	4640      	mov	r0, r8
 8005352:	47d0      	blx	sl
 8005354:	3001      	adds	r0, #1
 8005356:	d09b      	beq.n	8005290 <_printf_i+0x164>
 8005358:	3501      	adds	r5, #1
 800535a:	68e3      	ldr	r3, [r4, #12]
 800535c:	9903      	ldr	r1, [sp, #12]
 800535e:	1a5b      	subs	r3, r3, r1
 8005360:	42ab      	cmp	r3, r5
 8005362:	dcf2      	bgt.n	800534a <_printf_i+0x21e>
 8005364:	e7eb      	b.n	800533e <_printf_i+0x212>
 8005366:	2500      	movs	r5, #0
 8005368:	f104 0619 	add.w	r6, r4, #25
 800536c:	e7f5      	b.n	800535a <_printf_i+0x22e>
 800536e:	bf00      	nop
 8005370:	08007496 	.word	0x08007496
 8005374:	080074a7 	.word	0x080074a7

08005378 <quorem>:
 8005378:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800537c:	6903      	ldr	r3, [r0, #16]
 800537e:	690c      	ldr	r4, [r1, #16]
 8005380:	42a3      	cmp	r3, r4
 8005382:	4607      	mov	r7, r0
 8005384:	f2c0 8081 	blt.w	800548a <quorem+0x112>
 8005388:	3c01      	subs	r4, #1
 800538a:	f101 0814 	add.w	r8, r1, #20
 800538e:	f100 0514 	add.w	r5, r0, #20
 8005392:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005396:	9301      	str	r3, [sp, #4]
 8005398:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800539c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053a0:	3301      	adds	r3, #1
 80053a2:	429a      	cmp	r2, r3
 80053a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80053a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80053b0:	d331      	bcc.n	8005416 <quorem+0x9e>
 80053b2:	f04f 0e00 	mov.w	lr, #0
 80053b6:	4640      	mov	r0, r8
 80053b8:	46ac      	mov	ip, r5
 80053ba:	46f2      	mov	sl, lr
 80053bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80053c0:	b293      	uxth	r3, r2
 80053c2:	fb06 e303 	mla	r3, r6, r3, lr
 80053c6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	ebaa 0303 	sub.w	r3, sl, r3
 80053d0:	0c12      	lsrs	r2, r2, #16
 80053d2:	f8dc a000 	ldr.w	sl, [ip]
 80053d6:	fb06 e202 	mla	r2, r6, r2, lr
 80053da:	fa13 f38a 	uxtah	r3, r3, sl
 80053de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80053e2:	fa1f fa82 	uxth.w	sl, r2
 80053e6:	f8dc 2000 	ldr.w	r2, [ip]
 80053ea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80053ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80053f8:	4581      	cmp	r9, r0
 80053fa:	f84c 3b04 	str.w	r3, [ip], #4
 80053fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005402:	d2db      	bcs.n	80053bc <quorem+0x44>
 8005404:	f855 300b 	ldr.w	r3, [r5, fp]
 8005408:	b92b      	cbnz	r3, 8005416 <quorem+0x9e>
 800540a:	9b01      	ldr	r3, [sp, #4]
 800540c:	3b04      	subs	r3, #4
 800540e:	429d      	cmp	r5, r3
 8005410:	461a      	mov	r2, r3
 8005412:	d32e      	bcc.n	8005472 <quorem+0xfa>
 8005414:	613c      	str	r4, [r7, #16]
 8005416:	4638      	mov	r0, r7
 8005418:	f001 f8be 	bl	8006598 <__mcmp>
 800541c:	2800      	cmp	r0, #0
 800541e:	db24      	blt.n	800546a <quorem+0xf2>
 8005420:	3601      	adds	r6, #1
 8005422:	4628      	mov	r0, r5
 8005424:	f04f 0c00 	mov.w	ip, #0
 8005428:	f858 2b04 	ldr.w	r2, [r8], #4
 800542c:	f8d0 e000 	ldr.w	lr, [r0]
 8005430:	b293      	uxth	r3, r2
 8005432:	ebac 0303 	sub.w	r3, ip, r3
 8005436:	0c12      	lsrs	r2, r2, #16
 8005438:	fa13 f38e 	uxtah	r3, r3, lr
 800543c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005440:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005444:	b29b      	uxth	r3, r3
 8005446:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800544a:	45c1      	cmp	r9, r8
 800544c:	f840 3b04 	str.w	r3, [r0], #4
 8005450:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005454:	d2e8      	bcs.n	8005428 <quorem+0xb0>
 8005456:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800545a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800545e:	b922      	cbnz	r2, 800546a <quorem+0xf2>
 8005460:	3b04      	subs	r3, #4
 8005462:	429d      	cmp	r5, r3
 8005464:	461a      	mov	r2, r3
 8005466:	d30a      	bcc.n	800547e <quorem+0x106>
 8005468:	613c      	str	r4, [r7, #16]
 800546a:	4630      	mov	r0, r6
 800546c:	b003      	add	sp, #12
 800546e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005472:	6812      	ldr	r2, [r2, #0]
 8005474:	3b04      	subs	r3, #4
 8005476:	2a00      	cmp	r2, #0
 8005478:	d1cc      	bne.n	8005414 <quorem+0x9c>
 800547a:	3c01      	subs	r4, #1
 800547c:	e7c7      	b.n	800540e <quorem+0x96>
 800547e:	6812      	ldr	r2, [r2, #0]
 8005480:	3b04      	subs	r3, #4
 8005482:	2a00      	cmp	r2, #0
 8005484:	d1f0      	bne.n	8005468 <quorem+0xf0>
 8005486:	3c01      	subs	r4, #1
 8005488:	e7eb      	b.n	8005462 <quorem+0xea>
 800548a:	2000      	movs	r0, #0
 800548c:	e7ee      	b.n	800546c <quorem+0xf4>
	...

08005490 <_dtoa_r>:
 8005490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005494:	ed2d 8b02 	vpush	{d8}
 8005498:	ec57 6b10 	vmov	r6, r7, d0
 800549c:	b095      	sub	sp, #84	; 0x54
 800549e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80054a0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80054a4:	9105      	str	r1, [sp, #20]
 80054a6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80054aa:	4604      	mov	r4, r0
 80054ac:	9209      	str	r2, [sp, #36]	; 0x24
 80054ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80054b0:	b975      	cbnz	r5, 80054d0 <_dtoa_r+0x40>
 80054b2:	2010      	movs	r0, #16
 80054b4:	f000 fddc 	bl	8006070 <malloc>
 80054b8:	4602      	mov	r2, r0
 80054ba:	6260      	str	r0, [r4, #36]	; 0x24
 80054bc:	b920      	cbnz	r0, 80054c8 <_dtoa_r+0x38>
 80054be:	4bb2      	ldr	r3, [pc, #712]	; (8005788 <_dtoa_r+0x2f8>)
 80054c0:	21ea      	movs	r1, #234	; 0xea
 80054c2:	48b2      	ldr	r0, [pc, #712]	; (800578c <_dtoa_r+0x2fc>)
 80054c4:	f001 fa32 	bl	800692c <__assert_func>
 80054c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80054cc:	6005      	str	r5, [r0, #0]
 80054ce:	60c5      	str	r5, [r0, #12]
 80054d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054d2:	6819      	ldr	r1, [r3, #0]
 80054d4:	b151      	cbz	r1, 80054ec <_dtoa_r+0x5c>
 80054d6:	685a      	ldr	r2, [r3, #4]
 80054d8:	604a      	str	r2, [r1, #4]
 80054da:	2301      	movs	r3, #1
 80054dc:	4093      	lsls	r3, r2
 80054de:	608b      	str	r3, [r1, #8]
 80054e0:	4620      	mov	r0, r4
 80054e2:	f000 fe1b 	bl	800611c <_Bfree>
 80054e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054e8:	2200      	movs	r2, #0
 80054ea:	601a      	str	r2, [r3, #0]
 80054ec:	1e3b      	subs	r3, r7, #0
 80054ee:	bfb9      	ittee	lt
 80054f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80054f4:	9303      	strlt	r3, [sp, #12]
 80054f6:	2300      	movge	r3, #0
 80054f8:	f8c8 3000 	strge.w	r3, [r8]
 80054fc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005500:	4ba3      	ldr	r3, [pc, #652]	; (8005790 <_dtoa_r+0x300>)
 8005502:	bfbc      	itt	lt
 8005504:	2201      	movlt	r2, #1
 8005506:	f8c8 2000 	strlt.w	r2, [r8]
 800550a:	ea33 0309 	bics.w	r3, r3, r9
 800550e:	d11b      	bne.n	8005548 <_dtoa_r+0xb8>
 8005510:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005512:	f242 730f 	movw	r3, #9999	; 0x270f
 8005516:	6013      	str	r3, [r2, #0]
 8005518:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800551c:	4333      	orrs	r3, r6
 800551e:	f000 857a 	beq.w	8006016 <_dtoa_r+0xb86>
 8005522:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005524:	b963      	cbnz	r3, 8005540 <_dtoa_r+0xb0>
 8005526:	4b9b      	ldr	r3, [pc, #620]	; (8005794 <_dtoa_r+0x304>)
 8005528:	e024      	b.n	8005574 <_dtoa_r+0xe4>
 800552a:	4b9b      	ldr	r3, [pc, #620]	; (8005798 <_dtoa_r+0x308>)
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	3308      	adds	r3, #8
 8005530:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005532:	6013      	str	r3, [r2, #0]
 8005534:	9800      	ldr	r0, [sp, #0]
 8005536:	b015      	add	sp, #84	; 0x54
 8005538:	ecbd 8b02 	vpop	{d8}
 800553c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005540:	4b94      	ldr	r3, [pc, #592]	; (8005794 <_dtoa_r+0x304>)
 8005542:	9300      	str	r3, [sp, #0]
 8005544:	3303      	adds	r3, #3
 8005546:	e7f3      	b.n	8005530 <_dtoa_r+0xa0>
 8005548:	ed9d 7b02 	vldr	d7, [sp, #8]
 800554c:	2200      	movs	r2, #0
 800554e:	ec51 0b17 	vmov	r0, r1, d7
 8005552:	2300      	movs	r3, #0
 8005554:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005558:	f7fb fad6 	bl	8000b08 <__aeabi_dcmpeq>
 800555c:	4680      	mov	r8, r0
 800555e:	b158      	cbz	r0, 8005578 <_dtoa_r+0xe8>
 8005560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005562:	2301      	movs	r3, #1
 8005564:	6013      	str	r3, [r2, #0]
 8005566:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005568:	2b00      	cmp	r3, #0
 800556a:	f000 8551 	beq.w	8006010 <_dtoa_r+0xb80>
 800556e:	488b      	ldr	r0, [pc, #556]	; (800579c <_dtoa_r+0x30c>)
 8005570:	6018      	str	r0, [r3, #0]
 8005572:	1e43      	subs	r3, r0, #1
 8005574:	9300      	str	r3, [sp, #0]
 8005576:	e7dd      	b.n	8005534 <_dtoa_r+0xa4>
 8005578:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800557c:	aa12      	add	r2, sp, #72	; 0x48
 800557e:	a913      	add	r1, sp, #76	; 0x4c
 8005580:	4620      	mov	r0, r4
 8005582:	f001 f8ad 	bl	80066e0 <__d2b>
 8005586:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800558a:	4683      	mov	fp, r0
 800558c:	2d00      	cmp	r5, #0
 800558e:	d07c      	beq.n	800568a <_dtoa_r+0x1fa>
 8005590:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005592:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800559a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800559e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80055a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80055a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80055aa:	4b7d      	ldr	r3, [pc, #500]	; (80057a0 <_dtoa_r+0x310>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	4630      	mov	r0, r6
 80055b0:	4639      	mov	r1, r7
 80055b2:	f7fa fe89 	bl	80002c8 <__aeabi_dsub>
 80055b6:	a36e      	add	r3, pc, #440	; (adr r3, 8005770 <_dtoa_r+0x2e0>)
 80055b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055bc:	f7fb f83c 	bl	8000638 <__aeabi_dmul>
 80055c0:	a36d      	add	r3, pc, #436	; (adr r3, 8005778 <_dtoa_r+0x2e8>)
 80055c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c6:	f7fa fe81 	bl	80002cc <__adddf3>
 80055ca:	4606      	mov	r6, r0
 80055cc:	4628      	mov	r0, r5
 80055ce:	460f      	mov	r7, r1
 80055d0:	f7fa ffc8 	bl	8000564 <__aeabi_i2d>
 80055d4:	a36a      	add	r3, pc, #424	; (adr r3, 8005780 <_dtoa_r+0x2f0>)
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	f7fb f82d 	bl	8000638 <__aeabi_dmul>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4630      	mov	r0, r6
 80055e4:	4639      	mov	r1, r7
 80055e6:	f7fa fe71 	bl	80002cc <__adddf3>
 80055ea:	4606      	mov	r6, r0
 80055ec:	460f      	mov	r7, r1
 80055ee:	f7fb fad3 	bl	8000b98 <__aeabi_d2iz>
 80055f2:	2200      	movs	r2, #0
 80055f4:	4682      	mov	sl, r0
 80055f6:	2300      	movs	r3, #0
 80055f8:	4630      	mov	r0, r6
 80055fa:	4639      	mov	r1, r7
 80055fc:	f7fb fa8e 	bl	8000b1c <__aeabi_dcmplt>
 8005600:	b148      	cbz	r0, 8005616 <_dtoa_r+0x186>
 8005602:	4650      	mov	r0, sl
 8005604:	f7fa ffae 	bl	8000564 <__aeabi_i2d>
 8005608:	4632      	mov	r2, r6
 800560a:	463b      	mov	r3, r7
 800560c:	f7fb fa7c 	bl	8000b08 <__aeabi_dcmpeq>
 8005610:	b908      	cbnz	r0, 8005616 <_dtoa_r+0x186>
 8005612:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005616:	f1ba 0f16 	cmp.w	sl, #22
 800561a:	d854      	bhi.n	80056c6 <_dtoa_r+0x236>
 800561c:	4b61      	ldr	r3, [pc, #388]	; (80057a4 <_dtoa_r+0x314>)
 800561e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005626:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800562a:	f7fb fa77 	bl	8000b1c <__aeabi_dcmplt>
 800562e:	2800      	cmp	r0, #0
 8005630:	d04b      	beq.n	80056ca <_dtoa_r+0x23a>
 8005632:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005636:	2300      	movs	r3, #0
 8005638:	930e      	str	r3, [sp, #56]	; 0x38
 800563a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800563c:	1b5d      	subs	r5, r3, r5
 800563e:	1e6b      	subs	r3, r5, #1
 8005640:	9304      	str	r3, [sp, #16]
 8005642:	bf43      	ittte	mi
 8005644:	2300      	movmi	r3, #0
 8005646:	f1c5 0801 	rsbmi	r8, r5, #1
 800564a:	9304      	strmi	r3, [sp, #16]
 800564c:	f04f 0800 	movpl.w	r8, #0
 8005650:	f1ba 0f00 	cmp.w	sl, #0
 8005654:	db3b      	blt.n	80056ce <_dtoa_r+0x23e>
 8005656:	9b04      	ldr	r3, [sp, #16]
 8005658:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800565c:	4453      	add	r3, sl
 800565e:	9304      	str	r3, [sp, #16]
 8005660:	2300      	movs	r3, #0
 8005662:	9306      	str	r3, [sp, #24]
 8005664:	9b05      	ldr	r3, [sp, #20]
 8005666:	2b09      	cmp	r3, #9
 8005668:	d869      	bhi.n	800573e <_dtoa_r+0x2ae>
 800566a:	2b05      	cmp	r3, #5
 800566c:	bfc4      	itt	gt
 800566e:	3b04      	subgt	r3, #4
 8005670:	9305      	strgt	r3, [sp, #20]
 8005672:	9b05      	ldr	r3, [sp, #20]
 8005674:	f1a3 0302 	sub.w	r3, r3, #2
 8005678:	bfcc      	ite	gt
 800567a:	2500      	movgt	r5, #0
 800567c:	2501      	movle	r5, #1
 800567e:	2b03      	cmp	r3, #3
 8005680:	d869      	bhi.n	8005756 <_dtoa_r+0x2c6>
 8005682:	e8df f003 	tbb	[pc, r3]
 8005686:	4e2c      	.short	0x4e2c
 8005688:	5a4c      	.short	0x5a4c
 800568a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800568e:	441d      	add	r5, r3
 8005690:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005694:	2b20      	cmp	r3, #32
 8005696:	bfc1      	itttt	gt
 8005698:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800569c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80056a0:	fa09 f303 	lslgt.w	r3, r9, r3
 80056a4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80056a8:	bfda      	itte	le
 80056aa:	f1c3 0320 	rsble	r3, r3, #32
 80056ae:	fa06 f003 	lslle.w	r0, r6, r3
 80056b2:	4318      	orrgt	r0, r3
 80056b4:	f7fa ff46 	bl	8000544 <__aeabi_ui2d>
 80056b8:	2301      	movs	r3, #1
 80056ba:	4606      	mov	r6, r0
 80056bc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80056c0:	3d01      	subs	r5, #1
 80056c2:	9310      	str	r3, [sp, #64]	; 0x40
 80056c4:	e771      	b.n	80055aa <_dtoa_r+0x11a>
 80056c6:	2301      	movs	r3, #1
 80056c8:	e7b6      	b.n	8005638 <_dtoa_r+0x1a8>
 80056ca:	900e      	str	r0, [sp, #56]	; 0x38
 80056cc:	e7b5      	b.n	800563a <_dtoa_r+0x1aa>
 80056ce:	f1ca 0300 	rsb	r3, sl, #0
 80056d2:	9306      	str	r3, [sp, #24]
 80056d4:	2300      	movs	r3, #0
 80056d6:	eba8 080a 	sub.w	r8, r8, sl
 80056da:	930d      	str	r3, [sp, #52]	; 0x34
 80056dc:	e7c2      	b.n	8005664 <_dtoa_r+0x1d4>
 80056de:	2300      	movs	r3, #0
 80056e0:	9308      	str	r3, [sp, #32]
 80056e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	dc39      	bgt.n	800575c <_dtoa_r+0x2cc>
 80056e8:	f04f 0901 	mov.w	r9, #1
 80056ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80056f0:	464b      	mov	r3, r9
 80056f2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80056f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80056f8:	2200      	movs	r2, #0
 80056fa:	6042      	str	r2, [r0, #4]
 80056fc:	2204      	movs	r2, #4
 80056fe:	f102 0614 	add.w	r6, r2, #20
 8005702:	429e      	cmp	r6, r3
 8005704:	6841      	ldr	r1, [r0, #4]
 8005706:	d92f      	bls.n	8005768 <_dtoa_r+0x2d8>
 8005708:	4620      	mov	r0, r4
 800570a:	f000 fcc7 	bl	800609c <_Balloc>
 800570e:	9000      	str	r0, [sp, #0]
 8005710:	2800      	cmp	r0, #0
 8005712:	d14b      	bne.n	80057ac <_dtoa_r+0x31c>
 8005714:	4b24      	ldr	r3, [pc, #144]	; (80057a8 <_dtoa_r+0x318>)
 8005716:	4602      	mov	r2, r0
 8005718:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800571c:	e6d1      	b.n	80054c2 <_dtoa_r+0x32>
 800571e:	2301      	movs	r3, #1
 8005720:	e7de      	b.n	80056e0 <_dtoa_r+0x250>
 8005722:	2300      	movs	r3, #0
 8005724:	9308      	str	r3, [sp, #32]
 8005726:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005728:	eb0a 0903 	add.w	r9, sl, r3
 800572c:	f109 0301 	add.w	r3, r9, #1
 8005730:	2b01      	cmp	r3, #1
 8005732:	9301      	str	r3, [sp, #4]
 8005734:	bfb8      	it	lt
 8005736:	2301      	movlt	r3, #1
 8005738:	e7dd      	b.n	80056f6 <_dtoa_r+0x266>
 800573a:	2301      	movs	r3, #1
 800573c:	e7f2      	b.n	8005724 <_dtoa_r+0x294>
 800573e:	2501      	movs	r5, #1
 8005740:	2300      	movs	r3, #0
 8005742:	9305      	str	r3, [sp, #20]
 8005744:	9508      	str	r5, [sp, #32]
 8005746:	f04f 39ff 	mov.w	r9, #4294967295
 800574a:	2200      	movs	r2, #0
 800574c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005750:	2312      	movs	r3, #18
 8005752:	9209      	str	r2, [sp, #36]	; 0x24
 8005754:	e7cf      	b.n	80056f6 <_dtoa_r+0x266>
 8005756:	2301      	movs	r3, #1
 8005758:	9308      	str	r3, [sp, #32]
 800575a:	e7f4      	b.n	8005746 <_dtoa_r+0x2b6>
 800575c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005760:	f8cd 9004 	str.w	r9, [sp, #4]
 8005764:	464b      	mov	r3, r9
 8005766:	e7c6      	b.n	80056f6 <_dtoa_r+0x266>
 8005768:	3101      	adds	r1, #1
 800576a:	6041      	str	r1, [r0, #4]
 800576c:	0052      	lsls	r2, r2, #1
 800576e:	e7c6      	b.n	80056fe <_dtoa_r+0x26e>
 8005770:	636f4361 	.word	0x636f4361
 8005774:	3fd287a7 	.word	0x3fd287a7
 8005778:	8b60c8b3 	.word	0x8b60c8b3
 800577c:	3fc68a28 	.word	0x3fc68a28
 8005780:	509f79fb 	.word	0x509f79fb
 8005784:	3fd34413 	.word	0x3fd34413
 8005788:	080074c5 	.word	0x080074c5
 800578c:	080074dc 	.word	0x080074dc
 8005790:	7ff00000 	.word	0x7ff00000
 8005794:	080074c1 	.word	0x080074c1
 8005798:	080074b8 	.word	0x080074b8
 800579c:	08007495 	.word	0x08007495
 80057a0:	3ff80000 	.word	0x3ff80000
 80057a4:	080075d8 	.word	0x080075d8
 80057a8:	0800753b 	.word	0x0800753b
 80057ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057ae:	9a00      	ldr	r2, [sp, #0]
 80057b0:	601a      	str	r2, [r3, #0]
 80057b2:	9b01      	ldr	r3, [sp, #4]
 80057b4:	2b0e      	cmp	r3, #14
 80057b6:	f200 80ad 	bhi.w	8005914 <_dtoa_r+0x484>
 80057ba:	2d00      	cmp	r5, #0
 80057bc:	f000 80aa 	beq.w	8005914 <_dtoa_r+0x484>
 80057c0:	f1ba 0f00 	cmp.w	sl, #0
 80057c4:	dd36      	ble.n	8005834 <_dtoa_r+0x3a4>
 80057c6:	4ac3      	ldr	r2, [pc, #780]	; (8005ad4 <_dtoa_r+0x644>)
 80057c8:	f00a 030f 	and.w	r3, sl, #15
 80057cc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80057d0:	ed93 7b00 	vldr	d7, [r3]
 80057d4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80057d8:	ea4f 172a 	mov.w	r7, sl, asr #4
 80057dc:	eeb0 8a47 	vmov.f32	s16, s14
 80057e0:	eef0 8a67 	vmov.f32	s17, s15
 80057e4:	d016      	beq.n	8005814 <_dtoa_r+0x384>
 80057e6:	4bbc      	ldr	r3, [pc, #752]	; (8005ad8 <_dtoa_r+0x648>)
 80057e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80057ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80057f0:	f7fb f84c 	bl	800088c <__aeabi_ddiv>
 80057f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80057f8:	f007 070f 	and.w	r7, r7, #15
 80057fc:	2503      	movs	r5, #3
 80057fe:	4eb6      	ldr	r6, [pc, #728]	; (8005ad8 <_dtoa_r+0x648>)
 8005800:	b957      	cbnz	r7, 8005818 <_dtoa_r+0x388>
 8005802:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005806:	ec53 2b18 	vmov	r2, r3, d8
 800580a:	f7fb f83f 	bl	800088c <__aeabi_ddiv>
 800580e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005812:	e029      	b.n	8005868 <_dtoa_r+0x3d8>
 8005814:	2502      	movs	r5, #2
 8005816:	e7f2      	b.n	80057fe <_dtoa_r+0x36e>
 8005818:	07f9      	lsls	r1, r7, #31
 800581a:	d508      	bpl.n	800582e <_dtoa_r+0x39e>
 800581c:	ec51 0b18 	vmov	r0, r1, d8
 8005820:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005824:	f7fa ff08 	bl	8000638 <__aeabi_dmul>
 8005828:	ec41 0b18 	vmov	d8, r0, r1
 800582c:	3501      	adds	r5, #1
 800582e:	107f      	asrs	r7, r7, #1
 8005830:	3608      	adds	r6, #8
 8005832:	e7e5      	b.n	8005800 <_dtoa_r+0x370>
 8005834:	f000 80a6 	beq.w	8005984 <_dtoa_r+0x4f4>
 8005838:	f1ca 0600 	rsb	r6, sl, #0
 800583c:	4ba5      	ldr	r3, [pc, #660]	; (8005ad4 <_dtoa_r+0x644>)
 800583e:	4fa6      	ldr	r7, [pc, #664]	; (8005ad8 <_dtoa_r+0x648>)
 8005840:	f006 020f 	and.w	r2, r6, #15
 8005844:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800584c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005850:	f7fa fef2 	bl	8000638 <__aeabi_dmul>
 8005854:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005858:	1136      	asrs	r6, r6, #4
 800585a:	2300      	movs	r3, #0
 800585c:	2502      	movs	r5, #2
 800585e:	2e00      	cmp	r6, #0
 8005860:	f040 8085 	bne.w	800596e <_dtoa_r+0x4de>
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1d2      	bne.n	800580e <_dtoa_r+0x37e>
 8005868:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800586a:	2b00      	cmp	r3, #0
 800586c:	f000 808c 	beq.w	8005988 <_dtoa_r+0x4f8>
 8005870:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005874:	4b99      	ldr	r3, [pc, #612]	; (8005adc <_dtoa_r+0x64c>)
 8005876:	2200      	movs	r2, #0
 8005878:	4630      	mov	r0, r6
 800587a:	4639      	mov	r1, r7
 800587c:	f7fb f94e 	bl	8000b1c <__aeabi_dcmplt>
 8005880:	2800      	cmp	r0, #0
 8005882:	f000 8081 	beq.w	8005988 <_dtoa_r+0x4f8>
 8005886:	9b01      	ldr	r3, [sp, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d07d      	beq.n	8005988 <_dtoa_r+0x4f8>
 800588c:	f1b9 0f00 	cmp.w	r9, #0
 8005890:	dd3c      	ble.n	800590c <_dtoa_r+0x47c>
 8005892:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005896:	9307      	str	r3, [sp, #28]
 8005898:	2200      	movs	r2, #0
 800589a:	4b91      	ldr	r3, [pc, #580]	; (8005ae0 <_dtoa_r+0x650>)
 800589c:	4630      	mov	r0, r6
 800589e:	4639      	mov	r1, r7
 80058a0:	f7fa feca 	bl	8000638 <__aeabi_dmul>
 80058a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058a8:	3501      	adds	r5, #1
 80058aa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80058ae:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80058b2:	4628      	mov	r0, r5
 80058b4:	f7fa fe56 	bl	8000564 <__aeabi_i2d>
 80058b8:	4632      	mov	r2, r6
 80058ba:	463b      	mov	r3, r7
 80058bc:	f7fa febc 	bl	8000638 <__aeabi_dmul>
 80058c0:	4b88      	ldr	r3, [pc, #544]	; (8005ae4 <_dtoa_r+0x654>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	f7fa fd02 	bl	80002cc <__adddf3>
 80058c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80058cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058d0:	9303      	str	r3, [sp, #12]
 80058d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d15c      	bne.n	8005992 <_dtoa_r+0x502>
 80058d8:	4b83      	ldr	r3, [pc, #524]	; (8005ae8 <_dtoa_r+0x658>)
 80058da:	2200      	movs	r2, #0
 80058dc:	4630      	mov	r0, r6
 80058de:	4639      	mov	r1, r7
 80058e0:	f7fa fcf2 	bl	80002c8 <__aeabi_dsub>
 80058e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058e8:	4606      	mov	r6, r0
 80058ea:	460f      	mov	r7, r1
 80058ec:	f7fb f934 	bl	8000b58 <__aeabi_dcmpgt>
 80058f0:	2800      	cmp	r0, #0
 80058f2:	f040 8296 	bne.w	8005e22 <_dtoa_r+0x992>
 80058f6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80058fa:	4630      	mov	r0, r6
 80058fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005900:	4639      	mov	r1, r7
 8005902:	f7fb f90b 	bl	8000b1c <__aeabi_dcmplt>
 8005906:	2800      	cmp	r0, #0
 8005908:	f040 8288 	bne.w	8005e1c <_dtoa_r+0x98c>
 800590c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005910:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005914:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005916:	2b00      	cmp	r3, #0
 8005918:	f2c0 8158 	blt.w	8005bcc <_dtoa_r+0x73c>
 800591c:	f1ba 0f0e 	cmp.w	sl, #14
 8005920:	f300 8154 	bgt.w	8005bcc <_dtoa_r+0x73c>
 8005924:	4b6b      	ldr	r3, [pc, #428]	; (8005ad4 <_dtoa_r+0x644>)
 8005926:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800592a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800592e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005930:	2b00      	cmp	r3, #0
 8005932:	f280 80e3 	bge.w	8005afc <_dtoa_r+0x66c>
 8005936:	9b01      	ldr	r3, [sp, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	f300 80df 	bgt.w	8005afc <_dtoa_r+0x66c>
 800593e:	f040 826d 	bne.w	8005e1c <_dtoa_r+0x98c>
 8005942:	4b69      	ldr	r3, [pc, #420]	; (8005ae8 <_dtoa_r+0x658>)
 8005944:	2200      	movs	r2, #0
 8005946:	4640      	mov	r0, r8
 8005948:	4649      	mov	r1, r9
 800594a:	f7fa fe75 	bl	8000638 <__aeabi_dmul>
 800594e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005952:	f7fb f8f7 	bl	8000b44 <__aeabi_dcmpge>
 8005956:	9e01      	ldr	r6, [sp, #4]
 8005958:	4637      	mov	r7, r6
 800595a:	2800      	cmp	r0, #0
 800595c:	f040 8243 	bne.w	8005de6 <_dtoa_r+0x956>
 8005960:	9d00      	ldr	r5, [sp, #0]
 8005962:	2331      	movs	r3, #49	; 0x31
 8005964:	f805 3b01 	strb.w	r3, [r5], #1
 8005968:	f10a 0a01 	add.w	sl, sl, #1
 800596c:	e23f      	b.n	8005dee <_dtoa_r+0x95e>
 800596e:	07f2      	lsls	r2, r6, #31
 8005970:	d505      	bpl.n	800597e <_dtoa_r+0x4ee>
 8005972:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005976:	f7fa fe5f 	bl	8000638 <__aeabi_dmul>
 800597a:	3501      	adds	r5, #1
 800597c:	2301      	movs	r3, #1
 800597e:	1076      	asrs	r6, r6, #1
 8005980:	3708      	adds	r7, #8
 8005982:	e76c      	b.n	800585e <_dtoa_r+0x3ce>
 8005984:	2502      	movs	r5, #2
 8005986:	e76f      	b.n	8005868 <_dtoa_r+0x3d8>
 8005988:	9b01      	ldr	r3, [sp, #4]
 800598a:	f8cd a01c 	str.w	sl, [sp, #28]
 800598e:	930c      	str	r3, [sp, #48]	; 0x30
 8005990:	e78d      	b.n	80058ae <_dtoa_r+0x41e>
 8005992:	9900      	ldr	r1, [sp, #0]
 8005994:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005998:	4b4e      	ldr	r3, [pc, #312]	; (8005ad4 <_dtoa_r+0x644>)
 800599a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800599e:	4401      	add	r1, r0
 80059a0:	9102      	str	r1, [sp, #8]
 80059a2:	9908      	ldr	r1, [sp, #32]
 80059a4:	eeb0 8a47 	vmov.f32	s16, s14
 80059a8:	eef0 8a67 	vmov.f32	s17, s15
 80059ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80059b4:	2900      	cmp	r1, #0
 80059b6:	d045      	beq.n	8005a44 <_dtoa_r+0x5b4>
 80059b8:	494c      	ldr	r1, [pc, #304]	; (8005aec <_dtoa_r+0x65c>)
 80059ba:	2000      	movs	r0, #0
 80059bc:	f7fa ff66 	bl	800088c <__aeabi_ddiv>
 80059c0:	ec53 2b18 	vmov	r2, r3, d8
 80059c4:	f7fa fc80 	bl	80002c8 <__aeabi_dsub>
 80059c8:	9d00      	ldr	r5, [sp, #0]
 80059ca:	ec41 0b18 	vmov	d8, r0, r1
 80059ce:	4639      	mov	r1, r7
 80059d0:	4630      	mov	r0, r6
 80059d2:	f7fb f8e1 	bl	8000b98 <__aeabi_d2iz>
 80059d6:	900c      	str	r0, [sp, #48]	; 0x30
 80059d8:	f7fa fdc4 	bl	8000564 <__aeabi_i2d>
 80059dc:	4602      	mov	r2, r0
 80059de:	460b      	mov	r3, r1
 80059e0:	4630      	mov	r0, r6
 80059e2:	4639      	mov	r1, r7
 80059e4:	f7fa fc70 	bl	80002c8 <__aeabi_dsub>
 80059e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059ea:	3330      	adds	r3, #48	; 0x30
 80059ec:	f805 3b01 	strb.w	r3, [r5], #1
 80059f0:	ec53 2b18 	vmov	r2, r3, d8
 80059f4:	4606      	mov	r6, r0
 80059f6:	460f      	mov	r7, r1
 80059f8:	f7fb f890 	bl	8000b1c <__aeabi_dcmplt>
 80059fc:	2800      	cmp	r0, #0
 80059fe:	d165      	bne.n	8005acc <_dtoa_r+0x63c>
 8005a00:	4632      	mov	r2, r6
 8005a02:	463b      	mov	r3, r7
 8005a04:	4935      	ldr	r1, [pc, #212]	; (8005adc <_dtoa_r+0x64c>)
 8005a06:	2000      	movs	r0, #0
 8005a08:	f7fa fc5e 	bl	80002c8 <__aeabi_dsub>
 8005a0c:	ec53 2b18 	vmov	r2, r3, d8
 8005a10:	f7fb f884 	bl	8000b1c <__aeabi_dcmplt>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	f040 80b9 	bne.w	8005b8c <_dtoa_r+0x6fc>
 8005a1a:	9b02      	ldr	r3, [sp, #8]
 8005a1c:	429d      	cmp	r5, r3
 8005a1e:	f43f af75 	beq.w	800590c <_dtoa_r+0x47c>
 8005a22:	4b2f      	ldr	r3, [pc, #188]	; (8005ae0 <_dtoa_r+0x650>)
 8005a24:	ec51 0b18 	vmov	r0, r1, d8
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f7fa fe05 	bl	8000638 <__aeabi_dmul>
 8005a2e:	4b2c      	ldr	r3, [pc, #176]	; (8005ae0 <_dtoa_r+0x650>)
 8005a30:	ec41 0b18 	vmov	d8, r0, r1
 8005a34:	2200      	movs	r2, #0
 8005a36:	4630      	mov	r0, r6
 8005a38:	4639      	mov	r1, r7
 8005a3a:	f7fa fdfd 	bl	8000638 <__aeabi_dmul>
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460f      	mov	r7, r1
 8005a42:	e7c4      	b.n	80059ce <_dtoa_r+0x53e>
 8005a44:	ec51 0b17 	vmov	r0, r1, d7
 8005a48:	f7fa fdf6 	bl	8000638 <__aeabi_dmul>
 8005a4c:	9b02      	ldr	r3, [sp, #8]
 8005a4e:	9d00      	ldr	r5, [sp, #0]
 8005a50:	930c      	str	r3, [sp, #48]	; 0x30
 8005a52:	ec41 0b18 	vmov	d8, r0, r1
 8005a56:	4639      	mov	r1, r7
 8005a58:	4630      	mov	r0, r6
 8005a5a:	f7fb f89d 	bl	8000b98 <__aeabi_d2iz>
 8005a5e:	9011      	str	r0, [sp, #68]	; 0x44
 8005a60:	f7fa fd80 	bl	8000564 <__aeabi_i2d>
 8005a64:	4602      	mov	r2, r0
 8005a66:	460b      	mov	r3, r1
 8005a68:	4630      	mov	r0, r6
 8005a6a:	4639      	mov	r1, r7
 8005a6c:	f7fa fc2c 	bl	80002c8 <__aeabi_dsub>
 8005a70:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005a72:	3330      	adds	r3, #48	; 0x30
 8005a74:	f805 3b01 	strb.w	r3, [r5], #1
 8005a78:	9b02      	ldr	r3, [sp, #8]
 8005a7a:	429d      	cmp	r5, r3
 8005a7c:	4606      	mov	r6, r0
 8005a7e:	460f      	mov	r7, r1
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	d134      	bne.n	8005af0 <_dtoa_r+0x660>
 8005a86:	4b19      	ldr	r3, [pc, #100]	; (8005aec <_dtoa_r+0x65c>)
 8005a88:	ec51 0b18 	vmov	r0, r1, d8
 8005a8c:	f7fa fc1e 	bl	80002cc <__adddf3>
 8005a90:	4602      	mov	r2, r0
 8005a92:	460b      	mov	r3, r1
 8005a94:	4630      	mov	r0, r6
 8005a96:	4639      	mov	r1, r7
 8005a98:	f7fb f85e 	bl	8000b58 <__aeabi_dcmpgt>
 8005a9c:	2800      	cmp	r0, #0
 8005a9e:	d175      	bne.n	8005b8c <_dtoa_r+0x6fc>
 8005aa0:	ec53 2b18 	vmov	r2, r3, d8
 8005aa4:	4911      	ldr	r1, [pc, #68]	; (8005aec <_dtoa_r+0x65c>)
 8005aa6:	2000      	movs	r0, #0
 8005aa8:	f7fa fc0e 	bl	80002c8 <__aeabi_dsub>
 8005aac:	4602      	mov	r2, r0
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	4639      	mov	r1, r7
 8005ab4:	f7fb f832 	bl	8000b1c <__aeabi_dcmplt>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	f43f af27 	beq.w	800590c <_dtoa_r+0x47c>
 8005abe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ac0:	1e6b      	subs	r3, r5, #1
 8005ac2:	930c      	str	r3, [sp, #48]	; 0x30
 8005ac4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ac8:	2b30      	cmp	r3, #48	; 0x30
 8005aca:	d0f8      	beq.n	8005abe <_dtoa_r+0x62e>
 8005acc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005ad0:	e04a      	b.n	8005b68 <_dtoa_r+0x6d8>
 8005ad2:	bf00      	nop
 8005ad4:	080075d8 	.word	0x080075d8
 8005ad8:	080075b0 	.word	0x080075b0
 8005adc:	3ff00000 	.word	0x3ff00000
 8005ae0:	40240000 	.word	0x40240000
 8005ae4:	401c0000 	.word	0x401c0000
 8005ae8:	40140000 	.word	0x40140000
 8005aec:	3fe00000 	.word	0x3fe00000
 8005af0:	4baf      	ldr	r3, [pc, #700]	; (8005db0 <_dtoa_r+0x920>)
 8005af2:	f7fa fda1 	bl	8000638 <__aeabi_dmul>
 8005af6:	4606      	mov	r6, r0
 8005af8:	460f      	mov	r7, r1
 8005afa:	e7ac      	b.n	8005a56 <_dtoa_r+0x5c6>
 8005afc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005b00:	9d00      	ldr	r5, [sp, #0]
 8005b02:	4642      	mov	r2, r8
 8005b04:	464b      	mov	r3, r9
 8005b06:	4630      	mov	r0, r6
 8005b08:	4639      	mov	r1, r7
 8005b0a:	f7fa febf 	bl	800088c <__aeabi_ddiv>
 8005b0e:	f7fb f843 	bl	8000b98 <__aeabi_d2iz>
 8005b12:	9002      	str	r0, [sp, #8]
 8005b14:	f7fa fd26 	bl	8000564 <__aeabi_i2d>
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	f7fa fd8c 	bl	8000638 <__aeabi_dmul>
 8005b20:	4602      	mov	r2, r0
 8005b22:	460b      	mov	r3, r1
 8005b24:	4630      	mov	r0, r6
 8005b26:	4639      	mov	r1, r7
 8005b28:	f7fa fbce 	bl	80002c8 <__aeabi_dsub>
 8005b2c:	9e02      	ldr	r6, [sp, #8]
 8005b2e:	9f01      	ldr	r7, [sp, #4]
 8005b30:	3630      	adds	r6, #48	; 0x30
 8005b32:	f805 6b01 	strb.w	r6, [r5], #1
 8005b36:	9e00      	ldr	r6, [sp, #0]
 8005b38:	1bae      	subs	r6, r5, r6
 8005b3a:	42b7      	cmp	r7, r6
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	460b      	mov	r3, r1
 8005b40:	d137      	bne.n	8005bb2 <_dtoa_r+0x722>
 8005b42:	f7fa fbc3 	bl	80002cc <__adddf3>
 8005b46:	4642      	mov	r2, r8
 8005b48:	464b      	mov	r3, r9
 8005b4a:	4606      	mov	r6, r0
 8005b4c:	460f      	mov	r7, r1
 8005b4e:	f7fb f803 	bl	8000b58 <__aeabi_dcmpgt>
 8005b52:	b9c8      	cbnz	r0, 8005b88 <_dtoa_r+0x6f8>
 8005b54:	4642      	mov	r2, r8
 8005b56:	464b      	mov	r3, r9
 8005b58:	4630      	mov	r0, r6
 8005b5a:	4639      	mov	r1, r7
 8005b5c:	f7fa ffd4 	bl	8000b08 <__aeabi_dcmpeq>
 8005b60:	b110      	cbz	r0, 8005b68 <_dtoa_r+0x6d8>
 8005b62:	9b02      	ldr	r3, [sp, #8]
 8005b64:	07d9      	lsls	r1, r3, #31
 8005b66:	d40f      	bmi.n	8005b88 <_dtoa_r+0x6f8>
 8005b68:	4620      	mov	r0, r4
 8005b6a:	4659      	mov	r1, fp
 8005b6c:	f000 fad6 	bl	800611c <_Bfree>
 8005b70:	2300      	movs	r3, #0
 8005b72:	702b      	strb	r3, [r5, #0]
 8005b74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b76:	f10a 0001 	add.w	r0, sl, #1
 8005b7a:	6018      	str	r0, [r3, #0]
 8005b7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	f43f acd8 	beq.w	8005534 <_dtoa_r+0xa4>
 8005b84:	601d      	str	r5, [r3, #0]
 8005b86:	e4d5      	b.n	8005534 <_dtoa_r+0xa4>
 8005b88:	f8cd a01c 	str.w	sl, [sp, #28]
 8005b8c:	462b      	mov	r3, r5
 8005b8e:	461d      	mov	r5, r3
 8005b90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b94:	2a39      	cmp	r2, #57	; 0x39
 8005b96:	d108      	bne.n	8005baa <_dtoa_r+0x71a>
 8005b98:	9a00      	ldr	r2, [sp, #0]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d1f7      	bne.n	8005b8e <_dtoa_r+0x6fe>
 8005b9e:	9a07      	ldr	r2, [sp, #28]
 8005ba0:	9900      	ldr	r1, [sp, #0]
 8005ba2:	3201      	adds	r2, #1
 8005ba4:	9207      	str	r2, [sp, #28]
 8005ba6:	2230      	movs	r2, #48	; 0x30
 8005ba8:	700a      	strb	r2, [r1, #0]
 8005baa:	781a      	ldrb	r2, [r3, #0]
 8005bac:	3201      	adds	r2, #1
 8005bae:	701a      	strb	r2, [r3, #0]
 8005bb0:	e78c      	b.n	8005acc <_dtoa_r+0x63c>
 8005bb2:	4b7f      	ldr	r3, [pc, #508]	; (8005db0 <_dtoa_r+0x920>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f7fa fd3f 	bl	8000638 <__aeabi_dmul>
 8005bba:	2200      	movs	r2, #0
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	4606      	mov	r6, r0
 8005bc0:	460f      	mov	r7, r1
 8005bc2:	f7fa ffa1 	bl	8000b08 <__aeabi_dcmpeq>
 8005bc6:	2800      	cmp	r0, #0
 8005bc8:	d09b      	beq.n	8005b02 <_dtoa_r+0x672>
 8005bca:	e7cd      	b.n	8005b68 <_dtoa_r+0x6d8>
 8005bcc:	9a08      	ldr	r2, [sp, #32]
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	f000 80c4 	beq.w	8005d5c <_dtoa_r+0x8cc>
 8005bd4:	9a05      	ldr	r2, [sp, #20]
 8005bd6:	2a01      	cmp	r2, #1
 8005bd8:	f300 80a8 	bgt.w	8005d2c <_dtoa_r+0x89c>
 8005bdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	f000 80a0 	beq.w	8005d24 <_dtoa_r+0x894>
 8005be4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005be8:	9e06      	ldr	r6, [sp, #24]
 8005bea:	4645      	mov	r5, r8
 8005bec:	9a04      	ldr	r2, [sp, #16]
 8005bee:	2101      	movs	r1, #1
 8005bf0:	441a      	add	r2, r3
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	4498      	add	r8, r3
 8005bf6:	9204      	str	r2, [sp, #16]
 8005bf8:	f000 fb4c 	bl	8006294 <__i2b>
 8005bfc:	4607      	mov	r7, r0
 8005bfe:	2d00      	cmp	r5, #0
 8005c00:	dd0b      	ble.n	8005c1a <_dtoa_r+0x78a>
 8005c02:	9b04      	ldr	r3, [sp, #16]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	dd08      	ble.n	8005c1a <_dtoa_r+0x78a>
 8005c08:	42ab      	cmp	r3, r5
 8005c0a:	9a04      	ldr	r2, [sp, #16]
 8005c0c:	bfa8      	it	ge
 8005c0e:	462b      	movge	r3, r5
 8005c10:	eba8 0803 	sub.w	r8, r8, r3
 8005c14:	1aed      	subs	r5, r5, r3
 8005c16:	1ad3      	subs	r3, r2, r3
 8005c18:	9304      	str	r3, [sp, #16]
 8005c1a:	9b06      	ldr	r3, [sp, #24]
 8005c1c:	b1fb      	cbz	r3, 8005c5e <_dtoa_r+0x7ce>
 8005c1e:	9b08      	ldr	r3, [sp, #32]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 809f 	beq.w	8005d64 <_dtoa_r+0x8d4>
 8005c26:	2e00      	cmp	r6, #0
 8005c28:	dd11      	ble.n	8005c4e <_dtoa_r+0x7be>
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	4632      	mov	r2, r6
 8005c2e:	4620      	mov	r0, r4
 8005c30:	f000 fbec 	bl	800640c <__pow5mult>
 8005c34:	465a      	mov	r2, fp
 8005c36:	4601      	mov	r1, r0
 8005c38:	4607      	mov	r7, r0
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	f000 fb40 	bl	80062c0 <__multiply>
 8005c40:	4659      	mov	r1, fp
 8005c42:	9007      	str	r0, [sp, #28]
 8005c44:	4620      	mov	r0, r4
 8005c46:	f000 fa69 	bl	800611c <_Bfree>
 8005c4a:	9b07      	ldr	r3, [sp, #28]
 8005c4c:	469b      	mov	fp, r3
 8005c4e:	9b06      	ldr	r3, [sp, #24]
 8005c50:	1b9a      	subs	r2, r3, r6
 8005c52:	d004      	beq.n	8005c5e <_dtoa_r+0x7ce>
 8005c54:	4659      	mov	r1, fp
 8005c56:	4620      	mov	r0, r4
 8005c58:	f000 fbd8 	bl	800640c <__pow5mult>
 8005c5c:	4683      	mov	fp, r0
 8005c5e:	2101      	movs	r1, #1
 8005c60:	4620      	mov	r0, r4
 8005c62:	f000 fb17 	bl	8006294 <__i2b>
 8005c66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	4606      	mov	r6, r0
 8005c6c:	dd7c      	ble.n	8005d68 <_dtoa_r+0x8d8>
 8005c6e:	461a      	mov	r2, r3
 8005c70:	4601      	mov	r1, r0
 8005c72:	4620      	mov	r0, r4
 8005c74:	f000 fbca 	bl	800640c <__pow5mult>
 8005c78:	9b05      	ldr	r3, [sp, #20]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	4606      	mov	r6, r0
 8005c7e:	dd76      	ble.n	8005d6e <_dtoa_r+0x8de>
 8005c80:	2300      	movs	r3, #0
 8005c82:	9306      	str	r3, [sp, #24]
 8005c84:	6933      	ldr	r3, [r6, #16]
 8005c86:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005c8a:	6918      	ldr	r0, [r3, #16]
 8005c8c:	f000 fab2 	bl	80061f4 <__hi0bits>
 8005c90:	f1c0 0020 	rsb	r0, r0, #32
 8005c94:	9b04      	ldr	r3, [sp, #16]
 8005c96:	4418      	add	r0, r3
 8005c98:	f010 001f 	ands.w	r0, r0, #31
 8005c9c:	f000 8086 	beq.w	8005dac <_dtoa_r+0x91c>
 8005ca0:	f1c0 0320 	rsb	r3, r0, #32
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	dd7f      	ble.n	8005da8 <_dtoa_r+0x918>
 8005ca8:	f1c0 001c 	rsb	r0, r0, #28
 8005cac:	9b04      	ldr	r3, [sp, #16]
 8005cae:	4403      	add	r3, r0
 8005cb0:	4480      	add	r8, r0
 8005cb2:	4405      	add	r5, r0
 8005cb4:	9304      	str	r3, [sp, #16]
 8005cb6:	f1b8 0f00 	cmp.w	r8, #0
 8005cba:	dd05      	ble.n	8005cc8 <_dtoa_r+0x838>
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	4642      	mov	r2, r8
 8005cc0:	4620      	mov	r0, r4
 8005cc2:	f000 fbfd 	bl	80064c0 <__lshift>
 8005cc6:	4683      	mov	fp, r0
 8005cc8:	9b04      	ldr	r3, [sp, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	dd05      	ble.n	8005cda <_dtoa_r+0x84a>
 8005cce:	4631      	mov	r1, r6
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	4620      	mov	r0, r4
 8005cd4:	f000 fbf4 	bl	80064c0 <__lshift>
 8005cd8:	4606      	mov	r6, r0
 8005cda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d069      	beq.n	8005db4 <_dtoa_r+0x924>
 8005ce0:	4631      	mov	r1, r6
 8005ce2:	4658      	mov	r0, fp
 8005ce4:	f000 fc58 	bl	8006598 <__mcmp>
 8005ce8:	2800      	cmp	r0, #0
 8005cea:	da63      	bge.n	8005db4 <_dtoa_r+0x924>
 8005cec:	2300      	movs	r3, #0
 8005cee:	4659      	mov	r1, fp
 8005cf0:	220a      	movs	r2, #10
 8005cf2:	4620      	mov	r0, r4
 8005cf4:	f000 fa34 	bl	8006160 <__multadd>
 8005cf8:	9b08      	ldr	r3, [sp, #32]
 8005cfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cfe:	4683      	mov	fp, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 818f 	beq.w	8006024 <_dtoa_r+0xb94>
 8005d06:	4639      	mov	r1, r7
 8005d08:	2300      	movs	r3, #0
 8005d0a:	220a      	movs	r2, #10
 8005d0c:	4620      	mov	r0, r4
 8005d0e:	f000 fa27 	bl	8006160 <__multadd>
 8005d12:	f1b9 0f00 	cmp.w	r9, #0
 8005d16:	4607      	mov	r7, r0
 8005d18:	f300 808e 	bgt.w	8005e38 <_dtoa_r+0x9a8>
 8005d1c:	9b05      	ldr	r3, [sp, #20]
 8005d1e:	2b02      	cmp	r3, #2
 8005d20:	dc50      	bgt.n	8005dc4 <_dtoa_r+0x934>
 8005d22:	e089      	b.n	8005e38 <_dtoa_r+0x9a8>
 8005d24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d26:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005d2a:	e75d      	b.n	8005be8 <_dtoa_r+0x758>
 8005d2c:	9b01      	ldr	r3, [sp, #4]
 8005d2e:	1e5e      	subs	r6, r3, #1
 8005d30:	9b06      	ldr	r3, [sp, #24]
 8005d32:	42b3      	cmp	r3, r6
 8005d34:	bfbf      	itttt	lt
 8005d36:	9b06      	ldrlt	r3, [sp, #24]
 8005d38:	9606      	strlt	r6, [sp, #24]
 8005d3a:	1af2      	sublt	r2, r6, r3
 8005d3c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005d3e:	bfb6      	itet	lt
 8005d40:	189b      	addlt	r3, r3, r2
 8005d42:	1b9e      	subge	r6, r3, r6
 8005d44:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005d46:	9b01      	ldr	r3, [sp, #4]
 8005d48:	bfb8      	it	lt
 8005d4a:	2600      	movlt	r6, #0
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	bfb5      	itete	lt
 8005d50:	eba8 0503 	sublt.w	r5, r8, r3
 8005d54:	9b01      	ldrge	r3, [sp, #4]
 8005d56:	2300      	movlt	r3, #0
 8005d58:	4645      	movge	r5, r8
 8005d5a:	e747      	b.n	8005bec <_dtoa_r+0x75c>
 8005d5c:	9e06      	ldr	r6, [sp, #24]
 8005d5e:	9f08      	ldr	r7, [sp, #32]
 8005d60:	4645      	mov	r5, r8
 8005d62:	e74c      	b.n	8005bfe <_dtoa_r+0x76e>
 8005d64:	9a06      	ldr	r2, [sp, #24]
 8005d66:	e775      	b.n	8005c54 <_dtoa_r+0x7c4>
 8005d68:	9b05      	ldr	r3, [sp, #20]
 8005d6a:	2b01      	cmp	r3, #1
 8005d6c:	dc18      	bgt.n	8005da0 <_dtoa_r+0x910>
 8005d6e:	9b02      	ldr	r3, [sp, #8]
 8005d70:	b9b3      	cbnz	r3, 8005da0 <_dtoa_r+0x910>
 8005d72:	9b03      	ldr	r3, [sp, #12]
 8005d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d78:	b9a3      	cbnz	r3, 8005da4 <_dtoa_r+0x914>
 8005d7a:	9b03      	ldr	r3, [sp, #12]
 8005d7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d80:	0d1b      	lsrs	r3, r3, #20
 8005d82:	051b      	lsls	r3, r3, #20
 8005d84:	b12b      	cbz	r3, 8005d92 <_dtoa_r+0x902>
 8005d86:	9b04      	ldr	r3, [sp, #16]
 8005d88:	3301      	adds	r3, #1
 8005d8a:	9304      	str	r3, [sp, #16]
 8005d8c:	f108 0801 	add.w	r8, r8, #1
 8005d90:	2301      	movs	r3, #1
 8005d92:	9306      	str	r3, [sp, #24]
 8005d94:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f47f af74 	bne.w	8005c84 <_dtoa_r+0x7f4>
 8005d9c:	2001      	movs	r0, #1
 8005d9e:	e779      	b.n	8005c94 <_dtoa_r+0x804>
 8005da0:	2300      	movs	r3, #0
 8005da2:	e7f6      	b.n	8005d92 <_dtoa_r+0x902>
 8005da4:	9b02      	ldr	r3, [sp, #8]
 8005da6:	e7f4      	b.n	8005d92 <_dtoa_r+0x902>
 8005da8:	d085      	beq.n	8005cb6 <_dtoa_r+0x826>
 8005daa:	4618      	mov	r0, r3
 8005dac:	301c      	adds	r0, #28
 8005dae:	e77d      	b.n	8005cac <_dtoa_r+0x81c>
 8005db0:	40240000 	.word	0x40240000
 8005db4:	9b01      	ldr	r3, [sp, #4]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	dc38      	bgt.n	8005e2c <_dtoa_r+0x99c>
 8005dba:	9b05      	ldr	r3, [sp, #20]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	dd35      	ble.n	8005e2c <_dtoa_r+0x99c>
 8005dc0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005dc4:	f1b9 0f00 	cmp.w	r9, #0
 8005dc8:	d10d      	bne.n	8005de6 <_dtoa_r+0x956>
 8005dca:	4631      	mov	r1, r6
 8005dcc:	464b      	mov	r3, r9
 8005dce:	2205      	movs	r2, #5
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f000 f9c5 	bl	8006160 <__multadd>
 8005dd6:	4601      	mov	r1, r0
 8005dd8:	4606      	mov	r6, r0
 8005dda:	4658      	mov	r0, fp
 8005ddc:	f000 fbdc 	bl	8006598 <__mcmp>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	f73f adbd 	bgt.w	8005960 <_dtoa_r+0x4d0>
 8005de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005de8:	9d00      	ldr	r5, [sp, #0]
 8005dea:	ea6f 0a03 	mvn.w	sl, r3
 8005dee:	f04f 0800 	mov.w	r8, #0
 8005df2:	4631      	mov	r1, r6
 8005df4:	4620      	mov	r0, r4
 8005df6:	f000 f991 	bl	800611c <_Bfree>
 8005dfa:	2f00      	cmp	r7, #0
 8005dfc:	f43f aeb4 	beq.w	8005b68 <_dtoa_r+0x6d8>
 8005e00:	f1b8 0f00 	cmp.w	r8, #0
 8005e04:	d005      	beq.n	8005e12 <_dtoa_r+0x982>
 8005e06:	45b8      	cmp	r8, r7
 8005e08:	d003      	beq.n	8005e12 <_dtoa_r+0x982>
 8005e0a:	4641      	mov	r1, r8
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f000 f985 	bl	800611c <_Bfree>
 8005e12:	4639      	mov	r1, r7
 8005e14:	4620      	mov	r0, r4
 8005e16:	f000 f981 	bl	800611c <_Bfree>
 8005e1a:	e6a5      	b.n	8005b68 <_dtoa_r+0x6d8>
 8005e1c:	2600      	movs	r6, #0
 8005e1e:	4637      	mov	r7, r6
 8005e20:	e7e1      	b.n	8005de6 <_dtoa_r+0x956>
 8005e22:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005e24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005e28:	4637      	mov	r7, r6
 8005e2a:	e599      	b.n	8005960 <_dtoa_r+0x4d0>
 8005e2c:	9b08      	ldr	r3, [sp, #32]
 8005e2e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	f000 80fd 	beq.w	8006032 <_dtoa_r+0xba2>
 8005e38:	2d00      	cmp	r5, #0
 8005e3a:	dd05      	ble.n	8005e48 <_dtoa_r+0x9b8>
 8005e3c:	4639      	mov	r1, r7
 8005e3e:	462a      	mov	r2, r5
 8005e40:	4620      	mov	r0, r4
 8005e42:	f000 fb3d 	bl	80064c0 <__lshift>
 8005e46:	4607      	mov	r7, r0
 8005e48:	9b06      	ldr	r3, [sp, #24]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d05c      	beq.n	8005f08 <_dtoa_r+0xa78>
 8005e4e:	6879      	ldr	r1, [r7, #4]
 8005e50:	4620      	mov	r0, r4
 8005e52:	f000 f923 	bl	800609c <_Balloc>
 8005e56:	4605      	mov	r5, r0
 8005e58:	b928      	cbnz	r0, 8005e66 <_dtoa_r+0x9d6>
 8005e5a:	4b80      	ldr	r3, [pc, #512]	; (800605c <_dtoa_r+0xbcc>)
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005e62:	f7ff bb2e 	b.w	80054c2 <_dtoa_r+0x32>
 8005e66:	693a      	ldr	r2, [r7, #16]
 8005e68:	3202      	adds	r2, #2
 8005e6a:	0092      	lsls	r2, r2, #2
 8005e6c:	f107 010c 	add.w	r1, r7, #12
 8005e70:	300c      	adds	r0, #12
 8005e72:	f000 f905 	bl	8006080 <memcpy>
 8005e76:	2201      	movs	r2, #1
 8005e78:	4629      	mov	r1, r5
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	f000 fb20 	bl	80064c0 <__lshift>
 8005e80:	9b00      	ldr	r3, [sp, #0]
 8005e82:	3301      	adds	r3, #1
 8005e84:	9301      	str	r3, [sp, #4]
 8005e86:	9b00      	ldr	r3, [sp, #0]
 8005e88:	444b      	add	r3, r9
 8005e8a:	9307      	str	r3, [sp, #28]
 8005e8c:	9b02      	ldr	r3, [sp, #8]
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	46b8      	mov	r8, r7
 8005e94:	9306      	str	r3, [sp, #24]
 8005e96:	4607      	mov	r7, r0
 8005e98:	9b01      	ldr	r3, [sp, #4]
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	4658      	mov	r0, fp
 8005ea0:	9302      	str	r3, [sp, #8]
 8005ea2:	f7ff fa69 	bl	8005378 <quorem>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	3330      	adds	r3, #48	; 0x30
 8005eaa:	9004      	str	r0, [sp, #16]
 8005eac:	4641      	mov	r1, r8
 8005eae:	4658      	mov	r0, fp
 8005eb0:	9308      	str	r3, [sp, #32]
 8005eb2:	f000 fb71 	bl	8006598 <__mcmp>
 8005eb6:	463a      	mov	r2, r7
 8005eb8:	4681      	mov	r9, r0
 8005eba:	4631      	mov	r1, r6
 8005ebc:	4620      	mov	r0, r4
 8005ebe:	f000 fb87 	bl	80065d0 <__mdiff>
 8005ec2:	68c2      	ldr	r2, [r0, #12]
 8005ec4:	9b08      	ldr	r3, [sp, #32]
 8005ec6:	4605      	mov	r5, r0
 8005ec8:	bb02      	cbnz	r2, 8005f0c <_dtoa_r+0xa7c>
 8005eca:	4601      	mov	r1, r0
 8005ecc:	4658      	mov	r0, fp
 8005ece:	f000 fb63 	bl	8006598 <__mcmp>
 8005ed2:	9b08      	ldr	r3, [sp, #32]
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	4620      	mov	r0, r4
 8005eda:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005ede:	f000 f91d 	bl	800611c <_Bfree>
 8005ee2:	9b05      	ldr	r3, [sp, #20]
 8005ee4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ee6:	9d01      	ldr	r5, [sp, #4]
 8005ee8:	ea43 0102 	orr.w	r1, r3, r2
 8005eec:	9b06      	ldr	r3, [sp, #24]
 8005eee:	430b      	orrs	r3, r1
 8005ef0:	9b08      	ldr	r3, [sp, #32]
 8005ef2:	d10d      	bne.n	8005f10 <_dtoa_r+0xa80>
 8005ef4:	2b39      	cmp	r3, #57	; 0x39
 8005ef6:	d029      	beq.n	8005f4c <_dtoa_r+0xabc>
 8005ef8:	f1b9 0f00 	cmp.w	r9, #0
 8005efc:	dd01      	ble.n	8005f02 <_dtoa_r+0xa72>
 8005efe:	9b04      	ldr	r3, [sp, #16]
 8005f00:	3331      	adds	r3, #49	; 0x31
 8005f02:	9a02      	ldr	r2, [sp, #8]
 8005f04:	7013      	strb	r3, [r2, #0]
 8005f06:	e774      	b.n	8005df2 <_dtoa_r+0x962>
 8005f08:	4638      	mov	r0, r7
 8005f0a:	e7b9      	b.n	8005e80 <_dtoa_r+0x9f0>
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	e7e2      	b.n	8005ed6 <_dtoa_r+0xa46>
 8005f10:	f1b9 0f00 	cmp.w	r9, #0
 8005f14:	db06      	blt.n	8005f24 <_dtoa_r+0xa94>
 8005f16:	9905      	ldr	r1, [sp, #20]
 8005f18:	ea41 0909 	orr.w	r9, r1, r9
 8005f1c:	9906      	ldr	r1, [sp, #24]
 8005f1e:	ea59 0101 	orrs.w	r1, r9, r1
 8005f22:	d120      	bne.n	8005f66 <_dtoa_r+0xad6>
 8005f24:	2a00      	cmp	r2, #0
 8005f26:	ddec      	ble.n	8005f02 <_dtoa_r+0xa72>
 8005f28:	4659      	mov	r1, fp
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	9301      	str	r3, [sp, #4]
 8005f30:	f000 fac6 	bl	80064c0 <__lshift>
 8005f34:	4631      	mov	r1, r6
 8005f36:	4683      	mov	fp, r0
 8005f38:	f000 fb2e 	bl	8006598 <__mcmp>
 8005f3c:	2800      	cmp	r0, #0
 8005f3e:	9b01      	ldr	r3, [sp, #4]
 8005f40:	dc02      	bgt.n	8005f48 <_dtoa_r+0xab8>
 8005f42:	d1de      	bne.n	8005f02 <_dtoa_r+0xa72>
 8005f44:	07da      	lsls	r2, r3, #31
 8005f46:	d5dc      	bpl.n	8005f02 <_dtoa_r+0xa72>
 8005f48:	2b39      	cmp	r3, #57	; 0x39
 8005f4a:	d1d8      	bne.n	8005efe <_dtoa_r+0xa6e>
 8005f4c:	9a02      	ldr	r2, [sp, #8]
 8005f4e:	2339      	movs	r3, #57	; 0x39
 8005f50:	7013      	strb	r3, [r2, #0]
 8005f52:	462b      	mov	r3, r5
 8005f54:	461d      	mov	r5, r3
 8005f56:	3b01      	subs	r3, #1
 8005f58:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005f5c:	2a39      	cmp	r2, #57	; 0x39
 8005f5e:	d050      	beq.n	8006002 <_dtoa_r+0xb72>
 8005f60:	3201      	adds	r2, #1
 8005f62:	701a      	strb	r2, [r3, #0]
 8005f64:	e745      	b.n	8005df2 <_dtoa_r+0x962>
 8005f66:	2a00      	cmp	r2, #0
 8005f68:	dd03      	ble.n	8005f72 <_dtoa_r+0xae2>
 8005f6a:	2b39      	cmp	r3, #57	; 0x39
 8005f6c:	d0ee      	beq.n	8005f4c <_dtoa_r+0xabc>
 8005f6e:	3301      	adds	r3, #1
 8005f70:	e7c7      	b.n	8005f02 <_dtoa_r+0xa72>
 8005f72:	9a01      	ldr	r2, [sp, #4]
 8005f74:	9907      	ldr	r1, [sp, #28]
 8005f76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005f7a:	428a      	cmp	r2, r1
 8005f7c:	d02a      	beq.n	8005fd4 <_dtoa_r+0xb44>
 8005f7e:	4659      	mov	r1, fp
 8005f80:	2300      	movs	r3, #0
 8005f82:	220a      	movs	r2, #10
 8005f84:	4620      	mov	r0, r4
 8005f86:	f000 f8eb 	bl	8006160 <__multadd>
 8005f8a:	45b8      	cmp	r8, r7
 8005f8c:	4683      	mov	fp, r0
 8005f8e:	f04f 0300 	mov.w	r3, #0
 8005f92:	f04f 020a 	mov.w	r2, #10
 8005f96:	4641      	mov	r1, r8
 8005f98:	4620      	mov	r0, r4
 8005f9a:	d107      	bne.n	8005fac <_dtoa_r+0xb1c>
 8005f9c:	f000 f8e0 	bl	8006160 <__multadd>
 8005fa0:	4680      	mov	r8, r0
 8005fa2:	4607      	mov	r7, r0
 8005fa4:	9b01      	ldr	r3, [sp, #4]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	9301      	str	r3, [sp, #4]
 8005faa:	e775      	b.n	8005e98 <_dtoa_r+0xa08>
 8005fac:	f000 f8d8 	bl	8006160 <__multadd>
 8005fb0:	4639      	mov	r1, r7
 8005fb2:	4680      	mov	r8, r0
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	220a      	movs	r2, #10
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 f8d1 	bl	8006160 <__multadd>
 8005fbe:	4607      	mov	r7, r0
 8005fc0:	e7f0      	b.n	8005fa4 <_dtoa_r+0xb14>
 8005fc2:	f1b9 0f00 	cmp.w	r9, #0
 8005fc6:	9a00      	ldr	r2, [sp, #0]
 8005fc8:	bfcc      	ite	gt
 8005fca:	464d      	movgt	r5, r9
 8005fcc:	2501      	movle	r5, #1
 8005fce:	4415      	add	r5, r2
 8005fd0:	f04f 0800 	mov.w	r8, #0
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	4620      	mov	r0, r4
 8005fda:	9301      	str	r3, [sp, #4]
 8005fdc:	f000 fa70 	bl	80064c0 <__lshift>
 8005fe0:	4631      	mov	r1, r6
 8005fe2:	4683      	mov	fp, r0
 8005fe4:	f000 fad8 	bl	8006598 <__mcmp>
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	dcb2      	bgt.n	8005f52 <_dtoa_r+0xac2>
 8005fec:	d102      	bne.n	8005ff4 <_dtoa_r+0xb64>
 8005fee:	9b01      	ldr	r3, [sp, #4]
 8005ff0:	07db      	lsls	r3, r3, #31
 8005ff2:	d4ae      	bmi.n	8005f52 <_dtoa_r+0xac2>
 8005ff4:	462b      	mov	r3, r5
 8005ff6:	461d      	mov	r5, r3
 8005ff8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ffc:	2a30      	cmp	r2, #48	; 0x30
 8005ffe:	d0fa      	beq.n	8005ff6 <_dtoa_r+0xb66>
 8006000:	e6f7      	b.n	8005df2 <_dtoa_r+0x962>
 8006002:	9a00      	ldr	r2, [sp, #0]
 8006004:	429a      	cmp	r2, r3
 8006006:	d1a5      	bne.n	8005f54 <_dtoa_r+0xac4>
 8006008:	f10a 0a01 	add.w	sl, sl, #1
 800600c:	2331      	movs	r3, #49	; 0x31
 800600e:	e779      	b.n	8005f04 <_dtoa_r+0xa74>
 8006010:	4b13      	ldr	r3, [pc, #76]	; (8006060 <_dtoa_r+0xbd0>)
 8006012:	f7ff baaf 	b.w	8005574 <_dtoa_r+0xe4>
 8006016:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006018:	2b00      	cmp	r3, #0
 800601a:	f47f aa86 	bne.w	800552a <_dtoa_r+0x9a>
 800601e:	4b11      	ldr	r3, [pc, #68]	; (8006064 <_dtoa_r+0xbd4>)
 8006020:	f7ff baa8 	b.w	8005574 <_dtoa_r+0xe4>
 8006024:	f1b9 0f00 	cmp.w	r9, #0
 8006028:	dc03      	bgt.n	8006032 <_dtoa_r+0xba2>
 800602a:	9b05      	ldr	r3, [sp, #20]
 800602c:	2b02      	cmp	r3, #2
 800602e:	f73f aec9 	bgt.w	8005dc4 <_dtoa_r+0x934>
 8006032:	9d00      	ldr	r5, [sp, #0]
 8006034:	4631      	mov	r1, r6
 8006036:	4658      	mov	r0, fp
 8006038:	f7ff f99e 	bl	8005378 <quorem>
 800603c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006040:	f805 3b01 	strb.w	r3, [r5], #1
 8006044:	9a00      	ldr	r2, [sp, #0]
 8006046:	1aaa      	subs	r2, r5, r2
 8006048:	4591      	cmp	r9, r2
 800604a:	ddba      	ble.n	8005fc2 <_dtoa_r+0xb32>
 800604c:	4659      	mov	r1, fp
 800604e:	2300      	movs	r3, #0
 8006050:	220a      	movs	r2, #10
 8006052:	4620      	mov	r0, r4
 8006054:	f000 f884 	bl	8006160 <__multadd>
 8006058:	4683      	mov	fp, r0
 800605a:	e7eb      	b.n	8006034 <_dtoa_r+0xba4>
 800605c:	0800753b 	.word	0x0800753b
 8006060:	08007494 	.word	0x08007494
 8006064:	080074b8 	.word	0x080074b8

08006068 <_localeconv_r>:
 8006068:	4800      	ldr	r0, [pc, #0]	; (800606c <_localeconv_r+0x4>)
 800606a:	4770      	bx	lr
 800606c:	20000160 	.word	0x20000160

08006070 <malloc>:
 8006070:	4b02      	ldr	r3, [pc, #8]	; (800607c <malloc+0xc>)
 8006072:	4601      	mov	r1, r0
 8006074:	6818      	ldr	r0, [r3, #0]
 8006076:	f000 bbef 	b.w	8006858 <_malloc_r>
 800607a:	bf00      	nop
 800607c:	2000000c 	.word	0x2000000c

08006080 <memcpy>:
 8006080:	440a      	add	r2, r1
 8006082:	4291      	cmp	r1, r2
 8006084:	f100 33ff 	add.w	r3, r0, #4294967295
 8006088:	d100      	bne.n	800608c <memcpy+0xc>
 800608a:	4770      	bx	lr
 800608c:	b510      	push	{r4, lr}
 800608e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006092:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006096:	4291      	cmp	r1, r2
 8006098:	d1f9      	bne.n	800608e <memcpy+0xe>
 800609a:	bd10      	pop	{r4, pc}

0800609c <_Balloc>:
 800609c:	b570      	push	{r4, r5, r6, lr}
 800609e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80060a0:	4604      	mov	r4, r0
 80060a2:	460d      	mov	r5, r1
 80060a4:	b976      	cbnz	r6, 80060c4 <_Balloc+0x28>
 80060a6:	2010      	movs	r0, #16
 80060a8:	f7ff ffe2 	bl	8006070 <malloc>
 80060ac:	4602      	mov	r2, r0
 80060ae:	6260      	str	r0, [r4, #36]	; 0x24
 80060b0:	b920      	cbnz	r0, 80060bc <_Balloc+0x20>
 80060b2:	4b18      	ldr	r3, [pc, #96]	; (8006114 <_Balloc+0x78>)
 80060b4:	4818      	ldr	r0, [pc, #96]	; (8006118 <_Balloc+0x7c>)
 80060b6:	2166      	movs	r1, #102	; 0x66
 80060b8:	f000 fc38 	bl	800692c <__assert_func>
 80060bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060c0:	6006      	str	r6, [r0, #0]
 80060c2:	60c6      	str	r6, [r0, #12]
 80060c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80060c6:	68f3      	ldr	r3, [r6, #12]
 80060c8:	b183      	cbz	r3, 80060ec <_Balloc+0x50>
 80060ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060cc:	68db      	ldr	r3, [r3, #12]
 80060ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80060d2:	b9b8      	cbnz	r0, 8006104 <_Balloc+0x68>
 80060d4:	2101      	movs	r1, #1
 80060d6:	fa01 f605 	lsl.w	r6, r1, r5
 80060da:	1d72      	adds	r2, r6, #5
 80060dc:	0092      	lsls	r2, r2, #2
 80060de:	4620      	mov	r0, r4
 80060e0:	f000 fb5a 	bl	8006798 <_calloc_r>
 80060e4:	b160      	cbz	r0, 8006100 <_Balloc+0x64>
 80060e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80060ea:	e00e      	b.n	800610a <_Balloc+0x6e>
 80060ec:	2221      	movs	r2, #33	; 0x21
 80060ee:	2104      	movs	r1, #4
 80060f0:	4620      	mov	r0, r4
 80060f2:	f000 fb51 	bl	8006798 <_calloc_r>
 80060f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060f8:	60f0      	str	r0, [r6, #12]
 80060fa:	68db      	ldr	r3, [r3, #12]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d1e4      	bne.n	80060ca <_Balloc+0x2e>
 8006100:	2000      	movs	r0, #0
 8006102:	bd70      	pop	{r4, r5, r6, pc}
 8006104:	6802      	ldr	r2, [r0, #0]
 8006106:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800610a:	2300      	movs	r3, #0
 800610c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006110:	e7f7      	b.n	8006102 <_Balloc+0x66>
 8006112:	bf00      	nop
 8006114:	080074c5 	.word	0x080074c5
 8006118:	0800754c 	.word	0x0800754c

0800611c <_Bfree>:
 800611c:	b570      	push	{r4, r5, r6, lr}
 800611e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006120:	4605      	mov	r5, r0
 8006122:	460c      	mov	r4, r1
 8006124:	b976      	cbnz	r6, 8006144 <_Bfree+0x28>
 8006126:	2010      	movs	r0, #16
 8006128:	f7ff ffa2 	bl	8006070 <malloc>
 800612c:	4602      	mov	r2, r0
 800612e:	6268      	str	r0, [r5, #36]	; 0x24
 8006130:	b920      	cbnz	r0, 800613c <_Bfree+0x20>
 8006132:	4b09      	ldr	r3, [pc, #36]	; (8006158 <_Bfree+0x3c>)
 8006134:	4809      	ldr	r0, [pc, #36]	; (800615c <_Bfree+0x40>)
 8006136:	218a      	movs	r1, #138	; 0x8a
 8006138:	f000 fbf8 	bl	800692c <__assert_func>
 800613c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006140:	6006      	str	r6, [r0, #0]
 8006142:	60c6      	str	r6, [r0, #12]
 8006144:	b13c      	cbz	r4, 8006156 <_Bfree+0x3a>
 8006146:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006148:	6862      	ldr	r2, [r4, #4]
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006150:	6021      	str	r1, [r4, #0]
 8006152:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006156:	bd70      	pop	{r4, r5, r6, pc}
 8006158:	080074c5 	.word	0x080074c5
 800615c:	0800754c 	.word	0x0800754c

08006160 <__multadd>:
 8006160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006164:	690e      	ldr	r6, [r1, #16]
 8006166:	4607      	mov	r7, r0
 8006168:	4698      	mov	r8, r3
 800616a:	460c      	mov	r4, r1
 800616c:	f101 0014 	add.w	r0, r1, #20
 8006170:	2300      	movs	r3, #0
 8006172:	6805      	ldr	r5, [r0, #0]
 8006174:	b2a9      	uxth	r1, r5
 8006176:	fb02 8101 	mla	r1, r2, r1, r8
 800617a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800617e:	0c2d      	lsrs	r5, r5, #16
 8006180:	fb02 c505 	mla	r5, r2, r5, ip
 8006184:	b289      	uxth	r1, r1
 8006186:	3301      	adds	r3, #1
 8006188:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800618c:	429e      	cmp	r6, r3
 800618e:	f840 1b04 	str.w	r1, [r0], #4
 8006192:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006196:	dcec      	bgt.n	8006172 <__multadd+0x12>
 8006198:	f1b8 0f00 	cmp.w	r8, #0
 800619c:	d022      	beq.n	80061e4 <__multadd+0x84>
 800619e:	68a3      	ldr	r3, [r4, #8]
 80061a0:	42b3      	cmp	r3, r6
 80061a2:	dc19      	bgt.n	80061d8 <__multadd+0x78>
 80061a4:	6861      	ldr	r1, [r4, #4]
 80061a6:	4638      	mov	r0, r7
 80061a8:	3101      	adds	r1, #1
 80061aa:	f7ff ff77 	bl	800609c <_Balloc>
 80061ae:	4605      	mov	r5, r0
 80061b0:	b928      	cbnz	r0, 80061be <__multadd+0x5e>
 80061b2:	4602      	mov	r2, r0
 80061b4:	4b0d      	ldr	r3, [pc, #52]	; (80061ec <__multadd+0x8c>)
 80061b6:	480e      	ldr	r0, [pc, #56]	; (80061f0 <__multadd+0x90>)
 80061b8:	21b5      	movs	r1, #181	; 0xb5
 80061ba:	f000 fbb7 	bl	800692c <__assert_func>
 80061be:	6922      	ldr	r2, [r4, #16]
 80061c0:	3202      	adds	r2, #2
 80061c2:	f104 010c 	add.w	r1, r4, #12
 80061c6:	0092      	lsls	r2, r2, #2
 80061c8:	300c      	adds	r0, #12
 80061ca:	f7ff ff59 	bl	8006080 <memcpy>
 80061ce:	4621      	mov	r1, r4
 80061d0:	4638      	mov	r0, r7
 80061d2:	f7ff ffa3 	bl	800611c <_Bfree>
 80061d6:	462c      	mov	r4, r5
 80061d8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80061dc:	3601      	adds	r6, #1
 80061de:	f8c3 8014 	str.w	r8, [r3, #20]
 80061e2:	6126      	str	r6, [r4, #16]
 80061e4:	4620      	mov	r0, r4
 80061e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061ea:	bf00      	nop
 80061ec:	0800753b 	.word	0x0800753b
 80061f0:	0800754c 	.word	0x0800754c

080061f4 <__hi0bits>:
 80061f4:	0c03      	lsrs	r3, r0, #16
 80061f6:	041b      	lsls	r3, r3, #16
 80061f8:	b9d3      	cbnz	r3, 8006230 <__hi0bits+0x3c>
 80061fa:	0400      	lsls	r0, r0, #16
 80061fc:	2310      	movs	r3, #16
 80061fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006202:	bf04      	itt	eq
 8006204:	0200      	lsleq	r0, r0, #8
 8006206:	3308      	addeq	r3, #8
 8006208:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800620c:	bf04      	itt	eq
 800620e:	0100      	lsleq	r0, r0, #4
 8006210:	3304      	addeq	r3, #4
 8006212:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006216:	bf04      	itt	eq
 8006218:	0080      	lsleq	r0, r0, #2
 800621a:	3302      	addeq	r3, #2
 800621c:	2800      	cmp	r0, #0
 800621e:	db05      	blt.n	800622c <__hi0bits+0x38>
 8006220:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006224:	f103 0301 	add.w	r3, r3, #1
 8006228:	bf08      	it	eq
 800622a:	2320      	moveq	r3, #32
 800622c:	4618      	mov	r0, r3
 800622e:	4770      	bx	lr
 8006230:	2300      	movs	r3, #0
 8006232:	e7e4      	b.n	80061fe <__hi0bits+0xa>

08006234 <__lo0bits>:
 8006234:	6803      	ldr	r3, [r0, #0]
 8006236:	f013 0207 	ands.w	r2, r3, #7
 800623a:	4601      	mov	r1, r0
 800623c:	d00b      	beq.n	8006256 <__lo0bits+0x22>
 800623e:	07da      	lsls	r2, r3, #31
 8006240:	d424      	bmi.n	800628c <__lo0bits+0x58>
 8006242:	0798      	lsls	r0, r3, #30
 8006244:	bf49      	itett	mi
 8006246:	085b      	lsrmi	r3, r3, #1
 8006248:	089b      	lsrpl	r3, r3, #2
 800624a:	2001      	movmi	r0, #1
 800624c:	600b      	strmi	r3, [r1, #0]
 800624e:	bf5c      	itt	pl
 8006250:	600b      	strpl	r3, [r1, #0]
 8006252:	2002      	movpl	r0, #2
 8006254:	4770      	bx	lr
 8006256:	b298      	uxth	r0, r3
 8006258:	b9b0      	cbnz	r0, 8006288 <__lo0bits+0x54>
 800625a:	0c1b      	lsrs	r3, r3, #16
 800625c:	2010      	movs	r0, #16
 800625e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006262:	bf04      	itt	eq
 8006264:	0a1b      	lsreq	r3, r3, #8
 8006266:	3008      	addeq	r0, #8
 8006268:	071a      	lsls	r2, r3, #28
 800626a:	bf04      	itt	eq
 800626c:	091b      	lsreq	r3, r3, #4
 800626e:	3004      	addeq	r0, #4
 8006270:	079a      	lsls	r2, r3, #30
 8006272:	bf04      	itt	eq
 8006274:	089b      	lsreq	r3, r3, #2
 8006276:	3002      	addeq	r0, #2
 8006278:	07da      	lsls	r2, r3, #31
 800627a:	d403      	bmi.n	8006284 <__lo0bits+0x50>
 800627c:	085b      	lsrs	r3, r3, #1
 800627e:	f100 0001 	add.w	r0, r0, #1
 8006282:	d005      	beq.n	8006290 <__lo0bits+0x5c>
 8006284:	600b      	str	r3, [r1, #0]
 8006286:	4770      	bx	lr
 8006288:	4610      	mov	r0, r2
 800628a:	e7e8      	b.n	800625e <__lo0bits+0x2a>
 800628c:	2000      	movs	r0, #0
 800628e:	4770      	bx	lr
 8006290:	2020      	movs	r0, #32
 8006292:	4770      	bx	lr

08006294 <__i2b>:
 8006294:	b510      	push	{r4, lr}
 8006296:	460c      	mov	r4, r1
 8006298:	2101      	movs	r1, #1
 800629a:	f7ff feff 	bl	800609c <_Balloc>
 800629e:	4602      	mov	r2, r0
 80062a0:	b928      	cbnz	r0, 80062ae <__i2b+0x1a>
 80062a2:	4b05      	ldr	r3, [pc, #20]	; (80062b8 <__i2b+0x24>)
 80062a4:	4805      	ldr	r0, [pc, #20]	; (80062bc <__i2b+0x28>)
 80062a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80062aa:	f000 fb3f 	bl	800692c <__assert_func>
 80062ae:	2301      	movs	r3, #1
 80062b0:	6144      	str	r4, [r0, #20]
 80062b2:	6103      	str	r3, [r0, #16]
 80062b4:	bd10      	pop	{r4, pc}
 80062b6:	bf00      	nop
 80062b8:	0800753b 	.word	0x0800753b
 80062bc:	0800754c 	.word	0x0800754c

080062c0 <__multiply>:
 80062c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c4:	4614      	mov	r4, r2
 80062c6:	690a      	ldr	r2, [r1, #16]
 80062c8:	6923      	ldr	r3, [r4, #16]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	bfb8      	it	lt
 80062ce:	460b      	movlt	r3, r1
 80062d0:	460d      	mov	r5, r1
 80062d2:	bfbc      	itt	lt
 80062d4:	4625      	movlt	r5, r4
 80062d6:	461c      	movlt	r4, r3
 80062d8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80062dc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80062e0:	68ab      	ldr	r3, [r5, #8]
 80062e2:	6869      	ldr	r1, [r5, #4]
 80062e4:	eb0a 0709 	add.w	r7, sl, r9
 80062e8:	42bb      	cmp	r3, r7
 80062ea:	b085      	sub	sp, #20
 80062ec:	bfb8      	it	lt
 80062ee:	3101      	addlt	r1, #1
 80062f0:	f7ff fed4 	bl	800609c <_Balloc>
 80062f4:	b930      	cbnz	r0, 8006304 <__multiply+0x44>
 80062f6:	4602      	mov	r2, r0
 80062f8:	4b42      	ldr	r3, [pc, #264]	; (8006404 <__multiply+0x144>)
 80062fa:	4843      	ldr	r0, [pc, #268]	; (8006408 <__multiply+0x148>)
 80062fc:	f240 115d 	movw	r1, #349	; 0x15d
 8006300:	f000 fb14 	bl	800692c <__assert_func>
 8006304:	f100 0614 	add.w	r6, r0, #20
 8006308:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800630c:	4633      	mov	r3, r6
 800630e:	2200      	movs	r2, #0
 8006310:	4543      	cmp	r3, r8
 8006312:	d31e      	bcc.n	8006352 <__multiply+0x92>
 8006314:	f105 0c14 	add.w	ip, r5, #20
 8006318:	f104 0314 	add.w	r3, r4, #20
 800631c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006320:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006324:	9202      	str	r2, [sp, #8]
 8006326:	ebac 0205 	sub.w	r2, ip, r5
 800632a:	3a15      	subs	r2, #21
 800632c:	f022 0203 	bic.w	r2, r2, #3
 8006330:	3204      	adds	r2, #4
 8006332:	f105 0115 	add.w	r1, r5, #21
 8006336:	458c      	cmp	ip, r1
 8006338:	bf38      	it	cc
 800633a:	2204      	movcc	r2, #4
 800633c:	9201      	str	r2, [sp, #4]
 800633e:	9a02      	ldr	r2, [sp, #8]
 8006340:	9303      	str	r3, [sp, #12]
 8006342:	429a      	cmp	r2, r3
 8006344:	d808      	bhi.n	8006358 <__multiply+0x98>
 8006346:	2f00      	cmp	r7, #0
 8006348:	dc55      	bgt.n	80063f6 <__multiply+0x136>
 800634a:	6107      	str	r7, [r0, #16]
 800634c:	b005      	add	sp, #20
 800634e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006352:	f843 2b04 	str.w	r2, [r3], #4
 8006356:	e7db      	b.n	8006310 <__multiply+0x50>
 8006358:	f8b3 a000 	ldrh.w	sl, [r3]
 800635c:	f1ba 0f00 	cmp.w	sl, #0
 8006360:	d020      	beq.n	80063a4 <__multiply+0xe4>
 8006362:	f105 0e14 	add.w	lr, r5, #20
 8006366:	46b1      	mov	r9, r6
 8006368:	2200      	movs	r2, #0
 800636a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800636e:	f8d9 b000 	ldr.w	fp, [r9]
 8006372:	b2a1      	uxth	r1, r4
 8006374:	fa1f fb8b 	uxth.w	fp, fp
 8006378:	fb0a b101 	mla	r1, sl, r1, fp
 800637c:	4411      	add	r1, r2
 800637e:	f8d9 2000 	ldr.w	r2, [r9]
 8006382:	0c24      	lsrs	r4, r4, #16
 8006384:	0c12      	lsrs	r2, r2, #16
 8006386:	fb0a 2404 	mla	r4, sl, r4, r2
 800638a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800638e:	b289      	uxth	r1, r1
 8006390:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006394:	45f4      	cmp	ip, lr
 8006396:	f849 1b04 	str.w	r1, [r9], #4
 800639a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800639e:	d8e4      	bhi.n	800636a <__multiply+0xaa>
 80063a0:	9901      	ldr	r1, [sp, #4]
 80063a2:	5072      	str	r2, [r6, r1]
 80063a4:	9a03      	ldr	r2, [sp, #12]
 80063a6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80063aa:	3304      	adds	r3, #4
 80063ac:	f1b9 0f00 	cmp.w	r9, #0
 80063b0:	d01f      	beq.n	80063f2 <__multiply+0x132>
 80063b2:	6834      	ldr	r4, [r6, #0]
 80063b4:	f105 0114 	add.w	r1, r5, #20
 80063b8:	46b6      	mov	lr, r6
 80063ba:	f04f 0a00 	mov.w	sl, #0
 80063be:	880a      	ldrh	r2, [r1, #0]
 80063c0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80063c4:	fb09 b202 	mla	r2, r9, r2, fp
 80063c8:	4492      	add	sl, r2
 80063ca:	b2a4      	uxth	r4, r4
 80063cc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80063d0:	f84e 4b04 	str.w	r4, [lr], #4
 80063d4:	f851 4b04 	ldr.w	r4, [r1], #4
 80063d8:	f8be 2000 	ldrh.w	r2, [lr]
 80063dc:	0c24      	lsrs	r4, r4, #16
 80063de:	fb09 2404 	mla	r4, r9, r4, r2
 80063e2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80063e6:	458c      	cmp	ip, r1
 80063e8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80063ec:	d8e7      	bhi.n	80063be <__multiply+0xfe>
 80063ee:	9a01      	ldr	r2, [sp, #4]
 80063f0:	50b4      	str	r4, [r6, r2]
 80063f2:	3604      	adds	r6, #4
 80063f4:	e7a3      	b.n	800633e <__multiply+0x7e>
 80063f6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d1a5      	bne.n	800634a <__multiply+0x8a>
 80063fe:	3f01      	subs	r7, #1
 8006400:	e7a1      	b.n	8006346 <__multiply+0x86>
 8006402:	bf00      	nop
 8006404:	0800753b 	.word	0x0800753b
 8006408:	0800754c 	.word	0x0800754c

0800640c <__pow5mult>:
 800640c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006410:	4615      	mov	r5, r2
 8006412:	f012 0203 	ands.w	r2, r2, #3
 8006416:	4606      	mov	r6, r0
 8006418:	460f      	mov	r7, r1
 800641a:	d007      	beq.n	800642c <__pow5mult+0x20>
 800641c:	4c25      	ldr	r4, [pc, #148]	; (80064b4 <__pow5mult+0xa8>)
 800641e:	3a01      	subs	r2, #1
 8006420:	2300      	movs	r3, #0
 8006422:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006426:	f7ff fe9b 	bl	8006160 <__multadd>
 800642a:	4607      	mov	r7, r0
 800642c:	10ad      	asrs	r5, r5, #2
 800642e:	d03d      	beq.n	80064ac <__pow5mult+0xa0>
 8006430:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006432:	b97c      	cbnz	r4, 8006454 <__pow5mult+0x48>
 8006434:	2010      	movs	r0, #16
 8006436:	f7ff fe1b 	bl	8006070 <malloc>
 800643a:	4602      	mov	r2, r0
 800643c:	6270      	str	r0, [r6, #36]	; 0x24
 800643e:	b928      	cbnz	r0, 800644c <__pow5mult+0x40>
 8006440:	4b1d      	ldr	r3, [pc, #116]	; (80064b8 <__pow5mult+0xac>)
 8006442:	481e      	ldr	r0, [pc, #120]	; (80064bc <__pow5mult+0xb0>)
 8006444:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006448:	f000 fa70 	bl	800692c <__assert_func>
 800644c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006450:	6004      	str	r4, [r0, #0]
 8006452:	60c4      	str	r4, [r0, #12]
 8006454:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006458:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800645c:	b94c      	cbnz	r4, 8006472 <__pow5mult+0x66>
 800645e:	f240 2171 	movw	r1, #625	; 0x271
 8006462:	4630      	mov	r0, r6
 8006464:	f7ff ff16 	bl	8006294 <__i2b>
 8006468:	2300      	movs	r3, #0
 800646a:	f8c8 0008 	str.w	r0, [r8, #8]
 800646e:	4604      	mov	r4, r0
 8006470:	6003      	str	r3, [r0, #0]
 8006472:	f04f 0900 	mov.w	r9, #0
 8006476:	07eb      	lsls	r3, r5, #31
 8006478:	d50a      	bpl.n	8006490 <__pow5mult+0x84>
 800647a:	4639      	mov	r1, r7
 800647c:	4622      	mov	r2, r4
 800647e:	4630      	mov	r0, r6
 8006480:	f7ff ff1e 	bl	80062c0 <__multiply>
 8006484:	4639      	mov	r1, r7
 8006486:	4680      	mov	r8, r0
 8006488:	4630      	mov	r0, r6
 800648a:	f7ff fe47 	bl	800611c <_Bfree>
 800648e:	4647      	mov	r7, r8
 8006490:	106d      	asrs	r5, r5, #1
 8006492:	d00b      	beq.n	80064ac <__pow5mult+0xa0>
 8006494:	6820      	ldr	r0, [r4, #0]
 8006496:	b938      	cbnz	r0, 80064a8 <__pow5mult+0x9c>
 8006498:	4622      	mov	r2, r4
 800649a:	4621      	mov	r1, r4
 800649c:	4630      	mov	r0, r6
 800649e:	f7ff ff0f 	bl	80062c0 <__multiply>
 80064a2:	6020      	str	r0, [r4, #0]
 80064a4:	f8c0 9000 	str.w	r9, [r0]
 80064a8:	4604      	mov	r4, r0
 80064aa:	e7e4      	b.n	8006476 <__pow5mult+0x6a>
 80064ac:	4638      	mov	r0, r7
 80064ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064b2:	bf00      	nop
 80064b4:	080076a0 	.word	0x080076a0
 80064b8:	080074c5 	.word	0x080074c5
 80064bc:	0800754c 	.word	0x0800754c

080064c0 <__lshift>:
 80064c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064c4:	460c      	mov	r4, r1
 80064c6:	6849      	ldr	r1, [r1, #4]
 80064c8:	6923      	ldr	r3, [r4, #16]
 80064ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80064ce:	68a3      	ldr	r3, [r4, #8]
 80064d0:	4607      	mov	r7, r0
 80064d2:	4691      	mov	r9, r2
 80064d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80064d8:	f108 0601 	add.w	r6, r8, #1
 80064dc:	42b3      	cmp	r3, r6
 80064de:	db0b      	blt.n	80064f8 <__lshift+0x38>
 80064e0:	4638      	mov	r0, r7
 80064e2:	f7ff fddb 	bl	800609c <_Balloc>
 80064e6:	4605      	mov	r5, r0
 80064e8:	b948      	cbnz	r0, 80064fe <__lshift+0x3e>
 80064ea:	4602      	mov	r2, r0
 80064ec:	4b28      	ldr	r3, [pc, #160]	; (8006590 <__lshift+0xd0>)
 80064ee:	4829      	ldr	r0, [pc, #164]	; (8006594 <__lshift+0xd4>)
 80064f0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80064f4:	f000 fa1a 	bl	800692c <__assert_func>
 80064f8:	3101      	adds	r1, #1
 80064fa:	005b      	lsls	r3, r3, #1
 80064fc:	e7ee      	b.n	80064dc <__lshift+0x1c>
 80064fe:	2300      	movs	r3, #0
 8006500:	f100 0114 	add.w	r1, r0, #20
 8006504:	f100 0210 	add.w	r2, r0, #16
 8006508:	4618      	mov	r0, r3
 800650a:	4553      	cmp	r3, sl
 800650c:	db33      	blt.n	8006576 <__lshift+0xb6>
 800650e:	6920      	ldr	r0, [r4, #16]
 8006510:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006514:	f104 0314 	add.w	r3, r4, #20
 8006518:	f019 091f 	ands.w	r9, r9, #31
 800651c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006520:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006524:	d02b      	beq.n	800657e <__lshift+0xbe>
 8006526:	f1c9 0e20 	rsb	lr, r9, #32
 800652a:	468a      	mov	sl, r1
 800652c:	2200      	movs	r2, #0
 800652e:	6818      	ldr	r0, [r3, #0]
 8006530:	fa00 f009 	lsl.w	r0, r0, r9
 8006534:	4302      	orrs	r2, r0
 8006536:	f84a 2b04 	str.w	r2, [sl], #4
 800653a:	f853 2b04 	ldr.w	r2, [r3], #4
 800653e:	459c      	cmp	ip, r3
 8006540:	fa22 f20e 	lsr.w	r2, r2, lr
 8006544:	d8f3      	bhi.n	800652e <__lshift+0x6e>
 8006546:	ebac 0304 	sub.w	r3, ip, r4
 800654a:	3b15      	subs	r3, #21
 800654c:	f023 0303 	bic.w	r3, r3, #3
 8006550:	3304      	adds	r3, #4
 8006552:	f104 0015 	add.w	r0, r4, #21
 8006556:	4584      	cmp	ip, r0
 8006558:	bf38      	it	cc
 800655a:	2304      	movcc	r3, #4
 800655c:	50ca      	str	r2, [r1, r3]
 800655e:	b10a      	cbz	r2, 8006564 <__lshift+0xa4>
 8006560:	f108 0602 	add.w	r6, r8, #2
 8006564:	3e01      	subs	r6, #1
 8006566:	4638      	mov	r0, r7
 8006568:	612e      	str	r6, [r5, #16]
 800656a:	4621      	mov	r1, r4
 800656c:	f7ff fdd6 	bl	800611c <_Bfree>
 8006570:	4628      	mov	r0, r5
 8006572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006576:	f842 0f04 	str.w	r0, [r2, #4]!
 800657a:	3301      	adds	r3, #1
 800657c:	e7c5      	b.n	800650a <__lshift+0x4a>
 800657e:	3904      	subs	r1, #4
 8006580:	f853 2b04 	ldr.w	r2, [r3], #4
 8006584:	f841 2f04 	str.w	r2, [r1, #4]!
 8006588:	459c      	cmp	ip, r3
 800658a:	d8f9      	bhi.n	8006580 <__lshift+0xc0>
 800658c:	e7ea      	b.n	8006564 <__lshift+0xa4>
 800658e:	bf00      	nop
 8006590:	0800753b 	.word	0x0800753b
 8006594:	0800754c 	.word	0x0800754c

08006598 <__mcmp>:
 8006598:	b530      	push	{r4, r5, lr}
 800659a:	6902      	ldr	r2, [r0, #16]
 800659c:	690c      	ldr	r4, [r1, #16]
 800659e:	1b12      	subs	r2, r2, r4
 80065a0:	d10e      	bne.n	80065c0 <__mcmp+0x28>
 80065a2:	f100 0314 	add.w	r3, r0, #20
 80065a6:	3114      	adds	r1, #20
 80065a8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80065ac:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80065b0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80065b4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80065b8:	42a5      	cmp	r5, r4
 80065ba:	d003      	beq.n	80065c4 <__mcmp+0x2c>
 80065bc:	d305      	bcc.n	80065ca <__mcmp+0x32>
 80065be:	2201      	movs	r2, #1
 80065c0:	4610      	mov	r0, r2
 80065c2:	bd30      	pop	{r4, r5, pc}
 80065c4:	4283      	cmp	r3, r0
 80065c6:	d3f3      	bcc.n	80065b0 <__mcmp+0x18>
 80065c8:	e7fa      	b.n	80065c0 <__mcmp+0x28>
 80065ca:	f04f 32ff 	mov.w	r2, #4294967295
 80065ce:	e7f7      	b.n	80065c0 <__mcmp+0x28>

080065d0 <__mdiff>:
 80065d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065d4:	460c      	mov	r4, r1
 80065d6:	4606      	mov	r6, r0
 80065d8:	4611      	mov	r1, r2
 80065da:	4620      	mov	r0, r4
 80065dc:	4617      	mov	r7, r2
 80065de:	f7ff ffdb 	bl	8006598 <__mcmp>
 80065e2:	1e05      	subs	r5, r0, #0
 80065e4:	d110      	bne.n	8006608 <__mdiff+0x38>
 80065e6:	4629      	mov	r1, r5
 80065e8:	4630      	mov	r0, r6
 80065ea:	f7ff fd57 	bl	800609c <_Balloc>
 80065ee:	b930      	cbnz	r0, 80065fe <__mdiff+0x2e>
 80065f0:	4b39      	ldr	r3, [pc, #228]	; (80066d8 <__mdiff+0x108>)
 80065f2:	4602      	mov	r2, r0
 80065f4:	f240 2132 	movw	r1, #562	; 0x232
 80065f8:	4838      	ldr	r0, [pc, #224]	; (80066dc <__mdiff+0x10c>)
 80065fa:	f000 f997 	bl	800692c <__assert_func>
 80065fe:	2301      	movs	r3, #1
 8006600:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006604:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006608:	bfa4      	itt	ge
 800660a:	463b      	movge	r3, r7
 800660c:	4627      	movge	r7, r4
 800660e:	4630      	mov	r0, r6
 8006610:	6879      	ldr	r1, [r7, #4]
 8006612:	bfa6      	itte	ge
 8006614:	461c      	movge	r4, r3
 8006616:	2500      	movge	r5, #0
 8006618:	2501      	movlt	r5, #1
 800661a:	f7ff fd3f 	bl	800609c <_Balloc>
 800661e:	b920      	cbnz	r0, 800662a <__mdiff+0x5a>
 8006620:	4b2d      	ldr	r3, [pc, #180]	; (80066d8 <__mdiff+0x108>)
 8006622:	4602      	mov	r2, r0
 8006624:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006628:	e7e6      	b.n	80065f8 <__mdiff+0x28>
 800662a:	693e      	ldr	r6, [r7, #16]
 800662c:	60c5      	str	r5, [r0, #12]
 800662e:	6925      	ldr	r5, [r4, #16]
 8006630:	f107 0114 	add.w	r1, r7, #20
 8006634:	f104 0914 	add.w	r9, r4, #20
 8006638:	f100 0e14 	add.w	lr, r0, #20
 800663c:	f107 0210 	add.w	r2, r7, #16
 8006640:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006644:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006648:	46f2      	mov	sl, lr
 800664a:	2700      	movs	r7, #0
 800664c:	f859 3b04 	ldr.w	r3, [r9], #4
 8006650:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006654:	fa1f f883 	uxth.w	r8, r3
 8006658:	fa17 f78b 	uxtah	r7, r7, fp
 800665c:	0c1b      	lsrs	r3, r3, #16
 800665e:	eba7 0808 	sub.w	r8, r7, r8
 8006662:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006666:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800666a:	fa1f f888 	uxth.w	r8, r8
 800666e:	141f      	asrs	r7, r3, #16
 8006670:	454d      	cmp	r5, r9
 8006672:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006676:	f84a 3b04 	str.w	r3, [sl], #4
 800667a:	d8e7      	bhi.n	800664c <__mdiff+0x7c>
 800667c:	1b2b      	subs	r3, r5, r4
 800667e:	3b15      	subs	r3, #21
 8006680:	f023 0303 	bic.w	r3, r3, #3
 8006684:	3304      	adds	r3, #4
 8006686:	3415      	adds	r4, #21
 8006688:	42a5      	cmp	r5, r4
 800668a:	bf38      	it	cc
 800668c:	2304      	movcc	r3, #4
 800668e:	4419      	add	r1, r3
 8006690:	4473      	add	r3, lr
 8006692:	469e      	mov	lr, r3
 8006694:	460d      	mov	r5, r1
 8006696:	4565      	cmp	r5, ip
 8006698:	d30e      	bcc.n	80066b8 <__mdiff+0xe8>
 800669a:	f10c 0203 	add.w	r2, ip, #3
 800669e:	1a52      	subs	r2, r2, r1
 80066a0:	f022 0203 	bic.w	r2, r2, #3
 80066a4:	3903      	subs	r1, #3
 80066a6:	458c      	cmp	ip, r1
 80066a8:	bf38      	it	cc
 80066aa:	2200      	movcc	r2, #0
 80066ac:	441a      	add	r2, r3
 80066ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80066b2:	b17b      	cbz	r3, 80066d4 <__mdiff+0x104>
 80066b4:	6106      	str	r6, [r0, #16]
 80066b6:	e7a5      	b.n	8006604 <__mdiff+0x34>
 80066b8:	f855 8b04 	ldr.w	r8, [r5], #4
 80066bc:	fa17 f488 	uxtah	r4, r7, r8
 80066c0:	1422      	asrs	r2, r4, #16
 80066c2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80066c6:	b2a4      	uxth	r4, r4
 80066c8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80066cc:	f84e 4b04 	str.w	r4, [lr], #4
 80066d0:	1417      	asrs	r7, r2, #16
 80066d2:	e7e0      	b.n	8006696 <__mdiff+0xc6>
 80066d4:	3e01      	subs	r6, #1
 80066d6:	e7ea      	b.n	80066ae <__mdiff+0xde>
 80066d8:	0800753b 	.word	0x0800753b
 80066dc:	0800754c 	.word	0x0800754c

080066e0 <__d2b>:
 80066e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80066e4:	4689      	mov	r9, r1
 80066e6:	2101      	movs	r1, #1
 80066e8:	ec57 6b10 	vmov	r6, r7, d0
 80066ec:	4690      	mov	r8, r2
 80066ee:	f7ff fcd5 	bl	800609c <_Balloc>
 80066f2:	4604      	mov	r4, r0
 80066f4:	b930      	cbnz	r0, 8006704 <__d2b+0x24>
 80066f6:	4602      	mov	r2, r0
 80066f8:	4b25      	ldr	r3, [pc, #148]	; (8006790 <__d2b+0xb0>)
 80066fa:	4826      	ldr	r0, [pc, #152]	; (8006794 <__d2b+0xb4>)
 80066fc:	f240 310a 	movw	r1, #778	; 0x30a
 8006700:	f000 f914 	bl	800692c <__assert_func>
 8006704:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006708:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800670c:	bb35      	cbnz	r5, 800675c <__d2b+0x7c>
 800670e:	2e00      	cmp	r6, #0
 8006710:	9301      	str	r3, [sp, #4]
 8006712:	d028      	beq.n	8006766 <__d2b+0x86>
 8006714:	4668      	mov	r0, sp
 8006716:	9600      	str	r6, [sp, #0]
 8006718:	f7ff fd8c 	bl	8006234 <__lo0bits>
 800671c:	9900      	ldr	r1, [sp, #0]
 800671e:	b300      	cbz	r0, 8006762 <__d2b+0x82>
 8006720:	9a01      	ldr	r2, [sp, #4]
 8006722:	f1c0 0320 	rsb	r3, r0, #32
 8006726:	fa02 f303 	lsl.w	r3, r2, r3
 800672a:	430b      	orrs	r3, r1
 800672c:	40c2      	lsrs	r2, r0
 800672e:	6163      	str	r3, [r4, #20]
 8006730:	9201      	str	r2, [sp, #4]
 8006732:	9b01      	ldr	r3, [sp, #4]
 8006734:	61a3      	str	r3, [r4, #24]
 8006736:	2b00      	cmp	r3, #0
 8006738:	bf14      	ite	ne
 800673a:	2202      	movne	r2, #2
 800673c:	2201      	moveq	r2, #1
 800673e:	6122      	str	r2, [r4, #16]
 8006740:	b1d5      	cbz	r5, 8006778 <__d2b+0x98>
 8006742:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006746:	4405      	add	r5, r0
 8006748:	f8c9 5000 	str.w	r5, [r9]
 800674c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006750:	f8c8 0000 	str.w	r0, [r8]
 8006754:	4620      	mov	r0, r4
 8006756:	b003      	add	sp, #12
 8006758:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800675c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006760:	e7d5      	b.n	800670e <__d2b+0x2e>
 8006762:	6161      	str	r1, [r4, #20]
 8006764:	e7e5      	b.n	8006732 <__d2b+0x52>
 8006766:	a801      	add	r0, sp, #4
 8006768:	f7ff fd64 	bl	8006234 <__lo0bits>
 800676c:	9b01      	ldr	r3, [sp, #4]
 800676e:	6163      	str	r3, [r4, #20]
 8006770:	2201      	movs	r2, #1
 8006772:	6122      	str	r2, [r4, #16]
 8006774:	3020      	adds	r0, #32
 8006776:	e7e3      	b.n	8006740 <__d2b+0x60>
 8006778:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800677c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006780:	f8c9 0000 	str.w	r0, [r9]
 8006784:	6918      	ldr	r0, [r3, #16]
 8006786:	f7ff fd35 	bl	80061f4 <__hi0bits>
 800678a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800678e:	e7df      	b.n	8006750 <__d2b+0x70>
 8006790:	0800753b 	.word	0x0800753b
 8006794:	0800754c 	.word	0x0800754c

08006798 <_calloc_r>:
 8006798:	b513      	push	{r0, r1, r4, lr}
 800679a:	434a      	muls	r2, r1
 800679c:	4611      	mov	r1, r2
 800679e:	9201      	str	r2, [sp, #4]
 80067a0:	f000 f85a 	bl	8006858 <_malloc_r>
 80067a4:	4604      	mov	r4, r0
 80067a6:	b118      	cbz	r0, 80067b0 <_calloc_r+0x18>
 80067a8:	9a01      	ldr	r2, [sp, #4]
 80067aa:	2100      	movs	r1, #0
 80067ac:	f7fe f972 	bl	8004a94 <memset>
 80067b0:	4620      	mov	r0, r4
 80067b2:	b002      	add	sp, #8
 80067b4:	bd10      	pop	{r4, pc}
	...

080067b8 <_free_r>:
 80067b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80067ba:	2900      	cmp	r1, #0
 80067bc:	d048      	beq.n	8006850 <_free_r+0x98>
 80067be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067c2:	9001      	str	r0, [sp, #4]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f1a1 0404 	sub.w	r4, r1, #4
 80067ca:	bfb8      	it	lt
 80067cc:	18e4      	addlt	r4, r4, r3
 80067ce:	f000 f8ef 	bl	80069b0 <__malloc_lock>
 80067d2:	4a20      	ldr	r2, [pc, #128]	; (8006854 <_free_r+0x9c>)
 80067d4:	9801      	ldr	r0, [sp, #4]
 80067d6:	6813      	ldr	r3, [r2, #0]
 80067d8:	4615      	mov	r5, r2
 80067da:	b933      	cbnz	r3, 80067ea <_free_r+0x32>
 80067dc:	6063      	str	r3, [r4, #4]
 80067de:	6014      	str	r4, [r2, #0]
 80067e0:	b003      	add	sp, #12
 80067e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80067e6:	f000 b8e9 	b.w	80069bc <__malloc_unlock>
 80067ea:	42a3      	cmp	r3, r4
 80067ec:	d90b      	bls.n	8006806 <_free_r+0x4e>
 80067ee:	6821      	ldr	r1, [r4, #0]
 80067f0:	1862      	adds	r2, r4, r1
 80067f2:	4293      	cmp	r3, r2
 80067f4:	bf04      	itt	eq
 80067f6:	681a      	ldreq	r2, [r3, #0]
 80067f8:	685b      	ldreq	r3, [r3, #4]
 80067fa:	6063      	str	r3, [r4, #4]
 80067fc:	bf04      	itt	eq
 80067fe:	1852      	addeq	r2, r2, r1
 8006800:	6022      	streq	r2, [r4, #0]
 8006802:	602c      	str	r4, [r5, #0]
 8006804:	e7ec      	b.n	80067e0 <_free_r+0x28>
 8006806:	461a      	mov	r2, r3
 8006808:	685b      	ldr	r3, [r3, #4]
 800680a:	b10b      	cbz	r3, 8006810 <_free_r+0x58>
 800680c:	42a3      	cmp	r3, r4
 800680e:	d9fa      	bls.n	8006806 <_free_r+0x4e>
 8006810:	6811      	ldr	r1, [r2, #0]
 8006812:	1855      	adds	r5, r2, r1
 8006814:	42a5      	cmp	r5, r4
 8006816:	d10b      	bne.n	8006830 <_free_r+0x78>
 8006818:	6824      	ldr	r4, [r4, #0]
 800681a:	4421      	add	r1, r4
 800681c:	1854      	adds	r4, r2, r1
 800681e:	42a3      	cmp	r3, r4
 8006820:	6011      	str	r1, [r2, #0]
 8006822:	d1dd      	bne.n	80067e0 <_free_r+0x28>
 8006824:	681c      	ldr	r4, [r3, #0]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	6053      	str	r3, [r2, #4]
 800682a:	4421      	add	r1, r4
 800682c:	6011      	str	r1, [r2, #0]
 800682e:	e7d7      	b.n	80067e0 <_free_r+0x28>
 8006830:	d902      	bls.n	8006838 <_free_r+0x80>
 8006832:	230c      	movs	r3, #12
 8006834:	6003      	str	r3, [r0, #0]
 8006836:	e7d3      	b.n	80067e0 <_free_r+0x28>
 8006838:	6825      	ldr	r5, [r4, #0]
 800683a:	1961      	adds	r1, r4, r5
 800683c:	428b      	cmp	r3, r1
 800683e:	bf04      	itt	eq
 8006840:	6819      	ldreq	r1, [r3, #0]
 8006842:	685b      	ldreq	r3, [r3, #4]
 8006844:	6063      	str	r3, [r4, #4]
 8006846:	bf04      	itt	eq
 8006848:	1949      	addeq	r1, r1, r5
 800684a:	6021      	streq	r1, [r4, #0]
 800684c:	6054      	str	r4, [r2, #4]
 800684e:	e7c7      	b.n	80067e0 <_free_r+0x28>
 8006850:	b003      	add	sp, #12
 8006852:	bd30      	pop	{r4, r5, pc}
 8006854:	20000200 	.word	0x20000200

08006858 <_malloc_r>:
 8006858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800685a:	1ccd      	adds	r5, r1, #3
 800685c:	f025 0503 	bic.w	r5, r5, #3
 8006860:	3508      	adds	r5, #8
 8006862:	2d0c      	cmp	r5, #12
 8006864:	bf38      	it	cc
 8006866:	250c      	movcc	r5, #12
 8006868:	2d00      	cmp	r5, #0
 800686a:	4606      	mov	r6, r0
 800686c:	db01      	blt.n	8006872 <_malloc_r+0x1a>
 800686e:	42a9      	cmp	r1, r5
 8006870:	d903      	bls.n	800687a <_malloc_r+0x22>
 8006872:	230c      	movs	r3, #12
 8006874:	6033      	str	r3, [r6, #0]
 8006876:	2000      	movs	r0, #0
 8006878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800687a:	f000 f899 	bl	80069b0 <__malloc_lock>
 800687e:	4921      	ldr	r1, [pc, #132]	; (8006904 <_malloc_r+0xac>)
 8006880:	680a      	ldr	r2, [r1, #0]
 8006882:	4614      	mov	r4, r2
 8006884:	b99c      	cbnz	r4, 80068ae <_malloc_r+0x56>
 8006886:	4f20      	ldr	r7, [pc, #128]	; (8006908 <_malloc_r+0xb0>)
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	b923      	cbnz	r3, 8006896 <_malloc_r+0x3e>
 800688c:	4621      	mov	r1, r4
 800688e:	4630      	mov	r0, r6
 8006890:	f000 f83c 	bl	800690c <_sbrk_r>
 8006894:	6038      	str	r0, [r7, #0]
 8006896:	4629      	mov	r1, r5
 8006898:	4630      	mov	r0, r6
 800689a:	f000 f837 	bl	800690c <_sbrk_r>
 800689e:	1c43      	adds	r3, r0, #1
 80068a0:	d123      	bne.n	80068ea <_malloc_r+0x92>
 80068a2:	230c      	movs	r3, #12
 80068a4:	6033      	str	r3, [r6, #0]
 80068a6:	4630      	mov	r0, r6
 80068a8:	f000 f888 	bl	80069bc <__malloc_unlock>
 80068ac:	e7e3      	b.n	8006876 <_malloc_r+0x1e>
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	1b5b      	subs	r3, r3, r5
 80068b2:	d417      	bmi.n	80068e4 <_malloc_r+0x8c>
 80068b4:	2b0b      	cmp	r3, #11
 80068b6:	d903      	bls.n	80068c0 <_malloc_r+0x68>
 80068b8:	6023      	str	r3, [r4, #0]
 80068ba:	441c      	add	r4, r3
 80068bc:	6025      	str	r5, [r4, #0]
 80068be:	e004      	b.n	80068ca <_malloc_r+0x72>
 80068c0:	6863      	ldr	r3, [r4, #4]
 80068c2:	42a2      	cmp	r2, r4
 80068c4:	bf0c      	ite	eq
 80068c6:	600b      	streq	r3, [r1, #0]
 80068c8:	6053      	strne	r3, [r2, #4]
 80068ca:	4630      	mov	r0, r6
 80068cc:	f000 f876 	bl	80069bc <__malloc_unlock>
 80068d0:	f104 000b 	add.w	r0, r4, #11
 80068d4:	1d23      	adds	r3, r4, #4
 80068d6:	f020 0007 	bic.w	r0, r0, #7
 80068da:	1ac2      	subs	r2, r0, r3
 80068dc:	d0cc      	beq.n	8006878 <_malloc_r+0x20>
 80068de:	1a1b      	subs	r3, r3, r0
 80068e0:	50a3      	str	r3, [r4, r2]
 80068e2:	e7c9      	b.n	8006878 <_malloc_r+0x20>
 80068e4:	4622      	mov	r2, r4
 80068e6:	6864      	ldr	r4, [r4, #4]
 80068e8:	e7cc      	b.n	8006884 <_malloc_r+0x2c>
 80068ea:	1cc4      	adds	r4, r0, #3
 80068ec:	f024 0403 	bic.w	r4, r4, #3
 80068f0:	42a0      	cmp	r0, r4
 80068f2:	d0e3      	beq.n	80068bc <_malloc_r+0x64>
 80068f4:	1a21      	subs	r1, r4, r0
 80068f6:	4630      	mov	r0, r6
 80068f8:	f000 f808 	bl	800690c <_sbrk_r>
 80068fc:	3001      	adds	r0, #1
 80068fe:	d1dd      	bne.n	80068bc <_malloc_r+0x64>
 8006900:	e7cf      	b.n	80068a2 <_malloc_r+0x4a>
 8006902:	bf00      	nop
 8006904:	20000200 	.word	0x20000200
 8006908:	20000204 	.word	0x20000204

0800690c <_sbrk_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	4d06      	ldr	r5, [pc, #24]	; (8006928 <_sbrk_r+0x1c>)
 8006910:	2300      	movs	r3, #0
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	f7fa feda 	bl	80016d0 <_sbrk>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_sbrk_r+0x1a>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	b103      	cbz	r3, 8006926 <_sbrk_r+0x1a>
 8006924:	6023      	str	r3, [r4, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	20000390 	.word	0x20000390

0800692c <__assert_func>:
 800692c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800692e:	4614      	mov	r4, r2
 8006930:	461a      	mov	r2, r3
 8006932:	4b09      	ldr	r3, [pc, #36]	; (8006958 <__assert_func+0x2c>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4605      	mov	r5, r0
 8006938:	68d8      	ldr	r0, [r3, #12]
 800693a:	b14c      	cbz	r4, 8006950 <__assert_func+0x24>
 800693c:	4b07      	ldr	r3, [pc, #28]	; (800695c <__assert_func+0x30>)
 800693e:	9100      	str	r1, [sp, #0]
 8006940:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006944:	4906      	ldr	r1, [pc, #24]	; (8006960 <__assert_func+0x34>)
 8006946:	462b      	mov	r3, r5
 8006948:	f000 f80e 	bl	8006968 <fiprintf>
 800694c:	f000 fa64 	bl	8006e18 <abort>
 8006950:	4b04      	ldr	r3, [pc, #16]	; (8006964 <__assert_func+0x38>)
 8006952:	461c      	mov	r4, r3
 8006954:	e7f3      	b.n	800693e <__assert_func+0x12>
 8006956:	bf00      	nop
 8006958:	2000000c 	.word	0x2000000c
 800695c:	080076ac 	.word	0x080076ac
 8006960:	080076b9 	.word	0x080076b9
 8006964:	080076e7 	.word	0x080076e7

08006968 <fiprintf>:
 8006968:	b40e      	push	{r1, r2, r3}
 800696a:	b503      	push	{r0, r1, lr}
 800696c:	4601      	mov	r1, r0
 800696e:	ab03      	add	r3, sp, #12
 8006970:	4805      	ldr	r0, [pc, #20]	; (8006988 <fiprintf+0x20>)
 8006972:	f853 2b04 	ldr.w	r2, [r3], #4
 8006976:	6800      	ldr	r0, [r0, #0]
 8006978:	9301      	str	r3, [sp, #4]
 800697a:	f000 f84f 	bl	8006a1c <_vfiprintf_r>
 800697e:	b002      	add	sp, #8
 8006980:	f85d eb04 	ldr.w	lr, [sp], #4
 8006984:	b003      	add	sp, #12
 8006986:	4770      	bx	lr
 8006988:	2000000c 	.word	0x2000000c

0800698c <__ascii_mbtowc>:
 800698c:	b082      	sub	sp, #8
 800698e:	b901      	cbnz	r1, 8006992 <__ascii_mbtowc+0x6>
 8006990:	a901      	add	r1, sp, #4
 8006992:	b142      	cbz	r2, 80069a6 <__ascii_mbtowc+0x1a>
 8006994:	b14b      	cbz	r3, 80069aa <__ascii_mbtowc+0x1e>
 8006996:	7813      	ldrb	r3, [r2, #0]
 8006998:	600b      	str	r3, [r1, #0]
 800699a:	7812      	ldrb	r2, [r2, #0]
 800699c:	1e10      	subs	r0, r2, #0
 800699e:	bf18      	it	ne
 80069a0:	2001      	movne	r0, #1
 80069a2:	b002      	add	sp, #8
 80069a4:	4770      	bx	lr
 80069a6:	4610      	mov	r0, r2
 80069a8:	e7fb      	b.n	80069a2 <__ascii_mbtowc+0x16>
 80069aa:	f06f 0001 	mvn.w	r0, #1
 80069ae:	e7f8      	b.n	80069a2 <__ascii_mbtowc+0x16>

080069b0 <__malloc_lock>:
 80069b0:	4801      	ldr	r0, [pc, #4]	; (80069b8 <__malloc_lock+0x8>)
 80069b2:	f000 bbf1 	b.w	8007198 <__retarget_lock_acquire_recursive>
 80069b6:	bf00      	nop
 80069b8:	20000398 	.word	0x20000398

080069bc <__malloc_unlock>:
 80069bc:	4801      	ldr	r0, [pc, #4]	; (80069c4 <__malloc_unlock+0x8>)
 80069be:	f000 bbec 	b.w	800719a <__retarget_lock_release_recursive>
 80069c2:	bf00      	nop
 80069c4:	20000398 	.word	0x20000398

080069c8 <__sfputc_r>:
 80069c8:	6893      	ldr	r3, [r2, #8]
 80069ca:	3b01      	subs	r3, #1
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	b410      	push	{r4}
 80069d0:	6093      	str	r3, [r2, #8]
 80069d2:	da08      	bge.n	80069e6 <__sfputc_r+0x1e>
 80069d4:	6994      	ldr	r4, [r2, #24]
 80069d6:	42a3      	cmp	r3, r4
 80069d8:	db01      	blt.n	80069de <__sfputc_r+0x16>
 80069da:	290a      	cmp	r1, #10
 80069dc:	d103      	bne.n	80069e6 <__sfputc_r+0x1e>
 80069de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069e2:	f000 b94b 	b.w	8006c7c <__swbuf_r>
 80069e6:	6813      	ldr	r3, [r2, #0]
 80069e8:	1c58      	adds	r0, r3, #1
 80069ea:	6010      	str	r0, [r2, #0]
 80069ec:	7019      	strb	r1, [r3, #0]
 80069ee:	4608      	mov	r0, r1
 80069f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069f4:	4770      	bx	lr

080069f6 <__sfputs_r>:
 80069f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069f8:	4606      	mov	r6, r0
 80069fa:	460f      	mov	r7, r1
 80069fc:	4614      	mov	r4, r2
 80069fe:	18d5      	adds	r5, r2, r3
 8006a00:	42ac      	cmp	r4, r5
 8006a02:	d101      	bne.n	8006a08 <__sfputs_r+0x12>
 8006a04:	2000      	movs	r0, #0
 8006a06:	e007      	b.n	8006a18 <__sfputs_r+0x22>
 8006a08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a0c:	463a      	mov	r2, r7
 8006a0e:	4630      	mov	r0, r6
 8006a10:	f7ff ffda 	bl	80069c8 <__sfputc_r>
 8006a14:	1c43      	adds	r3, r0, #1
 8006a16:	d1f3      	bne.n	8006a00 <__sfputs_r+0xa>
 8006a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a1c <_vfiprintf_r>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	460d      	mov	r5, r1
 8006a22:	b09d      	sub	sp, #116	; 0x74
 8006a24:	4614      	mov	r4, r2
 8006a26:	4698      	mov	r8, r3
 8006a28:	4606      	mov	r6, r0
 8006a2a:	b118      	cbz	r0, 8006a34 <_vfiprintf_r+0x18>
 8006a2c:	6983      	ldr	r3, [r0, #24]
 8006a2e:	b90b      	cbnz	r3, 8006a34 <_vfiprintf_r+0x18>
 8006a30:	f000 fb14 	bl	800705c <__sinit>
 8006a34:	4b89      	ldr	r3, [pc, #548]	; (8006c5c <_vfiprintf_r+0x240>)
 8006a36:	429d      	cmp	r5, r3
 8006a38:	d11b      	bne.n	8006a72 <_vfiprintf_r+0x56>
 8006a3a:	6875      	ldr	r5, [r6, #4]
 8006a3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a3e:	07d9      	lsls	r1, r3, #31
 8006a40:	d405      	bmi.n	8006a4e <_vfiprintf_r+0x32>
 8006a42:	89ab      	ldrh	r3, [r5, #12]
 8006a44:	059a      	lsls	r2, r3, #22
 8006a46:	d402      	bmi.n	8006a4e <_vfiprintf_r+0x32>
 8006a48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a4a:	f000 fba5 	bl	8007198 <__retarget_lock_acquire_recursive>
 8006a4e:	89ab      	ldrh	r3, [r5, #12]
 8006a50:	071b      	lsls	r3, r3, #28
 8006a52:	d501      	bpl.n	8006a58 <_vfiprintf_r+0x3c>
 8006a54:	692b      	ldr	r3, [r5, #16]
 8006a56:	b9eb      	cbnz	r3, 8006a94 <_vfiprintf_r+0x78>
 8006a58:	4629      	mov	r1, r5
 8006a5a:	4630      	mov	r0, r6
 8006a5c:	f000 f96e 	bl	8006d3c <__swsetup_r>
 8006a60:	b1c0      	cbz	r0, 8006a94 <_vfiprintf_r+0x78>
 8006a62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006a64:	07dc      	lsls	r4, r3, #31
 8006a66:	d50e      	bpl.n	8006a86 <_vfiprintf_r+0x6a>
 8006a68:	f04f 30ff 	mov.w	r0, #4294967295
 8006a6c:	b01d      	add	sp, #116	; 0x74
 8006a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a72:	4b7b      	ldr	r3, [pc, #492]	; (8006c60 <_vfiprintf_r+0x244>)
 8006a74:	429d      	cmp	r5, r3
 8006a76:	d101      	bne.n	8006a7c <_vfiprintf_r+0x60>
 8006a78:	68b5      	ldr	r5, [r6, #8]
 8006a7a:	e7df      	b.n	8006a3c <_vfiprintf_r+0x20>
 8006a7c:	4b79      	ldr	r3, [pc, #484]	; (8006c64 <_vfiprintf_r+0x248>)
 8006a7e:	429d      	cmp	r5, r3
 8006a80:	bf08      	it	eq
 8006a82:	68f5      	ldreq	r5, [r6, #12]
 8006a84:	e7da      	b.n	8006a3c <_vfiprintf_r+0x20>
 8006a86:	89ab      	ldrh	r3, [r5, #12]
 8006a88:	0598      	lsls	r0, r3, #22
 8006a8a:	d4ed      	bmi.n	8006a68 <_vfiprintf_r+0x4c>
 8006a8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006a8e:	f000 fb84 	bl	800719a <__retarget_lock_release_recursive>
 8006a92:	e7e9      	b.n	8006a68 <_vfiprintf_r+0x4c>
 8006a94:	2300      	movs	r3, #0
 8006a96:	9309      	str	r3, [sp, #36]	; 0x24
 8006a98:	2320      	movs	r3, #32
 8006a9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006a9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006aa2:	2330      	movs	r3, #48	; 0x30
 8006aa4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006c68 <_vfiprintf_r+0x24c>
 8006aa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006aac:	f04f 0901 	mov.w	r9, #1
 8006ab0:	4623      	mov	r3, r4
 8006ab2:	469a      	mov	sl, r3
 8006ab4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ab8:	b10a      	cbz	r2, 8006abe <_vfiprintf_r+0xa2>
 8006aba:	2a25      	cmp	r2, #37	; 0x25
 8006abc:	d1f9      	bne.n	8006ab2 <_vfiprintf_r+0x96>
 8006abe:	ebba 0b04 	subs.w	fp, sl, r4
 8006ac2:	d00b      	beq.n	8006adc <_vfiprintf_r+0xc0>
 8006ac4:	465b      	mov	r3, fp
 8006ac6:	4622      	mov	r2, r4
 8006ac8:	4629      	mov	r1, r5
 8006aca:	4630      	mov	r0, r6
 8006acc:	f7ff ff93 	bl	80069f6 <__sfputs_r>
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	f000 80aa 	beq.w	8006c2a <_vfiprintf_r+0x20e>
 8006ad6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ad8:	445a      	add	r2, fp
 8006ada:	9209      	str	r2, [sp, #36]	; 0x24
 8006adc:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	f000 80a2 	beq.w	8006c2a <_vfiprintf_r+0x20e>
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8006aec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006af0:	f10a 0a01 	add.w	sl, sl, #1
 8006af4:	9304      	str	r3, [sp, #16]
 8006af6:	9307      	str	r3, [sp, #28]
 8006af8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006afc:	931a      	str	r3, [sp, #104]	; 0x68
 8006afe:	4654      	mov	r4, sl
 8006b00:	2205      	movs	r2, #5
 8006b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b06:	4858      	ldr	r0, [pc, #352]	; (8006c68 <_vfiprintf_r+0x24c>)
 8006b08:	f7f9 fb8a 	bl	8000220 <memchr>
 8006b0c:	9a04      	ldr	r2, [sp, #16]
 8006b0e:	b9d8      	cbnz	r0, 8006b48 <_vfiprintf_r+0x12c>
 8006b10:	06d1      	lsls	r1, r2, #27
 8006b12:	bf44      	itt	mi
 8006b14:	2320      	movmi	r3, #32
 8006b16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b1a:	0713      	lsls	r3, r2, #28
 8006b1c:	bf44      	itt	mi
 8006b1e:	232b      	movmi	r3, #43	; 0x2b
 8006b20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b24:	f89a 3000 	ldrb.w	r3, [sl]
 8006b28:	2b2a      	cmp	r3, #42	; 0x2a
 8006b2a:	d015      	beq.n	8006b58 <_vfiprintf_r+0x13c>
 8006b2c:	9a07      	ldr	r2, [sp, #28]
 8006b2e:	4654      	mov	r4, sl
 8006b30:	2000      	movs	r0, #0
 8006b32:	f04f 0c0a 	mov.w	ip, #10
 8006b36:	4621      	mov	r1, r4
 8006b38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b3c:	3b30      	subs	r3, #48	; 0x30
 8006b3e:	2b09      	cmp	r3, #9
 8006b40:	d94e      	bls.n	8006be0 <_vfiprintf_r+0x1c4>
 8006b42:	b1b0      	cbz	r0, 8006b72 <_vfiprintf_r+0x156>
 8006b44:	9207      	str	r2, [sp, #28]
 8006b46:	e014      	b.n	8006b72 <_vfiprintf_r+0x156>
 8006b48:	eba0 0308 	sub.w	r3, r0, r8
 8006b4c:	fa09 f303 	lsl.w	r3, r9, r3
 8006b50:	4313      	orrs	r3, r2
 8006b52:	9304      	str	r3, [sp, #16]
 8006b54:	46a2      	mov	sl, r4
 8006b56:	e7d2      	b.n	8006afe <_vfiprintf_r+0xe2>
 8006b58:	9b03      	ldr	r3, [sp, #12]
 8006b5a:	1d19      	adds	r1, r3, #4
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	9103      	str	r1, [sp, #12]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	bfbb      	ittet	lt
 8006b64:	425b      	neglt	r3, r3
 8006b66:	f042 0202 	orrlt.w	r2, r2, #2
 8006b6a:	9307      	strge	r3, [sp, #28]
 8006b6c:	9307      	strlt	r3, [sp, #28]
 8006b6e:	bfb8      	it	lt
 8006b70:	9204      	strlt	r2, [sp, #16]
 8006b72:	7823      	ldrb	r3, [r4, #0]
 8006b74:	2b2e      	cmp	r3, #46	; 0x2e
 8006b76:	d10c      	bne.n	8006b92 <_vfiprintf_r+0x176>
 8006b78:	7863      	ldrb	r3, [r4, #1]
 8006b7a:	2b2a      	cmp	r3, #42	; 0x2a
 8006b7c:	d135      	bne.n	8006bea <_vfiprintf_r+0x1ce>
 8006b7e:	9b03      	ldr	r3, [sp, #12]
 8006b80:	1d1a      	adds	r2, r3, #4
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	9203      	str	r2, [sp, #12]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	bfb8      	it	lt
 8006b8a:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b8e:	3402      	adds	r4, #2
 8006b90:	9305      	str	r3, [sp, #20]
 8006b92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006c78 <_vfiprintf_r+0x25c>
 8006b96:	7821      	ldrb	r1, [r4, #0]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	4650      	mov	r0, sl
 8006b9c:	f7f9 fb40 	bl	8000220 <memchr>
 8006ba0:	b140      	cbz	r0, 8006bb4 <_vfiprintf_r+0x198>
 8006ba2:	2340      	movs	r3, #64	; 0x40
 8006ba4:	eba0 000a 	sub.w	r0, r0, sl
 8006ba8:	fa03 f000 	lsl.w	r0, r3, r0
 8006bac:	9b04      	ldr	r3, [sp, #16]
 8006bae:	4303      	orrs	r3, r0
 8006bb0:	3401      	adds	r4, #1
 8006bb2:	9304      	str	r3, [sp, #16]
 8006bb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bb8:	482c      	ldr	r0, [pc, #176]	; (8006c6c <_vfiprintf_r+0x250>)
 8006bba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bbe:	2206      	movs	r2, #6
 8006bc0:	f7f9 fb2e 	bl	8000220 <memchr>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d03f      	beq.n	8006c48 <_vfiprintf_r+0x22c>
 8006bc8:	4b29      	ldr	r3, [pc, #164]	; (8006c70 <_vfiprintf_r+0x254>)
 8006bca:	bb1b      	cbnz	r3, 8006c14 <_vfiprintf_r+0x1f8>
 8006bcc:	9b03      	ldr	r3, [sp, #12]
 8006bce:	3307      	adds	r3, #7
 8006bd0:	f023 0307 	bic.w	r3, r3, #7
 8006bd4:	3308      	adds	r3, #8
 8006bd6:	9303      	str	r3, [sp, #12]
 8006bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bda:	443b      	add	r3, r7
 8006bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8006bde:	e767      	b.n	8006ab0 <_vfiprintf_r+0x94>
 8006be0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006be4:	460c      	mov	r4, r1
 8006be6:	2001      	movs	r0, #1
 8006be8:	e7a5      	b.n	8006b36 <_vfiprintf_r+0x11a>
 8006bea:	2300      	movs	r3, #0
 8006bec:	3401      	adds	r4, #1
 8006bee:	9305      	str	r3, [sp, #20]
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	f04f 0c0a 	mov.w	ip, #10
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006bfc:	3a30      	subs	r2, #48	; 0x30
 8006bfe:	2a09      	cmp	r2, #9
 8006c00:	d903      	bls.n	8006c0a <_vfiprintf_r+0x1ee>
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d0c5      	beq.n	8006b92 <_vfiprintf_r+0x176>
 8006c06:	9105      	str	r1, [sp, #20]
 8006c08:	e7c3      	b.n	8006b92 <_vfiprintf_r+0x176>
 8006c0a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c0e:	4604      	mov	r4, r0
 8006c10:	2301      	movs	r3, #1
 8006c12:	e7f0      	b.n	8006bf6 <_vfiprintf_r+0x1da>
 8006c14:	ab03      	add	r3, sp, #12
 8006c16:	9300      	str	r3, [sp, #0]
 8006c18:	462a      	mov	r2, r5
 8006c1a:	4b16      	ldr	r3, [pc, #88]	; (8006c74 <_vfiprintf_r+0x258>)
 8006c1c:	a904      	add	r1, sp, #16
 8006c1e:	4630      	mov	r0, r6
 8006c20:	f7fd ffe0 	bl	8004be4 <_printf_float>
 8006c24:	4607      	mov	r7, r0
 8006c26:	1c78      	adds	r0, r7, #1
 8006c28:	d1d6      	bne.n	8006bd8 <_vfiprintf_r+0x1bc>
 8006c2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c2c:	07d9      	lsls	r1, r3, #31
 8006c2e:	d405      	bmi.n	8006c3c <_vfiprintf_r+0x220>
 8006c30:	89ab      	ldrh	r3, [r5, #12]
 8006c32:	059a      	lsls	r2, r3, #22
 8006c34:	d402      	bmi.n	8006c3c <_vfiprintf_r+0x220>
 8006c36:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006c38:	f000 faaf 	bl	800719a <__retarget_lock_release_recursive>
 8006c3c:	89ab      	ldrh	r3, [r5, #12]
 8006c3e:	065b      	lsls	r3, r3, #25
 8006c40:	f53f af12 	bmi.w	8006a68 <_vfiprintf_r+0x4c>
 8006c44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c46:	e711      	b.n	8006a6c <_vfiprintf_r+0x50>
 8006c48:	ab03      	add	r3, sp, #12
 8006c4a:	9300      	str	r3, [sp, #0]
 8006c4c:	462a      	mov	r2, r5
 8006c4e:	4b09      	ldr	r3, [pc, #36]	; (8006c74 <_vfiprintf_r+0x258>)
 8006c50:	a904      	add	r1, sp, #16
 8006c52:	4630      	mov	r0, r6
 8006c54:	f7fe fa6a 	bl	800512c <_printf_i>
 8006c58:	e7e4      	b.n	8006c24 <_vfiprintf_r+0x208>
 8006c5a:	bf00      	nop
 8006c5c:	08007824 	.word	0x08007824
 8006c60:	08007844 	.word	0x08007844
 8006c64:	08007804 	.word	0x08007804
 8006c68:	080076f2 	.word	0x080076f2
 8006c6c:	080076fc 	.word	0x080076fc
 8006c70:	08004be5 	.word	0x08004be5
 8006c74:	080069f7 	.word	0x080069f7
 8006c78:	080076f8 	.word	0x080076f8

08006c7c <__swbuf_r>:
 8006c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c7e:	460e      	mov	r6, r1
 8006c80:	4614      	mov	r4, r2
 8006c82:	4605      	mov	r5, r0
 8006c84:	b118      	cbz	r0, 8006c8e <__swbuf_r+0x12>
 8006c86:	6983      	ldr	r3, [r0, #24]
 8006c88:	b90b      	cbnz	r3, 8006c8e <__swbuf_r+0x12>
 8006c8a:	f000 f9e7 	bl	800705c <__sinit>
 8006c8e:	4b21      	ldr	r3, [pc, #132]	; (8006d14 <__swbuf_r+0x98>)
 8006c90:	429c      	cmp	r4, r3
 8006c92:	d12b      	bne.n	8006cec <__swbuf_r+0x70>
 8006c94:	686c      	ldr	r4, [r5, #4]
 8006c96:	69a3      	ldr	r3, [r4, #24]
 8006c98:	60a3      	str	r3, [r4, #8]
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	071a      	lsls	r2, r3, #28
 8006c9e:	d52f      	bpl.n	8006d00 <__swbuf_r+0x84>
 8006ca0:	6923      	ldr	r3, [r4, #16]
 8006ca2:	b36b      	cbz	r3, 8006d00 <__swbuf_r+0x84>
 8006ca4:	6923      	ldr	r3, [r4, #16]
 8006ca6:	6820      	ldr	r0, [r4, #0]
 8006ca8:	1ac0      	subs	r0, r0, r3
 8006caa:	6963      	ldr	r3, [r4, #20]
 8006cac:	b2f6      	uxtb	r6, r6
 8006cae:	4283      	cmp	r3, r0
 8006cb0:	4637      	mov	r7, r6
 8006cb2:	dc04      	bgt.n	8006cbe <__swbuf_r+0x42>
 8006cb4:	4621      	mov	r1, r4
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	f000 f93c 	bl	8006f34 <_fflush_r>
 8006cbc:	bb30      	cbnz	r0, 8006d0c <__swbuf_r+0x90>
 8006cbe:	68a3      	ldr	r3, [r4, #8]
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	60a3      	str	r3, [r4, #8]
 8006cc4:	6823      	ldr	r3, [r4, #0]
 8006cc6:	1c5a      	adds	r2, r3, #1
 8006cc8:	6022      	str	r2, [r4, #0]
 8006cca:	701e      	strb	r6, [r3, #0]
 8006ccc:	6963      	ldr	r3, [r4, #20]
 8006cce:	3001      	adds	r0, #1
 8006cd0:	4283      	cmp	r3, r0
 8006cd2:	d004      	beq.n	8006cde <__swbuf_r+0x62>
 8006cd4:	89a3      	ldrh	r3, [r4, #12]
 8006cd6:	07db      	lsls	r3, r3, #31
 8006cd8:	d506      	bpl.n	8006ce8 <__swbuf_r+0x6c>
 8006cda:	2e0a      	cmp	r6, #10
 8006cdc:	d104      	bne.n	8006ce8 <__swbuf_r+0x6c>
 8006cde:	4621      	mov	r1, r4
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	f000 f927 	bl	8006f34 <_fflush_r>
 8006ce6:	b988      	cbnz	r0, 8006d0c <__swbuf_r+0x90>
 8006ce8:	4638      	mov	r0, r7
 8006cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cec:	4b0a      	ldr	r3, [pc, #40]	; (8006d18 <__swbuf_r+0x9c>)
 8006cee:	429c      	cmp	r4, r3
 8006cf0:	d101      	bne.n	8006cf6 <__swbuf_r+0x7a>
 8006cf2:	68ac      	ldr	r4, [r5, #8]
 8006cf4:	e7cf      	b.n	8006c96 <__swbuf_r+0x1a>
 8006cf6:	4b09      	ldr	r3, [pc, #36]	; (8006d1c <__swbuf_r+0xa0>)
 8006cf8:	429c      	cmp	r4, r3
 8006cfa:	bf08      	it	eq
 8006cfc:	68ec      	ldreq	r4, [r5, #12]
 8006cfe:	e7ca      	b.n	8006c96 <__swbuf_r+0x1a>
 8006d00:	4621      	mov	r1, r4
 8006d02:	4628      	mov	r0, r5
 8006d04:	f000 f81a 	bl	8006d3c <__swsetup_r>
 8006d08:	2800      	cmp	r0, #0
 8006d0a:	d0cb      	beq.n	8006ca4 <__swbuf_r+0x28>
 8006d0c:	f04f 37ff 	mov.w	r7, #4294967295
 8006d10:	e7ea      	b.n	8006ce8 <__swbuf_r+0x6c>
 8006d12:	bf00      	nop
 8006d14:	08007824 	.word	0x08007824
 8006d18:	08007844 	.word	0x08007844
 8006d1c:	08007804 	.word	0x08007804

08006d20 <__ascii_wctomb>:
 8006d20:	b149      	cbz	r1, 8006d36 <__ascii_wctomb+0x16>
 8006d22:	2aff      	cmp	r2, #255	; 0xff
 8006d24:	bf85      	ittet	hi
 8006d26:	238a      	movhi	r3, #138	; 0x8a
 8006d28:	6003      	strhi	r3, [r0, #0]
 8006d2a:	700a      	strbls	r2, [r1, #0]
 8006d2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d30:	bf98      	it	ls
 8006d32:	2001      	movls	r0, #1
 8006d34:	4770      	bx	lr
 8006d36:	4608      	mov	r0, r1
 8006d38:	4770      	bx	lr
	...

08006d3c <__swsetup_r>:
 8006d3c:	4b32      	ldr	r3, [pc, #200]	; (8006e08 <__swsetup_r+0xcc>)
 8006d3e:	b570      	push	{r4, r5, r6, lr}
 8006d40:	681d      	ldr	r5, [r3, #0]
 8006d42:	4606      	mov	r6, r0
 8006d44:	460c      	mov	r4, r1
 8006d46:	b125      	cbz	r5, 8006d52 <__swsetup_r+0x16>
 8006d48:	69ab      	ldr	r3, [r5, #24]
 8006d4a:	b913      	cbnz	r3, 8006d52 <__swsetup_r+0x16>
 8006d4c:	4628      	mov	r0, r5
 8006d4e:	f000 f985 	bl	800705c <__sinit>
 8006d52:	4b2e      	ldr	r3, [pc, #184]	; (8006e0c <__swsetup_r+0xd0>)
 8006d54:	429c      	cmp	r4, r3
 8006d56:	d10f      	bne.n	8006d78 <__swsetup_r+0x3c>
 8006d58:	686c      	ldr	r4, [r5, #4]
 8006d5a:	89a3      	ldrh	r3, [r4, #12]
 8006d5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d60:	0719      	lsls	r1, r3, #28
 8006d62:	d42c      	bmi.n	8006dbe <__swsetup_r+0x82>
 8006d64:	06dd      	lsls	r5, r3, #27
 8006d66:	d411      	bmi.n	8006d8c <__swsetup_r+0x50>
 8006d68:	2309      	movs	r3, #9
 8006d6a:	6033      	str	r3, [r6, #0]
 8006d6c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d70:	81a3      	strh	r3, [r4, #12]
 8006d72:	f04f 30ff 	mov.w	r0, #4294967295
 8006d76:	e03e      	b.n	8006df6 <__swsetup_r+0xba>
 8006d78:	4b25      	ldr	r3, [pc, #148]	; (8006e10 <__swsetup_r+0xd4>)
 8006d7a:	429c      	cmp	r4, r3
 8006d7c:	d101      	bne.n	8006d82 <__swsetup_r+0x46>
 8006d7e:	68ac      	ldr	r4, [r5, #8]
 8006d80:	e7eb      	b.n	8006d5a <__swsetup_r+0x1e>
 8006d82:	4b24      	ldr	r3, [pc, #144]	; (8006e14 <__swsetup_r+0xd8>)
 8006d84:	429c      	cmp	r4, r3
 8006d86:	bf08      	it	eq
 8006d88:	68ec      	ldreq	r4, [r5, #12]
 8006d8a:	e7e6      	b.n	8006d5a <__swsetup_r+0x1e>
 8006d8c:	0758      	lsls	r0, r3, #29
 8006d8e:	d512      	bpl.n	8006db6 <__swsetup_r+0x7a>
 8006d90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d92:	b141      	cbz	r1, 8006da6 <__swsetup_r+0x6a>
 8006d94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d98:	4299      	cmp	r1, r3
 8006d9a:	d002      	beq.n	8006da2 <__swsetup_r+0x66>
 8006d9c:	4630      	mov	r0, r6
 8006d9e:	f7ff fd0b 	bl	80067b8 <_free_r>
 8006da2:	2300      	movs	r3, #0
 8006da4:	6363      	str	r3, [r4, #52]	; 0x34
 8006da6:	89a3      	ldrh	r3, [r4, #12]
 8006da8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006dac:	81a3      	strh	r3, [r4, #12]
 8006dae:	2300      	movs	r3, #0
 8006db0:	6063      	str	r3, [r4, #4]
 8006db2:	6923      	ldr	r3, [r4, #16]
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	89a3      	ldrh	r3, [r4, #12]
 8006db8:	f043 0308 	orr.w	r3, r3, #8
 8006dbc:	81a3      	strh	r3, [r4, #12]
 8006dbe:	6923      	ldr	r3, [r4, #16]
 8006dc0:	b94b      	cbnz	r3, 8006dd6 <__swsetup_r+0x9a>
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006dc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006dcc:	d003      	beq.n	8006dd6 <__swsetup_r+0x9a>
 8006dce:	4621      	mov	r1, r4
 8006dd0:	4630      	mov	r0, r6
 8006dd2:	f000 fa07 	bl	80071e4 <__smakebuf_r>
 8006dd6:	89a0      	ldrh	r0, [r4, #12]
 8006dd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006ddc:	f010 0301 	ands.w	r3, r0, #1
 8006de0:	d00a      	beq.n	8006df8 <__swsetup_r+0xbc>
 8006de2:	2300      	movs	r3, #0
 8006de4:	60a3      	str	r3, [r4, #8]
 8006de6:	6963      	ldr	r3, [r4, #20]
 8006de8:	425b      	negs	r3, r3
 8006dea:	61a3      	str	r3, [r4, #24]
 8006dec:	6923      	ldr	r3, [r4, #16]
 8006dee:	b943      	cbnz	r3, 8006e02 <__swsetup_r+0xc6>
 8006df0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006df4:	d1ba      	bne.n	8006d6c <__swsetup_r+0x30>
 8006df6:	bd70      	pop	{r4, r5, r6, pc}
 8006df8:	0781      	lsls	r1, r0, #30
 8006dfa:	bf58      	it	pl
 8006dfc:	6963      	ldrpl	r3, [r4, #20]
 8006dfe:	60a3      	str	r3, [r4, #8]
 8006e00:	e7f4      	b.n	8006dec <__swsetup_r+0xb0>
 8006e02:	2000      	movs	r0, #0
 8006e04:	e7f7      	b.n	8006df6 <__swsetup_r+0xba>
 8006e06:	bf00      	nop
 8006e08:	2000000c 	.word	0x2000000c
 8006e0c:	08007824 	.word	0x08007824
 8006e10:	08007844 	.word	0x08007844
 8006e14:	08007804 	.word	0x08007804

08006e18 <abort>:
 8006e18:	b508      	push	{r3, lr}
 8006e1a:	2006      	movs	r0, #6
 8006e1c:	f000 fa4a 	bl	80072b4 <raise>
 8006e20:	2001      	movs	r0, #1
 8006e22:	f7fa fbdd 	bl	80015e0 <_exit>
	...

08006e28 <__sflush_r>:
 8006e28:	898a      	ldrh	r2, [r1, #12]
 8006e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e2e:	4605      	mov	r5, r0
 8006e30:	0710      	lsls	r0, r2, #28
 8006e32:	460c      	mov	r4, r1
 8006e34:	d458      	bmi.n	8006ee8 <__sflush_r+0xc0>
 8006e36:	684b      	ldr	r3, [r1, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	dc05      	bgt.n	8006e48 <__sflush_r+0x20>
 8006e3c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	dc02      	bgt.n	8006e48 <__sflush_r+0x20>
 8006e42:	2000      	movs	r0, #0
 8006e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e48:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e4a:	2e00      	cmp	r6, #0
 8006e4c:	d0f9      	beq.n	8006e42 <__sflush_r+0x1a>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e54:	682f      	ldr	r7, [r5, #0]
 8006e56:	602b      	str	r3, [r5, #0]
 8006e58:	d032      	beq.n	8006ec0 <__sflush_r+0x98>
 8006e5a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006e5c:	89a3      	ldrh	r3, [r4, #12]
 8006e5e:	075a      	lsls	r2, r3, #29
 8006e60:	d505      	bpl.n	8006e6e <__sflush_r+0x46>
 8006e62:	6863      	ldr	r3, [r4, #4]
 8006e64:	1ac0      	subs	r0, r0, r3
 8006e66:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006e68:	b10b      	cbz	r3, 8006e6e <__sflush_r+0x46>
 8006e6a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006e6c:	1ac0      	subs	r0, r0, r3
 8006e6e:	2300      	movs	r3, #0
 8006e70:	4602      	mov	r2, r0
 8006e72:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006e74:	6a21      	ldr	r1, [r4, #32]
 8006e76:	4628      	mov	r0, r5
 8006e78:	47b0      	blx	r6
 8006e7a:	1c43      	adds	r3, r0, #1
 8006e7c:	89a3      	ldrh	r3, [r4, #12]
 8006e7e:	d106      	bne.n	8006e8e <__sflush_r+0x66>
 8006e80:	6829      	ldr	r1, [r5, #0]
 8006e82:	291d      	cmp	r1, #29
 8006e84:	d82c      	bhi.n	8006ee0 <__sflush_r+0xb8>
 8006e86:	4a2a      	ldr	r2, [pc, #168]	; (8006f30 <__sflush_r+0x108>)
 8006e88:	40ca      	lsrs	r2, r1
 8006e8a:	07d6      	lsls	r6, r2, #31
 8006e8c:	d528      	bpl.n	8006ee0 <__sflush_r+0xb8>
 8006e8e:	2200      	movs	r2, #0
 8006e90:	6062      	str	r2, [r4, #4]
 8006e92:	04d9      	lsls	r1, r3, #19
 8006e94:	6922      	ldr	r2, [r4, #16]
 8006e96:	6022      	str	r2, [r4, #0]
 8006e98:	d504      	bpl.n	8006ea4 <__sflush_r+0x7c>
 8006e9a:	1c42      	adds	r2, r0, #1
 8006e9c:	d101      	bne.n	8006ea2 <__sflush_r+0x7a>
 8006e9e:	682b      	ldr	r3, [r5, #0]
 8006ea0:	b903      	cbnz	r3, 8006ea4 <__sflush_r+0x7c>
 8006ea2:	6560      	str	r0, [r4, #84]	; 0x54
 8006ea4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ea6:	602f      	str	r7, [r5, #0]
 8006ea8:	2900      	cmp	r1, #0
 8006eaa:	d0ca      	beq.n	8006e42 <__sflush_r+0x1a>
 8006eac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006eb0:	4299      	cmp	r1, r3
 8006eb2:	d002      	beq.n	8006eba <__sflush_r+0x92>
 8006eb4:	4628      	mov	r0, r5
 8006eb6:	f7ff fc7f 	bl	80067b8 <_free_r>
 8006eba:	2000      	movs	r0, #0
 8006ebc:	6360      	str	r0, [r4, #52]	; 0x34
 8006ebe:	e7c1      	b.n	8006e44 <__sflush_r+0x1c>
 8006ec0:	6a21      	ldr	r1, [r4, #32]
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	47b0      	blx	r6
 8006ec8:	1c41      	adds	r1, r0, #1
 8006eca:	d1c7      	bne.n	8006e5c <__sflush_r+0x34>
 8006ecc:	682b      	ldr	r3, [r5, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d0c4      	beq.n	8006e5c <__sflush_r+0x34>
 8006ed2:	2b1d      	cmp	r3, #29
 8006ed4:	d001      	beq.n	8006eda <__sflush_r+0xb2>
 8006ed6:	2b16      	cmp	r3, #22
 8006ed8:	d101      	bne.n	8006ede <__sflush_r+0xb6>
 8006eda:	602f      	str	r7, [r5, #0]
 8006edc:	e7b1      	b.n	8006e42 <__sflush_r+0x1a>
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ee4:	81a3      	strh	r3, [r4, #12]
 8006ee6:	e7ad      	b.n	8006e44 <__sflush_r+0x1c>
 8006ee8:	690f      	ldr	r7, [r1, #16]
 8006eea:	2f00      	cmp	r7, #0
 8006eec:	d0a9      	beq.n	8006e42 <__sflush_r+0x1a>
 8006eee:	0793      	lsls	r3, r2, #30
 8006ef0:	680e      	ldr	r6, [r1, #0]
 8006ef2:	bf08      	it	eq
 8006ef4:	694b      	ldreq	r3, [r1, #20]
 8006ef6:	600f      	str	r7, [r1, #0]
 8006ef8:	bf18      	it	ne
 8006efa:	2300      	movne	r3, #0
 8006efc:	eba6 0807 	sub.w	r8, r6, r7
 8006f00:	608b      	str	r3, [r1, #8]
 8006f02:	f1b8 0f00 	cmp.w	r8, #0
 8006f06:	dd9c      	ble.n	8006e42 <__sflush_r+0x1a>
 8006f08:	6a21      	ldr	r1, [r4, #32]
 8006f0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f0c:	4643      	mov	r3, r8
 8006f0e:	463a      	mov	r2, r7
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b0      	blx	r6
 8006f14:	2800      	cmp	r0, #0
 8006f16:	dc06      	bgt.n	8006f26 <__sflush_r+0xfe>
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f1e:	81a3      	strh	r3, [r4, #12]
 8006f20:	f04f 30ff 	mov.w	r0, #4294967295
 8006f24:	e78e      	b.n	8006e44 <__sflush_r+0x1c>
 8006f26:	4407      	add	r7, r0
 8006f28:	eba8 0800 	sub.w	r8, r8, r0
 8006f2c:	e7e9      	b.n	8006f02 <__sflush_r+0xda>
 8006f2e:	bf00      	nop
 8006f30:	20400001 	.word	0x20400001

08006f34 <_fflush_r>:
 8006f34:	b538      	push	{r3, r4, r5, lr}
 8006f36:	690b      	ldr	r3, [r1, #16]
 8006f38:	4605      	mov	r5, r0
 8006f3a:	460c      	mov	r4, r1
 8006f3c:	b913      	cbnz	r3, 8006f44 <_fflush_r+0x10>
 8006f3e:	2500      	movs	r5, #0
 8006f40:	4628      	mov	r0, r5
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	b118      	cbz	r0, 8006f4e <_fflush_r+0x1a>
 8006f46:	6983      	ldr	r3, [r0, #24]
 8006f48:	b90b      	cbnz	r3, 8006f4e <_fflush_r+0x1a>
 8006f4a:	f000 f887 	bl	800705c <__sinit>
 8006f4e:	4b14      	ldr	r3, [pc, #80]	; (8006fa0 <_fflush_r+0x6c>)
 8006f50:	429c      	cmp	r4, r3
 8006f52:	d11b      	bne.n	8006f8c <_fflush_r+0x58>
 8006f54:	686c      	ldr	r4, [r5, #4]
 8006f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0ef      	beq.n	8006f3e <_fflush_r+0xa>
 8006f5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006f60:	07d0      	lsls	r0, r2, #31
 8006f62:	d404      	bmi.n	8006f6e <_fflush_r+0x3a>
 8006f64:	0599      	lsls	r1, r3, #22
 8006f66:	d402      	bmi.n	8006f6e <_fflush_r+0x3a>
 8006f68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f6a:	f000 f915 	bl	8007198 <__retarget_lock_acquire_recursive>
 8006f6e:	4628      	mov	r0, r5
 8006f70:	4621      	mov	r1, r4
 8006f72:	f7ff ff59 	bl	8006e28 <__sflush_r>
 8006f76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f78:	07da      	lsls	r2, r3, #31
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	d4e0      	bmi.n	8006f40 <_fflush_r+0xc>
 8006f7e:	89a3      	ldrh	r3, [r4, #12]
 8006f80:	059b      	lsls	r3, r3, #22
 8006f82:	d4dd      	bmi.n	8006f40 <_fflush_r+0xc>
 8006f84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f86:	f000 f908 	bl	800719a <__retarget_lock_release_recursive>
 8006f8a:	e7d9      	b.n	8006f40 <_fflush_r+0xc>
 8006f8c:	4b05      	ldr	r3, [pc, #20]	; (8006fa4 <_fflush_r+0x70>)
 8006f8e:	429c      	cmp	r4, r3
 8006f90:	d101      	bne.n	8006f96 <_fflush_r+0x62>
 8006f92:	68ac      	ldr	r4, [r5, #8]
 8006f94:	e7df      	b.n	8006f56 <_fflush_r+0x22>
 8006f96:	4b04      	ldr	r3, [pc, #16]	; (8006fa8 <_fflush_r+0x74>)
 8006f98:	429c      	cmp	r4, r3
 8006f9a:	bf08      	it	eq
 8006f9c:	68ec      	ldreq	r4, [r5, #12]
 8006f9e:	e7da      	b.n	8006f56 <_fflush_r+0x22>
 8006fa0:	08007824 	.word	0x08007824
 8006fa4:	08007844 	.word	0x08007844
 8006fa8:	08007804 	.word	0x08007804

08006fac <std>:
 8006fac:	2300      	movs	r3, #0
 8006fae:	b510      	push	{r4, lr}
 8006fb0:	4604      	mov	r4, r0
 8006fb2:	e9c0 3300 	strd	r3, r3, [r0]
 8006fb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006fba:	6083      	str	r3, [r0, #8]
 8006fbc:	8181      	strh	r1, [r0, #12]
 8006fbe:	6643      	str	r3, [r0, #100]	; 0x64
 8006fc0:	81c2      	strh	r2, [r0, #14]
 8006fc2:	6183      	str	r3, [r0, #24]
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	2208      	movs	r2, #8
 8006fc8:	305c      	adds	r0, #92	; 0x5c
 8006fca:	f7fd fd63 	bl	8004a94 <memset>
 8006fce:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <std+0x38>)
 8006fd0:	6263      	str	r3, [r4, #36]	; 0x24
 8006fd2:	4b05      	ldr	r3, [pc, #20]	; (8006fe8 <std+0x3c>)
 8006fd4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fd6:	4b05      	ldr	r3, [pc, #20]	; (8006fec <std+0x40>)
 8006fd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fda:	4b05      	ldr	r3, [pc, #20]	; (8006ff0 <std+0x44>)
 8006fdc:	6224      	str	r4, [r4, #32]
 8006fde:	6323      	str	r3, [r4, #48]	; 0x30
 8006fe0:	bd10      	pop	{r4, pc}
 8006fe2:	bf00      	nop
 8006fe4:	080072ed 	.word	0x080072ed
 8006fe8:	0800730f 	.word	0x0800730f
 8006fec:	08007347 	.word	0x08007347
 8006ff0:	0800736b 	.word	0x0800736b

08006ff4 <_cleanup_r>:
 8006ff4:	4901      	ldr	r1, [pc, #4]	; (8006ffc <_cleanup_r+0x8>)
 8006ff6:	f000 b8af 	b.w	8007158 <_fwalk_reent>
 8006ffa:	bf00      	nop
 8006ffc:	08006f35 	.word	0x08006f35

08007000 <__sfmoreglue>:
 8007000:	b570      	push	{r4, r5, r6, lr}
 8007002:	1e4a      	subs	r2, r1, #1
 8007004:	2568      	movs	r5, #104	; 0x68
 8007006:	4355      	muls	r5, r2
 8007008:	460e      	mov	r6, r1
 800700a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800700e:	f7ff fc23 	bl	8006858 <_malloc_r>
 8007012:	4604      	mov	r4, r0
 8007014:	b140      	cbz	r0, 8007028 <__sfmoreglue+0x28>
 8007016:	2100      	movs	r1, #0
 8007018:	e9c0 1600 	strd	r1, r6, [r0]
 800701c:	300c      	adds	r0, #12
 800701e:	60a0      	str	r0, [r4, #8]
 8007020:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007024:	f7fd fd36 	bl	8004a94 <memset>
 8007028:	4620      	mov	r0, r4
 800702a:	bd70      	pop	{r4, r5, r6, pc}

0800702c <__sfp_lock_acquire>:
 800702c:	4801      	ldr	r0, [pc, #4]	; (8007034 <__sfp_lock_acquire+0x8>)
 800702e:	f000 b8b3 	b.w	8007198 <__retarget_lock_acquire_recursive>
 8007032:	bf00      	nop
 8007034:	2000039c 	.word	0x2000039c

08007038 <__sfp_lock_release>:
 8007038:	4801      	ldr	r0, [pc, #4]	; (8007040 <__sfp_lock_release+0x8>)
 800703a:	f000 b8ae 	b.w	800719a <__retarget_lock_release_recursive>
 800703e:	bf00      	nop
 8007040:	2000039c 	.word	0x2000039c

08007044 <__sinit_lock_acquire>:
 8007044:	4801      	ldr	r0, [pc, #4]	; (800704c <__sinit_lock_acquire+0x8>)
 8007046:	f000 b8a7 	b.w	8007198 <__retarget_lock_acquire_recursive>
 800704a:	bf00      	nop
 800704c:	20000397 	.word	0x20000397

08007050 <__sinit_lock_release>:
 8007050:	4801      	ldr	r0, [pc, #4]	; (8007058 <__sinit_lock_release+0x8>)
 8007052:	f000 b8a2 	b.w	800719a <__retarget_lock_release_recursive>
 8007056:	bf00      	nop
 8007058:	20000397 	.word	0x20000397

0800705c <__sinit>:
 800705c:	b510      	push	{r4, lr}
 800705e:	4604      	mov	r4, r0
 8007060:	f7ff fff0 	bl	8007044 <__sinit_lock_acquire>
 8007064:	69a3      	ldr	r3, [r4, #24]
 8007066:	b11b      	cbz	r3, 8007070 <__sinit+0x14>
 8007068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800706c:	f7ff bff0 	b.w	8007050 <__sinit_lock_release>
 8007070:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007074:	6523      	str	r3, [r4, #80]	; 0x50
 8007076:	4b13      	ldr	r3, [pc, #76]	; (80070c4 <__sinit+0x68>)
 8007078:	4a13      	ldr	r2, [pc, #76]	; (80070c8 <__sinit+0x6c>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	62a2      	str	r2, [r4, #40]	; 0x28
 800707e:	42a3      	cmp	r3, r4
 8007080:	bf04      	itt	eq
 8007082:	2301      	moveq	r3, #1
 8007084:	61a3      	streq	r3, [r4, #24]
 8007086:	4620      	mov	r0, r4
 8007088:	f000 f820 	bl	80070cc <__sfp>
 800708c:	6060      	str	r0, [r4, #4]
 800708e:	4620      	mov	r0, r4
 8007090:	f000 f81c 	bl	80070cc <__sfp>
 8007094:	60a0      	str	r0, [r4, #8]
 8007096:	4620      	mov	r0, r4
 8007098:	f000 f818 	bl	80070cc <__sfp>
 800709c:	2200      	movs	r2, #0
 800709e:	60e0      	str	r0, [r4, #12]
 80070a0:	2104      	movs	r1, #4
 80070a2:	6860      	ldr	r0, [r4, #4]
 80070a4:	f7ff ff82 	bl	8006fac <std>
 80070a8:	68a0      	ldr	r0, [r4, #8]
 80070aa:	2201      	movs	r2, #1
 80070ac:	2109      	movs	r1, #9
 80070ae:	f7ff ff7d 	bl	8006fac <std>
 80070b2:	68e0      	ldr	r0, [r4, #12]
 80070b4:	2202      	movs	r2, #2
 80070b6:	2112      	movs	r1, #18
 80070b8:	f7ff ff78 	bl	8006fac <std>
 80070bc:	2301      	movs	r3, #1
 80070be:	61a3      	str	r3, [r4, #24]
 80070c0:	e7d2      	b.n	8007068 <__sinit+0xc>
 80070c2:	bf00      	nop
 80070c4:	08007480 	.word	0x08007480
 80070c8:	08006ff5 	.word	0x08006ff5

080070cc <__sfp>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	4607      	mov	r7, r0
 80070d0:	f7ff ffac 	bl	800702c <__sfp_lock_acquire>
 80070d4:	4b1e      	ldr	r3, [pc, #120]	; (8007150 <__sfp+0x84>)
 80070d6:	681e      	ldr	r6, [r3, #0]
 80070d8:	69b3      	ldr	r3, [r6, #24]
 80070da:	b913      	cbnz	r3, 80070e2 <__sfp+0x16>
 80070dc:	4630      	mov	r0, r6
 80070de:	f7ff ffbd 	bl	800705c <__sinit>
 80070e2:	3648      	adds	r6, #72	; 0x48
 80070e4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80070e8:	3b01      	subs	r3, #1
 80070ea:	d503      	bpl.n	80070f4 <__sfp+0x28>
 80070ec:	6833      	ldr	r3, [r6, #0]
 80070ee:	b30b      	cbz	r3, 8007134 <__sfp+0x68>
 80070f0:	6836      	ldr	r6, [r6, #0]
 80070f2:	e7f7      	b.n	80070e4 <__sfp+0x18>
 80070f4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80070f8:	b9d5      	cbnz	r5, 8007130 <__sfp+0x64>
 80070fa:	4b16      	ldr	r3, [pc, #88]	; (8007154 <__sfp+0x88>)
 80070fc:	60e3      	str	r3, [r4, #12]
 80070fe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007102:	6665      	str	r5, [r4, #100]	; 0x64
 8007104:	f000 f847 	bl	8007196 <__retarget_lock_init_recursive>
 8007108:	f7ff ff96 	bl	8007038 <__sfp_lock_release>
 800710c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007110:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007114:	6025      	str	r5, [r4, #0]
 8007116:	61a5      	str	r5, [r4, #24]
 8007118:	2208      	movs	r2, #8
 800711a:	4629      	mov	r1, r5
 800711c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007120:	f7fd fcb8 	bl	8004a94 <memset>
 8007124:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007128:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800712c:	4620      	mov	r0, r4
 800712e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007130:	3468      	adds	r4, #104	; 0x68
 8007132:	e7d9      	b.n	80070e8 <__sfp+0x1c>
 8007134:	2104      	movs	r1, #4
 8007136:	4638      	mov	r0, r7
 8007138:	f7ff ff62 	bl	8007000 <__sfmoreglue>
 800713c:	4604      	mov	r4, r0
 800713e:	6030      	str	r0, [r6, #0]
 8007140:	2800      	cmp	r0, #0
 8007142:	d1d5      	bne.n	80070f0 <__sfp+0x24>
 8007144:	f7ff ff78 	bl	8007038 <__sfp_lock_release>
 8007148:	230c      	movs	r3, #12
 800714a:	603b      	str	r3, [r7, #0]
 800714c:	e7ee      	b.n	800712c <__sfp+0x60>
 800714e:	bf00      	nop
 8007150:	08007480 	.word	0x08007480
 8007154:	ffff0001 	.word	0xffff0001

08007158 <_fwalk_reent>:
 8007158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800715c:	4606      	mov	r6, r0
 800715e:	4688      	mov	r8, r1
 8007160:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007164:	2700      	movs	r7, #0
 8007166:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800716a:	f1b9 0901 	subs.w	r9, r9, #1
 800716e:	d505      	bpl.n	800717c <_fwalk_reent+0x24>
 8007170:	6824      	ldr	r4, [r4, #0]
 8007172:	2c00      	cmp	r4, #0
 8007174:	d1f7      	bne.n	8007166 <_fwalk_reent+0xe>
 8007176:	4638      	mov	r0, r7
 8007178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800717c:	89ab      	ldrh	r3, [r5, #12]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d907      	bls.n	8007192 <_fwalk_reent+0x3a>
 8007182:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007186:	3301      	adds	r3, #1
 8007188:	d003      	beq.n	8007192 <_fwalk_reent+0x3a>
 800718a:	4629      	mov	r1, r5
 800718c:	4630      	mov	r0, r6
 800718e:	47c0      	blx	r8
 8007190:	4307      	orrs	r7, r0
 8007192:	3568      	adds	r5, #104	; 0x68
 8007194:	e7e9      	b.n	800716a <_fwalk_reent+0x12>

08007196 <__retarget_lock_init_recursive>:
 8007196:	4770      	bx	lr

08007198 <__retarget_lock_acquire_recursive>:
 8007198:	4770      	bx	lr

0800719a <__retarget_lock_release_recursive>:
 800719a:	4770      	bx	lr

0800719c <__swhatbuf_r>:
 800719c:	b570      	push	{r4, r5, r6, lr}
 800719e:	460e      	mov	r6, r1
 80071a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071a4:	2900      	cmp	r1, #0
 80071a6:	b096      	sub	sp, #88	; 0x58
 80071a8:	4614      	mov	r4, r2
 80071aa:	461d      	mov	r5, r3
 80071ac:	da07      	bge.n	80071be <__swhatbuf_r+0x22>
 80071ae:	2300      	movs	r3, #0
 80071b0:	602b      	str	r3, [r5, #0]
 80071b2:	89b3      	ldrh	r3, [r6, #12]
 80071b4:	061a      	lsls	r2, r3, #24
 80071b6:	d410      	bmi.n	80071da <__swhatbuf_r+0x3e>
 80071b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071bc:	e00e      	b.n	80071dc <__swhatbuf_r+0x40>
 80071be:	466a      	mov	r2, sp
 80071c0:	f000 f8fa 	bl	80073b8 <_fstat_r>
 80071c4:	2800      	cmp	r0, #0
 80071c6:	dbf2      	blt.n	80071ae <__swhatbuf_r+0x12>
 80071c8:	9a01      	ldr	r2, [sp, #4]
 80071ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80071ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80071d2:	425a      	negs	r2, r3
 80071d4:	415a      	adcs	r2, r3
 80071d6:	602a      	str	r2, [r5, #0]
 80071d8:	e7ee      	b.n	80071b8 <__swhatbuf_r+0x1c>
 80071da:	2340      	movs	r3, #64	; 0x40
 80071dc:	2000      	movs	r0, #0
 80071de:	6023      	str	r3, [r4, #0]
 80071e0:	b016      	add	sp, #88	; 0x58
 80071e2:	bd70      	pop	{r4, r5, r6, pc}

080071e4 <__smakebuf_r>:
 80071e4:	898b      	ldrh	r3, [r1, #12]
 80071e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80071e8:	079d      	lsls	r5, r3, #30
 80071ea:	4606      	mov	r6, r0
 80071ec:	460c      	mov	r4, r1
 80071ee:	d507      	bpl.n	8007200 <__smakebuf_r+0x1c>
 80071f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	6123      	str	r3, [r4, #16]
 80071f8:	2301      	movs	r3, #1
 80071fa:	6163      	str	r3, [r4, #20]
 80071fc:	b002      	add	sp, #8
 80071fe:	bd70      	pop	{r4, r5, r6, pc}
 8007200:	ab01      	add	r3, sp, #4
 8007202:	466a      	mov	r2, sp
 8007204:	f7ff ffca 	bl	800719c <__swhatbuf_r>
 8007208:	9900      	ldr	r1, [sp, #0]
 800720a:	4605      	mov	r5, r0
 800720c:	4630      	mov	r0, r6
 800720e:	f7ff fb23 	bl	8006858 <_malloc_r>
 8007212:	b948      	cbnz	r0, 8007228 <__smakebuf_r+0x44>
 8007214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007218:	059a      	lsls	r2, r3, #22
 800721a:	d4ef      	bmi.n	80071fc <__smakebuf_r+0x18>
 800721c:	f023 0303 	bic.w	r3, r3, #3
 8007220:	f043 0302 	orr.w	r3, r3, #2
 8007224:	81a3      	strh	r3, [r4, #12]
 8007226:	e7e3      	b.n	80071f0 <__smakebuf_r+0xc>
 8007228:	4b0d      	ldr	r3, [pc, #52]	; (8007260 <__smakebuf_r+0x7c>)
 800722a:	62b3      	str	r3, [r6, #40]	; 0x28
 800722c:	89a3      	ldrh	r3, [r4, #12]
 800722e:	6020      	str	r0, [r4, #0]
 8007230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007234:	81a3      	strh	r3, [r4, #12]
 8007236:	9b00      	ldr	r3, [sp, #0]
 8007238:	6163      	str	r3, [r4, #20]
 800723a:	9b01      	ldr	r3, [sp, #4]
 800723c:	6120      	str	r0, [r4, #16]
 800723e:	b15b      	cbz	r3, 8007258 <__smakebuf_r+0x74>
 8007240:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007244:	4630      	mov	r0, r6
 8007246:	f000 f8c9 	bl	80073dc <_isatty_r>
 800724a:	b128      	cbz	r0, 8007258 <__smakebuf_r+0x74>
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	f023 0303 	bic.w	r3, r3, #3
 8007252:	f043 0301 	orr.w	r3, r3, #1
 8007256:	81a3      	strh	r3, [r4, #12]
 8007258:	89a0      	ldrh	r0, [r4, #12]
 800725a:	4305      	orrs	r5, r0
 800725c:	81a5      	strh	r5, [r4, #12]
 800725e:	e7cd      	b.n	80071fc <__smakebuf_r+0x18>
 8007260:	08006ff5 	.word	0x08006ff5

08007264 <_raise_r>:
 8007264:	291f      	cmp	r1, #31
 8007266:	b538      	push	{r3, r4, r5, lr}
 8007268:	4604      	mov	r4, r0
 800726a:	460d      	mov	r5, r1
 800726c:	d904      	bls.n	8007278 <_raise_r+0x14>
 800726e:	2316      	movs	r3, #22
 8007270:	6003      	str	r3, [r0, #0]
 8007272:	f04f 30ff 	mov.w	r0, #4294967295
 8007276:	bd38      	pop	{r3, r4, r5, pc}
 8007278:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800727a:	b112      	cbz	r2, 8007282 <_raise_r+0x1e>
 800727c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007280:	b94b      	cbnz	r3, 8007296 <_raise_r+0x32>
 8007282:	4620      	mov	r0, r4
 8007284:	f000 f830 	bl	80072e8 <_getpid_r>
 8007288:	462a      	mov	r2, r5
 800728a:	4601      	mov	r1, r0
 800728c:	4620      	mov	r0, r4
 800728e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007292:	f000 b817 	b.w	80072c4 <_kill_r>
 8007296:	2b01      	cmp	r3, #1
 8007298:	d00a      	beq.n	80072b0 <_raise_r+0x4c>
 800729a:	1c59      	adds	r1, r3, #1
 800729c:	d103      	bne.n	80072a6 <_raise_r+0x42>
 800729e:	2316      	movs	r3, #22
 80072a0:	6003      	str	r3, [r0, #0]
 80072a2:	2001      	movs	r0, #1
 80072a4:	e7e7      	b.n	8007276 <_raise_r+0x12>
 80072a6:	2400      	movs	r4, #0
 80072a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80072ac:	4628      	mov	r0, r5
 80072ae:	4798      	blx	r3
 80072b0:	2000      	movs	r0, #0
 80072b2:	e7e0      	b.n	8007276 <_raise_r+0x12>

080072b4 <raise>:
 80072b4:	4b02      	ldr	r3, [pc, #8]	; (80072c0 <raise+0xc>)
 80072b6:	4601      	mov	r1, r0
 80072b8:	6818      	ldr	r0, [r3, #0]
 80072ba:	f7ff bfd3 	b.w	8007264 <_raise_r>
 80072be:	bf00      	nop
 80072c0:	2000000c 	.word	0x2000000c

080072c4 <_kill_r>:
 80072c4:	b538      	push	{r3, r4, r5, lr}
 80072c6:	4d07      	ldr	r5, [pc, #28]	; (80072e4 <_kill_r+0x20>)
 80072c8:	2300      	movs	r3, #0
 80072ca:	4604      	mov	r4, r0
 80072cc:	4608      	mov	r0, r1
 80072ce:	4611      	mov	r1, r2
 80072d0:	602b      	str	r3, [r5, #0]
 80072d2:	f7fa f975 	bl	80015c0 <_kill>
 80072d6:	1c43      	adds	r3, r0, #1
 80072d8:	d102      	bne.n	80072e0 <_kill_r+0x1c>
 80072da:	682b      	ldr	r3, [r5, #0]
 80072dc:	b103      	cbz	r3, 80072e0 <_kill_r+0x1c>
 80072de:	6023      	str	r3, [r4, #0]
 80072e0:	bd38      	pop	{r3, r4, r5, pc}
 80072e2:	bf00      	nop
 80072e4:	20000390 	.word	0x20000390

080072e8 <_getpid_r>:
 80072e8:	f7fa b962 	b.w	80015b0 <_getpid>

080072ec <__sread>:
 80072ec:	b510      	push	{r4, lr}
 80072ee:	460c      	mov	r4, r1
 80072f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072f4:	f000 f894 	bl	8007420 <_read_r>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	bfab      	itete	ge
 80072fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007300:	181b      	addge	r3, r3, r0
 8007302:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007306:	bfac      	ite	ge
 8007308:	6563      	strge	r3, [r4, #84]	; 0x54
 800730a:	81a3      	strhlt	r3, [r4, #12]
 800730c:	bd10      	pop	{r4, pc}

0800730e <__swrite>:
 800730e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007312:	461f      	mov	r7, r3
 8007314:	898b      	ldrh	r3, [r1, #12]
 8007316:	05db      	lsls	r3, r3, #23
 8007318:	4605      	mov	r5, r0
 800731a:	460c      	mov	r4, r1
 800731c:	4616      	mov	r6, r2
 800731e:	d505      	bpl.n	800732c <__swrite+0x1e>
 8007320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007324:	2302      	movs	r3, #2
 8007326:	2200      	movs	r2, #0
 8007328:	f000 f868 	bl	80073fc <_lseek_r>
 800732c:	89a3      	ldrh	r3, [r4, #12]
 800732e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007332:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007336:	81a3      	strh	r3, [r4, #12]
 8007338:	4632      	mov	r2, r6
 800733a:	463b      	mov	r3, r7
 800733c:	4628      	mov	r0, r5
 800733e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007342:	f000 b817 	b.w	8007374 <_write_r>

08007346 <__sseek>:
 8007346:	b510      	push	{r4, lr}
 8007348:	460c      	mov	r4, r1
 800734a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734e:	f000 f855 	bl	80073fc <_lseek_r>
 8007352:	1c43      	adds	r3, r0, #1
 8007354:	89a3      	ldrh	r3, [r4, #12]
 8007356:	bf15      	itete	ne
 8007358:	6560      	strne	r0, [r4, #84]	; 0x54
 800735a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800735e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007362:	81a3      	strheq	r3, [r4, #12]
 8007364:	bf18      	it	ne
 8007366:	81a3      	strhne	r3, [r4, #12]
 8007368:	bd10      	pop	{r4, pc}

0800736a <__sclose>:
 800736a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800736e:	f000 b813 	b.w	8007398 <_close_r>
	...

08007374 <_write_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	4d07      	ldr	r5, [pc, #28]	; (8007394 <_write_r+0x20>)
 8007378:	4604      	mov	r4, r0
 800737a:	4608      	mov	r0, r1
 800737c:	4611      	mov	r1, r2
 800737e:	2200      	movs	r2, #0
 8007380:	602a      	str	r2, [r5, #0]
 8007382:	461a      	mov	r2, r3
 8007384:	f7fa f953 	bl	800162e <_write>
 8007388:	1c43      	adds	r3, r0, #1
 800738a:	d102      	bne.n	8007392 <_write_r+0x1e>
 800738c:	682b      	ldr	r3, [r5, #0]
 800738e:	b103      	cbz	r3, 8007392 <_write_r+0x1e>
 8007390:	6023      	str	r3, [r4, #0]
 8007392:	bd38      	pop	{r3, r4, r5, pc}
 8007394:	20000390 	.word	0x20000390

08007398 <_close_r>:
 8007398:	b538      	push	{r3, r4, r5, lr}
 800739a:	4d06      	ldr	r5, [pc, #24]	; (80073b4 <_close_r+0x1c>)
 800739c:	2300      	movs	r3, #0
 800739e:	4604      	mov	r4, r0
 80073a0:	4608      	mov	r0, r1
 80073a2:	602b      	str	r3, [r5, #0]
 80073a4:	f7fa f95f 	bl	8001666 <_close>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d102      	bne.n	80073b2 <_close_r+0x1a>
 80073ac:	682b      	ldr	r3, [r5, #0]
 80073ae:	b103      	cbz	r3, 80073b2 <_close_r+0x1a>
 80073b0:	6023      	str	r3, [r4, #0]
 80073b2:	bd38      	pop	{r3, r4, r5, pc}
 80073b4:	20000390 	.word	0x20000390

080073b8 <_fstat_r>:
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	4d07      	ldr	r5, [pc, #28]	; (80073d8 <_fstat_r+0x20>)
 80073bc:	2300      	movs	r3, #0
 80073be:	4604      	mov	r4, r0
 80073c0:	4608      	mov	r0, r1
 80073c2:	4611      	mov	r1, r2
 80073c4:	602b      	str	r3, [r5, #0]
 80073c6:	f7fa f95a 	bl	800167e <_fstat>
 80073ca:	1c43      	adds	r3, r0, #1
 80073cc:	d102      	bne.n	80073d4 <_fstat_r+0x1c>
 80073ce:	682b      	ldr	r3, [r5, #0]
 80073d0:	b103      	cbz	r3, 80073d4 <_fstat_r+0x1c>
 80073d2:	6023      	str	r3, [r4, #0]
 80073d4:	bd38      	pop	{r3, r4, r5, pc}
 80073d6:	bf00      	nop
 80073d8:	20000390 	.word	0x20000390

080073dc <_isatty_r>:
 80073dc:	b538      	push	{r3, r4, r5, lr}
 80073de:	4d06      	ldr	r5, [pc, #24]	; (80073f8 <_isatty_r+0x1c>)
 80073e0:	2300      	movs	r3, #0
 80073e2:	4604      	mov	r4, r0
 80073e4:	4608      	mov	r0, r1
 80073e6:	602b      	str	r3, [r5, #0]
 80073e8:	f7fa f959 	bl	800169e <_isatty>
 80073ec:	1c43      	adds	r3, r0, #1
 80073ee:	d102      	bne.n	80073f6 <_isatty_r+0x1a>
 80073f0:	682b      	ldr	r3, [r5, #0]
 80073f2:	b103      	cbz	r3, 80073f6 <_isatty_r+0x1a>
 80073f4:	6023      	str	r3, [r4, #0]
 80073f6:	bd38      	pop	{r3, r4, r5, pc}
 80073f8:	20000390 	.word	0x20000390

080073fc <_lseek_r>:
 80073fc:	b538      	push	{r3, r4, r5, lr}
 80073fe:	4d07      	ldr	r5, [pc, #28]	; (800741c <_lseek_r+0x20>)
 8007400:	4604      	mov	r4, r0
 8007402:	4608      	mov	r0, r1
 8007404:	4611      	mov	r1, r2
 8007406:	2200      	movs	r2, #0
 8007408:	602a      	str	r2, [r5, #0]
 800740a:	461a      	mov	r2, r3
 800740c:	f7fa f952 	bl	80016b4 <_lseek>
 8007410:	1c43      	adds	r3, r0, #1
 8007412:	d102      	bne.n	800741a <_lseek_r+0x1e>
 8007414:	682b      	ldr	r3, [r5, #0]
 8007416:	b103      	cbz	r3, 800741a <_lseek_r+0x1e>
 8007418:	6023      	str	r3, [r4, #0]
 800741a:	bd38      	pop	{r3, r4, r5, pc}
 800741c:	20000390 	.word	0x20000390

08007420 <_read_r>:
 8007420:	b538      	push	{r3, r4, r5, lr}
 8007422:	4d07      	ldr	r5, [pc, #28]	; (8007440 <_read_r+0x20>)
 8007424:	4604      	mov	r4, r0
 8007426:	4608      	mov	r0, r1
 8007428:	4611      	mov	r1, r2
 800742a:	2200      	movs	r2, #0
 800742c:	602a      	str	r2, [r5, #0]
 800742e:	461a      	mov	r2, r3
 8007430:	f7fa f8e0 	bl	80015f4 <_read>
 8007434:	1c43      	adds	r3, r0, #1
 8007436:	d102      	bne.n	800743e <_read_r+0x1e>
 8007438:	682b      	ldr	r3, [r5, #0]
 800743a:	b103      	cbz	r3, 800743e <_read_r+0x1e>
 800743c:	6023      	str	r3, [r4, #0]
 800743e:	bd38      	pop	{r3, r4, r5, pc}
 8007440:	20000390 	.word	0x20000390

08007444 <_init>:
 8007444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007446:	bf00      	nop
 8007448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800744a:	bc08      	pop	{r3}
 800744c:	469e      	mov	lr, r3
 800744e:	4770      	bx	lr

08007450 <_fini>:
 8007450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007452:	bf00      	nop
 8007454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007456:	bc08      	pop	{r3}
 8007458:	469e      	mov	lr, r3
 800745a:	4770      	bx	lr
