
---------- Begin Simulation Statistics ----------
final_tick                                  508480000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43388                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159400                       # Number of bytes of host memory used
host_op_rate                                    43484                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.87                       # Real time elapsed on the host
host_tick_rate                              131254234                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      168075                       # Number of instructions simulated
sim_ops                                        168457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000508                       # Number of seconds simulated
sim_ticks                                   508480000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22345                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.005690                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.994310                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1011173.000011                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15927                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6418                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5786.999989                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98836                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98836                       # number of integer instructions
system.cpu00.num_int_register_reads            120833                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64478                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20286                       # Number of load instructions
system.cpu00.num_mem_refs                       36551                       # number of memory refs
system.cpu00.num_store_insts                    16265                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62920     62.69%     63.55% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.58% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20571     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15968     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2893500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2893500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2893500                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     505586500                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2893500                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             903                       # Number of branches fetched
system.cpu01.committedInsts                      4824                       # Number of instructions committed
system.cpu01.committedOps                        4830                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976541                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023459                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1016959                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             23856.978494                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          471                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       432                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             993102.021506                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4747                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4747                       # number of integer instructions
system.cpu01.num_int_register_reads              5468                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             3522                       # number of times the integer registers were written
system.cpu01.num_load_insts                      1181                       # Number of load instructions
system.cpu01.num_mem_refs                        1751                       # number of memory refs
system.cpu01.num_store_insts                      570                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu01.op_class::IntAlu                    3068     63.49%     63.70% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.04%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu01.op_class::MemRead                   1185     24.52%     88.29% # Class of executed instruction
system.cpu01.op_class::MemWrite                   554     11.47%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4832                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      102820500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    102820500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    102820500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     405659500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    102820500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             902                       # Number of branches fetched
system.cpu02.committedInsts                      4812                       # Number of instructions committed
system.cpu02.committedOps                        4818                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979079                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020921                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             21276.001958                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          471                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       431                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             995683.998042                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4734                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4734                       # number of integer instructions
system.cpu02.num_int_register_reads              5455                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3511                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1176                       # Number of load instructions
system.cpu02.num_mem_refs                        1745                       # number of memory refs
system.cpu02.num_store_insts                      569                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu02.op_class::IntAlu                    3062     63.53%     63.73% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.04%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.80% # Class of executed instruction
system.cpu02.op_class::MemRead                   1180     24.48%     88.28% # Class of executed instruction
system.cpu02.op_class::MemWrite                   553     11.47%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4820                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       97152500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     97152500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     97152500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     411327500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     97152500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             912                       # Number of branches fetched
system.cpu03.committedInsts                      4825                       # Number of instructions committed
system.cpu03.committedOps                        4831                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.979205                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.020795                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             21148.001958                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          463                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       449                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             995811.998042                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4731                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4731                       # number of integer instructions
system.cpu03.num_int_register_reads              5457                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3512                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1179                       # Number of load instructions
system.cpu03.num_mem_refs                        1747                       # number of memory refs
system.cpu03.num_store_insts                      568                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu03.op_class::IntAlu                    3073     63.58%     63.79% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.81% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.04%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.85% # Class of executed instruction
system.cpu03.op_class::MemRead                   1183     24.48%     88.33% # Class of executed instruction
system.cpu03.op_class::MemWrite                   552     11.42%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4833                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       90130500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     90130500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     90130500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     418349500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     90130500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             906                       # Number of branches fetched
system.cpu04.committedInsts                      4787                       # Number of instructions committed
system.cpu04.committedOps                        4793                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.978679                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.021321                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             21683.001957                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          458                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       448                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             995276.998043                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4692                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4692                       # number of integer instructions
system.cpu04.num_int_register_reads              5411                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3483                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1169                       # Number of load instructions
system.cpu04.num_mem_refs                        1732                       # number of memory refs
system.cpu04.num_store_insts                      563                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu04.op_class::IntAlu                    3050     63.61%     63.82% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.84% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.04%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.88% # Class of executed instruction
system.cpu04.op_class::MemRead                   1173     24.46%     88.34% # Class of executed instruction
system.cpu04.op_class::MemWrite                   547     11.41%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4795                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       80942500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     80942500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     80942500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     427537500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     80942500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             899                       # Number of branches fetched
system.cpu05.committedInsts                      4760                       # Number of instructions committed
system.cpu05.committedOps                        4766                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.979400                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.020600                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1016959                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             20948.981359                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          459                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       440                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             996010.018641                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4670                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4670                       # number of integer instructions
system.cpu05.num_int_register_reads              5387                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3465                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1164                       # Number of load instructions
system.cpu05.num_mem_refs                        1725                       # number of memory refs
system.cpu05.num_store_insts                      561                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu05.op_class::IntAlu                    3030     63.55%     63.76% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu05.op_class::MemRead                   1168     24.50%     88.32% # Class of executed instruction
system.cpu05.op_class::MemWrite                   545     11.43%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4768                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       74578000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     74578000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     74578000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     433902000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     74578000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             893                       # Number of branches fetched
system.cpu06.committedInsts                      4724                       # Number of instructions committed
system.cpu06.committedOps                        4730                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.979366                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.020634                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1016959                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             20983.981325                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          453                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       440                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             995975.018675                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4632                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4632                       # number of integer instructions
system.cpu06.num_int_register_reads              5343                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3437                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1154                       # Number of load instructions
system.cpu06.num_mem_refs                        1712                       # number of memory refs
system.cpu06.num_store_insts                      558                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu06.op_class::IntAlu                    3007     63.55%     63.76% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.78% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu06.op_class::MemRead                   1158     24.47%     88.29% # Class of executed instruction
system.cpu06.op_class::MemWrite                   542     11.45%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.25%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4732                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       67456000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     67456000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     67456000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     441024000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     67456000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             886                       # Number of branches fetched
system.cpu07.committedInsts                      4684                       # Number of instructions committed
system.cpu07.committedOps                        4690                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.979507                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.020493                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             20841.001959                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          449                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       437                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             996118.998041                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4592                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4592                       # number of integer instructions
system.cpu07.num_int_register_reads              5296                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3407                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1144                       # Number of load instructions
system.cpu07.num_mem_refs                        1697                       # number of memory refs
system.cpu07.num_store_insts                      553                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.21%      0.21% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2982     63.55%     63.77% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.79% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.04%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.83% # Class of executed instruction
system.cpu07.op_class::MemRead                   1148     24.47%     88.30% # Class of executed instruction
system.cpu07.op_class::MemWrite                   537     11.45%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4692                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       59521500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     59521500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     59521500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     448958500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     59521500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             866                       # Number of branches fetched
system.cpu08.committedInsts                      4581                       # Number of instructions committed
system.cpu08.committedOps                        4587                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.979553                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.020447                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1016959                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             20793.981512                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          441                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       425                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             996165.018488                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4493                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4493                       # number of integer instructions
system.cpu08.num_int_register_reads              5183                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3332                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1120                       # Number of load instructions
system.cpu08.num_mem_refs                        1662                       # number of memory refs
system.cpu08.num_store_insts                      542                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2914     63.50%     63.72% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.74% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.04%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.78% # Class of executed instruction
system.cpu08.op_class::MemRead                   1124     24.49%     88.28% # Class of executed instruction
system.cpu08.op_class::MemWrite                   526     11.46%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4589                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       52719000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     52719000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     52719000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     455761000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     52719000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             866                       # Number of branches fetched
system.cpu09.committedInsts                      4572                       # Number of instructions committed
system.cpu09.committedOps                        4578                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.979748                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.020252                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             20595.001959                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          436                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       430                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             996364.998041                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4479                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4479                       # number of integer instructions
system.cpu09.num_int_register_reads              5166                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3324                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1115                       # Number of load instructions
system.cpu09.num_mem_refs                        1655                       # number of memory refs
system.cpu09.num_store_insts                      540                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2912     63.58%     63.80% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.82% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.04%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.86% # Class of executed instruction
system.cpu09.op_class::MemRead                   1119     24.43%     88.30% # Class of executed instruction
system.cpu09.op_class::MemWrite                   524     11.44%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.74% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.26%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4580                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       45200000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     45200000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     45200000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     463280000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     45200000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             846                       # Number of branches fetched
system.cpu10.committedInsts                      4469                       # Number of instructions committed
system.cpu10.committedOps                        4475                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.979851                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.020149                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             20491.001960                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          427                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       419                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             996468.998040                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4379                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4379                       # number of integer instructions
system.cpu10.num_int_register_reads              5052                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3248                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1090                       # Number of load instructions
system.cpu10.num_mem_refs                        1620                       # number of memory refs
system.cpu10.num_store_insts                      530                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.22%      0.22% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2844     63.52%     63.75% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.77% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.04%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.82% # Class of executed instruction
system.cpu10.op_class::MemRead                   1094     24.44%     88.25% # Class of executed instruction
system.cpu10.op_class::MemWrite                   514     11.48%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.73% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.27%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4477                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       38557500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     38557500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     38557500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     469922500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     38557500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             819                       # Number of branches fetched
system.cpu11.committedInsts                      4320                       # Number of instructions committed
system.cpu11.committedOps                        4326                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.980615                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.019385                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1016959                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             19713.982576                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          414                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       405                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             997245.017424                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4234                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4234                       # number of integer instructions
system.cpu11.num_int_register_reads              4887                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3138                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1054                       # Number of load instructions
system.cpu11.num_mem_refs                        1568                       # number of memory refs
system.cpu11.num_store_insts                      514                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2747     63.47%     63.70% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::MemRead                   1058     24.45%     88.22% # Class of executed instruction
system.cpu11.op_class::MemWrite                   498     11.51%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4328                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       30054000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     30054000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     30054000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     478426000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     30054000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             806                       # Number of branches fetched
system.cpu12.committedInsts                      4255                       # Number of instructions committed
system.cpu12.committedOps                        4261                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.981198                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.018802                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             19121.001962                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          408                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       398                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             997838.998038                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                4171                       # Number of integer alu accesses
system.cpu12.num_int_insts                       4171                       # number of integer instructions
system.cpu12.num_int_register_reads              4815                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             3090                       # number of times the integer registers were written
system.cpu12.num_load_insts                      1037                       # Number of load instructions
system.cpu12.num_mem_refs                        1545                       # number of memory refs
system.cpu12.num_store_insts                      508                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2705     63.45%     63.69% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.76% # Class of executed instruction
system.cpu12.op_class::MemRead                   1041     24.42%     88.18% # Class of executed instruction
system.cpu12.op_class::MemWrite                   492     11.54%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4263                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       23621000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     23621000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     23621000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     484859000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     23621000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             784                       # Number of branches fetched
system.cpu13.committedInsts                      4141                       # Number of instructions committed
system.cpu13.committedOps                        4147                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.981393                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.018607                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1016959                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             18922.983355                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          397                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       387                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             998036.016645                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                4060                       # Number of integer alu accesses
system.cpu13.num_int_insts                       4060                       # number of integer instructions
system.cpu13.num_int_register_reads              4686                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             3006                       # number of times the integer registers were written
system.cpu13.num_load_insts                      1008                       # Number of load instructions
system.cpu13.num_mem_refs                        1504                       # number of memory refs
system.cpu13.num_store_insts                      496                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2632     63.44%     63.68% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu13.op_class::MemRead                   1012     24.39%     88.14% # Class of executed instruction
system.cpu13.op_class::MemWrite                   480     11.57%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     4149                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       16701000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     16701000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     16701000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     491779000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     16701000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             778                       # Number of branches fetched
system.cpu14.committedInsts                      4107                       # Number of instructions committed
system.cpu14.committedOps                        4113                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.981815                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.018185                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             18493.001964                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          396                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       382                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             998466.998036                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                4028                       # Number of integer alu accesses
system.cpu14.num_int_insts                       4028                       # number of integer instructions
system.cpu14.num_int_register_reads              4650                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2980                       # number of times the integer registers were written
system.cpu14.num_load_insts                      1001                       # Number of load instructions
system.cpu14.num_mem_refs                        1494                       # number of memory refs
system.cpu14.num_store_insts                      493                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2608     63.38%     63.62% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.02%     63.65% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.69% # Class of executed instruction
system.cpu14.op_class::MemRead                   1005     24.42%     88.12% # Class of executed instruction
system.cpu14.op_class::MemWrite                   477     11.59%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     4115                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       10062000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     10062000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     10062000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     498418000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     10062000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             859                       # Number of branches fetched
system.cpu15.committedInsts                      4213                       # Number of instructions committed
system.cpu15.committedOps                        4218                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.979250                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.020750                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1016960                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             21102.001958                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          488                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       371                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             995857.998042                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                4146                       # Number of integer alu accesses
system.cpu15.num_int_insts                       4146                       # number of integer instructions
system.cpu15.num_int_register_reads              4780                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             3050                       # number of times the integer registers were written
system.cpu15.num_load_insts                       955                       # Number of load instructions
system.cpu15.num_mem_refs                        1426                       # number of memory refs
system.cpu15.num_store_insts                      471                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.54%      0.54% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2783     65.71%     66.26% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.28% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.33% # Class of executed instruction
system.cpu15.op_class::MemRead                    958     22.62%     88.95% # Class of executed instruction
system.cpu15.op_class::MemWrite                   456     10.77%     99.72% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4235                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     508480000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    990740.63                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               51215.48                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    32465.48                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       63.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    63.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.50                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     63813719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             63813719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     63813719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            63813719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          242                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   134.082645                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   107.687895                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   114.160663                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          122     50.41%     50.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           85     35.12%     85.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           27     11.16%     96.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            3      1.24%     97.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            3      1.24%     99.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            1      0.41%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          242                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32448                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32448                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32448                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          507                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     51215.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32448                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 63813719.320327252150                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     25966250                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1136                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                507                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   52.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              77                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  507                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        507                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                52.27                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     265                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2535000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    502305500                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               25966250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    16460000                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9477960                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      133657020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           502.868717                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      3332500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     44342750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    145390000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      6971250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    293103500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1826400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  337755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       55832640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1442280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        16186500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             255698685                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           481127500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            11588670                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      155970240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           521.861558                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      2282000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     11743750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    125270500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10744000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    342059750                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1537440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       48107040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2177700                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         5579700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             265356165                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           474531250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    951047.53                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               47094.11                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    28344.11                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       66.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    66.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.52                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     66205160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             66205160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     66205160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            66205160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          262                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   128.488550                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   103.379589                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   111.344577                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          141     53.82%     53.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           87     33.21%     87.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           23      8.78%     95.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            7      2.67%     98.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            2      0.76%     99.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          262                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33664                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33664                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33664                       # Number of bytes read from this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          526                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     47094.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 66205160.478288240731                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     24771500                       # Per-master read total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1175                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          526                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                526                       # Number of read requests responded to by this memory
system.mem_ctrls1.pageHitRate                   50.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               20                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               21                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              27                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    524                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      526                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  526                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        526                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                50.19                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     264                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2630000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    500251000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               24771500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    14909000                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            10021740                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      151221000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           512.244041                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2707500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     30226750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    120326250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7725250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    331634250                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1658400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       46207200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1585080                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        11120280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             260465850                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           481107000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            11744280                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1113840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      162454560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           520.158630                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      2005000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     16120000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     17112250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    105599750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     11381000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    356262000                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1435200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  592020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       40556160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        38107680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         6315960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             264490260                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           475694000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    960326.00                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               46576.00                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    27826.00                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       65.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    65.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.51                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     65827565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             65827565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     65827565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            65827565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          246                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   136.065041                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   109.726928                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   108.572612                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::64-127          122     49.59%     49.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-191           56     22.76%     72.36% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::192-255           32     13.01%     85.37% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-319           14      5.69%     91.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::320-383           14      5.69%     96.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-447            2      0.81%     97.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::448-511            1      0.41%     97.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-575            3      1.22%     99.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-703            1      0.41%     99.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-959            1      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          246                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33472                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33472                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33472                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33472                       # Number of bytes read from this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          523                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     46576.00                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33472                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 65827564.505978606641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     24359250                       # Per-master read total memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1165                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          523                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                523                       # Number of read requests responded to by this memory
system.mem_ctrls2.pageHitRate                   52.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               12                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               19                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              85                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              25                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              63                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    519                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      523                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  523                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        523                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                52.96                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     277                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2615000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    502250500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               24359250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    14553000                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             9435780                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  664020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      135772860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           491.017218                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      2505000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     69515500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    116577250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7583750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    297738500                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1471680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  352935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       44770080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1613640                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        21126420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             249672435                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           483384500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            11459850                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1092420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      167139960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           522.448012                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE       844000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      9878000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    104312750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     10506500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    366558750                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1005120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       40058400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2120580                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         3475080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             265654365                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           480301500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    928393.72                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               50378.47                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    31628.47                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       68.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    68.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.53                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     68093140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             68093140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     68093140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            68093140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          266                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   130.165414                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   103.978126                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   111.663658                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::64-127          146     54.89%     54.89% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-191           53     19.92%     74.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::192-255           36     13.53%     88.35% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-319           10      3.76%     92.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::320-383           10      3.76%     95.86% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-447            3      1.13%     96.99% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::448-511            2      0.75%     97.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-575            3      1.13%     98.87% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-703            1      0.38%     99.25% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::704-767            1      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-959            1      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          266                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34624                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34624                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34624                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34624                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          541                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     50378.47                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34624                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 68093140.339836373925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     27254750                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1203                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          541                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                541                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   50.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               50                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               10                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               22                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               32                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               86                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               23                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               28                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              56                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              29                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13               7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              64                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              18                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    539                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      541                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  541                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        541                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                50.83                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     275                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2705000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    502261000                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               27254750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    17111000                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             9829650                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  728280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      135754620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           501.755782                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3142500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     15080000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     49036250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    135530750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      7966750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    297723750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1785120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       52044480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        35649120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        17290800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             255132780                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           477489250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11634270                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1170960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      165675630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           524.767070                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1570000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     16380000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      9326000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    106984000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     10876250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    363343750                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1279200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  622380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       41082720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         4446960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             266833560                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           478895750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Fetch   |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Fetch::total         2097                      
system.ruby.Directory_Controller.I.Fetch |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2097                      
system.ruby.Directory_Controller.IM.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2097                      
system.ruby.Directory_Controller.M.CleanReplacement |           2     22.22%     22.22% |           1     11.11%     33.33% |           4     44.44%     77.78% |           2     22.22%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total            9                      
system.ruby.Directory_Controller.Memory_Data |         507     24.18%     24.18% |         526     25.08%     49.26% |         523     24.94%     74.20% |         541     25.80%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2097                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       203816                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      203816    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       203816                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       208798                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.513745                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.094616                      
system.ruby.IFETCH.latency_hist_seqr::stdev    17.687313                      
system.ruby.IFETCH.latency_hist_seqr     |      207799     99.52%     99.52% |         956      0.46%     99.98% |           2      0.00%     99.98% |           7      0.00%     99.98% |           6      0.00%     99.99% |          10      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          18      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       208798                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         4982                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    64.441790                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    44.205284                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    95.834609                      
system.ruby.IFETCH.miss_latency_hist_seqr |        3983     79.95%     79.95% |         956     19.19%     99.14% |           2      0.04%     99.18% |           7      0.14%     99.32% |           6      0.12%     99.44% |          10      0.20%     99.64% |           0      0.00%     99.64% |           0      0.00%     99.64% |           0      0.00%     99.64% |          18      0.36%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         4982                      
system.ruby.L1Cache_Controller.Ack       |           6      8.82%      8.82% |           8     11.76%     20.59% |           4      5.88%     26.47% |           4      5.88%     32.35% |           3      4.41%     36.76% |           4      5.88%     42.65% |           3      4.41%     47.06% |           3      4.41%     51.47% |           5      7.35%     58.82% |           3      4.41%     63.24% |           3      4.41%     67.65% |           4      5.88%     73.53% |           3      4.41%     77.94% |           4      5.88%     83.82% |           3      4.41%     88.24% |           8     11.76%    100.00%
system.ruby.L1Cache_Controller.Ack::total           68                      
system.ruby.L1Cache_Controller.Ack_all   |           6      9.68%      9.68% |           2      3.23%     12.90% |           4      6.45%     19.35% |           4      6.45%     25.81% |           3      4.84%     30.65% |           4      6.45%     37.10% |           3      4.84%     41.94% |           3      4.84%     46.77% |           5      8.06%     54.84% |           3      4.84%     59.68% |           3      4.84%     64.52% |           4      6.45%     70.97% |           3      4.84%     75.81% |           4      6.45%     82.26% |           3      4.84%     87.10% |           8     12.90%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           62                      
system.ruby.L1Cache_Controller.Data      |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           3     37.50%    100.00%
system.ruby.L1Cache_Controller.Data::total            8                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           4      5.33%      5.33% |           3      4.00%      9.33% |           9     12.00%     21.33% |           5      6.67%     28.00% |           3      4.00%     32.00% |           5      6.67%     38.67% |           3      4.00%     42.67% |           5      6.67%     49.33% |           5      6.67%     56.00% |           5      6.67%     62.67% |           4      5.33%     68.00% |           4      5.33%     73.33% |           5      6.67%     80.00% |           4      5.33%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3586     94.92%     94.92% |          18      0.48%     95.39% |          10      0.26%     95.66% |          11      0.29%     95.95% |          15      0.40%     96.35% |          12      0.32%     96.66% |          13      0.34%     97.01% |          12      0.32%     97.33% |          11      0.29%     97.62% |          14      0.37%     97.99% |          14      0.37%     98.36% |          13      0.34%     98.70% |          11      0.29%     98.99% |          12      0.32%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         3778                      
system.ruby.L1Cache_Controller.Data_all_Acks |        5981     85.15%     85.15% |          65      0.93%     86.08% |          66      0.94%     87.02% |          68      0.97%     87.98% |          71      1.01%     88.99% |          71      1.01%     90.01% |          72      1.03%     91.03% |          71      1.01%     92.04% |          70      1.00%     93.04% |          70      1.00%     94.03% |          70      1.00%     95.03% |          69      0.98%     96.01% |          69      0.98%     97.00% |          68      0.97%     97.96% |          69      0.98%     98.95% |          74      1.05%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7024                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           5     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           1     10.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     10.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total           10                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        2901     96.38%     96.38% |           6      0.20%     96.58% |           6      0.20%     96.78% |           7      0.23%     97.01% |           7      0.23%     97.24% |           7      0.23%     97.48% |           7      0.23%     97.71% |           7      0.23%     97.94% |           7      0.23%     98.17% |           8      0.27%     98.44% |           8      0.27%     98.70% |           8      0.27%     98.97% |           8      0.27%     99.24% |           7      0.23%     99.47% |           7      0.23%     99.70% |           9      0.30%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3010                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7664     96.87%     96.87% |          23      0.29%     97.16% |          16      0.20%     97.36% |          13      0.16%     97.52% |          18      0.23%     97.75% |          12      0.15%     97.90% |          17      0.21%     98.12% |          15      0.19%     98.31% |          14      0.18%     98.48% |          17      0.21%     98.70% |          19      0.24%     98.94% |          18      0.23%     99.17% |          12      0.15%     99.32% |          18      0.23%     99.54% |          19      0.24%     99.79% |          17      0.21%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7912                      
system.ruby.L1Cache_Controller.E.Store   |         591     92.63%     92.63% |           4      0.63%     93.26% |           2      0.31%     93.57% |           3      0.47%     94.04% |           4      0.63%     94.67% |           3      0.47%     95.14% |           3      0.47%     95.61% |           3      0.47%     96.08% |           2      0.31%     96.39% |           4      0.63%     97.02% |           4      0.63%     97.65% |           3      0.47%     98.12% |           2      0.31%     98.43% |           3      0.47%     98.90% |           4      0.63%     99.53% |           3      0.47%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          638                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          23     27.38%     27.38% |           7      8.33%     35.71% |           4      4.76%     40.48% |           3      3.57%     44.05% |           3      3.57%     47.62% |           2      2.38%     50.00% |           4      4.76%     54.76% |           4      4.76%     59.52% |           3      3.57%     63.10% |           3      3.57%     66.67% |           4      4.76%     71.43% |           3      3.57%     75.00% |           4      4.76%     79.76% |           3      3.57%     83.33% |           5      5.95%     89.29% |           9     10.71%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           84                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           1      1.28%      1.28% |           6      7.69%      8.97% |           4      5.13%     14.10% |           6      7.69%     21.79% |           6      7.69%     29.49% |           5      6.41%     35.90% |           6      7.69%     43.59% |           4      5.13%     48.72% |           6      7.69%     56.41% |           6      7.69%     64.10% |           4      5.13%     69.23% |           5      6.41%     75.64% |           4      5.13%     80.77% |           5      6.41%     87.18% |           3      3.85%     91.03% |           7      8.97%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           78                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     41.46%     41.46% |           2      4.88%     46.34% |           1      2.44%     48.78% |           2      4.88%     53.66% |           2      4.88%     58.54% |           1      2.44%     60.98% |           3      7.32%     68.29% |           2      4.88%     73.17% |           1      2.44%     75.61% |           3      7.32%     82.93% |           2      4.88%     87.80% |           0      0.00%     87.80% |           2      4.88%     92.68% |           1      2.44%     95.12% |           2      4.88%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           41                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            6                      
system.ruby.L1Cache_Controller.I.Load    |           2     10.53%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           19                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            4                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     84.13%     84.13% |           0      0.00%     84.13% |           1      1.59%     85.71% |           0      0.00%     85.71% |           1      1.59%     87.30% |           1      1.59%     88.89% |           1      1.59%     90.48% |           1      1.59%     92.06% |           0      0.00%     92.06% |           1      1.59%     93.65% |           1      1.59%     95.24% |           0      0.00%     95.24% |           1      1.59%     96.83% |           0      0.00%     96.83% |           1      1.59%     98.41% |           1      1.59%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           63                      
system.ruby.L1Cache_Controller.IM.Data   |           1     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           3     75.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            4                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1597     84.32%     84.32% |          20      1.06%     85.37% |          19      1.00%     86.38% |          19      1.00%     87.38% |          20      1.06%     88.44% |          20      1.06%     89.49% |          20      1.06%     90.55% |          20      1.06%     91.61% |          20      1.06%     92.66% |          20      1.06%     93.72% |          20      1.06%     94.77% |          20      1.06%     95.83% |          19      1.00%     96.83% |          19      1.00%     97.84% |          19      1.00%     98.84% |          22      1.16%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1894                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           4      5.33%      5.33% |           3      4.00%      9.33% |           9     12.00%     21.33% |           5      6.67%     28.00% |           3      4.00%     32.00% |           5      6.67%     38.67% |           3      4.00%     42.67% |           5      6.67%     49.33% |           5      6.67%     56.00% |           5      6.67%     62.67% |           4      5.33%     68.00% |           4      5.33%     73.33% |           5      6.67%     80.00% |           4      5.33%     85.33% |           5      6.67%     92.00% |           6      8.00%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           75                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3586     94.92%     94.92% |          18      0.48%     95.39% |          10      0.26%     95.66% |          11      0.29%     95.95% |          15      0.40%     96.35% |          12      0.32%     96.66% |          13      0.34%     97.01% |          12      0.32%     97.33% |          11      0.29%     97.62% |          14      0.37%     97.99% |          14      0.37%     98.36% |          13      0.34%     98.70% |          11      0.29%     98.99% |          12      0.32%     99.31% |          13      0.34%     99.66% |          13      0.34%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         3778                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4331     85.54%     85.54% |          45      0.89%     86.43% |          46      0.91%     87.34% |          49      0.97%     88.31% |          49      0.97%     89.28% |          49      0.97%     90.24% |          50      0.99%     91.23% |          49      0.97%     92.20% |          50      0.99%     93.19% |          49      0.97%     94.15% |          49      0.97%     95.12% |          49      0.97%     96.09% |          49      0.97%     97.06% |          49      0.97%     98.02% |          49      0.97%     98.99% |          51      1.01%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5063                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            4                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            4                      
system.ruby.L1Cache_Controller.Ifetch    |      120871     57.89%     57.89% |        6216      2.98%     60.87% |        6201      2.97%     63.84% |        6230      2.98%     66.82% |        6181      2.96%     69.78% |        6143      2.94%     72.72% |        6099      2.92%     75.64% |        6045      2.90%     78.54% |        5911      2.83%     81.37% |        5903      2.83%     84.20% |        5768      2.76%     86.96% |        5574      2.67%     89.63% |        5489      2.63%     92.26% |        5344      2.56%     94.82% |        5296      2.54%     97.35% |        5527      2.65%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       208798                      
system.ruby.L1Cache_Controller.Inv       |          27     32.14%     32.14% |           3      3.57%     35.71% |           4      4.76%     40.48% |           4      4.76%     45.24% |           3      3.57%     48.81% |           3      3.57%     52.38% |           4      4.76%     57.14% |           4      4.76%     61.90% |           3      3.57%     65.48% |           4      4.76%     70.24% |           4      4.76%     75.00% |           3      3.57%     78.57% |           4      4.76%     83.33% |           3      3.57%     86.90% |           5      5.95%     92.86% |           6      7.14%    100.00%
system.ruby.L1Cache_Controller.Inv::total           84                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           4     44.44%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           1      8.33%      8.33% |           0      0.00%      8.33% |           1      8.33%     16.67% |           1      8.33%     25.00% |           1      8.33%     33.33% |           1      8.33%     41.67% |           0      0.00%     41.67% |           1      8.33%     50.00% |           1      8.33%     58.33% |           0      0.00%     58.33% |           1      8.33%     66.67% |           0      0.00%     66.67% |           1      8.33%     75.00% |           0      0.00%     75.00% |           3     25.00%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           12                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      3.57%      3.57% |           1      3.57%      7.14% |           1      3.57%     10.71% |           1      3.57%     14.29% |           1      3.57%     17.86% |           1      3.57%     21.43% |           1      3.57%     25.00% |           1      3.57%     28.57% |           1      3.57%     32.14% |           1      3.57%     35.71% |           1      3.57%     39.29% |           1      3.57%     42.86% |           1      3.57%     46.43% |          15     53.57%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           28                      
system.ruby.L1Cache_Controller.L.Load    |         316     86.58%     86.58% |           2      0.55%     87.12% |           2      0.55%     87.67% |           2      0.55%     88.22% |           2      0.55%     88.77% |           2      0.55%     89.32% |           2      0.55%     89.86% |           2      0.55%     90.41% |           2      0.55%     90.96% |           2      0.55%     91.51% |           2      0.55%     92.05% |           2      0.55%     92.60% |           2      0.55%     93.15% |           2      0.55%     93.70% |           2      0.55%     94.25% |          21      5.75%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          365                      
system.ruby.L1Cache_Controller.L.Store   |         591     85.04%     85.04% |           6      0.86%     85.90% |           6      0.86%     86.76% |           6      0.86%     87.63% |           6      0.86%     88.49% |           6      0.86%     89.35% |           6      0.86%     90.22% |           6      0.86%     91.08% |           6      0.86%     91.94% |           6      0.86%     92.81% |           6      0.86%     93.67% |           6      0.86%     94.53% |           6      0.86%     95.40% |           6      0.86%     96.26% |           5      0.72%     96.98% |          21      3.02%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          695                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          326                      
system.ruby.L1Cache_Controller.L1_Replacement |        9537     92.42%     92.42% |          52      0.50%     92.93% |          50      0.48%     93.41% |          50      0.48%     93.89% |          54      0.52%     94.42% |          53      0.51%     94.93% |          53      0.51%     95.45% |          53      0.51%     95.96% |          52      0.50%     96.46% |          54      0.52%     96.99% |          53      0.51%     97.50% |          52      0.50%     98.00% |          50      0.48%     98.49% |          50      0.48%     98.97% |          52      0.50%     99.48% |          54      0.52%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10319                      
system.ruby.L1Cache_Controller.LL        |         255     72.03%     72.03% |           4      1.13%     73.16% |           5      1.41%     74.58% |           5      1.41%     75.99% |           5      1.41%     77.40% |           5      1.41%     78.81% |           5      1.41%     80.23% |           5      1.41%     81.64% |           5      1.41%     83.05% |           5      1.41%     84.46% |           5      1.41%     85.88% |           5      1.41%     87.29% |           5      1.41%     88.70% |           5      1.41%     90.11% |           5      1.41%     91.53% |          30      8.47%    100.00%
system.ruby.L1Cache_Controller.LL::total          354                      
system.ruby.L1Cache_Controller.Load      |       20031     54.91%     54.91% |        1177      3.23%     58.14% |        1171      3.21%     61.35% |        1174      3.22%     64.56% |        1164      3.19%     67.75% |        1160      3.18%     70.93% |        1149      3.15%     74.08% |        1139      3.12%     77.21% |        1115      3.06%     80.26% |        1110      3.04%     83.31% |        1085      2.97%     86.28% |        1049      2.88%     89.16% |        1032      2.83%     91.98% |        1003      2.75%     94.73% |         996      2.73%     97.46% |         925      2.54%    100.00%
system.ruby.L1Cache_Controller.Load::total        36480                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          23     35.38%     35.38% |           2      3.08%     38.46% |           3      4.62%     43.08% |           3      4.62%     47.69% |           2      3.08%     50.77% |           2      3.08%     53.85% |           3      4.62%     58.46% |           3      4.62%     63.08% |           2      3.08%     66.15% |           3      4.62%     70.77% |           3      4.62%     75.38% |           2      3.08%     78.46% |           3      4.62%     83.08% |           2      3.08%     86.15% |           4      6.15%     92.31% |           5      7.69%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           65                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1      1.92%      1.92% |           4      7.69%      9.62% |           3      5.77%     15.38% |           4      7.69%     23.08% |           4      7.69%     30.77% |           3      5.77%     36.54% |           4      7.69%     44.23% |           3      5.77%     50.00% |           4      7.69%     57.69% |           4      7.69%     65.38% |           3      5.77%     71.15% |           3      5.77%     76.92% |           3      5.77%     82.69% |           3      5.77%     88.46% |           2      3.85%     92.31% |           4      7.69%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           52                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2305     91.83%     91.83% |          14      0.56%     92.39% |          13      0.52%     92.91% |          11      0.44%     93.35% |          15      0.60%     93.94% |          15      0.60%     94.54% |          14      0.56%     95.10% |          14      0.56%     95.66% |          14      0.56%     96.22% |          14      0.56%     96.77% |          14      0.56%     97.33% |          15      0.60%     97.93% |          11      0.44%     98.37% |          12      0.48%     98.84% |          14      0.56%     99.40% |          15      0.60%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2510                      
system.ruby.L1Cache_Controller.M.LL      |         109     73.15%     73.15% |           2      1.34%     74.50% |           2      1.34%     75.84% |           2      1.34%     77.18% |           2      1.34%     78.52% |           2      1.34%     79.87% |           2      1.34%     81.21% |           2      1.34%     82.55% |           2      1.34%     83.89% |           2      1.34%     85.23% |           2      1.34%     86.58% |           2      1.34%     87.92% |           2      1.34%     89.26% |           2      1.34%     90.60% |           2      1.34%     91.95% |          12      8.05%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          149                      
system.ruby.L1Cache_Controller.M.Load    |        8420     35.73%     35.73% |        1093      4.64%     40.37% |        1087      4.61%     44.99% |        1087      4.61%     49.60% |        1071      4.55%     54.14% |        1070      4.54%     58.69% |        1062      4.51%     63.19% |        1050      4.46%     67.65% |        1027      4.36%     72.01% |        1020      4.33%     76.34% |         997      4.23%     80.57% |         965      4.10%     84.66% |         954      4.05%     88.71% |         921      3.91%     92.62% |         913      3.87%     96.49% |         826      3.51%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        23563                      
system.ruby.L1Cache_Controller.M.Store   |       13482     64.09%     64.09% |         540      2.57%     66.66% |         539      2.56%     69.22% |         538      2.56%     71.78% |         531      2.52%     74.30% |         529      2.51%     76.82% |         527      2.51%     79.32% |         522      2.48%     81.80% |         511      2.43%     84.23% |         508      2.41%     86.65% |         498      2.37%     89.01% |         484      2.30%     91.31% |         479      2.28%     93.59% |         466      2.22%     95.81% |         463      2.20%     98.01% |         419      1.99%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        21036                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5206     94.31%     94.31% |          20      0.36%     94.67% |          19      0.34%     95.02% |          18      0.33%     95.34% |          22      0.40%     95.74% |          22      0.40%     96.14% |          21      0.38%     96.52% |          21      0.38%     96.90% |          21      0.38%     97.28% |          22      0.40%     97.68% |          22      0.40%     98.08% |          23      0.42%     98.50% |          19      0.34%     98.84% |          19      0.34%     99.18% |          21      0.38%     99.57% |          24      0.43%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5520                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4320     86.71%     86.71% |          44      0.88%     87.60% |          44      0.88%     88.48% |          44      0.88%     89.36% |          44      0.88%     90.24% |          44      0.88%     91.13% |          44      0.88%     92.01% |          44      0.88%     92.89% |          44      0.88%     93.78% |          44      0.88%     94.66% |          44      0.88%     95.54% |          44      0.88%     96.43% |          44      0.88%     97.31% |          44      0.88%     98.19% |          44      0.88%     99.08% |          46      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         4982                      
system.ruby.L1Cache_Controller.NP.Inv    |           8     88.89%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total            9                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3599     91.83%     91.83% |          21      0.54%     92.37% |          20      0.51%     92.88% |          20      0.51%     93.39% |          23      0.59%     93.98% |          22      0.56%     94.54% |          22      0.56%     95.10% |          22      0.56%     95.66% |          21      0.54%     96.20% |          23      0.59%     96.78% |          22      0.56%     97.35% |          21      0.54%     97.88% |          20      0.51%     98.39% |          20      0.51%     98.90% |          22      0.56%     99.46% |          21      0.54%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         3919                      
system.ruby.L1Cache_Controller.NP.Store  |        1597     85.08%     85.08% |          19      1.01%     86.09% |          18      0.96%     87.05% |          18      0.96%     88.01% |          19      1.01%     89.03% |          19      1.01%     90.04% |          19      1.01%     91.05% |          19      1.01%     92.06% |          19      1.01%     93.07% |          19      1.01%     94.09% |          19      1.01%     95.10% |          19      1.01%     96.11% |          18      0.96%     97.07% |          18      0.96%     98.03% |          18      0.96%     98.99% |          19      1.01%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1877                      
system.ruby.L1Cache_Controller.S.Ifetch  |      116551     57.18%     57.18% |        6172      3.03%     60.21% |        6157      3.02%     63.23% |        6186      3.04%     66.27% |        6137      3.01%     69.28% |        6099      2.99%     72.27% |        6055      2.97%     75.24% |        6001      2.94%     78.19% |        5867      2.88%     81.07% |        5859      2.87%     83.94% |        5724      2.81%     86.75% |        5530      2.71%     89.46% |        5445      2.67%     92.13% |        5300      2.60%     94.73% |        5252      2.58%     97.31% |        5481      2.69%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       203816                      
system.ruby.L1Cache_Controller.S.Inv     |          19     31.15%     31.15% |           2      3.28%     34.43% |           4      6.56%     40.98% |           4      6.56%     47.54% |           2      3.28%     50.82% |           2      3.28%     54.10% |           3      4.92%     59.02% |           3      4.92%     63.93% |           2      3.28%     67.21% |           3      4.92%     72.13% |           3      4.92%     77.05% |           2      3.28%     80.33% |           3      4.92%     85.25% |           2      3.28%     88.52% |           4      6.56%     95.08% |           3      4.92%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           61                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4314     90.67%     90.67% |          30      0.63%     91.30% |          30      0.63%     91.93% |          30      0.63%     92.56% |          30      0.63%     93.19% |          30      0.63%     93.82% |          29      0.61%     94.43% |          30      0.63%     95.06% |          30      0.63%     95.69% |          29      0.61%     96.30% |          29      0.61%     96.91% |          29      0.61%     97.52% |          29      0.61%     98.13% |          30      0.63%     98.76% |          29      0.61%     99.37% |          30      0.63%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4758                      
system.ruby.L1Cache_Controller.S.LL      |           3     11.11%     11.11% |           1      3.70%     14.81% |           1      3.70%     18.52% |           1      3.70%     22.22% |           1      3.70%     25.93% |           1      3.70%     29.63% |           1      3.70%     33.33% |           1      3.70%     37.04% |           2      7.41%     44.44% |           2      7.41%     51.85% |           2      7.41%     59.26% |           2      7.41%     66.67% |           2      7.41%     74.07% |           2      7.41%     81.48% |           2      7.41%     88.89% |           3     11.11%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           27                      
system.ruby.L1Cache_Controller.S.Load    |          30      4.27%      4.27% |          37      5.27%      9.54% |          45      6.41%     15.95% |          51      7.26%     23.22% |          49      6.98%     30.20% |          53      7.55%     37.75% |          45      6.41%     44.16% |          49      6.98%     51.14% |          50      7.12%     58.26% |          47      6.70%     64.96% |          44      6.27%     71.23% |          42      5.98%     77.21% |          43      6.13%     83.33% |          41      5.84%     89.17% |          39      5.56%     94.73% |          37      5.27%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          702                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.41%      5.41% |           1      2.70%      8.11% |           3      8.11%     16.22% |           2      5.41%     21.62% |           2      5.41%     27.03% |           3      8.11%     35.14% |           2      5.41%     40.54% |           2      5.41%     45.95% |           3      8.11%     54.05% |           2      5.41%     59.46% |           2      5.41%     64.86% |           2      5.41%     70.27% |           2      5.41%     75.68% |           2      5.41%     81.08% |           2      5.41%     86.49% |           5     13.51%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           37                      
system.ruby.L1Cache_Controller.SL.Ack    |           3     10.34%     10.34% |           7     24.14%     34.48% |           1      3.45%     37.93% |           2      6.90%     44.83% |           1      3.45%     48.28% |           1      3.45%     51.72% |           1      3.45%     55.17% |           1      3.45%     58.62% |           2      6.90%     65.52% |           1      3.45%     68.97% |           1      3.45%     72.41% |           2      6.90%     79.31% |           1      3.45%     82.76% |           2      6.90%     89.66% |           1      3.45%     93.10% |           2      6.90%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           29                      
system.ruby.L1Cache_Controller.SL.Ack_all |           3     13.04%     13.04% |           1      4.35%     17.39% |           1      4.35%     21.74% |           2      8.70%     30.43% |           1      4.35%     34.78% |           1      4.35%     39.13% |           1      4.35%     43.48% |           1      4.35%     47.83% |           2      8.70%     56.52% |           1      4.35%     60.87% |           1      4.35%     65.22% |           2      8.70%     73.91% |           1      4.35%     78.26% |           2      8.70%     86.96% |           1      4.35%     91.30% |           2      8.70%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           23                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            8                      
system.ruby.L1Cache_Controller.SM.Ack    |           3      7.69%      7.69% |           1      2.56%     10.26% |           3      7.69%     17.95% |           2      5.13%     23.08% |           2      5.13%     28.21% |           3      7.69%     35.90% |           2      5.13%     41.03% |           2      5.13%     46.15% |           3      7.69%     53.85% |           2      5.13%     58.97% |           2      5.13%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           2      5.13%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           39                      
system.ruby.L1Cache_Controller.SM.Ack_all |           3      7.69%      7.69% |           1      2.56%     10.26% |           3      7.69%     17.95% |           2      5.13%     23.08% |           2      5.13%     28.21% |           3      7.69%     35.90% |           2      5.13%     41.03% |           2      5.13%     46.15% |           3      7.69%     53.85% |           2      5.13%     58.97% |           2      5.13%     64.10% |           2      5.13%     69.23% |           2      5.13%     74.36% |           2      5.13%     79.49% |           2      5.13%     84.62% |           6     15.38%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           39                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            2                      
system.ruby.L1Cache_Controller.Store     |       16264     66.92%     66.92% |         571      2.35%     69.27% |         569      2.34%     71.62% |         568      2.34%     73.95% |         563      2.32%     76.27% |         561      2.31%     78.58% |         558      2.30%     80.87% |         553      2.28%     83.15% |         542      2.23%     85.38% |         540      2.22%     87.60% |         530      2.18%     89.78% |         515      2.12%     91.90% |         508      2.09%     93.99% |         496      2.04%     96.03% |         493      2.03%     98.06% |         471      1.94%    100.00%
system.ruby.L1Cache_Controller.Store::total        24302                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.22%     78.22% |           4      1.23%     79.45% |           4      1.23%     80.67% |           4      1.23%     81.90% |           4      1.23%     83.13% |           4      1.23%     84.36% |           4      1.23%     85.58% |           4      1.23%     86.81% |           4      1.23%     88.04% |           4      1.23%     89.26% |           4      1.23%     90.49% |           4      1.23%     91.72% |           4      1.23%     92.94% |           4      1.23%     94.17% |           4      1.23%     95.40% |          15      4.60%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          326                      
system.ruby.L1Cache_Controller.WB_Ack    |        5206     94.31%     94.31% |          20      0.36%     94.67% |          19      0.34%     95.02% |          18      0.33%     95.34% |          22      0.40%     95.74% |          22      0.40%     96.14% |          21      0.38%     96.52% |          21      0.38%     96.90% |          21      0.38%     97.28% |          22      0.40%     97.68% |          22      0.40%     98.08% |          23      0.42%     98.50% |          19      0.34%     98.84% |          19      0.34%     99.18% |          21      0.38%     99.57% |          24      0.43%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5520                      
system.ruby.L2Cache_Controller.Ack_all   |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total            8                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         377      6.50%      6.50% |         566      9.76%     16.27% |         314      5.42%     21.68% |         402      6.93%     28.62% |         558      9.63%     38.24% |         336      5.80%     44.04% |         249      4.30%     48.34% |         284      4.90%     53.23% |         238      4.11%     57.34% |         210      3.62%     60.96% |         317      5.47%     66.43% |         303      5.23%     71.66% |         613     10.57%     82.23% |         398      6.87%     89.10% |         350      6.04%     95.14% |         282      4.86%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         5797                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     14.29%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           0      0.00%     21.43% |           3     21.43%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           3     21.43%     64.29% |           4     28.57%     92.86% |           0      0.00%     92.86% |           1      7.14%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           14                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          65      6.57%      6.57% |          66      6.67%     13.23% |          61      6.16%     19.39% |          78      7.88%     27.27% |          58      5.86%     33.13% |          62      6.26%     39.39% |          63      6.36%     45.76% |          59      5.96%     51.72% |          59      5.96%     57.68% |          57      5.76%     63.43% |          67      6.77%     70.20% |          56      5.66%     75.86% |          58      5.86%     81.72% |          56      5.66%     87.37% |          55      5.56%     92.93% |          70      7.07%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total          990                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          22      7.51%      7.51% |          23      7.85%     15.36% |          16      5.46%     20.82% |          18      6.14%     26.96% |          20      6.83%     33.79% |          15      5.12%     38.91% |          15      5.12%     44.03% |          15      5.12%     49.15% |          21      7.17%     56.31% |          17      5.80%     62.12% |          21      7.17%     69.28% |          18      6.14%     75.43% |          23      7.85%     83.28% |          19      6.48%     89.76% |          16      5.46%     95.22% |          14      4.78%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          293                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total            8                      
system.ruby.L2Cache_Controller.L1_GETS   |         258      6.49%      6.49% |         418     10.52%     17.01% |         201      5.06%     22.07% |         315      7.93%     29.99% |         479     12.05%     42.05% |         237      5.96%     48.01% |         158      3.98%     51.99% |         171      4.30%     56.29% |         143      3.60%     59.89% |         149      3.75%     63.64% |         232      5.84%     69.48% |         223      5.61%     75.09% |         399     10.04%     85.13% |         257      6.47%     91.60% |         146      3.67%     95.27% |         188      4.73%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         3974                      
system.ruby.L2Cache_Controller.L1_GETX   |         144      7.11%      7.11% |         164      8.10%     15.22% |         113      5.58%     20.80% |          89      4.40%     25.20% |          79      3.90%     29.10% |         100      4.94%     34.04% |          91      4.50%     38.54% |         115      5.68%     44.22% |          96      4.74%     48.96% |          61      3.01%     51.98% |         100      4.94%     56.92% |          96      4.74%     61.66% |         214     10.57%     72.23% |         143      7.07%     79.30% |         218     10.77%     90.07% |         201      9.93%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2024                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         307      6.16%      6.16% |         321      6.44%     12.61% |         281      5.64%     18.25% |         265      5.32%     23.56% |         184      3.69%     27.26% |         380      7.63%     34.89% |         587     11.78%     46.67% |         291      5.84%     52.51% |         296      5.94%     58.45% |         275      5.52%     63.97% |         421      8.45%     72.42% |         205      4.11%     76.54% |         167      3.35%     79.89% |         382      7.67%     87.56% |         287      5.76%     93.32% |         333      6.68%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         4982                      
system.ruby.L2Cache_Controller.L1_PUTX   |         339      6.14%      6.14% |         547      9.91%     16.05% |         286      5.18%     21.23% |         395      7.16%     28.39% |         546      9.89%     38.28% |         326      5.91%     44.18% |         239      4.33%     48.51% |         271      4.91%     53.42% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.17% |         586     10.62%     82.79% |         375      6.79%     89.58% |         339      6.14%     95.72% |         236      4.28%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5520                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          17     25.76%     25.76% |           0      0.00%     25.76% |          15     22.73%     48.48% |           0      0.00%     48.48% |           0      0.00%     48.48% |           0      0.00%     48.48% |           2      3.03%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           1      1.52%     53.03% |           0      0.00%     53.03% |           0      0.00%     53.03% |           1      1.52%     54.55% |          30     45.45%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           66                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total            9                      
system.ruby.L2Cache_Controller.M.L1_GETS |         194      5.57%      5.57% |         379     10.88%     16.44% |         170      4.88%     21.32% |         295      8.46%     29.78% |         459     13.17%     42.96% |         221      6.34%     49.30% |         141      4.05%     53.34% |         154      4.42%     57.76% |         121      3.47%     61.23% |         132      3.79%     65.02% |         196      5.62%     70.65% |         188      5.39%     76.04% |         376     10.79%     86.83% |         236      6.77%     93.60% |         115      3.30%     96.90% |         108      3.10%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3485                      
system.ruby.L2Cache_Controller.M.L1_GETX |          71      6.59%      6.59% |          78      7.24%     13.83% |          52      4.83%     18.66% |          57      5.29%     23.96% |          43      3.99%     27.95% |          70      6.50%     34.45% |          59      5.48%     39.93% |          77      7.15%     47.08% |          67      6.22%     53.30% |          32      2.97%     56.27% |          24      2.23%     58.50% |          37      3.44%     61.93% |         151     14.02%     75.95% |          81      7.52%     83.47% |         128     11.88%     95.36% |          50      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1077                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            1                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          21     28.00%     28.00% |           1      1.33%     29.33% |          15     20.00%     49.33% |           1      1.33%     50.67% |           0      0.00%     50.67% |           1      1.33%     52.00% |           2      2.67%     54.67% |           1      1.33%     56.00% |           1      1.33%     57.33% |           0      0.00%     57.33% |           1      1.33%     58.67% |           2      2.67%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           75                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          15     22.73%     22.73% |          14     21.21%     43.94% |           0      0.00%     43.94% |           3      4.55%     48.48% |           7     10.61%     59.09% |           3      4.55%     63.64% |           4      6.06%     69.70% |           7     10.61%     80.30% |           1      1.52%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |           0      0.00%     81.82% |          12     18.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           66                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         339      6.14%      6.14% |         547      9.91%     16.05% |         286      5.18%     21.23% |         395      7.16%     28.39% |         546      9.89%     38.28% |         326      5.91%     44.18% |         239      4.33%     48.51% |         271      4.91%     53.42% |         232      4.20%     57.63% |         207      3.75%     61.38% |         313      5.67%     67.05% |         283      5.13%     72.17% |         586     10.62%     82.79% |         375      6.79%     89.58% |         339      6.14%     95.72% |         236      4.28%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5520                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |          12     36.36%     36.36% |           0      0.00%     36.36% |           2      6.06%     42.42% |           0      0.00%     42.42% |           0      0.00%     42.42% |           0      0.00%     42.42% |           2      6.06%     48.48% |           1      3.03%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           0      0.00%     51.52% |           1      3.03%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |          15     45.45%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           33                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            8                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           11                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           14                      
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |          13     31.71%     31.71% |           1      2.44%     34.15% |           2      4.88%     39.02% |           0      0.00%     39.02% |           0      0.00%     39.02% |           1      2.44%     41.46% |           2      4.88%     46.34% |           1      2.44%     48.78% |           1      2.44%     51.22% |           0      0.00%     51.22% |           1      2.44%     53.66% |           2      4.88%     58.54% |           0      0.00%     58.54% |           1      2.44%     60.98% |           1      2.44%     63.41% |          15     36.59%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           41                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |           7     21.88%     21.88% |           0      0.00%     21.88% |          13     40.62%     62.50% |           1      3.12%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           0      0.00%     65.62% |           1      3.12%     68.75% |          10     31.25%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           32                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         359      6.26%      6.26% |         566      9.87%     16.13% |         299      5.21%     21.34% |         402      7.01%     28.35% |         558      9.73%     38.08% |         336      5.86%     43.94% |         247      4.31%     48.25% |         284      4.95%     53.20% |         238      4.15%     57.35% |         210      3.66%     61.01% |         317      5.53%     66.54% |         302      5.27%     71.80% |         613     10.69%     82.49% |         398      6.94%     89.43% |         349      6.09%     95.52% |         257      4.48%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         5735                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |          18     94.74%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           19                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          32    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           32                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |           8     23.53%     23.53% |           0      0.00%     23.53% |          13     38.24%     61.76% |           1      2.94%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           1      2.94%     67.65% |           1      2.94%     70.59% |          10     29.41%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           34                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Ack   |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           2     22.22%     44.44% |           2     22.22%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           1     11.11%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total            9                      
system.ruby.L2Cache_Controller.Mem_Data  |         144      6.87%      6.87% |         161      7.68%     14.54% |         138      6.58%     21.13% |         125      5.96%     27.09% |         107      5.10%     32.19% |         104      4.96%     37.15% |         106      5.05%     42.20% |         105      5.01%     47.21% |         108      5.15%     52.36% |         103      4.91%     57.27% |         164      7.82%     65.09% |         133      6.34%     71.44% |         144      6.87%     78.30% |         137      6.53%     84.84% |         161      7.68%     92.51% |         157      7.49%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2097                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          22      7.51%      7.51% |          23      7.85%     15.36% |          16      5.46%     20.82% |          18      6.14%     26.96% |          20      6.83%     33.79% |          15      5.12%     38.91% |          15      5.12%     44.03% |          15      5.12%     49.15% |          21      7.17%     56.31% |          17      5.80%     62.12% |          21      7.17%     69.28% |          18      6.14%     75.43% |          23      7.85%     83.28% |          19      6.48%     89.76% |          16      5.46%     95.22% |          14      4.78%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          65      6.57%      6.57% |          66      6.67%     13.23% |          61      6.16%     19.39% |          78      7.88%     27.27% |          58      5.86%     33.13% |          62      6.26%     39.39% |          63      6.36%     45.76% |          59      5.96%     51.72% |          59      5.96%     57.68% |          57      5.76%     63.43% |          67      6.77%     70.20% |          56      5.66%     75.86% |          58      5.86%     81.72% |          56      5.66%     87.37% |          55      5.56%     92.93% |          70      7.07%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total          990                      
system.ruby.L2Cache_Controller.SS.L1_GETS |          21     24.71%     24.71% |          14     16.47%     41.18% |           0      0.00%     41.18% |           1      1.18%     42.35% |           0      0.00%     42.35% |           0      0.00%     42.35% |           0      0.00%     42.35% |           1      1.18%     43.53% |           0      0.00%     43.53% |           0      0.00%     43.53% |          14     16.47%     60.00% |          15     17.65%     77.65% |           0      0.00%     77.65% |           0      0.00%     77.65% |          13     15.29%     92.94% |           6      7.06%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           85                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           7     87.50%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         242      6.08%      6.08% |         255      6.41%     12.49% |         218      5.48%     17.97% |         186      4.68%     22.65% |         126      3.17%     25.82% |         318      7.99%     33.81% |         524     13.17%     46.98% |         232      5.83%     52.82% |         234      5.88%     58.70% |         218      5.48%     64.18% |         354      8.90%     73.08% |         149      3.75%     76.82% |         106      2.66%     79.49% |         322      8.09%     87.58% |         232      5.83%     93.41% |         262      6.59%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3978                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          17     31.48%     31.48% |           0      0.00%     31.48% |          15     27.78%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           0      0.00%     59.26% |           2      3.70%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           0      0.00%     62.96% |           1      1.85%     64.81% |           0      0.00%     64.81% |           0      0.00%     64.81% |           1      1.85%     66.67% |          18     33.33%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           54                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total            8                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     29.03%     29.03% |           0      0.00%     29.03% |          15     24.19%     53.23% |           0      0.00%     53.23% |           0      0.00%     53.23% |           0      0.00%     53.23% |           2      3.23%     56.45% |           0      0.00%     56.45% |           0      0.00%     56.45% |           0      0.00%     56.45% |           0      0.00%     56.45% |           1      1.61%     58.06% |           0      0.00%     58.06% |           0      0.00%     58.06% |           1      1.61%     59.68% |          25     40.32%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           62                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            6                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          13    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           13                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           10                      
system.ruby.L2Cache_Controller.Unblock   |          21     28.00%     28.00% |           1      1.33%     29.33% |          15     20.00%     49.33% |           1      1.33%     50.67% |           0      0.00%     50.67% |           1      1.33%     52.00% |           2      2.67%     54.67% |           1      1.33%     56.00% |           1      1.33%     57.33% |           0      0.00%     57.33% |           1      1.33%     58.67% |           2      2.67%     61.33% |           0      0.00%     61.33% |           2      2.67%     64.00% |           2      2.67%     66.67% |          25     33.33%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           75                      
system.ruby.L2Cache_Controller.WB_Data   |          19     29.23%     29.23% |           0      0.00%     29.23% |          15     23.08%     52.31% |           1      1.54%     53.85% |           0      0.00%     53.85% |           0      0.00%     53.85% |           2      3.08%     56.92% |           1      1.54%     58.46% |           0      0.00%     58.46% |           0      0.00%     58.46% |           0      0.00%     58.46% |           1      1.54%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      1.54%     61.54% |          25     38.46%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           65                      
system.ruby.L2Cache_Controller.WB_Data_clean |           2     20.00%     20.00% |           1     10.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           0      0.00%     30.00% |           1     10.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           1     10.00%     60.00% |           1     10.00%     70.00% |           0      0.00%     70.00% |           2     20.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total           10                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        32542                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       32542    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        32542                      
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples        36480                      
system.ruby.LD.latency_hist_seqr::mean       7.245833                      
system.ruby.LD.latency_hist_seqr::gmean      1.518715                      
system.ruby.LD.latency_hist_seqr::stdev     30.720169                      
system.ruby.LD.latency_hist_seqr         |       36171     99.15%     99.15% |         286      0.78%     99.94% |           4      0.01%     99.95% |           2      0.01%     99.95% |           3      0.01%     99.96% |           3      0.01%     99.97% |           1      0.00%     99.97% |           0      0.00%     99.97% |           1      0.00%     99.98% |           9      0.02%    100.00%
system.ruby.LD.latency_hist_seqr::total         36480                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples         3938                      
system.ruby.LD.miss_latency_hist_seqr::mean    58.858812                      
system.ruby.LD.miss_latency_hist_seqr::gmean    47.986641                      
system.ruby.LD.miss_latency_hist_seqr::stdev    75.876669                      
system.ruby.LD.miss_latency_hist_seqr    |        3629     92.15%     92.15% |         286      7.26%     99.42% |           4      0.10%     99.52% |           2      0.05%     99.57% |           3      0.08%     99.64% |           3      0.08%     99.72% |           1      0.03%     99.75% |           0      0.00%     99.75% |           1      0.03%     99.77% |           9      0.23%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         3938                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          268                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         268    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          268                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          354                      
system.ruby.Load_Linked.latency_hist_seqr::mean    32.466102                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.830500                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   119.409526                      
system.ruby.Load_Linked.latency_hist_seqr |         338     95.48%     95.48% |           6      1.69%     97.18% |           3      0.85%     98.02% |           1      0.28%     98.31% |           1      0.28%     98.59% |           1      0.28%     98.87% |           1      0.28%     99.15% |           2      0.56%     99.72% |           1      0.28%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          354                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           86                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   130.523256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    72.442756                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   215.325730                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          70     81.40%     81.40% |           6      6.98%     88.37% |           3      3.49%     91.86% |           1      1.16%     93.02% |           1      1.16%     94.19% |           1      1.16%     95.35% |           1      1.16%     96.51% |           2      2.33%     98.84% |           1      1.16%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           86                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        22039                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       22039    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        22039                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        23967                      
system.ruby.ST.latency_hist_seqr::mean      10.359870                      
system.ruby.ST.latency_hist_seqr::gmean      1.422524                      
system.ruby.ST.latency_hist_seqr::stdev     52.344752                      
system.ruby.ST.latency_hist_seqr         |       23925     99.82%     99.82% |           8      0.03%     99.86% |          13      0.05%     99.91% |           0      0.00%     99.91% |          19      0.08%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         23967                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         1928                      
system.ruby.ST.miss_latency_hist_seqr::mean   117.352697                      
system.ruby.ST.miss_latency_hist_seqr::gmean    79.925465                      
system.ruby.ST.miss_latency_hist_seqr::stdev   147.042648                      
system.ruby.ST.miss_latency_hist_seqr    |        1886     97.82%     97.82% |           8      0.41%     98.24% |          13      0.67%     98.91% |           0      0.00%     98.91% |          19      0.99%     99.90% |           2      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1928                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          335                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     6.671642                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.088885                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    59.405233                      
system.ruby.Store_Conditional.latency_hist_seqr |         330     98.51%     98.51% |           3      0.90%     99.40% |           1      0.30%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          335                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            5                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          381                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   300.469063                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev   341.853770                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            5                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 16                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 159                       # delay histogram for all message
system.ruby.delayHist::samples                  41280                       # delay histogram for all message
system.ruby.delayHist::mean                 14.528585                       # delay histogram for all message
system.ruby.delayHist::gmean                12.781860                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.909856                       # delay histogram for all message
system.ruby.delayHist                    |       29261     70.88%     70.88% |        9207     22.30%     93.19% |        2789      6.76%     99.94% |          16      0.04%     99.98% |           3      0.01%     99.99% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    41280                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         22331                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        15.360620                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.776220                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.929652                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       15843     70.95%     70.95% |        3692     16.53%     87.48% |        2778     12.44%     99.92% |          12      0.05%     99.97% |           2      0.01%     99.98% |           2      0.01%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           22331                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         18724                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.589724                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.838449                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.258500                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1492      7.97%      7.97% |       11718     62.58%     70.55% |        5450     29.11%     99.66% |          51      0.27%     99.93% |           3      0.02%     99.95% |           5      0.03%     99.97% |           2      0.01%     99.98% |           2      0.01%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           18724                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           225                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        10.080000                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.246192                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        4.727654                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |          45     20.00%     20.00% |         113     50.22%     70.22% |          50     22.22%     92.44% |          11      4.89%     97.33% |           1      0.44%     97.78% |           1      0.44%     98.22% |           1      0.44%     98.67% |           1      0.44%     99.11% |           2      0.89%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             225                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000499                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5609.977773                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000501                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.661737                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000649                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.662229                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   304.159954                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000517                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7351.550696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000518                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.491622                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000667                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.492114                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time   263.642631                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000514                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7331.289331                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000518                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.932642                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000671                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.933134                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   693.416173                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000532                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5429.241561                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000534                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.848568                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000690                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.849060                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   310.886373                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       258995                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      258995    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       258995                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36550                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        31293                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5257                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120871                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       116551                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4320                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.154826                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.761584                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.100023                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  4680.496300                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1293.845398                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000372                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   477.866387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.014543                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8328.796605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.032096                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62519.823791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005159                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.734994                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1752                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1708                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         6216                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         6172                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.007835                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   112.834822                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000609                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   361.907058                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   955.986965                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   292.300593                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2103.101412                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14156.639494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   112.800898                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1620                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1573                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5768                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5724                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.007265                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    47.988614                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000606                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   221.095718                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   587.073250                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    81.118237                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   697.261458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5943.864180                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    47.948789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1569                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1523                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5574                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5530                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.007024                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    39.244907                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000630                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   162.409561                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   592.832086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    71.330241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   528.109282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4785.777335                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    39.205083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1545                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1501                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5489                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5445                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.006917                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    32.627636                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000521                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   160.426174                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   344.840024                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    54.114225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000108                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   629.812398                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3962.177588                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    32.579945                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1504                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1460                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5344                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5300                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006734                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    25.725693                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000540                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   147.488103                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   301.723779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    41.697807                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   468.326700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  3091.315412                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    25.679969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1494                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1448                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5296                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5252                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006677                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    18.985998                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000597                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    68.794768                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   170.396098                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    24.223177                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000112                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   317.225865                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2198.238007                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    18.942241                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1426                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1371                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           55                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5527                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         5481                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.006837                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time    10.374549                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000659                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   168.442246                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000866                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   224.594888                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            7                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    17.069503                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   216.168802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001888                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1109.314158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time    10.330791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1745                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1700                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         6201                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         6157                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.007813                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   105.992370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   306.205260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1001.672640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   201.187856                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000110                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1885.701016                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13360.226657                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   105.959429                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1747                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1703                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         6230                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         6186                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.007844                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    99.024545                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000513                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   225.415455                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  1108.936447                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   184.997445                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1628.841861                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12473.001989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000038                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    98.992587                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1732                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1684                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         6181                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         6137                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.007781                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    90.252813                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   279.771576                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   774.814158                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   239.986835                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1790.650091                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11324.858505                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    90.212989                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1726                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1678                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         6143                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         6099                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.007738                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    83.633575                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000670                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   437.977896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   860.540737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   156.180186                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1541.606362                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10502.013950                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    83.595717                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1712                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1665                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         6099                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         6055                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.007681                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    76.647558                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000655                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   201.541360                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   852.483883                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000073                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   143.885700                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1263.768993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9596.098282                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    76.611667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1697                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1650                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         6045                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         6001                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.007613                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    68.775076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000599                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   267.413174                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   891.073899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   126.852582                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1013.117047                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8595.531890                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    68.739184                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1662                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1615                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5911                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5867                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.007447                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    62.062914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000599                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   221.401532                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   575.264523                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   112.699616                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  1093.347336                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7738.137304                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    62.019156                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1655                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1607                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           48                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5903                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5859                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.007432                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    54.571469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   120.886762                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000114                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   607.254966                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    99.525057                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   870.254988                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000503                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6785.336802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    54.529678                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.434589                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000059                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   104.492803                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001047                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  6901.382078                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses          726                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          546                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          180                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001573                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   781.417165                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000164                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7476.263074                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000391                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3197.926663                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   999.098293                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   106.965860                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001439                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  9199.522128                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          902                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          176                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002161                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   800.165690                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7251.178521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000558                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4089.225244                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   985.992566                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    50.751260                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.001048                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10675.332865                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L2cache.demand_accesses          753                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          588                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          165                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001658                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   754.229764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000166                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  7997.840624                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000313                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6745.615848                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000262                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.628304                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   111.280189                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000795                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 13202.965685                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L2cache.demand_accesses          525                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          390                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          135                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001185                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   755.488417                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000136                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7979.095537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000300                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7865.074332                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000283                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.399150                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time    34.527416                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001343                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 11508.449192                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          780                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          633                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          147                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.001994                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   753.313307                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000144                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9855.838477                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000603                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  6018.933884                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000269                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.744297                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   104.853682                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001138                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10492.339416                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          782                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          639                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          143                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001801                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   804.425445                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000137                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9813.294526                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6876.604289                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000317                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.579098                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   104.623093                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000974                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 13399.080102                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          652                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          489                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          163                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001466                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   768.804082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7222.660686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000346                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7806.708223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000309                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.039254                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000129                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   105.827172                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.011704                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 12733.993956                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          106                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          646                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          451                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          195                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           21                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001491                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   762.872680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7726.562518                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000302                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8560.062835                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000271                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.986233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   112.812697                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000881                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  9005.592179                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          610                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          455                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          155                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001323                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   760.390281                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000150                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10456.475673                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000324                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5048.236414                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000246                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.814152                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   104.662918                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001046                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  9913.765534                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          669                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          539                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          130                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001587                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   798.485683                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 10090.556656                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000396                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5972.366665                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000210                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.258496                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    82.347881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001267                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  9035.004348                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          742                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          628                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          114                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001877                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   756.921610                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000105                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8039.245395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4070.251540                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.908512                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    67.657038                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001026                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8128.790706                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          717                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          609                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001623                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   787.691748                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000103                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8043.799659                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000331                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5022.576111                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000208                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.260541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   104.573435                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.001059                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9509.266360                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          838                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          726                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001771                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   796.196016                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000106                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  8981.308517                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5967.042458                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   994.929004                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    67.577388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000834                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 11014.977968                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          577                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          464                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001282                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   762.776314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  9008.348414                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000280                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6921.980703                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   990.311320                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    53.404265                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000754                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8857.479667                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          535                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          422                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001194                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   758.308587                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000107                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  8938.508395                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4904.599988                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000203                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   995.388216                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000680                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 10085.678879                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          485                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          382                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          103                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001068                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   722.266855                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  8906.492880                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000206                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5860.288507                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         269934                      
system.ruby.latency_hist_seqr::mean          3.894345                      
system.ruby.latency_hist_seqr::gmean         1.172528                      
system.ruby.latency_hist_seqr::stdev        25.369057                      
system.ruby.latency_hist_seqr            |      269814     99.96%     99.96% |          28      0.01%     99.97% |          37      0.01%     99.98% |           5      0.00%     99.98% |          48      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           269934                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        10939                      
system.ruby.miss_latency_hist_seqr::mean    72.421702                      
system.ruby.miss_latency_hist_seqr::gmean    50.781683                      
system.ruby.miss_latency_hist_seqr::stdev   104.823660                      
system.ruby.miss_latency_hist_seqr       |       10819     98.90%     98.90% |          28      0.26%     99.16% |          37      0.34%     99.50% |           5      0.05%     99.54% |          48      0.44%     99.98% |           2      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        10939                      
system.ruby.network.average_flit_latency    13.799269                      
system.ruby.network.average_flit_network_latency    11.305232                      
system.ruby.network.average_flit_queueing_latency     2.494037                      
system.ruby.network.average_flit_vnet_latency |   13.155336                       |   10.802582                       |    8.478104                      
system.ruby.network.average_flit_vqueue_latency |    4.726920                       |    1.720325                       |    1.026406                      
system.ruby.network.average_hops             2.831526                      
system.ruby.network.average_packet_latency    14.932766                      
system.ruby.network.average_packet_network_latency    11.465542                      
system.ruby.network.average_packet_queueing_latency     3.467224                      
system.ruby.network.average_packet_vnet_latency |   11.390655                       |   12.512038                       |    8.478104                      
system.ruby.network.average_packet_vqueue_latency |    6.202360                       |    1.552341                       |    1.026406                      
system.ruby.network.avg_link_utilization     0.501957                      
system.ruby.network.avg_vc_load          |    0.136443     27.18%     27.18% |    0.337152     67.17%     94.35% |    0.028362      5.65%    100.00%
system.ruby.network.avg_vc_load::total       0.501957                      
system.ruby.network.ext_in_link_utilization       105654                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       105654                      
system.ruby.network.flit_network_latency |      376190                       |      766562                       |       51691                      
system.ruby.network.flit_queueing_latency |      135171                       |      122076                       |        6258                      
system.ruby.network.flits_injected       |       28596     27.07%     27.07% |       70961     67.16%     94.23% |        6097      5.77%    100.00%
system.ruby.network.flits_injected::total       105654                      
system.ruby.network.flits_received       |       28596     27.07%     27.07% |       70961     67.16%     94.23% |        6097      5.77%    100.00%
system.ruby.network.flits_received::total       105654                      
system.ruby.network.int_link_utilization       299162                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      211365                       |      234388                       |       51691                      
system.ruby.network.packet_queueing_latency |      115091                       |       29080                       |        6258                      
system.ruby.network.packets_injected     |       18556     42.77%     42.77% |       18733     43.18%     85.95% |        6097     14.05%    100.00%
system.ruby.network.packets_injected::total        43386                      
system.ruby.network.packets_received     |       18556     42.77%     42.77% |       18733     43.18%     85.95% |        6097     14.05%    100.00%
system.ruby.network.packets_received::total        43386                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        88352                      
system.ruby.network.routers00.buffer_writes        88352                      
system.ruby.network.routers00.crossbar_activity        88352                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        88376                      
system.ruby.network.routers00.sw_output_arbiter_activity        88352                      
system.ruby.network.routers01.buffer_reads        38572                      
system.ruby.network.routers01.buffer_writes        38572                      
system.ruby.network.routers01.crossbar_activity        38572                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        38586                      
system.ruby.network.routers01.sw_output_arbiter_activity        38572                      
system.ruby.network.routers02.buffer_reads        25790                      
system.ruby.network.routers02.buffer_writes        25790                      
system.ruby.network.routers02.crossbar_activity        25790                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        25815                      
system.ruby.network.routers02.sw_output_arbiter_activity        25790                      
system.ruby.network.routers03.buffer_reads        15598                      
system.ruby.network.routers03.buffer_writes        15598                      
system.ruby.network.routers03.crossbar_activity        15598                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15603                      
system.ruby.network.routers03.sw_output_arbiter_activity        15598                      
system.ruby.network.routers04.buffer_reads        49708                      
system.ruby.network.routers04.buffer_writes        49708                      
system.ruby.network.routers04.crossbar_activity        49708                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        49724                      
system.ruby.network.routers04.sw_output_arbiter_activity        49708                      
system.ruby.network.routers05.buffer_reads        20216                      
system.ruby.network.routers05.buffer_writes        20216                      
system.ruby.network.routers05.crossbar_activity        20216                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20223                      
system.ruby.network.routers05.sw_output_arbiter_activity        20216                      
system.ruby.network.routers06.buffer_reads        16535                      
system.ruby.network.routers06.buffer_writes        16535                      
system.ruby.network.routers06.crossbar_activity        16535                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        16546                      
system.ruby.network.routers06.sw_output_arbiter_activity        16535                      
system.ruby.network.routers07.buffer_reads        11496                      
system.ruby.network.routers07.buffer_writes        11496                      
system.ruby.network.routers07.crossbar_activity        11496                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11504                      
system.ruby.network.routers07.sw_output_arbiter_activity        11496                      
system.ruby.network.routers08.buffer_reads        32276                      
system.ruby.network.routers08.buffer_writes        32276                      
system.ruby.network.routers08.crossbar_activity        32276                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        32288                      
system.ruby.network.routers08.sw_output_arbiter_activity        32276                      
system.ruby.network.routers09.buffer_reads        15890                      
system.ruby.network.routers09.buffer_writes        15890                      
system.ruby.network.routers09.crossbar_activity        15890                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        15900                      
system.ruby.network.routers09.sw_output_arbiter_activity        15890                      
system.ruby.network.routers10.buffer_reads        15221                      
system.ruby.network.routers10.buffer_writes        15221                      
system.ruby.network.routers10.crossbar_activity        15221                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        15227                      
system.ruby.network.routers10.sw_output_arbiter_activity        15221                      
system.ruby.network.routers11.buffer_reads        10539                      
system.ruby.network.routers11.buffer_writes        10539                      
system.ruby.network.routers11.crossbar_activity        10539                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10544                      
system.ruby.network.routers11.sw_output_arbiter_activity        10539                      
system.ruby.network.routers12.buffer_reads        21669                      
system.ruby.network.routers12.buffer_writes        21669                      
system.ruby.network.routers12.crossbar_activity        21669                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        21671                      
system.ruby.network.routers12.sw_output_arbiter_activity        21669                      
system.ruby.network.routers13.buffer_reads        17520                      
system.ruby.network.routers13.buffer_writes        17520                      
system.ruby.network.routers13.crossbar_activity        17520                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        17528                      
system.ruby.network.routers13.sw_output_arbiter_activity        17520                      
system.ruby.network.routers14.buffer_reads        14638                      
system.ruby.network.routers14.buffer_writes        14638                      
system.ruby.network.routers14.crossbar_activity        14638                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        14649                      
system.ruby.network.routers14.sw_output_arbiter_activity        14638                      
system.ruby.network.routers15.buffer_reads        10796                      
system.ruby.network.routers15.buffer_writes        10796                      
system.ruby.network.routers15.crossbar_activity        10796                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10801                      
system.ruby.network.routers15.sw_output_arbiter_activity        10796                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       269944                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      269944    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       269944                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    508480000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
