
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000019                       # Number of seconds simulated
sim_ticks                                    19402500                       # Number of ticks simulated
final_tick                                   19402500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  77705                       # Simulator instruction rate (inst/s)
host_op_rate                                    77665                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              324389420                       # Simulator tick rate (ticks/s)
host_mem_usage                                 628320                       # Number of bytes of host memory used
host_seconds                                     0.06                       # Real time elapsed on the host
sim_insts                                        4643                       # Number of instructions simulated
sim_ops                                          4643                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1217162737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          501378688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1718541425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1217162737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1217162737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3298544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3298544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3298544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1217162737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         501378688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1721839969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         69                       # Number of write requests accepted
system.mem_ctrls.readBursts                       522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       69                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  33344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   33408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4416                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      19372000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   69                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          101                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    342.811881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   226.384360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.020651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           21     20.79%     20.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           30     29.70%     50.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     16.83%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12     11.88%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      1.98%     81.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.98%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.97%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      2.97%     89.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11     10.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          101                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     170.333333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.565592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    231.115411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                      7842000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17610750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15051.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33801.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1718.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       158.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1721.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      418                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      41                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      32778.34                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   322575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 3284400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 229680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              4727010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                28320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         4056120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy           25920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy               14560185                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            750.428295                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime              8954500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        18000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN        67500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       9910000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN      8887000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  435540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                  20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              1886130                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               123360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         6517950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          250080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               10652460                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            549.025126                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime             14943000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       266000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF        520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN       651500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       3673500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     14291500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                    1968                       # Number of BP lookups
system.cpu.branchPred.condPredicted              1242                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1582                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     521                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             32.932996                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     201                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              89                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               86                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                         1299                       # DTB read hits
system.cpu.dtb.read_misses                         31                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                     1330                       # DTB read accesses
system.cpu.dtb.write_hits                         952                       # DTB write hits
system.cpu.dtb.write_misses                         8                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                     960                       # DTB write accesses
system.cpu.dtb.data_hits                         2251                       # DTB hits
system.cpu.dtb.data_misses                         39                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                     2290                       # DTB accesses
system.cpu.itb.fetch_hits                        1656                       # ITB hits
system.cpu.itb.fetch_misses                       154                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                    1810                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        19402500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                            38806                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               9546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          10389                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        1968                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches                725                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                          3958                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1214                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  130                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           922                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      1656                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   356                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              15166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.685019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.999775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    13195     87.00%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      222      1.46%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      184      1.21%     89.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      158      1.04%     90.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      212      1.40%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      250      1.65%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      128      0.84%     94.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                       77      0.51%     95.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      740      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                15166                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.050714                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.267716                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     8722                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  4129                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      1762                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   120                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    433                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  661                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   176                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                   8756                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   501                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    433                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     8895                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                     693                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2282                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      1697                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  1166                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                   8445                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      1                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     40                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1054                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands                5404                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 10144                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            10099                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                34                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                  3005                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     2399                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 65                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       676                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 1420                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1096                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                12                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               13                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                       7604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  52                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                      7049                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                27                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         1192                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             16                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         15166                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.464790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.170094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               12189     80.37%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1258      8.29%     88.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 617      4.07%     92.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                 404      2.66%     95.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 339      2.24%     97.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 226      1.49%     99.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  83      0.55%     99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  39      0.26%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  11      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           15166                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       4      4.35%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     55     59.78%     64.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    31     33.70%     97.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     97.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      2.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               135      1.92%      1.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                  4513     64.02%     65.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.09%     66.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.17%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.14%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.03%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1391     19.73%     86.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 957     13.58%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               6      0.09%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             17      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                   7049                       # Type of FU issued
system.cpu.iq.rate                           0.181647                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          92                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013051                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              29287                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             10630                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses         6382                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  96                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 49                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                   6957                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      49                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          570                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            73                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    433                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     285                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   154                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                7973                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  1420                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1096                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   155                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             23                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          417                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  440                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                  6831                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1330                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               218                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           317                       # number of nop insts executed
system.cpu.iew.exec_refs                         2290                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     1272                       # Number of branches executed
system.cpu.iew.exec_stores                        960                       # Number of stores executed
system.cpu.iew.exec_rate                     0.176029                       # Inst execution rate
system.cpu.iew.wb_sent                           6628                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                          6429                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                      2810                       # num instructions producing a value
system.cpu.iew.wb_consumers                      3686                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.165670                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.762344                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            3029                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               395                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        14448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.334648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.117669                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        12476     86.35%     86.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1          971      6.72%     93.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          353      2.44%     95.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          172      1.19%     96.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          151      1.05%     97.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          140      0.97%     98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           54      0.37%     99.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.24%     99.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           97      0.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        14448                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                 4835                       # Number of instructions committed
system.cpu.commit.committedOps                   4835                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           1696                       # Number of memory references committed
system.cpu.commit.loads                           850                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                        876                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         45                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                      4531                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   98                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          199      4.12%      4.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             2901     60.00%     64.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.08%     64.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.25%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              8      0.17%     64.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              2      0.04%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             856     17.70%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            830     17.17%     99.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            6      0.12%     99.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           17      0.35%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total              4835                       # Class of committed instruction
system.cpu.commit.bw_lim_events                    97                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                        21812                       # The number of ROB reads
system.cpu.rob.rob_writes                       16458                       # The number of ROB writes
system.cpu.timesIdled                             259                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           23640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                        4643                       # Number of Instructions Simulated
system.cpu.committedOps                          4643                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.357958                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.357958                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.119646                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.119646                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                     8618                       # number of integer regfile reads
system.cpu.int_regfile_writes                    4402                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        33                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       24                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      37                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     28                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse            99.292001                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.230263                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    99.292001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.096965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.096965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.146484                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4254                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4254                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1070                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1070                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            463                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           12                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          1533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1533                       # number of overall hits
system.cpu.dcache.overall_hits::total            1533                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          123                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           123                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          371                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          371                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          494                       # number of overall misses
system.cpu.dcache.overall_misses::total           494                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      7444500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7444500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     20843484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20843484                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     28287984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28287984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     28287984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28287984                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          834                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2027                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2027                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.103101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.103101                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.444844                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.444844                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.243710                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243710                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.243710                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243710                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60524.390244                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60524.390244                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56181.897574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56181.897574                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        87000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 57263.125506                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57263.125506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 57263.125506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57263.125506                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1188                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          296                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          342                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          342                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           77                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           75                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           75                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          152                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5414000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5414000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4894999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4894999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        89500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        89500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     10308999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10308999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     10308999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10308999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.064543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.089928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.089928                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.074988                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.074988                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.074988                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.074988                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70311.688312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70311.688312                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 65266.653333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65266.653333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        89500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        89500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67822.361842                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67822.361842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67822.361842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67822.361842                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                68                       # number of replacements
system.cpu.icache.tags.tagsinuse           166.498061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1120                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.035230                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   166.498061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.325192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.325192                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3681                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         1120                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1120                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          1120                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1120                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         1120                       # number of overall hits
system.cpu.icache.overall_hits::total            1120                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          536                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           536                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          536                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            536                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          536                       # number of overall misses
system.cpu.icache.overall_misses::total           536                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     32016000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32016000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     32016000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32016000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     32016000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32016000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         1656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         1656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         1656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1656                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.323671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.323671                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.323671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.323671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.323671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.323671                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59731.343284                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59731.343284                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59731.343284                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59731.343284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59731.343284                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59731.343284                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           68                       # number of writebacks
system.cpu.icache.writebacks::total                68                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          369                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          369                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     23817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23817500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     23817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23817500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     23817500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23817500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.222826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.222826                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.222826                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.222826                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.222826                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.222826                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64546.070461                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64546.070461                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64546.070461                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64546.070461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64546.070461                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64546.070461                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           71                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     19402500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                446                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::WritebackClean           68                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                75                       # Transaction distribution
system.membus.trans_dist::ReadExResp               75                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            78                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        27968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               522                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001916                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.043769                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     521     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 522                       # Request fanout histogram
system.membus.reqLayer0.occupancy              968500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1947750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy             807750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
