#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 28 23:12:23 2021
# Process ID: 19136
# Current directory: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11284 C:\Users\wout_\OneDrive\Documents\GitHub\UART\UART_Werkend\UART.xpr
# Log file: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/vivado.log
# Journal file: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/BACJA/Documents/GitHub/UART_Werkend' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 6
[Sun Nov 28 23:20:43 2021] Launched synth_1...
Run output will be captured here: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/synth_1/runme.log
[Sun Nov 28 23:20:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 28 23:31:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/synth_1/runme.log
[Sun Nov 28 23:31:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1670.562 ; gain = 906.840
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
open_run impl_1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2001.965 ; gain = 0.250
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2001.965 ; gain = 0.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2002.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2140.348 ; gain = 449.773
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property IOSTANDARD LVCMOS33 [get_ports [list {leds[3]} {leds[2]} {leds[1]} {leds[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {switches[3]} {switches[2]} {switches[1]} {switches[0]}]]
place_ports {leds[3]} R14
place_ports {leds[2]} P14
place_ports {leds[1]} N16
place_ports {leds[0]} M14
place_ports {switches[3]} V16
place_ports {switches[2]} W16
place_ports {switches[1]} V12
place_ports {switches[0]} W13
place_ports clk_i H16
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rstb_i]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rxd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list txd]]
place_ports rstb_i D19
place_ports rxd D20
place_ports txd L15
file mkdir C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new
close [ open C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new/Uart.xdc w ]
add_files -fileset constrs_1 C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new/Uart.xdc
set_property target_constrs_file C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.srcs/constrs_1/new/Uart.xdc [current_fileset -constrset]
save_constraints -force
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.879 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sun Nov 28 23:42:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/synth_1/runme.log
[Sun Nov 28 23:42:43 2021] Launched impl_1...
Run output will be captured here: C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/impl_1/UART.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/wout_/OneDrive/Documents/GitHub/UART/UART_Werkend/UART.runs/impl_1/UART.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
