LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY UNIR IS
	PORT(	DIG: IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			ENT: OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
END ENTITY;

ARCHITECTURE BEAS OF UNIR IS
BEGIN
	LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY PISO IS
	PORT(R1, R2, R3: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			REGISTRO: OUT STD_LOGIC_VECTOR(23 DOWNTO 0));
END ENTITY;

ARCHITECTURE CMJY OF PISO IS
BEGIN
	ENT(9 DOWNTO ) <= R1;
	ENT() <= R2;
	ENT(3 DOWNTO 0) <= R3;
	
END BEAS;