#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed May  4 20:50:51 2016
# Process ID: 27077
# Current directory: /home/josefonseca/Documents/thesis/verilog/dot_prod
# Command line: vivado
# Log file: /home/josefonseca/Documents/thesis/verilog/dot_prod/vivado.log
# Journal file: /home/josefonseca/Documents/thesis/verilog/dot_prod/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/josefonseca/Documents/thesis/verilog/dot_prod/project_1 -part xc7z020clg484-1
set_property board_part xilinx.com:zc702:part0:1.2 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse /home/josefonseca/Documents/thesis/verilog/dot_prod/dot_prod.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
