// Seed: 10513837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  uwire [1 : 1 'd0] id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  assign id_12 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd8
);
  logic [-1 : -1] _id_1 = (1) == 1'd0;
  assign id_1 = id_1;
  parameter id_2 = 1;
  bit  id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4,
      id_2
  );
  task id_5;
    id_3 <= (id_2);
  endtask
  assign id_4 = id_4;
  final $signed(id_1);
  ;
  wire [1 : id_1] id_6;
endmodule
