// Seed: 922693411
module module_0 (
    output supply1 id_0,
    output wire id_1,
    output wand id_2,
    output wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6
    , id_13,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11
);
endmodule
module module_1 (
    output wire id_0
    , id_18,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    output tri0 id_4,
    output supply1 id_5
    , id_19,
    output wand id_6,
    output tri id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    output wand id_13,
    output wor id_14,
    output wand id_15,
    output supply0 id_16
);
  wire  id_20;
  logic id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_7,
      id_5,
      id_2,
      id_8,
      id_12,
      id_12,
      id_10,
      id_10,
      id_12,
      id_12
  );
  assign modCall_1.id_9 = 0;
  assign id_1 = 1'b0;
endmodule
