// Seed: 3581212655
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1
);
  logic id_3;
  wire  id_4 = !id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output tri1 id_2
    , id_18,
    input wand id_3,
    output wor id_4,
    input tri0 id_5
    , id_19,
    output wire id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri0 id_11,
    input wire id_12,
    input wand id_13,
    input tri0 id_14
    , id_20,
    output supply0 id_15,
    input supply1 id_16
);
endmodule
module module_3 (
    input supply0 id_0,
    output supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9
);
  wire id_11;
  module_2 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_9,
      id_3,
      id_2,
      id_1,
      id_8,
      id_0,
      id_1,
      id_9,
      id_8,
      id_6,
      id_0,
      id_4,
      id_3,
      id_7
  );
endmodule
