; ModuleID = '../../components/sync/engine/sync_cycle_event.cc'
source_filename = "../../components/sync/engine/sync_cycle_event.cc"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

module asm ".symver exp, exp@GLIBC_2.2.5"
module asm ".symver exp2, exp2@GLIBC_2.2.5"
module asm ".symver exp2f, exp2f@GLIBC_2.2.5"
module asm ".symver expf, expf@GLIBC_2.2.5"
module asm ".symver lgamma, lgamma@GLIBC_2.2.5"
module asm ".symver lgammaf, lgammaf@GLIBC_2.2.5"
module asm ".symver lgammal, lgammal@GLIBC_2.2.5"
module asm ".symver log, log@GLIBC_2.2.5"
module asm ".symver log2, log2@GLIBC_2.2.5"
module asm ".symver log2f, log2f@GLIBC_2.2.5"
module asm ".symver logf, logf@GLIBC_2.2.5"
module asm ".symver pow, pow@GLIBC_2.2.5"
module asm ".symver powf, powf@GLIBC_2.2.5"

%"struct.syncer::SyncCycleEvent" = type { i32, [4 x i8], %"class.syncer::SyncCycleSnapshot" }
%"class.syncer::SyncCycleSnapshot" = type <{ %"class.std::__1::basic_string", %"class.std::__1::basic_string", %"struct.syncer::ModelNeutralState", %"class.std::__1::map", i8, [3 x i8], i32, i32, i32, i8, [7 x i8], i64, %"class.base::Time", %"class.base::Time", %"class.std::__1::vector", %"class.std::__1::vector", i32, [4 x i8], %"class.base::TimeDelta", i8, i8, [6 x i8] }>
%"class.std::__1::basic_string" = type { %"class.std::__1::__compressed_pair" }
%"class.std::__1::__compressed_pair" = type { %"struct.std::__1::__compressed_pair_elem" }
%"struct.std::__1::__compressed_pair_elem" = type { %"struct.std::__1::basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> >::__rep" }
%"struct.std::__1::basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> >::__rep" = type { %union.anon }
%union.anon = type { %"struct.std::__1::basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> >::__long" }
%"struct.std::__1::basic_string<char, std::__1::char_traits<char>, std::__1::allocator<char> >::__long" = type { i8*, i64, i64 }
%"struct.syncer::ModelNeutralState" = type <{ %"class.syncer::EnumSet", i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, %"class.syncer::SyncerError", %"class.syncer::SyncerError", %"class.syncer::SyncerError", i8, [7 x i8] }>
%"class.syncer::EnumSet" = type { %"class.std::__1::bitset" }
%"class.std::__1::bitset" = type { %"class.std::__1::__bitset" }
%"class.std::__1::__bitset" = type { i64 }
%"class.syncer::SyncerError" = type { i32, i32, i32 }
%"class.std::__1::map" = type { %"class.std::__1::__tree" }
%"class.std::__1::__tree" = type { %"class.std::__1::__tree_end_node"*, %"class.std::__1::__compressed_pair.1", %"class.std::__1::__compressed_pair.6" }
%"class.std::__1::__tree_end_node" = type { %"class.std::__1::__tree_node_base"* }
%"class.std::__1::__tree_node_base" = type opaque
%"class.std::__1::__compressed_pair.1" = type { %"struct.std::__1::__compressed_pair_elem.2" }
%"struct.std::__1::__compressed_pair_elem.2" = type { %"class.std::__1::__tree_end_node" }
%"class.std::__1::__compressed_pair.6" = type { %"struct.std::__1::__compressed_pair_elem.7" }
%"struct.std::__1::__compressed_pair_elem.7" = type { i64 }
%"class.base::Time" = type { %"class.base::time_internal::TimeBase" }
%"class.base::time_internal::TimeBase" = type { i64 }
%"class.std::__1::vector" = type { %"class.std::__1::__vector_base" }
%"class.std::__1::__vector_base" = type { i32*, i32*, %"class.std::__1::__compressed_pair.9" }
%"class.std::__1::__compressed_pair.9" = type { %"struct.std::__1::__compressed_pair_elem.10" }
%"struct.std::__1::__compressed_pair_elem.10" = type { i32* }
%"class.base::TimeDelta" = type { i64 }

@_ZN6syncer14SyncCycleEventC1ENS0_10EventCauseE = hidden unnamed_addr alias void (%"struct.syncer::SyncCycleEvent"*, i32), void (%"struct.syncer::SyncCycleEvent"*, i32)* @_ZN6syncer14SyncCycleEventC2ENS0_10EventCauseE
@_ZN6syncer14SyncCycleEventD1Ev = hidden unnamed_addr alias void (%"struct.syncer::SyncCycleEvent"*), void (%"struct.syncer::SyncCycleEvent"*)* @_ZN6syncer14SyncCycleEventD2Ev

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN6syncer14SyncCycleEventC2ENS0_10EventCauseE(%"struct.syncer::SyncCycleEvent"*, i32) unnamed_addr #0 align 2 {
  %3 = getelementptr inbounds %"struct.syncer::SyncCycleEvent", %"struct.syncer::SyncCycleEvent"* %0, i64 0, i32 0
  store i32 %1, i32* %3, align 8
  %4 = getelementptr inbounds %"struct.syncer::SyncCycleEvent", %"struct.syncer::SyncCycleEvent"* %0, i64 0, i32 2
  tail call void @_ZN6syncer17SyncCycleSnapshotC1Ev(%"class.syncer::SyncCycleSnapshot"* %4) #3
  ret void
}

declare void @_ZN6syncer17SyncCycleSnapshotC1Ev(%"class.syncer::SyncCycleSnapshot"*) unnamed_addr #1

; Function Attrs: nounwind ssp uwtable
define hidden void @_ZN6syncer14SyncCycleEventD2Ev(%"struct.syncer::SyncCycleEvent"*) unnamed_addr #0 align 2 {
  %2 = getelementptr inbounds %"struct.syncer::SyncCycleEvent", %"struct.syncer::SyncCycleEvent"* %0, i64 0, i32 2
  tail call void @_ZN6syncer17SyncCycleSnapshotD1Ev(%"class.syncer::SyncCycleSnapshot"* %2) #3
  ret void
}

; Function Attrs: nounwind
declare void @_ZN6syncer17SyncCycleSnapshotD1Ev(%"class.syncer::SyncCycleSnapshot"*) unnamed_addr #2

attributes #0 = { nounwind ssp uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "null-pointer-is-valid"="true" "stack-protector-buffer-size"="4" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+sse3,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 7, !"PIC Level", i32 2}
