top: a25_wishbone

include_all_verilog_files: yes