Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Wed Mar 19 07:25:50 2025
| Host             : Helmwige running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.815        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.683        |
| Device Static (W)        | 0.131        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.1         |
| Junction Temperature (C) | 45.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.062 |       14 |       --- |             --- |
| Slice Logic              |     0.016 |    36237 |       --- |             --- |
|   LUT as Logic           |     0.013 |    11902 |     17600 |           67.63 |
|   CARRY4                 |     0.002 |      511 |      4400 |           11.61 |
|   Register               |    <0.001 |    18640 |     35200 |           52.95 |
|   F7/F8 Muxes            |    <0.001 |       53 |     17600 |            0.30 |
|   LUT as Distributed RAM |    <0.001 |       82 |      6000 |            1.37 |
|   LUT as Shift Register  |    <0.001 |      507 |      6000 |            8.45 |
|   Others                 |     0.000 |     1526 |       --- |             --- |
| Signals                  |     0.025 |    27602 |       --- |             --- |
| Block RAM                |     0.063 |       29 |        60 |           48.33 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.003 |        2 |        80 |            2.50 |
| I/O                      |     0.108 |       63 |       100 |           63.00 |
| XADC                     |     0.003 |        1 |       --- |             --- |
| PS7                      |     1.307 |        1 |       --- |             --- |
| Static Power             |     0.131 |          |           |                 |
| Total                    |     1.815 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.178 |       0.170 |      0.009 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.063 |       0.054 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.031 |       0.030 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.008 |       0.005 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.725 |       0.693 |      0.032 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+------------------------------------------------------------+-----------------+
| Clock          | Domain                                                     | Constraint (ns) |
+----------------+------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_i[1]                                               |             8.0 |
| clk_fb         | pll/clk_fb                                                 |             8.0 |
| clk_fpga_1     | ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[1] |             7.0 |
| pll_adc_clk    | pll/pll_adc_clk                                            |             8.0 |
| pll_dac_clk_1x | pll/pll_dac_clk_1x                                         |             8.0 |
| pll_dac_clk_2p | pll/pll_dac_clk_2p                                         |             4.0 |
| pll_dac_clk_2x | pll/pll_dac_clk_2x                                         |             4.0 |
| pll_pdm_clk    | pll/pll_pdm_clk                                            |             4.0 |
+----------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| red_pitaya_top               |     1.683 |
|   for_gen[0].asg             |     0.026 |
|     asg                      |     0.022 |
|     en_lin.lin_mul           |     0.002 |
|   for_gen[1].asg             |     0.026 |
|     asg                      |     0.022 |
|     en_lin.lin_mul           |     0.002 |
|   id                         |     0.001 |
|   la                         |     0.004 |
|     acq                      |     0.001 |
|   lg                         |     0.025 |
|     asg                      |     0.024 |
|   pdm                        |     0.007 |
|   pll                        |     0.097 |
|   ps                         |     1.385 |
|     axi_slave_gp0            |     0.004 |
|     system_i                 |     1.382 |
|       axi_dma_0              |     0.009 |
|       axi_dma_1              |     0.009 |
|       axi_dma_2              |     0.013 |
|       axi_dma_3              |     0.012 |
|       axi_interconnect_0     |     0.005 |
|       axi_interconnect_1     |     0.002 |
|       axi_interconnect_2     |     0.002 |
|       axi_interconnect_3     |     0.003 |
|       axi_interconnect_4     |     0.003 |
|       axi_interconnect_5     |     0.004 |
|       axis_clock_converter_2 |     0.001 |
|       axis_data_fifo_2       |     0.003 |
|       axis_data_fifo_6       |     0.002 |
|       processing_system7     |     1.310 |
|       xadc                   |     0.004 |
+------------------------------+-----------+


