digraph "CFG for '_Z14generate_binIDPKfPiiffi' function" {
	label="CFG for '_Z14generate_binIDPKfPiiffi' function";

	Node0x53f01f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp ugt i32 %15, %5\l  br i1 %16, label %28, label %17\l|{<s0>T|<s1>F}}"];
	Node0x53f01f0:s0 -> Node0x53f0600;
	Node0x53f01f0:s1 -> Node0x53f21d0;
	Node0x53f21d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = fsub contract float %4, %3\l  %19 = zext i32 %15 to i64\l  %20 = getelementptr inbounds float, float addrspace(1)* %0, i64 %19\l  %21 = load float, float addrspace(1)* %20, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fsub contract float %21, %3\l  %23 = fdiv contract float %22, %18\l  %24 = sitofp i32 %2 to float\l  %25 = fmul contract float %23, %24\l  %26 = fptosi float %25 to i32\l  %27 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %19\l  store i32 %26, i32 addrspace(1)* %27, align 4, !tbaa !11\l  br label %28\l}"];
	Node0x53f21d0 -> Node0x53f0600;
	Node0x53f0600 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%28:\l28:                                               \l  ret void\l}"];
}
