
# Iteration 1

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,27.3,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,6.3,% Slots <,,,0.0,100.0,,
Backend_Bound,39.5,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,27.0,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 2

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,27.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.2,% Slots <,,,0.0,100.0,,
Backend_Bound,39.8,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,27.3,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 3

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,29.3,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,7.2,% Slots <,,,0.0,100.0,,
Backend_Bound,35.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,28.2,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 4

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,30.1,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,35.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,29.0,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 5

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,27.6,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,6.3,% Slots <,,,0.0,100.0,,
Backend_Bound,33.2,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,32.8,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 6

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,28.0,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.5,% Slots <,,,0.0,100.0,,
Backend_Bound,38.3,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,28.1,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 7

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,27.8,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,5.6,% Slots <,,,0.0,100.0,,
Backend_Bound,39.6,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,27.1,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 8

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,27.7,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,4.8,% Slots <,,,0.0,100.0,,
Backend_Bound,38.7,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,28.9,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 9

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,28.9,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,6.0,% Slots <,,,0.0,100.0,,
Backend_Bound,36.5,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,28.6,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]

# Iteration 10

Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck,Idle
Frontend_Bound,26.5,% Slots,,frontend_retired.latency_ge_4,0.0,100.0,,
Bad_Speculation,6.0,% Slots <,,,0.0,100.0,,
Backend_Bound,43.0,% Slots,,topdown.backend_bound_slots,0.0,100.0,<==,
Retiring,24.6,% Slots <,,uops_retired.slots,0.0,100.0,,
MUX,100.0,%,,,0.0,100.0,,
# 4.8-full-perf on INTEL(R) XEON(R) SILVER 4514Y [spr/sapphire_rapids]
