<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        <File path="src/FIFO.v" type="file.verilog" enable="1"/>
        <File path="src/align.v" type="file.verilog" enable="1"/>
        <File path="src/align_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/ddr3_memory_interface/DDR3MI.v" type="file.verilog" enable="1"/>
        <File path="src/dvi_tx/DVI_TX_Top.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_prom/texture_rom.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/TMDS_rPLL.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/mem_pll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/ppl_clk.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_rpll/sys_pll.v" type="file.verilog" enable="1"/>
        <File path="src/gowin_sdpb/map_ram.v" type="file.verilog" enable="1"/>
        <File path="src/map.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/angle_relative.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/angle_to_coord.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/ppl.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/ppl_ctrl.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/ppl_entry.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/ppl_proc.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/projection.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/viewport_params.v" type="file.verilog" enable="1"/>
        <File path="src/pipeline/viewport_scanner.v" type="file.verilog" enable="1"/>
        <File path="src/sort.v" type="file.verilog" enable="1"/>
        <File path="src/testpattern.v" type="file.verilog" enable="1"/>
        <File path="src/top.v" type="file.verilog" enable="1"/>
        <File path="src/vga_timing.v" type="file.verilog" enable="1"/>
        <File path="src/video_frame_buffer/Video_Frame_Buffer_Top.v" type="file.verilog" enable="1"/>
        <File path="src/top.cst" type="file.cst" enable="1"/>
        <File path="src/top.sdc" type="file.sdc" enable="1"/>
        <File path="src/top.rao" type="file.gao" enable="1"/>
    </FileList>
</Project>
