// Seed: 1283153973
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign {-1, id_3} = id_1[1'b0];
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    output uwire id_0,
    input  tri0  id_1
);
  wire _id_3;
  parameter id_4 = 1;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4
  );
  always @(id_1) begin : LABEL_0
    id_5[id_3] <= -1;
  end
endmodule
module module_2 #(
    parameter id_2 = 32'd1
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output tri1 id_3;
  input wire _id_2;
  input wire id_1;
  assign id_3 = id_4 - 1;
  localparam id_7 = -1'b0;
  wire [id_2 : 1] id_8;
endmodule
module module_3 #(
    parameter id_4 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  input wire _id_4;
  input wire id_3;
  input supply1 id_2;
  output tri1 id_1;
  assign id_1 = 1;
  logic id_6 = -1;
  wor   id_7;
  assign id_7 = 1;
  wire [1 : id_4] id_8, id_9, id_10;
  logic id_11;
  parameter id_12 = 1;
  wire id_13;
  module_2 modCall_1 (
      id_11,
      id_2,
      id_8,
      id_5,
      id_6,
      id_12
  );
endmodule
