`begin_keywords "1800-2012"
module ixc_master_clock ( phi1 );
parameter phase_length = 625 ;
output wire logic phi1 ;
endmodule
`end_keywords
/**portGenericDumpBegin phase_length phi1 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
