<profile>

<section name = "Vivado HLS Report for 'top'" level="0">
<item name = "Date">Mon Jan 22 06:00:04 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">hls2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">38, 38, 38, 38, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">32, 32, 1, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 47</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 586, 684</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 95</column>
<column name="Register">-, -, 45, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="top_CFG_m_axi_U">top_CFG_m_axi, 2, 0, 512, 580</column>
<column name="top_CFG_s_axi_U">top_CFG_s_axi, 0, 0, 74, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="j_1_fu_115_p2">+, 0, 0, 15, 6, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 8, 1, 1</column>
<column name="tmp_fu_109_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="tmp_2_fu_127_p2">or, 0, 0, 13, 6, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="CFG_blk_n_AW">9, 2, 1, 2</column>
<column name="CFG_blk_n_B">9, 2, 1, 2</column>
<column name="CFG_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_sig_ioackin_CFG_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_CFG_WREADY">9, 2, 1, 2</column>
<column name="j_reg_78">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_reg_ioackin_CFG_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_CFG_WREADY">1, 0, 1, 0</column>
<column name="j_reg_78">6, 0, 6, 0</column>
<column name="values1_reg_138">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CFG_AWVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_AWADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WDATA">in, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_WSTRB">in, 4, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARVALID">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARREADY">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_ARADDR">in, 5, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RDATA">out, 32, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_RRESP">out, 2, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BVALID">out, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BREADY">in, 1, s_axi, CFG, scalar</column>
<column name="s_axi_CFG_BRESP">out, 2, s_axi, CFG, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top, return value</column>
<column name="m_axi_CFG_AWVALID">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWREADY">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWADDR">out, 32, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWID">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWLEN">out, 8, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWSIZE">out, 3, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWBURST">out, 2, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWLOCK">out, 2, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWCACHE">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWPROT">out, 3, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWQOS">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWREGION">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_AWUSER">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WVALID">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WREADY">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WDATA">out, 32, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WSTRB">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WLAST">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WID">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_WUSER">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARVALID">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARREADY">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARADDR">out, 32, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARID">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARLEN">out, 8, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARSIZE">out, 3, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARBURST">out, 2, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARLOCK">out, 2, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARCACHE">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARPROT">out, 3, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARQOS">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARREGION">out, 4, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_ARUSER">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RVALID">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RREADY">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RDATA">in, 32, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RLAST">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RID">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RUSER">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_RRESP">in, 2, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_BVALID">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_BREADY">out, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_BRESP">in, 2, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_BID">in, 1, m_axi, CFG, pointer</column>
<column name="m_axi_CFG_BUSER">in, 1, m_axi, CFG, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_4'">zext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'CFG_addr'">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'CFG_addr_wr_req', hls2/.apc/top.cpp:9">writereq, 8.75, 8.75, -, -, -, m_axi, request, &apos;CFG&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
