
*** Running vivado
    with args -log openmips_min_sopc_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc_tb.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc_tb.tcl -notrace
Command: synth_design -top openmips_min_sopc_tb -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 540
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1162.750 ; gain = 127.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc_tb' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc_tb.v:36]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc_tb.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc_tb.v:53]
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc.v:40]
INFO: [Synth 8-6157] synthesizing module 'openmips' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/pc_reg.v:34]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/pc_reg.v:34]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/if_id.v:35]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (2#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/if_id.v:35]
INFO: [Synth 8-6157] synthesizing module 'id' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/id.v:33]
INFO: [Synth 8-6155] done synthesizing module 'id' (3#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/id.v:33]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/regfile.v:35]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/regfile.v:35]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/id_ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (5#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/id_ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex' (6#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v:35]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex_mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (7#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex_mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/mem.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mem' (8#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/mem.v:35]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/mem_wb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (9#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/mem_wb.v:35]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/hilo_reg.v:35]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (10#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/hilo_reg.v:35]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ctrl.v:35]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (11#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ctrl.v:35]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/div.v:33]
INFO: [Synth 8-6155] done synthesizing module 'div' (12#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/div.v:33]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (13#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips.v:35]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/inst_rom.v:35]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/inst_rom.data' is read successfully [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/inst_rom.v:46]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (14#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/inst_rom.v:35]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (15#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc.v:40]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc_tb' (16#1) [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/openmips_min_sopc_tb.v:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.570 ; gain = 235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.570 ; gain = 235.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1271.570 ; gain = 235.926
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1271.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc]
WARNING: [Vivado 12-584] No ports matched 'click'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'click'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[0]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[1]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[2]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[3]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[4]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[5]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[6]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[7]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[8]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[9]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[10]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[11]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[12]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[13]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[14]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[15]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[31]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[30]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[29]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[28]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[27]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[26]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[25]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[24]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[23]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[22]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[21]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[20]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[19]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[18]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[17]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[16]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[15]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[14]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[13]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[12]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[11]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[10]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[9]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[8]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[7]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[6]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[5]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[4]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[3]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[2]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[1]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'regWritein[0]'. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivado_code/project_8/project_8.srcs/constrs_1/new/yuesu.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1367.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1367.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'div'
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp1_reg' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v:279]
WARNING: [Synth 8-327] inferring latch for variable 'hilo_temp_o_reg' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v:268]
WARNING: [Synth 8-327] inferring latch for variable 'cnt_o_reg' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v:269]
WARNING: [Synth 8-327] inferring latch for variable 'stallreq_for_madd_msub_reg' [C:/Users/86135/Desktop/cpu/Examples-in-book-write-your-own-cpu/Code/Chapter8/ex.v:270]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'div'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 10    
	   2 Input    6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 15    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 5     
	   4 Input   65 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 10    
	   3 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 56    
	   4 Input   32 Bit        Muxes := 4     
	   5 Input   32 Bit        Muxes := 2     
	  33 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	  36 Input   32 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  18 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	  27 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 2     
	  27 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	  18 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 35    
	  27 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 9     
	  18 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: Generating DSP hilo_temp, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
DSP Report: operator hilo_temp is absorbed into DSP hilo_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1367.117 ; gain = 235.926
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1367.117 ; gain = 331.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1367.117 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1367.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 60 Warnings, 54 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1367.117 ; gain = 331.473
INFO: [Common 17-1381] The checkpoint 'D:/vivado_code/project_8/project_8.runs/synth_1/openmips_min_sopc_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_tb_utilization_synth.rpt -pb openmips_min_sopc_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  5 16:24:53 2022...
