--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml stopwatch.twx stopwatch.ncd -o stopwatch.twr stopwatch.pcf

Design file:              stopwatch.ncd
Physical constraint file: stopwatch.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14606 paths analyzed, 444 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.615ns.
--------------------------------------------------------------------------------

Paths for end point clock_divider/fast_clk (SLICE_X15Y11.A1), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_2 (FF)
  Destination:          clock_divider/fast_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.247 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_2 to clock_divider/fast_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_2
    SLICE_X16Y9.C2       net (fanout=4)        0.858   clock_divider/onehz_idx<2>
    SLICE_X16Y9.COUT     Topcyc                0.295   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
                                                       clock_divider/onehz_idx<2>_rt
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.BMUX    Tcinb                 0.260   clock_divider/fast_idx<7>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<7>
    SLICE_X17Y11.D3      net (fanout=2)        1.181   clock_divider/fast_idx[31]_GND_3_o_add_3_OUT<5>
    SLICE_X17Y11.D       Tilo                  0.259   clock_divider/fast_idx<18>
                                                       clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>1
    SLICE_X15Y11.A1      net (fanout=8)        0.978   clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>
    SLICE_X15Y11.CLK     Tas                   0.322   clock_divider/fast_clk
                                                       clock_divider/fast_clk_rstpot
                                                       clock_divider/fast_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.544ns logic, 3.020ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_1 (FF)
  Destination:          clock_divider/fast_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.247 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_1 to clock_divider/fast_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.BQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_1
    SLICE_X16Y9.B4       net (fanout=4)        0.728   clock_divider/onehz_idx<1>
    SLICE_X16Y9.COUT     Topcyb                0.375   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
                                                       clock_divider/onehz_idx<1>_rt
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.BMUX    Tcinb                 0.260   clock_divider/fast_idx<7>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<7>
    SLICE_X17Y11.D3      net (fanout=2)        1.181   clock_divider/fast_idx[31]_GND_3_o_add_3_OUT<5>
    SLICE_X17Y11.D       Tilo                  0.259   clock_divider/fast_idx<18>
                                                       clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>1
    SLICE_X15Y11.A1      net (fanout=8)        0.978   clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>
    SLICE_X15Y11.CLK     Tas                   0.322   clock_divider/fast_clk
                                                       clock_divider/fast_clk_rstpot
                                                       clock_divider/fast_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.624ns logic, 2.890ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_0 (FF)
  Destination:          clock_divider/fast_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.425ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.247 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_0 to clock_divider/fast_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_0
    SLICE_X16Y9.A5       net (fanout=4)        0.619   clock_divider/onehz_idx<0>
    SLICE_X16Y9.COUT     Topcya                0.395   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_lut<0>_INV_0
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.BMUX    Tcinb                 0.260   clock_divider/fast_idx<7>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<7>
    SLICE_X17Y11.D3      net (fanout=2)        1.181   clock_divider/fast_idx[31]_GND_3_o_add_3_OUT<5>
    SLICE_X17Y11.D       Tilo                  0.259   clock_divider/fast_idx<18>
                                                       clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>1
    SLICE_X15Y11.A1      net (fanout=8)        0.978   clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>
    SLICE_X15Y11.CLK     Tas                   0.322   clock_divider/fast_clk
                                                       clock_divider/fast_clk_rstpot
                                                       clock_divider/fast_clk
    -------------------------------------------------  ---------------------------
    Total                                      4.425ns (1.644ns logic, 2.781ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/fast_idx_5 (SLICE_X15Y10.A2), 61 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_2 (FF)
  Destination:          clock_divider/fast_idx_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.244 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_2 to clock_divider/fast_idx_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_2
    SLICE_X16Y9.C2       net (fanout=4)        0.858   clock_divider/onehz_idx<2>
    SLICE_X16Y9.COUT     Topcyc                0.295   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
                                                       clock_divider/onehz_idx<2>_rt
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.BMUX    Tcinb                 0.260   clock_divider/fast_idx<7>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<7>
    SLICE_X17Y11.D3      net (fanout=2)        1.181   clock_divider/fast_idx[31]_GND_3_o_add_3_OUT<5>
    SLICE_X17Y11.D       Tilo                  0.259   clock_divider/fast_idx<18>
                                                       clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>1
    SLICE_X15Y10.A2      net (fanout=8)        0.819   clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>
    SLICE_X15Y10.CLK     Tas                   0.322   clock_divider/fast_idx<5>
                                                       clock_divider/Mmux_fast_idx[31]_GND_3_o_mux_10_OUT281
                                                       clock_divider/fast_idx_5
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.544ns logic, 2.861ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_1 (FF)
  Destination:          clock_divider/fast_idx_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.244 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_1 to clock_divider/fast_idx_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.BQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_1
    SLICE_X16Y9.B4       net (fanout=4)        0.728   clock_divider/onehz_idx<1>
    SLICE_X16Y9.COUT     Topcyb                0.375   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
                                                       clock_divider/onehz_idx<1>_rt
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.BMUX    Tcinb                 0.260   clock_divider/fast_idx<7>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<7>
    SLICE_X17Y11.D3      net (fanout=2)        1.181   clock_divider/fast_idx[31]_GND_3_o_add_3_OUT<5>
    SLICE_X17Y11.D       Tilo                  0.259   clock_divider/fast_idx<18>
                                                       clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>1
    SLICE_X15Y10.A2      net (fanout=8)        0.819   clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>
    SLICE_X15Y10.CLK     Tas                   0.322   clock_divider/fast_idx<5>
                                                       clock_divider/Mmux_fast_idx[31]_GND_3_o_mux_10_OUT281
                                                       clock_divider/fast_idx_5
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (1.624ns logic, 2.731ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_0 (FF)
  Destination:          clock_divider/fast_idx_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.266ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.244 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_0 to clock_divider/fast_idx_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_0
    SLICE_X16Y9.A5       net (fanout=4)        0.619   clock_divider/onehz_idx<0>
    SLICE_X16Y9.COUT     Topcya                0.395   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_lut<0>_INV_0
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.CIN     net (fanout=1)        0.003   clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<3>
    SLICE_X16Y10.BMUX    Tcinb                 0.260   clock_divider/fast_idx<7>
                                                       clock_divider/Madd_fast_idx[31]_GND_3_o_add_3_OUT_cy<7>
    SLICE_X17Y11.D3      net (fanout=2)        1.181   clock_divider/fast_idx[31]_GND_3_o_add_3_OUT<5>
    SLICE_X17Y11.D       Tilo                  0.259   clock_divider/fast_idx<18>
                                                       clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>1
    SLICE_X15Y10.A2      net (fanout=8)        0.819   clock_divider/fast_idx[31]_GND_3_o_equal_10_o<31>
    SLICE_X15Y10.CLK     Tas                   0.322   clock_divider/fast_idx<5>
                                                       clock_divider/Mmux_fast_idx[31]_GND_3_o_mux_10_OUT281
                                                       clock_divider/fast_idx_5
    -------------------------------------------------  ---------------------------
    Total                                      4.266ns (1.644ns logic, 2.622ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/twohz_idx_14 (SLICE_X11Y14.D2), 96 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_0 (FF)
  Destination:          clock_divider/twohz_idx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.261 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_0 to clock_divider/twohz_idx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.AQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_0
    SLICE_X10Y12.A4      net (fanout=4)        0.710   clock_divider/onehz_idx<0>
    SLICE_X10Y12.COUT    Topcya                0.379   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_lut<0>_INV_0
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y13.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y13.COUT    Tbyp                  0.076   clock_divider/twohz_idx<7>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y14.COUT    Tbyp                  0.076   clock_divider/twohz_idx<10>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y15.COUT    Tbyp                  0.076   clock_divider/twohz_idx<15>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y16.COUT    Tbyp                  0.076   clock_divider/twohz_idx<17>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y17.COUT    Tbyp                  0.076   clock_divider/twohz_idx<23>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y18.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y18.AMUX    Tcina                 0.202   clock_divider/twohz_idx[31]_GND_3_o_add_2_OUT<25>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_xor<25>
    SLICE_X14Y15.D2      net (fanout=13)       0.914   clock_divider/twohz_idx[31]_GND_3_o_add_2_OUT<24>
    SLICE_X14Y15.D       Tilo                  0.203   N135
                                                       clock_divider/Mmux_twohz_idx[31]_GND_3_o_mux_8_OUT61_SW0
    SLICE_X11Y14.D2      net (fanout=1)        0.857   N135
    SLICE_X11Y14.CLK     Tas                   0.322   clock_divider/twohz_idx<14>
                                                       clock_divider/Mmux_twohz_idx[31]_GND_3_o_mux_8_OUT61
                                                       clock_divider/twohz_idx_14
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.894ns logic, 2.499ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_1 (FF)
  Destination:          clock_divider/twohz_idx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.349ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.261 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_1 to clock_divider/twohz_idx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.BQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_1
    SLICE_X10Y12.B4      net (fanout=4)        0.665   clock_divider/onehz_idx<1>
    SLICE_X10Y12.COUT    Topcyb                0.380   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
                                                       clock_divider/onehz_idx<1>_rt.3
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y13.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y13.COUT    Tbyp                  0.076   clock_divider/twohz_idx<7>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y14.COUT    Tbyp                  0.076   clock_divider/twohz_idx<10>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y15.COUT    Tbyp                  0.076   clock_divider/twohz_idx<15>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y16.COUT    Tbyp                  0.076   clock_divider/twohz_idx<17>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y17.COUT    Tbyp                  0.076   clock_divider/twohz_idx<23>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y18.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y18.AMUX    Tcina                 0.202   clock_divider/twohz_idx[31]_GND_3_o_add_2_OUT<25>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_xor<25>
    SLICE_X14Y15.D2      net (fanout=13)       0.914   clock_divider/twohz_idx[31]_GND_3_o_add_2_OUT<24>
    SLICE_X14Y15.D       Tilo                  0.203   N135
                                                       clock_divider/Mmux_twohz_idx[31]_GND_3_o_mux_8_OUT61_SW0
    SLICE_X11Y14.D2      net (fanout=1)        0.857   N135
    SLICE_X11Y14.CLK     Tas                   0.322   clock_divider/twohz_idx<14>
                                                       clock_divider/Mmux_twohz_idx[31]_GND_3_o_mux_8_OUT61
                                                       clock_divider/twohz_idx_14
    -------------------------------------------------  ---------------------------
    Total                                      4.349ns (1.895ns logic, 2.454ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider/onehz_idx_2 (FF)
  Destination:          clock_divider/twohz_idx_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.261 - 0.263)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider/onehz_idx_2 to clock_divider/twohz_idx_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.CQ      Tcko                  0.408   clock_divider/onehz_idx<3>
                                                       clock_divider/onehz_idx_2
    SLICE_X10Y12.C3      net (fanout=4)        0.741   clock_divider/onehz_idx<2>
    SLICE_X10Y12.COUT    Topcyc                0.277   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
                                                       clock_divider/onehz_idx<2>_rt.3
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y13.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<3>
    SLICE_X10Y13.COUT    Tbyp                  0.076   clock_divider/twohz_idx<7>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y14.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<7>
    SLICE_X10Y14.COUT    Tbyp                  0.076   clock_divider/twohz_idx<10>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y15.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<11>
    SLICE_X10Y15.COUT    Tbyp                  0.076   clock_divider/twohz_idx<15>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y16.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<15>
    SLICE_X10Y16.COUT    Tbyp                  0.076   clock_divider/twohz_idx<17>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y17.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<19>
    SLICE_X10Y17.COUT    Tbyp                  0.076   clock_divider/twohz_idx<23>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y18.CIN     net (fanout=1)        0.003   clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_cy<23>
    SLICE_X10Y18.AMUX    Tcina                 0.202   clock_divider/twohz_idx[31]_GND_3_o_add_2_OUT<25>
                                                       clock_divider/Madd_twohz_idx[31]_GND_3_o_add_2_OUT_xor<25>
    SLICE_X14Y15.D2      net (fanout=13)       0.914   clock_divider/twohz_idx[31]_GND_3_o_add_2_OUT<24>
    SLICE_X14Y15.D       Tilo                  0.203   N135
                                                       clock_divider/Mmux_twohz_idx[31]_GND_3_o_mux_8_OUT61_SW0
    SLICE_X11Y14.D2      net (fanout=1)        0.857   N135
    SLICE_X11Y14.CLK     Tas                   0.322   clock_divider/twohz_idx<14>
                                                       clock_divider/Mmux_twohz_idx[31]_GND_3_o_mux_8_OUT61
                                                       clock_divider/twohz_idx_14
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (1.792ns logic, 2.530ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point reset_debouncer/temp_state (SLICE_X20Y8.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_debouncer/temp_state (FF)
  Destination:          reset_debouncer/temp_state (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_debouncer/temp_state to reset_debouncer/temp_state
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AQ       Tcko                  0.200   reset_debouncer/temp_state
                                                       reset_debouncer/temp_state
    SLICE_X20Y8.A6       net (fanout=5)        0.022   reset_debouncer/temp_state
    SLICE_X20Y8.CLK      Tah         (-Th)    -0.190   reset_debouncer/temp_state
                                                       reset_debouncer/temp_state_rstpot
                                                       reset_debouncer/temp_state
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/fast_clk (SLICE_X15Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/fast_clk (FF)
  Destination:          clock_divider/fast_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/fast_clk to clock_divider/fast_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.AQ      Tcko                  0.198   clock_divider/fast_clk
                                                       clock_divider/fast_clk
    SLICE_X15Y11.A6      net (fanout=7)        0.027   clock_divider/fast_clk
    SLICE_X15Y11.CLK     Tah         (-Th)    -0.215   clock_divider/fast_clk
                                                       clock_divider/fast_clk_rstpot
                                                       clock_divider/fast_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider/blink_clk (SLICE_X17Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider/blink_clk (FF)
  Destination:          clock_divider/blink_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider/blink_clk to clock_divider/blink_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.AQ      Tcko                  0.198   clock_divider/blink_clk
                                                       clock_divider/blink_clk
    SLICE_X17Y12.A6      net (fanout=2)        0.027   clock_divider/blink_clk
    SLICE_X17Y12.CLK     Tah         (-Th)    -0.215   clock_divider/blink_clk
                                                       clock_divider/blink_clk_rstpot
                                                       clock_divider/blink_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider/fast_idx<7>/CLK
  Logical resource: clock_divider/fast_idx_6/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider/fast_idx<7>/CLK
  Logical resource: clock_divider/fast_idx_7/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.615|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14606 paths, 0 nets, and 778 connections

Design statistics:
   Minimum period:   4.615ns{1}   (Maximum frequency: 216.685MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 13 14:31:23 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



