#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Feb 18 11:25:08 2016
# Process ID: 1392
# Log file: C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/vivado.log
# Journal file: C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2'
INFO: [Project 1-313] Project file moved from 'C:/Users/hoob/Desktop/EE214/projct_4/projct_4/project_4.2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 671.324 ; gain = 132.863
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav'
"xvlog -m64 --relax -prj wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/mux.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
WARNING: [VRFC 10-1315] redeclaration of ansi port Y is not allowed [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:28]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:41]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/demux.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.srcs/sources_1/imports/project4.2step1/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 3870fa7c70fc4f9890b9834ded632069 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot wrapper_behav xil_defaultlib.wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.wrapper
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot wrapper_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jeffery -notrace
couldn't read file "C:/Users/Jeffery": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 18 12:07:23 2016...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/Projects/projct_4/projct_4/project_4.2/project_4.2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "wrapper_behav -key {Behavioral:sim_1:Functional:wrapper} -tclbatch {wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 720.328 ; gain = 8.668
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 18 12:24:31 2016...
