#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 23 09:38:55 2022
# Process ID: 1036
# Current directory: C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2900 C:\Users\hikar\Desktop\LAB3PRUEBA\project_lab_1\project_lab_1.xpr
# Log file: C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/vivado.log
# Journal file: C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 739.395 ; gain = 130.004
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab6_TB_behav -key {Behavioral:sim_1:Functional:Lab6_TB} -tclbatch {Lab6_TB.tcl} -view {C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/Lab6_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/Lab6_TB_behav.wcfg
source Lab6_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab6_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 824.387 ; gain = 40.449
file mkdir C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.srcs/constrs_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.runs/synth_1

file mkdir C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.srcs/constrs_1/new
close [ open C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.srcs/constrs_1/new/CONSTRI.xdc w ]
add_files -fileset constrs_1 C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.srcs/constrs_1/new/CONSTRI.xdc
launch_runs synth_1 -jobs 7
[Tue Aug 23 11:35:49 2022] Launched synth_1...
Run output will be captured here: C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 7
[Tue Aug 23 11:36:20 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 7
[Tue Aug 23 11:37:26 2022] Launched impl_1...
Run output will be captured here: C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248446730
set_property PROGRAM.FILE {C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.runs/impl_1/Lab_6.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/hikar/Desktop/LAB3PRUEBA/project_lab_1/project_lab_1.runs/impl_1/Lab_6.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248446730
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 11:54:19 2022...
