// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Bitmap(
  input          clock,
  input          reset,
  input          io_sfence_valid,
  input          io_csr_satp_changed,
  input          io_csr_vsatp_changed,
  input          io_csr_hgatp_changed,
  input  [57:0]  io_csr_mbmc_BMA,
  input          io_csr_priv_virt_changed,
  input          io_mem_req_ready,
  output         io_mem_req_valid,
  output [47:0]  io_mem_req_bits_addr,
  output [3:0]   io_mem_req_bits_id,
  input          io_mem_resp_valid,
  input  [3:0]   io_mem_resp_bits_id,
  input  [511:0] io_mem_resp_bits_value,
  input          io_mem_req_mask_0,
  input          io_mem_req_mask_1,
  input          io_mem_req_mask_2,
  input          io_mem_req_mask_3,
  input          io_mem_req_mask_4,
  input          io_mem_req_mask_5,
  input          io_mem_req_mask_6,
  input          io_mem_req_mask_7,
  output         io_req_ready,
  input          io_req_valid,
  input  [35:0]  io_req_bits_bmppn,
  input  [2:0]   io_req_bits_id,
  input  [37:0]  io_req_bits_vpn,
  input  [1:0]   io_req_bits_level,
  input  [3:0]   io_req_bits_way_info,
  input          io_req_bits_hptw_bypassed,
  input  [1:0]   io_req_bits_s2xlate,
  input          io_req_bits_n,
  input          io_resp_ready,
  output         io_resp_valid,
  output         io_resp_bits_cf,
  output         io_resp_bits_cfs_0,
  output         io_resp_bits_cfs_1,
  output         io_resp_bits_cfs_2,
  output         io_resp_bits_cfs_3,
  output         io_resp_bits_cfs_4,
  output         io_resp_bits_cfs_5,
  output         io_resp_bits_cfs_6,
  output         io_resp_bits_cfs_7,
  output [2:0]   io_resp_bits_id,
  output [47:0]  io_pmp_req_bits_addr,
  input          io_pmp_resp_ld,
  input          io_pmp_resp_mmio,
  input          io_wakeup_ready,
  output         io_wakeup_valid,
  output [5:0]   io_wakeup_bits_setIndex,
  output [37:0]  io_wakeup_bits_tag,
  output [3:0]   io_wakeup_bits_way_info,
  output [2:0]   io_wakeup_bits_pte_index,
  output         io_wakeup_bits_check_success,
  output [1:0]   io_wakeup_bits_s2xlate,
  input          io_cache_req_ready,
  output         io_cache_req_valid,
  output [7:0]   io_cache_req_bits_order,
  output [35:0]  io_cache_req_bits_tag,
  output         io_cache_resp_ready,
  input          io_cache_resp_valid,
  input          io_cache_resp_bits_hit,
  input          io_cache_resp_bits_cfs_0,
  input          io_cache_resp_bits_cfs_1,
  input          io_cache_resp_bits_cfs_2,
  input          io_cache_resp_bits_cfs_3,
  input          io_cache_resp_bits_cfs_4,
  input          io_cache_resp_bits_cfs_5,
  input          io_cache_resp_bits_cfs_6,
  input          io_cache_resp_bits_cfs_7,
  input  [7:0]   io_cache_resp_bits_order,
  output         io_refill_valid,
  output [35:0]  io_refill_bits_tag,
  output [63:0]  io_refill_bits_data
);

  wire             io_resp_valid_0;
  wire             _cache_req_arb_io_out_valid;
  wire [2:0]       _cache_req_arb_io_chosen;
  wire             _mem_arb_io_out_valid;
  wire [35:0]      _mem_arb_io_out_bits_ppn;
  wire [2:0]       _mem_arb_io_chosen;
  wire             flush =
    io_sfence_valid | io_csr_satp_changed | io_csr_vsatp_changed | io_csr_hgatp_changed
    | io_csr_priv_virt_changed;
  reg  [35:0]      entries_0_ppn;
  reg  [37:0]      entries_0_vpn;
  reg  [1:0]       entries_0_s2xlate;
  reg  [3:0]       entries_0_id;
  reg  [2:0]       entries_0_wait_id;
  reg              entries_0_cf;
  reg              entries_0_hit;
  reg              entries_0_cfs_0;
  reg              entries_0_cfs_1;
  reg              entries_0_cfs_2;
  reg              entries_0_cfs_3;
  reg              entries_0_cfs_4;
  reg              entries_0_cfs_5;
  reg              entries_0_cfs_6;
  reg              entries_0_cfs_7;
  reg  [1:0]       entries_0_level;
  reg  [3:0]       entries_0_way_info;
  reg              entries_0_hptw_bypassed;
  reg              entries_0_n;
  reg  [63:0]      entries_0_data;
  reg  [35:0]      entries_1_ppn;
  reg  [37:0]      entries_1_vpn;
  reg  [1:0]       entries_1_s2xlate;
  reg  [3:0]       entries_1_id;
  reg  [2:0]       entries_1_wait_id;
  reg              entries_1_cf;
  reg              entries_1_hit;
  reg              entries_1_cfs_0;
  reg              entries_1_cfs_1;
  reg              entries_1_cfs_2;
  reg              entries_1_cfs_3;
  reg              entries_1_cfs_4;
  reg              entries_1_cfs_5;
  reg              entries_1_cfs_6;
  reg              entries_1_cfs_7;
  reg  [1:0]       entries_1_level;
  reg  [3:0]       entries_1_way_info;
  reg              entries_1_hptw_bypassed;
  reg              entries_1_n;
  reg  [63:0]      entries_1_data;
  reg  [35:0]      entries_2_ppn;
  reg  [37:0]      entries_2_vpn;
  reg  [1:0]       entries_2_s2xlate;
  reg  [3:0]       entries_2_id;
  reg  [2:0]       entries_2_wait_id;
  reg              entries_2_cf;
  reg              entries_2_hit;
  reg              entries_2_cfs_0;
  reg              entries_2_cfs_1;
  reg              entries_2_cfs_2;
  reg              entries_2_cfs_3;
  reg              entries_2_cfs_4;
  reg              entries_2_cfs_5;
  reg              entries_2_cfs_6;
  reg              entries_2_cfs_7;
  reg  [1:0]       entries_2_level;
  reg  [3:0]       entries_2_way_info;
  reg              entries_2_hptw_bypassed;
  reg              entries_2_n;
  reg  [63:0]      entries_2_data;
  reg  [35:0]      entries_3_ppn;
  reg  [37:0]      entries_3_vpn;
  reg  [1:0]       entries_3_s2xlate;
  reg  [3:0]       entries_3_id;
  reg  [2:0]       entries_3_wait_id;
  reg              entries_3_cf;
  reg              entries_3_hit;
  reg              entries_3_cfs_0;
  reg              entries_3_cfs_1;
  reg              entries_3_cfs_2;
  reg              entries_3_cfs_3;
  reg              entries_3_cfs_4;
  reg              entries_3_cfs_5;
  reg              entries_3_cfs_6;
  reg              entries_3_cfs_7;
  reg  [1:0]       entries_3_level;
  reg  [3:0]       entries_3_way_info;
  reg              entries_3_hptw_bypassed;
  reg              entries_3_n;
  reg  [63:0]      entries_3_data;
  reg  [35:0]      entries_4_ppn;
  reg  [37:0]      entries_4_vpn;
  reg  [1:0]       entries_4_s2xlate;
  reg  [3:0]       entries_4_id;
  reg  [2:0]       entries_4_wait_id;
  reg              entries_4_cf;
  reg              entries_4_hit;
  reg              entries_4_cfs_0;
  reg              entries_4_cfs_1;
  reg              entries_4_cfs_2;
  reg              entries_4_cfs_3;
  reg              entries_4_cfs_4;
  reg              entries_4_cfs_5;
  reg              entries_4_cfs_6;
  reg              entries_4_cfs_7;
  reg  [1:0]       entries_4_level;
  reg  [3:0]       entries_4_way_info;
  reg              entries_4_hptw_bypassed;
  reg              entries_4_n;
  reg  [63:0]      entries_4_data;
  reg  [35:0]      entries_5_ppn;
  reg  [37:0]      entries_5_vpn;
  reg  [1:0]       entries_5_s2xlate;
  reg  [3:0]       entries_5_id;
  reg  [2:0]       entries_5_wait_id;
  reg              entries_5_cf;
  reg              entries_5_hit;
  reg              entries_5_cfs_0;
  reg              entries_5_cfs_1;
  reg              entries_5_cfs_2;
  reg              entries_5_cfs_3;
  reg              entries_5_cfs_4;
  reg              entries_5_cfs_5;
  reg              entries_5_cfs_6;
  reg              entries_5_cfs_7;
  reg  [1:0]       entries_5_level;
  reg  [3:0]       entries_5_way_info;
  reg              entries_5_hptw_bypassed;
  reg              entries_5_n;
  reg  [63:0]      entries_5_data;
  reg  [35:0]      entries_6_ppn;
  reg  [37:0]      entries_6_vpn;
  reg  [1:0]       entries_6_s2xlate;
  reg  [3:0]       entries_6_id;
  reg  [2:0]       entries_6_wait_id;
  reg              entries_6_cf;
  reg              entries_6_hit;
  reg              entries_6_cfs_0;
  reg              entries_6_cfs_1;
  reg              entries_6_cfs_2;
  reg              entries_6_cfs_3;
  reg              entries_6_cfs_4;
  reg              entries_6_cfs_5;
  reg              entries_6_cfs_6;
  reg              entries_6_cfs_7;
  reg  [1:0]       entries_6_level;
  reg  [3:0]       entries_6_way_info;
  reg              entries_6_hptw_bypassed;
  reg              entries_6_n;
  reg  [63:0]      entries_6_data;
  reg  [35:0]      entries_7_ppn;
  reg  [37:0]      entries_7_vpn;
  reg  [1:0]       entries_7_s2xlate;
  reg  [3:0]       entries_7_id;
  reg  [2:0]       entries_7_wait_id;
  reg              entries_7_cf;
  reg              entries_7_hit;
  reg              entries_7_cfs_0;
  reg              entries_7_cfs_1;
  reg              entries_7_cfs_2;
  reg              entries_7_cfs_3;
  reg              entries_7_cfs_4;
  reg              entries_7_cfs_5;
  reg              entries_7_cfs_6;
  reg              entries_7_cfs_7;
  reg  [1:0]       entries_7_level;
  reg  [3:0]       entries_7_way_info;
  reg              entries_7_hptw_bypassed;
  reg              entries_7_n;
  reg  [63:0]      entries_7_data;
  reg  [2:0]       state_0;
  reg  [2:0]       state_1;
  reg  [2:0]       state_2;
  reg  [2:0]       state_3;
  reg  [2:0]       state_4;
  reg  [2:0]       state_5;
  reg  [2:0]       state_6;
  reg  [2:0]       state_7;
  wire             is_emptys_2 = state_2 == 3'h0;
  wire             is_emptys_4 = state_4 == 3'h0;
  wire             is_emptys_6 = state_6 == 3'h0;
  wire             is_cache_req_0 = state_0 == 3'h2;
  wire             is_cache_req_1 = state_1 == 3'h2;
  wire             is_cache_req_2 = state_2 == 3'h2;
  wire             is_cache_req_3 = state_3 == 3'h2;
  wire             is_cache_req_4 = state_4 == 3'h2;
  wire             is_cache_req_5 = state_5 == 3'h2;
  wire             is_cache_req_6 = state_6 == 3'h2;
  wire             is_cache_req_7 = state_7 == 3'h2;
  wire             is_cache_resp_0 = state_0 == 3'h3;
  wire             is_cache_resp_1 = state_1 == 3'h3;
  wire             is_cache_resp_2 = state_2 == 3'h3;
  wire             is_cache_resp_3 = state_3 == 3'h3;
  wire             is_cache_resp_4 = state_4 == 3'h3;
  wire             is_cache_resp_5 = state_5 == 3'h3;
  wire             is_cache_resp_6 = state_6 == 3'h3;
  wire             is_cache_resp_7 = state_7 == 3'h3;
  wire             is_mems_0 = state_0 == 3'h4;
  wire             is_mems_1 = state_1 == 3'h4;
  wire             is_mems_2 = state_2 == 3'h4;
  wire             is_mems_3 = state_3 == 3'h4;
  wire             is_mems_4 = state_4 == 3'h4;
  wire             is_mems_5 = state_5 == 3'h4;
  wire             is_mems_6 = state_6 == 3'h4;
  wire             is_mems_7 = state_7 == 3'h4;
  wire             is_waiting_0 = state_0 == 3'h5;
  wire             is_waiting_1 = state_1 == 3'h5;
  wire             is_waiting_2 = state_2 == 3'h5;
  wire             is_waiting_3 = state_3 == 3'h5;
  wire             is_waiting_4 = state_4 == 3'h5;
  wire             is_waiting_5 = state_5 == 3'h5;
  wire             is_waiting_6 = state_6 == 3'h5;
  wire             is_waiting_7 = state_7 == 3'h5;
  wire             is_having_0 = state_0 == 3'h6;
  wire             is_having_2 = state_2 == 3'h6;
  wire             is_having_4 = state_4 == 3'h6;
  wire             is_having_6 = state_6 == 3'h6;
  wire             _enq_ptr_T = ~(|state_0) | state_1 == 3'h0;
  wire             _enq_ptr_T_2 = is_emptys_2 | state_3 == 3'h0;
  wire             _enq_ptr_T_6 = is_emptys_4 | state_5 == 3'h0;
  wire             _full_T_6 =
    _enq_ptr_T | _enq_ptr_T_2 | _enq_ptr_T_6 | is_emptys_6 | state_7 == 3'h0;
  wire [2:0]       enq_ptr =
    _enq_ptr_T | _enq_ptr_T_2
      ? {1'h0, _enq_ptr_T ? {1'h0, |state_0} : {1'h1, ~is_emptys_2}}
      : _enq_ptr_T_6 ? {2'h2, ~is_emptys_4} : {2'h3, ~is_emptys_6};
  wire             _io_resp_valid_T = is_having_0 | state_1 == 3'h6;
  wire             _io_resp_valid_T_1 = is_having_2 | state_3 == 3'h6;
  wire             _io_resp_valid_T_3 = is_having_4 | state_5 == 3'h6;
  wire [2:0]       mem_ptr =
    _io_resp_valid_T | _io_resp_valid_T_1
      ? {1'h0, _io_resp_valid_T ? {1'h0, ~is_having_0} : {1'h1, ~is_having_2}}
      : _io_resp_valid_T_3 ? {2'h2, ~is_having_4} : {2'h3, ~is_having_6};
  wire [3:0][35:0] _GEN =
    {{{io_req_bits_bmppn[35:27], io_req_bits_vpn[26:0]}},
     {{io_req_bits_bmppn[35:18], io_req_bits_vpn[17:0]}},
     {{io_req_bits_bmppn[35:9], io_req_bits_vpn[8:0]}},
     {io_req_bits_n
        ? {io_req_bits_bmppn[35:4], io_req_bits_vpn[3:0]}
        : io_req_bits_bmppn}};
  wire             _cm_dup_req_fire_T_28 = io_mem_req_ready & _mem_arb_io_out_valid;
  wire             dup_req_fire =
    _cm_dup_req_fire_T_28
    & _GEN[io_req_bits_level][35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             dup_vec_wait_0 =
    _GEN[io_req_bits_level][35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             dup_vec_wait_1 =
    _GEN[io_req_bits_level][35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             dup_vec_wait_2 =
    _GEN[io_req_bits_level][35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             dup_vec_wait_3 =
    _GEN[io_req_bits_level][35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             dup_vec_wait_4 =
    _GEN[io_req_bits_level][35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             dup_vec_wait_5 =
    _GEN[io_req_bits_level][35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             dup_vec_wait_6 =
    _GEN[io_req_bits_level][35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             dup_vec_wait_7 =
    _GEN[io_req_bits_level][35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire             _cm_dup_wait_resp_T_28 =
    (is_waiting_0 | is_waiting_1 | is_waiting_2 | is_waiting_3 | is_waiting_4
     | is_waiting_5 | is_waiting_6 | is_waiting_7) & io_mem_resp_valid;
  wire [7:0]       _GEN_0 =
    {{dup_vec_wait_7},
     {dup_vec_wait_6},
     {dup_vec_wait_5},
     {dup_vec_wait_4},
     {dup_vec_wait_3},
     {dup_vec_wait_2},
     {dup_vec_wait_1},
     {dup_vec_wait_0}};
  wire             dup_wait_resp =
    _cm_dup_wait_resp_T_28 & _GEN_0[io_mem_resp_bits_id[2:0]];
  wire             to_wait =
    (|{dup_vec_wait_0,
       dup_vec_wait_1,
       dup_vec_wait_2,
       dup_vec_wait_3,
       dup_vec_wait_4,
       dup_vec_wait_5,
       dup_vec_wait_6,
       dup_vec_wait_7}) | dup_req_fire;
  wire [2:0]       _enq_state_normal_T = {to_wait, 2'h1};
  reg  [2:0]       enq_ptr_reg;
  wire             _io_pmp_req_bits_addr_T_4 = _full_T_6 & io_req_valid;
  reg              need_addr_check;
  reg  [63:0]      io_pmp_req_bits_addr_r;
  wire             io_cache_resp_ready_0 =
    ~flush
    & (is_cache_resp_0 | is_cache_resp_1 | is_cache_resp_2 | is_cache_resp_3
       | is_cache_resp_4 | is_cache_resp_5 | is_cache_resp_6 | is_cache_resp_7);
  wire             _GEN_1 = io_cache_resp_ready_0 & io_cache_resp_valid;
  wire             _GEN_2 = is_cache_resp_0 & io_cache_resp_bits_order == 8'h0;
  wire             _GEN_3 = is_cache_resp_1 & io_cache_resp_bits_order == 8'h1;
  wire             _GEN_4 = is_cache_resp_2 & io_cache_resp_bits_order == 8'h2;
  wire             _GEN_5 = is_cache_resp_3 & io_cache_resp_bits_order == 8'h3;
  wire             _GEN_6 = is_cache_resp_4 & io_cache_resp_bits_order == 8'h4;
  wire             _GEN_7 = is_cache_resp_5 & io_cache_resp_bits_order == 8'h5;
  wire             _GEN_8 = is_cache_resp_6 & io_cache_resp_bits_order == 8'h6;
  wire             _GEN_9 = is_cache_resp_7 & io_cache_resp_bits_order == 8'h7;
  wire             hit =
    _GEN_1 & (_GEN_9 | _GEN_8 | _GEN_7 | _GEN_6 | _GEN_5 | _GEN_4 | _GEN_3 | _GEN_2)
    & io_cache_resp_bits_hit;
  wire [7:0][35:0] _GEN_10 =
    {{entries_7_ppn},
     {entries_6_ppn},
     {entries_5_ppn},
     {entries_4_ppn},
     {entries_3_ppn},
     {entries_2_ppn},
     {entries_1_ppn},
     {entries_0_ppn}};
  wire [7:0][37:0] _GEN_11 =
    {{entries_7_vpn},
     {entries_6_vpn},
     {entries_5_vpn},
     {entries_4_vpn},
     {entries_3_vpn},
     {entries_2_vpn},
     {entries_1_vpn},
     {entries_0_vpn}};
  wire [7:0][1:0]  _GEN_12 =
    {{entries_7_s2xlate},
     {entries_6_s2xlate},
     {entries_5_s2xlate},
     {entries_4_s2xlate},
     {entries_3_s2xlate},
     {entries_2_s2xlate},
     {entries_1_s2xlate},
     {entries_0_s2xlate}};
  wire [7:0][3:0]  _GEN_13 =
    {{entries_7_id},
     {entries_6_id},
     {entries_5_id},
     {entries_4_id},
     {entries_3_id},
     {entries_2_id},
     {entries_1_id},
     {entries_0_id}};
  wire [7:0]       _GEN_14 =
    {{entries_7_cf},
     {entries_6_cf},
     {entries_5_cf},
     {entries_4_cf},
     {entries_3_cf},
     {entries_2_cf},
     {entries_1_cf},
     {entries_0_cf}};
  wire [7:0]       _GEN_15 =
    {{entries_7_hit},
     {entries_6_hit},
     {entries_5_hit},
     {entries_4_hit},
     {entries_3_hit},
     {entries_2_hit},
     {entries_1_hit},
     {entries_0_hit}};
  wire [7:0]       _GEN_16 =
    {{entries_7_cfs_0},
     {entries_6_cfs_0},
     {entries_5_cfs_0},
     {entries_4_cfs_0},
     {entries_3_cfs_0},
     {entries_2_cfs_0},
     {entries_1_cfs_0},
     {entries_0_cfs_0}};
  wire [7:0]       _GEN_17 =
    {{entries_7_cfs_1},
     {entries_6_cfs_1},
     {entries_5_cfs_1},
     {entries_4_cfs_1},
     {entries_3_cfs_1},
     {entries_2_cfs_1},
     {entries_1_cfs_1},
     {entries_0_cfs_1}};
  wire [7:0]       _GEN_18 =
    {{entries_7_cfs_2},
     {entries_6_cfs_2},
     {entries_5_cfs_2},
     {entries_4_cfs_2},
     {entries_3_cfs_2},
     {entries_2_cfs_2},
     {entries_1_cfs_2},
     {entries_0_cfs_2}};
  wire [7:0]       _GEN_19 =
    {{entries_7_cfs_3},
     {entries_6_cfs_3},
     {entries_5_cfs_3},
     {entries_4_cfs_3},
     {entries_3_cfs_3},
     {entries_2_cfs_3},
     {entries_1_cfs_3},
     {entries_0_cfs_3}};
  wire [7:0]       _GEN_20 =
    {{entries_7_cfs_4},
     {entries_6_cfs_4},
     {entries_5_cfs_4},
     {entries_4_cfs_4},
     {entries_3_cfs_4},
     {entries_2_cfs_4},
     {entries_1_cfs_4},
     {entries_0_cfs_4}};
  wire [7:0]       _GEN_21 =
    {{entries_7_cfs_5},
     {entries_6_cfs_5},
     {entries_5_cfs_5},
     {entries_4_cfs_5},
     {entries_3_cfs_5},
     {entries_2_cfs_5},
     {entries_1_cfs_5},
     {entries_0_cfs_5}};
  wire [7:0]       _GEN_22 =
    {{entries_7_cfs_6},
     {entries_6_cfs_6},
     {entries_5_cfs_6},
     {entries_4_cfs_6},
     {entries_3_cfs_6},
     {entries_2_cfs_6},
     {entries_1_cfs_6},
     {entries_0_cfs_6}};
  wire [7:0]       _GEN_23 =
    {{entries_7_cfs_7},
     {entries_6_cfs_7},
     {entries_5_cfs_7},
     {entries_4_cfs_7},
     {entries_3_cfs_7},
     {entries_2_cfs_7},
     {entries_1_cfs_7},
     {entries_0_cfs_7}};
  wire [7:0][1:0]  _GEN_24 =
    {{entries_7_level},
     {entries_6_level},
     {entries_5_level},
     {entries_4_level},
     {entries_3_level},
     {entries_2_level},
     {entries_1_level},
     {entries_0_level}};
  wire [7:0][3:0]  _GEN_25 =
    {{entries_7_way_info},
     {entries_6_way_info},
     {entries_5_way_info},
     {entries_4_way_info},
     {entries_3_way_info},
     {entries_2_way_info},
     {entries_1_way_info},
     {entries_0_way_info}};
  wire [7:0]       _GEN_26 =
    {{entries_7_hptw_bypassed},
     {entries_6_hptw_bypassed},
     {entries_5_hptw_bypassed},
     {entries_4_hptw_bypassed},
     {entries_3_hptw_bypassed},
     {entries_2_hptw_bypassed},
     {entries_1_hptw_bypassed},
     {entries_0_hptw_bypassed}};
  wire [7:0]       _GEN_27 =
    {{entries_7_n},
     {entries_6_n},
     {entries_5_n},
     {entries_4_n},
     {entries_3_n},
     {entries_2_n},
     {entries_1_n},
     {entries_0_n}};
  wire [7:0][63:0] _GEN_28 =
    {{entries_7_data},
     {entries_6_data},
     {entries_5_data},
     {entries_4_data},
     {entries_3_data},
     {entries_2_data},
     {entries_1_data},
     {entries_0_data}};
  wire             wakeup_valid_1cycle =
    io_resp_valid_0 & ~_GEN_26[mem_ptr] & _GEN_24[mem_ptr] == 2'h0 & ~_GEN_27[mem_ptr];
  reg              wakeup_stall;
  assign io_resp_valid_0 =
    (_io_resp_valid_T | _io_resp_valid_T_1 | _io_resp_valid_T_3 | is_having_6
     | state_7 == 3'h6) & ~wakeup_stall;
  reg              io_wakeup_valid_valid;
  wire             io_wakeup_valid_0 = io_wakeup_valid_valid | wakeup_valid_1cycle;
  reg  [5:0]       io_wakeup_bits_setIndex_r;
  reg  [37:0]      io_wakeup_bits_tag_r;
  reg  [3:0]       io_wakeup_bits_way_info_r;
  reg  [2:0]       io_wakeup_bits_pte_index_r;
  reg              io_wakeup_bits_check_success_r;
  reg  [1:0]       io_wakeup_bits_s2xlate_r;
  wire             _GEN_29 = ~(&enq_ptr) & entries_7_cf;
  wire             _GEN_30 = ~(&enq_ptr) & entries_7_cfs_0;
  wire             _GEN_31 = ~(&enq_ptr) & entries_7_cfs_1;
  wire             _GEN_32 = ~(&enq_ptr) & entries_7_cfs_2;
  wire             _GEN_33 = ~(&enq_ptr) & entries_7_cfs_3;
  wire             _GEN_34 = ~(&enq_ptr) & entries_7_cfs_4;
  wire             _GEN_35 = ~(&enq_ptr) & entries_7_cfs_5;
  wire             _GEN_36 = ~(&enq_ptr) & entries_7_cfs_6;
  wire             _GEN_37 = ~(&enq_ptr) & entries_7_cfs_7;
  wire             _GEN_38 = dup_wait_resp & (&enq_ptr);
  wire [2:0]       _wait_id_T_6 =
    (dup_vec_wait_0 ? entries_0_wait_id : 3'h0)
    | (dup_vec_wait_1 ? entries_1_wait_id : 3'h0)
    | (dup_vec_wait_2 ? entries_2_wait_id : 3'h0)
    | (dup_vec_wait_3 ? entries_3_wait_id : 3'h0)
    | (dup_vec_wait_4 ? entries_4_wait_id : 3'h0)
    | (dup_vec_wait_5 ? entries_5_wait_id : 3'h0)
    | (dup_vec_wait_6 ? entries_6_wait_id : 3'h0)
    | (dup_vec_wait_7 ? entries_7_wait_id : 3'h0);
  wire             _GEN_39 = enq_ptr == 3'h0;
  wire             _GEN_40 = _io_pmp_req_bits_addr_T_4 & _GEN_39;
  wire             _GEN_41 = enq_ptr == 3'h1;
  wire             _GEN_42 = _io_pmp_req_bits_addr_T_4 & _GEN_41;
  wire             _GEN_43 = enq_ptr == 3'h2;
  wire             _GEN_44 = _io_pmp_req_bits_addr_T_4 & _GEN_43;
  wire             _GEN_45 = enq_ptr == 3'h3;
  wire             _GEN_46 = _io_pmp_req_bits_addr_T_4 & _GEN_45;
  wire             _GEN_47 = enq_ptr == 3'h4;
  wire             _GEN_48 = _io_pmp_req_bits_addr_T_4 & _GEN_47;
  wire             _GEN_49 = enq_ptr == 3'h5;
  wire             _GEN_50 = _io_pmp_req_bits_addr_T_4 & _GEN_49;
  wire             _GEN_51 = enq_ptr == 3'h6;
  wire             _GEN_52 = _io_pmp_req_bits_addr_T_4 & _GEN_51;
  wire             _GEN_53 = _io_pmp_req_bits_addr_T_4 & (&enq_ptr);
  wire [3:0]       _GEN_54 = {1'h0, io_req_bits_id};
  wire [7:0][63:0] _GEN_55 =
    {{io_mem_resp_bits_value[511:448]},
     {io_mem_resp_bits_value[447:384]},
     {io_mem_resp_bits_value[383:320]},
     {io_mem_resp_bits_value[319:256]},
     {io_mem_resp_bits_value[255:192]},
     {io_mem_resp_bits_value[191:128]},
     {io_mem_resp_bits_value[127:64]},
     {io_mem_resp_bits_value[63:0]}};
  wire [63:0]      _selectedBits_WIRE_1 = _GEN_55[_GEN[io_req_bits_level][8:6]];
  wire [63:0]      _entries_cf_T_1 = _selectedBits_WIRE_1 >> _GEN[io_req_bits_level][5:0];
  wire [7:0][7:0]  _GEN_56 =
    {{_selectedBits_WIRE_1[63:56]},
     {_selectedBits_WIRE_1[55:48]},
     {_selectedBits_WIRE_1[47:40]},
     {_selectedBits_WIRE_1[39:32]},
     {_selectedBits_WIRE_1[31:24]},
     {_selectedBits_WIRE_1[23:16]},
     {_selectedBits_WIRE_1[15:8]},
     {_selectedBits_WIRE_1[7:0]}};
  wire [7:0]       _GEN_57 = _GEN_56[_GEN[io_req_bits_level][5:3]];
  wire             _entries_hit_T = to_wait | dup_wait_resp;
  wire             accessFault = io_pmp_resp_ld | io_pmp_resp_mmio;
  wire             _GEN_58 = need_addr_check & enq_ptr_reg == 3'h0;
  wire             _GEN_59 = need_addr_check & enq_ptr_reg == 3'h1;
  wire             _GEN_60 = need_addr_check & enq_ptr_reg == 3'h2;
  wire             _GEN_61 = need_addr_check & enq_ptr_reg == 3'h3;
  wire             _GEN_62 = need_addr_check & enq_ptr_reg == 3'h4;
  wire             _GEN_63 = need_addr_check & enq_ptr_reg == 3'h5;
  wire             _GEN_64 = need_addr_check & enq_ptr_reg == 3'h6;
  wire             _GEN_65 = need_addr_check & (&enq_ptr_reg);
  wire [2:0]       _state_T = {accessFault, 2'h2};
  wire             _GEN_66 = io_cache_req_ready & _cache_req_arb_io_out_valid;
  wire             cm_dup_req_fire =
    _cm_dup_req_fire_T_28 & entries_0_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_1 =
    entries_0_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_2 =
    entries_0_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_3 =
    entries_0_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_4 =
    entries_0_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_5 =
    entries_0_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_6 =
    entries_0_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             cm_dup_vec_wait_7 =
    entries_0_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_67 =
    {{cm_dup_vec_wait_7},
     {cm_dup_vec_wait_6},
     {cm_dup_vec_wait_5},
     {cm_dup_vec_wait_4},
     {cm_dup_vec_wait_3},
     {cm_dup_vec_wait_2},
     {cm_dup_vec_wait_1},
     {is_waiting_0}};
  wire             cm_dup_wait_resp =
    _cm_dup_wait_resp_T_28 & _GEN_67[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait =
    (|{is_waiting_0,
       cm_dup_vec_wait_1,
       cm_dup_vec_wait_2,
       cm_dup_vec_wait_3,
       cm_dup_vec_wait_4,
       cm_dup_vec_wait_5,
       cm_dup_vec_wait_6,
       cm_dup_vec_wait_7}) | cm_dup_req_fire;
  wire [7:0]       _GEN_68 =
    {{io_cache_resp_bits_cfs_7},
     {io_cache_resp_bits_cfs_6},
     {io_cache_resp_bits_cfs_5},
     {io_cache_resp_bits_cfs_4},
     {io_cache_resp_bits_cfs_3},
     {io_cache_resp_bits_cfs_2},
     {io_cache_resp_bits_cfs_1},
     {io_cache_resp_bits_cfs_0}};
  wire             _GEN_69 = _GEN_1 & _GEN_2;
  wire             cm_dup_req_fire_1 =
    _cm_dup_req_fire_T_28 & entries_1_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_1 =
    entries_1_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_2_1 =
    entries_1_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_3_1 =
    entries_1_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_4_1 =
    entries_1_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_5_1 =
    entries_1_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_6_1 =
    entries_1_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             cm_dup_vec_wait_7_1 =
    entries_1_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_70 =
    {{cm_dup_vec_wait_7_1},
     {cm_dup_vec_wait_6_1},
     {cm_dup_vec_wait_5_1},
     {cm_dup_vec_wait_4_1},
     {cm_dup_vec_wait_3_1},
     {cm_dup_vec_wait_2_1},
     {is_waiting_1},
     {cm_dup_vec_wait_0_1}};
  wire             cm_dup_wait_resp_1 =
    _cm_dup_wait_resp_T_28 & _GEN_70[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_1 =
    (|{cm_dup_vec_wait_0_1,
       is_waiting_1,
       cm_dup_vec_wait_2_1,
       cm_dup_vec_wait_3_1,
       cm_dup_vec_wait_4_1,
       cm_dup_vec_wait_5_1,
       cm_dup_vec_wait_6_1,
       cm_dup_vec_wait_7_1}) | cm_dup_req_fire_1;
  wire             _GEN_71 = _GEN_1 & _GEN_3;
  wire             cm_dup_req_fire_2 =
    _cm_dup_req_fire_T_28 & entries_2_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_2 =
    entries_2_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_1_2 =
    entries_2_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_3_2 =
    entries_2_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_4_2 =
    entries_2_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_5_2 =
    entries_2_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_6_2 =
    entries_2_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             cm_dup_vec_wait_7_2 =
    entries_2_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_72 =
    {{cm_dup_vec_wait_7_2},
     {cm_dup_vec_wait_6_2},
     {cm_dup_vec_wait_5_2},
     {cm_dup_vec_wait_4_2},
     {cm_dup_vec_wait_3_2},
     {is_waiting_2},
     {cm_dup_vec_wait_1_2},
     {cm_dup_vec_wait_0_2}};
  wire             cm_dup_wait_resp_2 =
    _cm_dup_wait_resp_T_28 & _GEN_72[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_2 =
    (|{cm_dup_vec_wait_0_2,
       cm_dup_vec_wait_1_2,
       is_waiting_2,
       cm_dup_vec_wait_3_2,
       cm_dup_vec_wait_4_2,
       cm_dup_vec_wait_5_2,
       cm_dup_vec_wait_6_2,
       cm_dup_vec_wait_7_2}) | cm_dup_req_fire_2;
  wire             _GEN_73 = _GEN_1 & _GEN_4;
  wire             cm_dup_req_fire_3 =
    _cm_dup_req_fire_T_28 & entries_3_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_3 =
    entries_3_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_1_3 =
    entries_3_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_2_3 =
    entries_3_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_4_3 =
    entries_3_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_5_3 =
    entries_3_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_6_3 =
    entries_3_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             cm_dup_vec_wait_7_3 =
    entries_3_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_74 =
    {{cm_dup_vec_wait_7_3},
     {cm_dup_vec_wait_6_3},
     {cm_dup_vec_wait_5_3},
     {cm_dup_vec_wait_4_3},
     {is_waiting_3},
     {cm_dup_vec_wait_2_3},
     {cm_dup_vec_wait_1_3},
     {cm_dup_vec_wait_0_3}};
  wire             cm_dup_wait_resp_3 =
    _cm_dup_wait_resp_T_28 & _GEN_74[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_3 =
    (|{cm_dup_vec_wait_0_3,
       cm_dup_vec_wait_1_3,
       cm_dup_vec_wait_2_3,
       is_waiting_3,
       cm_dup_vec_wait_4_3,
       cm_dup_vec_wait_5_3,
       cm_dup_vec_wait_6_3,
       cm_dup_vec_wait_7_3}) | cm_dup_req_fire_3;
  wire             _GEN_75 = _GEN_1 & _GEN_5;
  wire             cm_dup_req_fire_4 =
    _cm_dup_req_fire_T_28 & entries_4_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_4 =
    entries_4_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_1_4 =
    entries_4_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_2_4 =
    entries_4_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_3_4 =
    entries_4_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_5_4 =
    entries_4_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_6_4 =
    entries_4_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             cm_dup_vec_wait_7_4 =
    entries_4_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_76 =
    {{cm_dup_vec_wait_7_4},
     {cm_dup_vec_wait_6_4},
     {cm_dup_vec_wait_5_4},
     {is_waiting_4},
     {cm_dup_vec_wait_3_4},
     {cm_dup_vec_wait_2_4},
     {cm_dup_vec_wait_1_4},
     {cm_dup_vec_wait_0_4}};
  wire             cm_dup_wait_resp_4 =
    _cm_dup_wait_resp_T_28 & _GEN_76[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_4 =
    (|{cm_dup_vec_wait_0_4,
       cm_dup_vec_wait_1_4,
       cm_dup_vec_wait_2_4,
       cm_dup_vec_wait_3_4,
       is_waiting_4,
       cm_dup_vec_wait_5_4,
       cm_dup_vec_wait_6_4,
       cm_dup_vec_wait_7_4}) | cm_dup_req_fire_4;
  wire             _GEN_77 = _GEN_1 & _GEN_6;
  wire             cm_dup_req_fire_5 =
    _cm_dup_req_fire_T_28 & entries_5_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_5 =
    entries_5_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_1_5 =
    entries_5_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_2_5 =
    entries_5_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_3_5 =
    entries_5_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_4_5 =
    entries_5_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_6_5 =
    entries_5_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire             cm_dup_vec_wait_7_5 =
    entries_5_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_78 =
    {{cm_dup_vec_wait_7_5},
     {cm_dup_vec_wait_6_5},
     {is_waiting_5},
     {cm_dup_vec_wait_4_5},
     {cm_dup_vec_wait_3_5},
     {cm_dup_vec_wait_2_5},
     {cm_dup_vec_wait_1_5},
     {cm_dup_vec_wait_0_5}};
  wire             cm_dup_wait_resp_5 =
    _cm_dup_wait_resp_T_28 & _GEN_78[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_5 =
    (|{cm_dup_vec_wait_0_5,
       cm_dup_vec_wait_1_5,
       cm_dup_vec_wait_2_5,
       cm_dup_vec_wait_3_5,
       cm_dup_vec_wait_4_5,
       is_waiting_5,
       cm_dup_vec_wait_6_5,
       cm_dup_vec_wait_7_5}) | cm_dup_req_fire_5;
  wire             _GEN_79 = _GEN_1 & _GEN_7;
  wire             cm_dup_req_fire_6 =
    _cm_dup_req_fire_T_28 & entries_6_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_6 =
    entries_6_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_1_6 =
    entries_6_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_2_6 =
    entries_6_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_3_6 =
    entries_6_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_4_6 =
    entries_6_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_5_6 =
    entries_6_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_7_6 =
    entries_6_ppn[35:5] == entries_7_ppn[35:5] & is_waiting_7;
  wire [7:0]       _GEN_80 =
    {{cm_dup_vec_wait_7_6},
     {is_waiting_6},
     {cm_dup_vec_wait_5_6},
     {cm_dup_vec_wait_4_6},
     {cm_dup_vec_wait_3_6},
     {cm_dup_vec_wait_2_6},
     {cm_dup_vec_wait_1_6},
     {cm_dup_vec_wait_0_6}};
  wire             cm_dup_wait_resp_6 =
    _cm_dup_wait_resp_T_28 & _GEN_80[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_6 =
    (|{cm_dup_vec_wait_0_6,
       cm_dup_vec_wait_1_6,
       cm_dup_vec_wait_2_6,
       cm_dup_vec_wait_3_6,
       cm_dup_vec_wait_4_6,
       cm_dup_vec_wait_5_6,
       is_waiting_6,
       cm_dup_vec_wait_7_6}) | cm_dup_req_fire_6;
  wire             _GEN_81 = _GEN_1 & _GEN_8;
  wire             cm_dup_req_fire_7 =
    _cm_dup_req_fire_T_28 & entries_7_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             cm_dup_vec_wait_0_7 =
    entries_7_ppn[35:5] == entries_0_ppn[35:5] & is_waiting_0;
  wire             cm_dup_vec_wait_1_7 =
    entries_7_ppn[35:5] == entries_1_ppn[35:5] & is_waiting_1;
  wire             cm_dup_vec_wait_2_7 =
    entries_7_ppn[35:5] == entries_2_ppn[35:5] & is_waiting_2;
  wire             cm_dup_vec_wait_3_7 =
    entries_7_ppn[35:5] == entries_3_ppn[35:5] & is_waiting_3;
  wire             cm_dup_vec_wait_4_7 =
    entries_7_ppn[35:5] == entries_4_ppn[35:5] & is_waiting_4;
  wire             cm_dup_vec_wait_5_7 =
    entries_7_ppn[35:5] == entries_5_ppn[35:5] & is_waiting_5;
  wire             cm_dup_vec_wait_6_7 =
    entries_7_ppn[35:5] == entries_6_ppn[35:5] & is_waiting_6;
  wire [7:0]       _GEN_82 =
    {{is_waiting_7},
     {cm_dup_vec_wait_6_7},
     {cm_dup_vec_wait_5_7},
     {cm_dup_vec_wait_4_7},
     {cm_dup_vec_wait_3_7},
     {cm_dup_vec_wait_2_7},
     {cm_dup_vec_wait_1_7},
     {cm_dup_vec_wait_0_7}};
  wire             cm_dup_wait_resp_7 =
    _cm_dup_wait_resp_T_28 & _GEN_82[io_mem_resp_bits_id[2:0]];
  wire             cm_to_wait_7 =
    (|{cm_dup_vec_wait_0_7,
       cm_dup_vec_wait_1_7,
       cm_dup_vec_wait_2_7,
       cm_dup_vec_wait_3_7,
       cm_dup_vec_wait_4_7,
       cm_dup_vec_wait_5_7,
       cm_dup_vec_wait_6_7,
       is_waiting_7}) | cm_dup_req_fire_7;
  wire             _GEN_83 = _GEN_1 & _GEN_9;
  wire             _GEN_84 =
    _cm_dup_req_fire_T_28 & is_mems_0
    & entries_0_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_85 =
    _cm_dup_req_fire_T_28 & is_mems_1
    & entries_1_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_86 =
    _cm_dup_req_fire_T_28 & is_mems_2
    & entries_2_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_87 =
    _cm_dup_req_fire_T_28 & is_mems_3
    & entries_3_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_88 =
    _cm_dup_req_fire_T_28 & is_mems_4
    & entries_4_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_89 =
    _cm_dup_req_fire_T_28 & is_mems_5
    & entries_5_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_90 =
    _cm_dup_req_fire_T_28 & is_mems_6
    & entries_6_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_91 =
    _cm_dup_req_fire_T_28 & is_mems_7
    & entries_7_ppn[35:5] == _mem_arb_io_out_bits_ppn[35:5];
  wire             _GEN_92 =
    _cm_dup_wait_resp_T_28 & is_waiting_0
    & io_mem_resp_bits_id == 4'({1'h0, entries_0_wait_id} - 4'h8);
  wire             _GEN_93 =
    _cm_dup_wait_resp_T_28 & is_waiting_1
    & io_mem_resp_bits_id == 4'({1'h0, entries_1_wait_id} - 4'h8);
  wire             _GEN_94 =
    _cm_dup_wait_resp_T_28 & is_waiting_2
    & io_mem_resp_bits_id == 4'({1'h0, entries_2_wait_id} - 4'h8);
  wire             _GEN_95 =
    _cm_dup_wait_resp_T_28 & is_waiting_3
    & io_mem_resp_bits_id == 4'({1'h0, entries_3_wait_id} - 4'h8);
  wire             _GEN_96 =
    _cm_dup_wait_resp_T_28 & is_waiting_4
    & io_mem_resp_bits_id == 4'({1'h0, entries_4_wait_id} - 4'h8);
  wire             _GEN_97 =
    _cm_dup_wait_resp_T_28 & is_waiting_5
    & io_mem_resp_bits_id == 4'({1'h0, entries_5_wait_id} - 4'h8);
  wire             _GEN_98 =
    _cm_dup_wait_resp_T_28 & is_waiting_6
    & io_mem_resp_bits_id == 4'({1'h0, entries_6_wait_id} - 4'h8);
  wire             _GEN_99 =
    _cm_dup_wait_resp_T_28 & is_waiting_7
    & io_mem_resp_bits_id == 4'({1'h0, entries_7_wait_id} - 4'h8);
  wire             _GEN_100 = io_resp_ready & io_resp_valid_0;
  wire [63:0]      _selectedBits_WIRE_19 = _GEN_55[entries_0_ppn[8:6]];
  wire [7:0][7:0]  _GEN_101 =
    {{_selectedBits_WIRE_19[63:56]},
     {_selectedBits_WIRE_19[55:48]},
     {_selectedBits_WIRE_19[47:40]},
     {_selectedBits_WIRE_19[39:32]},
     {_selectedBits_WIRE_19[31:24]},
     {_selectedBits_WIRE_19[23:16]},
     {_selectedBits_WIRE_19[15:8]},
     {_selectedBits_WIRE_19[7:0]}};
  wire [7:0]       _GEN_102 = _GEN_101[entries_0_ppn[5:3]];
  wire [63:0]      _entries_0_cf_T_5 = _selectedBits_WIRE_19 >> entries_0_ppn[5:0];
  wire             _GEN_103 = ~_GEN_39 & entries_0_cf;
  wire             _GEN_104 = ~_GEN_39 & entries_0_cfs_0;
  wire             _GEN_105 = ~_GEN_39 & entries_0_cfs_1;
  wire             _GEN_106 = ~_GEN_39 & entries_0_cfs_2;
  wire             _GEN_107 = ~_GEN_39 & entries_0_cfs_3;
  wire             _GEN_108 = ~_GEN_39 & entries_0_cfs_4;
  wire             _GEN_109 = ~_GEN_39 & entries_0_cfs_5;
  wire             _GEN_110 = ~_GEN_39 & entries_0_cfs_6;
  wire             _GEN_111 = ~_GEN_39 & entries_0_cfs_7;
  wire             _GEN_112 = dup_wait_resp & _GEN_39;
  wire [63:0]      _selectedBits_WIRE_3 = _GEN_55[entries_0_ppn[8:6]];
  wire [7:0][7:0]  _GEN_113 =
    {{_selectedBits_WIRE_3[63:56]},
     {_selectedBits_WIRE_3[55:48]},
     {_selectedBits_WIRE_3[47:40]},
     {_selectedBits_WIRE_3[39:32]},
     {_selectedBits_WIRE_3[31:24]},
     {_selectedBits_WIRE_3[23:16]},
     {_selectedBits_WIRE_3[15:8]},
     {_selectedBits_WIRE_3[7:0]}};
  wire [7:0]       _GEN_114 = _GEN_113[entries_0_ppn[5:3]];
  wire [63:0]      _entries_0_cf_T_2 = _selectedBits_WIRE_3 >> entries_0_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_21 = _GEN_55[entries_1_ppn[8:6]];
  wire [7:0][7:0]  _GEN_115 =
    {{_selectedBits_WIRE_21[63:56]},
     {_selectedBits_WIRE_21[55:48]},
     {_selectedBits_WIRE_21[47:40]},
     {_selectedBits_WIRE_21[39:32]},
     {_selectedBits_WIRE_21[31:24]},
     {_selectedBits_WIRE_21[23:16]},
     {_selectedBits_WIRE_21[15:8]},
     {_selectedBits_WIRE_21[7:0]}};
  wire [7:0]       _GEN_116 = _GEN_115[entries_1_ppn[5:3]];
  wire [63:0]      _entries_1_cf_T_5 = _selectedBits_WIRE_21 >> entries_1_ppn[5:0];
  wire             _GEN_117 = ~_GEN_41 & entries_1_cf;
  wire             _GEN_118 = ~_GEN_41 & entries_1_cfs_0;
  wire             _GEN_119 = ~_GEN_41 & entries_1_cfs_1;
  wire             _GEN_120 = ~_GEN_41 & entries_1_cfs_2;
  wire             _GEN_121 = ~_GEN_41 & entries_1_cfs_3;
  wire             _GEN_122 = ~_GEN_41 & entries_1_cfs_4;
  wire             _GEN_123 = ~_GEN_41 & entries_1_cfs_5;
  wire             _GEN_124 = ~_GEN_41 & entries_1_cfs_6;
  wire             _GEN_125 = ~_GEN_41 & entries_1_cfs_7;
  wire             _GEN_126 = dup_wait_resp & _GEN_41;
  wire [63:0]      _selectedBits_WIRE_5 = _GEN_55[entries_1_ppn[8:6]];
  wire [7:0][7:0]  _GEN_127 =
    {{_selectedBits_WIRE_5[63:56]},
     {_selectedBits_WIRE_5[55:48]},
     {_selectedBits_WIRE_5[47:40]},
     {_selectedBits_WIRE_5[39:32]},
     {_selectedBits_WIRE_5[31:24]},
     {_selectedBits_WIRE_5[23:16]},
     {_selectedBits_WIRE_5[15:8]},
     {_selectedBits_WIRE_5[7:0]}};
  wire [7:0]       _GEN_128 = _GEN_127[entries_1_ppn[5:3]];
  wire [63:0]      _entries_1_cf_T_2 = _selectedBits_WIRE_5 >> entries_1_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_23 = _GEN_55[entries_2_ppn[8:6]];
  wire [7:0][7:0]  _GEN_129 =
    {{_selectedBits_WIRE_23[63:56]},
     {_selectedBits_WIRE_23[55:48]},
     {_selectedBits_WIRE_23[47:40]},
     {_selectedBits_WIRE_23[39:32]},
     {_selectedBits_WIRE_23[31:24]},
     {_selectedBits_WIRE_23[23:16]},
     {_selectedBits_WIRE_23[15:8]},
     {_selectedBits_WIRE_23[7:0]}};
  wire [7:0]       _GEN_130 = _GEN_129[entries_2_ppn[5:3]];
  wire [63:0]      _entries_2_cf_T_5 = _selectedBits_WIRE_23 >> entries_2_ppn[5:0];
  wire             _GEN_131 = ~_GEN_43 & entries_2_cf;
  wire             _GEN_132 = ~_GEN_43 & entries_2_cfs_0;
  wire             _GEN_133 = ~_GEN_43 & entries_2_cfs_1;
  wire             _GEN_134 = ~_GEN_43 & entries_2_cfs_2;
  wire             _GEN_135 = ~_GEN_43 & entries_2_cfs_3;
  wire             _GEN_136 = ~_GEN_43 & entries_2_cfs_4;
  wire             _GEN_137 = ~_GEN_43 & entries_2_cfs_5;
  wire             _GEN_138 = ~_GEN_43 & entries_2_cfs_6;
  wire             _GEN_139 = ~_GEN_43 & entries_2_cfs_7;
  wire             _GEN_140 = dup_wait_resp & _GEN_43;
  wire [63:0]      _selectedBits_WIRE_7 = _GEN_55[entries_2_ppn[8:6]];
  wire [7:0][7:0]  _GEN_141 =
    {{_selectedBits_WIRE_7[63:56]},
     {_selectedBits_WIRE_7[55:48]},
     {_selectedBits_WIRE_7[47:40]},
     {_selectedBits_WIRE_7[39:32]},
     {_selectedBits_WIRE_7[31:24]},
     {_selectedBits_WIRE_7[23:16]},
     {_selectedBits_WIRE_7[15:8]},
     {_selectedBits_WIRE_7[7:0]}};
  wire [7:0]       _GEN_142 = _GEN_141[entries_2_ppn[5:3]];
  wire [63:0]      _entries_2_cf_T_2 = _selectedBits_WIRE_7 >> entries_2_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_25 = _GEN_55[entries_3_ppn[8:6]];
  wire [7:0][7:0]  _GEN_143 =
    {{_selectedBits_WIRE_25[63:56]},
     {_selectedBits_WIRE_25[55:48]},
     {_selectedBits_WIRE_25[47:40]},
     {_selectedBits_WIRE_25[39:32]},
     {_selectedBits_WIRE_25[31:24]},
     {_selectedBits_WIRE_25[23:16]},
     {_selectedBits_WIRE_25[15:8]},
     {_selectedBits_WIRE_25[7:0]}};
  wire [7:0]       _GEN_144 = _GEN_143[entries_3_ppn[5:3]];
  wire [63:0]      _entries_3_cf_T_5 = _selectedBits_WIRE_25 >> entries_3_ppn[5:0];
  wire             _GEN_145 = ~_GEN_45 & entries_3_cf;
  wire             _GEN_146 = ~_GEN_45 & entries_3_cfs_0;
  wire             _GEN_147 = ~_GEN_45 & entries_3_cfs_1;
  wire             _GEN_148 = ~_GEN_45 & entries_3_cfs_2;
  wire             _GEN_149 = ~_GEN_45 & entries_3_cfs_3;
  wire             _GEN_150 = ~_GEN_45 & entries_3_cfs_4;
  wire             _GEN_151 = ~_GEN_45 & entries_3_cfs_5;
  wire             _GEN_152 = ~_GEN_45 & entries_3_cfs_6;
  wire             _GEN_153 = ~_GEN_45 & entries_3_cfs_7;
  wire             _GEN_154 = dup_wait_resp & _GEN_45;
  wire [63:0]      _selectedBits_WIRE_9 = _GEN_55[entries_3_ppn[8:6]];
  wire [7:0][7:0]  _GEN_155 =
    {{_selectedBits_WIRE_9[63:56]},
     {_selectedBits_WIRE_9[55:48]},
     {_selectedBits_WIRE_9[47:40]},
     {_selectedBits_WIRE_9[39:32]},
     {_selectedBits_WIRE_9[31:24]},
     {_selectedBits_WIRE_9[23:16]},
     {_selectedBits_WIRE_9[15:8]},
     {_selectedBits_WIRE_9[7:0]}};
  wire [7:0]       _GEN_156 = _GEN_155[entries_3_ppn[5:3]];
  wire [63:0]      _entries_3_cf_T_2 = _selectedBits_WIRE_9 >> entries_3_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_27 = _GEN_55[entries_4_ppn[8:6]];
  wire [7:0][7:0]  _GEN_157 =
    {{_selectedBits_WIRE_27[63:56]},
     {_selectedBits_WIRE_27[55:48]},
     {_selectedBits_WIRE_27[47:40]},
     {_selectedBits_WIRE_27[39:32]},
     {_selectedBits_WIRE_27[31:24]},
     {_selectedBits_WIRE_27[23:16]},
     {_selectedBits_WIRE_27[15:8]},
     {_selectedBits_WIRE_27[7:0]}};
  wire [7:0]       _GEN_158 = _GEN_157[entries_4_ppn[5:3]];
  wire [63:0]      _entries_4_cf_T_5 = _selectedBits_WIRE_27 >> entries_4_ppn[5:0];
  wire             _GEN_159 = ~_GEN_47 & entries_4_cf;
  wire             _GEN_160 = ~_GEN_47 & entries_4_cfs_0;
  wire             _GEN_161 = ~_GEN_47 & entries_4_cfs_1;
  wire             _GEN_162 = ~_GEN_47 & entries_4_cfs_2;
  wire             _GEN_163 = ~_GEN_47 & entries_4_cfs_3;
  wire             _GEN_164 = ~_GEN_47 & entries_4_cfs_4;
  wire             _GEN_165 = ~_GEN_47 & entries_4_cfs_5;
  wire             _GEN_166 = ~_GEN_47 & entries_4_cfs_6;
  wire             _GEN_167 = ~_GEN_47 & entries_4_cfs_7;
  wire             _GEN_168 = dup_wait_resp & _GEN_47;
  wire [63:0]      _selectedBits_WIRE_11 = _GEN_55[entries_4_ppn[8:6]];
  wire [7:0][7:0]  _GEN_169 =
    {{_selectedBits_WIRE_11[63:56]},
     {_selectedBits_WIRE_11[55:48]},
     {_selectedBits_WIRE_11[47:40]},
     {_selectedBits_WIRE_11[39:32]},
     {_selectedBits_WIRE_11[31:24]},
     {_selectedBits_WIRE_11[23:16]},
     {_selectedBits_WIRE_11[15:8]},
     {_selectedBits_WIRE_11[7:0]}};
  wire [7:0]       _GEN_170 = _GEN_169[entries_4_ppn[5:3]];
  wire [63:0]      _entries_4_cf_T_2 = _selectedBits_WIRE_11 >> entries_4_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_29 = _GEN_55[entries_5_ppn[8:6]];
  wire [7:0][7:0]  _GEN_171 =
    {{_selectedBits_WIRE_29[63:56]},
     {_selectedBits_WIRE_29[55:48]},
     {_selectedBits_WIRE_29[47:40]},
     {_selectedBits_WIRE_29[39:32]},
     {_selectedBits_WIRE_29[31:24]},
     {_selectedBits_WIRE_29[23:16]},
     {_selectedBits_WIRE_29[15:8]},
     {_selectedBits_WIRE_29[7:0]}};
  wire [7:0]       _GEN_172 = _GEN_171[entries_5_ppn[5:3]];
  wire [63:0]      _entries_5_cf_T_5 = _selectedBits_WIRE_29 >> entries_5_ppn[5:0];
  wire             _GEN_173 = ~_GEN_49 & entries_5_cf;
  wire             _GEN_174 = ~_GEN_49 & entries_5_cfs_0;
  wire             _GEN_175 = ~_GEN_49 & entries_5_cfs_1;
  wire             _GEN_176 = ~_GEN_49 & entries_5_cfs_2;
  wire             _GEN_177 = ~_GEN_49 & entries_5_cfs_3;
  wire             _GEN_178 = ~_GEN_49 & entries_5_cfs_4;
  wire             _GEN_179 = ~_GEN_49 & entries_5_cfs_5;
  wire             _GEN_180 = ~_GEN_49 & entries_5_cfs_6;
  wire             _GEN_181 = ~_GEN_49 & entries_5_cfs_7;
  wire             _GEN_182 = dup_wait_resp & _GEN_49;
  wire [63:0]      _selectedBits_WIRE_13 = _GEN_55[entries_5_ppn[8:6]];
  wire [7:0][7:0]  _GEN_183 =
    {{_selectedBits_WIRE_13[63:56]},
     {_selectedBits_WIRE_13[55:48]},
     {_selectedBits_WIRE_13[47:40]},
     {_selectedBits_WIRE_13[39:32]},
     {_selectedBits_WIRE_13[31:24]},
     {_selectedBits_WIRE_13[23:16]},
     {_selectedBits_WIRE_13[15:8]},
     {_selectedBits_WIRE_13[7:0]}};
  wire [7:0]       _GEN_184 = _GEN_183[entries_5_ppn[5:3]];
  wire [63:0]      _entries_5_cf_T_2 = _selectedBits_WIRE_13 >> entries_5_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_31 = _GEN_55[entries_6_ppn[8:6]];
  wire [7:0][7:0]  _GEN_185 =
    {{_selectedBits_WIRE_31[63:56]},
     {_selectedBits_WIRE_31[55:48]},
     {_selectedBits_WIRE_31[47:40]},
     {_selectedBits_WIRE_31[39:32]},
     {_selectedBits_WIRE_31[31:24]},
     {_selectedBits_WIRE_31[23:16]},
     {_selectedBits_WIRE_31[15:8]},
     {_selectedBits_WIRE_31[7:0]}};
  wire [7:0]       _GEN_186 = _GEN_185[entries_6_ppn[5:3]];
  wire [63:0]      _entries_6_cf_T_5 = _selectedBits_WIRE_31 >> entries_6_ppn[5:0];
  wire             _GEN_187 = ~_GEN_51 & entries_6_cf;
  wire             _GEN_188 = ~_GEN_51 & entries_6_cfs_0;
  wire             _GEN_189 = ~_GEN_51 & entries_6_cfs_1;
  wire             _GEN_190 = ~_GEN_51 & entries_6_cfs_2;
  wire             _GEN_191 = ~_GEN_51 & entries_6_cfs_3;
  wire             _GEN_192 = ~_GEN_51 & entries_6_cfs_4;
  wire             _GEN_193 = ~_GEN_51 & entries_6_cfs_5;
  wire             _GEN_194 = ~_GEN_51 & entries_6_cfs_6;
  wire             _GEN_195 = ~_GEN_51 & entries_6_cfs_7;
  wire             _GEN_196 = dup_wait_resp & _GEN_51;
  wire [63:0]      _selectedBits_WIRE_15 = _GEN_55[entries_6_ppn[8:6]];
  wire [7:0][7:0]  _GEN_197 =
    {{_selectedBits_WIRE_15[63:56]},
     {_selectedBits_WIRE_15[55:48]},
     {_selectedBits_WIRE_15[47:40]},
     {_selectedBits_WIRE_15[39:32]},
     {_selectedBits_WIRE_15[31:24]},
     {_selectedBits_WIRE_15[23:16]},
     {_selectedBits_WIRE_15[15:8]},
     {_selectedBits_WIRE_15[7:0]}};
  wire [7:0]       _GEN_198 = _GEN_197[entries_6_ppn[5:3]];
  wire [63:0]      _entries_6_cf_T_2 = _selectedBits_WIRE_15 >> entries_6_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_33 = _GEN_55[entries_7_ppn[8:6]];
  wire [7:0][7:0]  _GEN_199 =
    {{_selectedBits_WIRE_33[63:56]},
     {_selectedBits_WIRE_33[55:48]},
     {_selectedBits_WIRE_33[47:40]},
     {_selectedBits_WIRE_33[39:32]},
     {_selectedBits_WIRE_33[31:24]},
     {_selectedBits_WIRE_33[23:16]},
     {_selectedBits_WIRE_33[15:8]},
     {_selectedBits_WIRE_33[7:0]}};
  wire [7:0]       _GEN_200 = _GEN_199[entries_7_ppn[5:3]];
  wire [63:0]      _entries_7_cf_T_5 = _selectedBits_WIRE_33 >> entries_7_ppn[5:0];
  wire [63:0]      _selectedBits_WIRE_17 = _GEN_55[entries_7_ppn[8:6]];
  wire [7:0][7:0]  _GEN_201 =
    {{_selectedBits_WIRE_17[63:56]},
     {_selectedBits_WIRE_17[55:48]},
     {_selectedBits_WIRE_17[47:40]},
     {_selectedBits_WIRE_17[39:32]},
     {_selectedBits_WIRE_17[31:24]},
     {_selectedBits_WIRE_17[23:16]},
     {_selectedBits_WIRE_17[15:8]},
     {_selectedBits_WIRE_17[7:0]}};
  wire [7:0]       _GEN_202 = _GEN_201[entries_7_ppn[5:3]];
  wire [63:0]      _entries_7_cf_T_2 = _selectedBits_WIRE_17 >> entries_7_ppn[5:0];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      entries_0_ppn <= 36'h0;
      entries_0_vpn <= 38'h0;
      entries_0_s2xlate <= 2'h0;
      entries_0_id <= 4'h0;
      entries_0_wait_id <= 3'h0;
      entries_0_cf <= 1'h0;
      entries_0_hit <= 1'h0;
      entries_0_cfs_0 <= 1'h0;
      entries_0_cfs_1 <= 1'h0;
      entries_0_cfs_2 <= 1'h0;
      entries_0_cfs_3 <= 1'h0;
      entries_0_cfs_4 <= 1'h0;
      entries_0_cfs_5 <= 1'h0;
      entries_0_cfs_6 <= 1'h0;
      entries_0_cfs_7 <= 1'h0;
      entries_0_level <= 2'h0;
      entries_0_way_info <= 4'h0;
      entries_0_hptw_bypassed <= 1'h0;
      entries_0_n <= 1'h0;
      entries_0_data <= 64'h0;
      entries_1_ppn <= 36'h0;
      entries_1_vpn <= 38'h0;
      entries_1_s2xlate <= 2'h0;
      entries_1_id <= 4'h0;
      entries_1_wait_id <= 3'h0;
      entries_1_cf <= 1'h0;
      entries_1_hit <= 1'h0;
      entries_1_cfs_0 <= 1'h0;
      entries_1_cfs_1 <= 1'h0;
      entries_1_cfs_2 <= 1'h0;
      entries_1_cfs_3 <= 1'h0;
      entries_1_cfs_4 <= 1'h0;
      entries_1_cfs_5 <= 1'h0;
      entries_1_cfs_6 <= 1'h0;
      entries_1_cfs_7 <= 1'h0;
      entries_1_level <= 2'h0;
      entries_1_way_info <= 4'h0;
      entries_1_hptw_bypassed <= 1'h0;
      entries_1_n <= 1'h0;
      entries_1_data <= 64'h0;
      entries_2_ppn <= 36'h0;
      entries_2_vpn <= 38'h0;
      entries_2_s2xlate <= 2'h0;
      entries_2_id <= 4'h0;
      entries_2_wait_id <= 3'h0;
      entries_2_cf <= 1'h0;
      entries_2_hit <= 1'h0;
      entries_2_cfs_0 <= 1'h0;
      entries_2_cfs_1 <= 1'h0;
      entries_2_cfs_2 <= 1'h0;
      entries_2_cfs_3 <= 1'h0;
      entries_2_cfs_4 <= 1'h0;
      entries_2_cfs_5 <= 1'h0;
      entries_2_cfs_6 <= 1'h0;
      entries_2_cfs_7 <= 1'h0;
      entries_2_level <= 2'h0;
      entries_2_way_info <= 4'h0;
      entries_2_hptw_bypassed <= 1'h0;
      entries_2_n <= 1'h0;
      entries_2_data <= 64'h0;
      entries_3_ppn <= 36'h0;
      entries_3_vpn <= 38'h0;
      entries_3_s2xlate <= 2'h0;
      entries_3_id <= 4'h0;
      entries_3_wait_id <= 3'h0;
      entries_3_cf <= 1'h0;
      entries_3_hit <= 1'h0;
      entries_3_cfs_0 <= 1'h0;
      entries_3_cfs_1 <= 1'h0;
      entries_3_cfs_2 <= 1'h0;
      entries_3_cfs_3 <= 1'h0;
      entries_3_cfs_4 <= 1'h0;
      entries_3_cfs_5 <= 1'h0;
      entries_3_cfs_6 <= 1'h0;
      entries_3_cfs_7 <= 1'h0;
      entries_3_level <= 2'h0;
      entries_3_way_info <= 4'h0;
      entries_3_hptw_bypassed <= 1'h0;
      entries_3_n <= 1'h0;
      entries_3_data <= 64'h0;
      entries_4_ppn <= 36'h0;
      entries_4_vpn <= 38'h0;
      entries_4_s2xlate <= 2'h0;
      entries_4_id <= 4'h0;
      entries_4_wait_id <= 3'h0;
      entries_4_cf <= 1'h0;
      entries_4_hit <= 1'h0;
      entries_4_cfs_0 <= 1'h0;
      entries_4_cfs_1 <= 1'h0;
      entries_4_cfs_2 <= 1'h0;
      entries_4_cfs_3 <= 1'h0;
      entries_4_cfs_4 <= 1'h0;
      entries_4_cfs_5 <= 1'h0;
      entries_4_cfs_6 <= 1'h0;
      entries_4_cfs_7 <= 1'h0;
      entries_4_level <= 2'h0;
      entries_4_way_info <= 4'h0;
      entries_4_hptw_bypassed <= 1'h0;
      entries_4_n <= 1'h0;
      entries_4_data <= 64'h0;
      entries_5_ppn <= 36'h0;
      entries_5_vpn <= 38'h0;
      entries_5_s2xlate <= 2'h0;
      entries_5_id <= 4'h0;
      entries_5_wait_id <= 3'h0;
      entries_5_cf <= 1'h0;
      entries_5_hit <= 1'h0;
      entries_5_cfs_0 <= 1'h0;
      entries_5_cfs_1 <= 1'h0;
      entries_5_cfs_2 <= 1'h0;
      entries_5_cfs_3 <= 1'h0;
      entries_5_cfs_4 <= 1'h0;
      entries_5_cfs_5 <= 1'h0;
      entries_5_cfs_6 <= 1'h0;
      entries_5_cfs_7 <= 1'h0;
      entries_5_level <= 2'h0;
      entries_5_way_info <= 4'h0;
      entries_5_hptw_bypassed <= 1'h0;
      entries_5_n <= 1'h0;
      entries_5_data <= 64'h0;
      entries_6_ppn <= 36'h0;
      entries_6_vpn <= 38'h0;
      entries_6_s2xlate <= 2'h0;
      entries_6_id <= 4'h0;
      entries_6_wait_id <= 3'h0;
      entries_6_cf <= 1'h0;
      entries_6_hit <= 1'h0;
      entries_6_cfs_0 <= 1'h0;
      entries_6_cfs_1 <= 1'h0;
      entries_6_cfs_2 <= 1'h0;
      entries_6_cfs_3 <= 1'h0;
      entries_6_cfs_4 <= 1'h0;
      entries_6_cfs_5 <= 1'h0;
      entries_6_cfs_6 <= 1'h0;
      entries_6_cfs_7 <= 1'h0;
      entries_6_level <= 2'h0;
      entries_6_way_info <= 4'h0;
      entries_6_hptw_bypassed <= 1'h0;
      entries_6_n <= 1'h0;
      entries_6_data <= 64'h0;
      entries_7_ppn <= 36'h0;
      entries_7_vpn <= 38'h0;
      entries_7_s2xlate <= 2'h0;
      entries_7_id <= 4'h0;
      entries_7_wait_id <= 3'h0;
      entries_7_cf <= 1'h0;
      entries_7_hit <= 1'h0;
      entries_7_cfs_0 <= 1'h0;
      entries_7_cfs_1 <= 1'h0;
      entries_7_cfs_2 <= 1'h0;
      entries_7_cfs_3 <= 1'h0;
      entries_7_cfs_4 <= 1'h0;
      entries_7_cfs_5 <= 1'h0;
      entries_7_cfs_6 <= 1'h0;
      entries_7_cfs_7 <= 1'h0;
      entries_7_level <= 2'h0;
      entries_7_way_info <= 4'h0;
      entries_7_hptw_bypassed <= 1'h0;
      entries_7_n <= 1'h0;
      entries_7_data <= 64'h0;
      state_0 <= 3'h0;
      state_1 <= 3'h0;
      state_2 <= 3'h0;
      state_3 <= 3'h0;
      state_4 <= 3'h0;
      state_5 <= 3'h0;
      state_6 <= 3'h0;
      state_7 <= 3'h0;
      wakeup_stall <= 1'h0;
      io_wakeup_valid_valid <= 1'h0;
    end
    else begin
      if (_GEN_40) begin
        entries_0_ppn <= _GEN[io_req_bits_level];
        entries_0_vpn <= io_req_bits_vpn;
        entries_0_s2xlate <= io_req_bits_s2xlate;
        entries_0_id <= _GEN_54;
        entries_0_level <= io_req_bits_level;
        entries_0_way_info <= io_req_bits_way_info;
        entries_0_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_0_n <= io_req_bits_n;
      end
      if (_GEN_84)
        entries_0_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_69 | hit) begin
        if (_GEN_40) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_0_wait_id <= _mem_arb_io_chosen;
            else
              entries_0_wait_id <= _wait_id_T_6;
          end
          else
            entries_0_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait) begin
        if (cm_dup_req_fire)
          entries_0_wait_id <= _mem_arb_io_chosen;
        else
          entries_0_wait_id <=
            (is_waiting_0 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_92) begin
        entries_0_cf <= _entries_0_cf_T_5[0];
        entries_0_cfs_0 <= _GEN_102[0];
        entries_0_cfs_1 <= _GEN_102[1];
        entries_0_cfs_2 <= _GEN_102[2];
        entries_0_cfs_3 <= _GEN_102[3];
        entries_0_cfs_4 <= _GEN_102[4];
        entries_0_cfs_5 <= _GEN_102[5];
        entries_0_cfs_6 <= _GEN_102[6];
        entries_0_cfs_7 <= _GEN_102[7];
        entries_0_data <= _selectedBits_WIRE_19;
      end
      else if (_GEN_69) begin
        if (hit) begin
          entries_0_cf <= _GEN_68[entries_0_ppn[2:0]];
          entries_0_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_0_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_0_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_0_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_0_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_0_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_0_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_0_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp) begin
          entries_0_cf <= _entries_0_cf_T_2[0];
          entries_0_cfs_0 <= _GEN_114[0];
          entries_0_cfs_1 <= _GEN_114[1];
          entries_0_cfs_2 <= _GEN_114[2];
          entries_0_cfs_3 <= _GEN_114[3];
          entries_0_cfs_4 <= _GEN_114[4];
          entries_0_cfs_5 <= _GEN_114[5];
          entries_0_cfs_6 <= _GEN_114[6];
          entries_0_cfs_7 <= _GEN_114[7];
        end
        else if (_GEN_58) begin
          entries_0_cf <= accessFault;
          entries_0_cfs_0 <= accessFault;
          entries_0_cfs_1 <= accessFault;
          entries_0_cfs_2 <= accessFault;
          entries_0_cfs_3 <= accessFault;
          entries_0_cfs_4 <= accessFault;
          entries_0_cfs_5 <= accessFault;
          entries_0_cfs_6 <= accessFault;
          entries_0_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_112) begin
            entries_0_cf <= _entries_cf_T_1[0];
            entries_0_cfs_0 <= _GEN_57[0];
            entries_0_cfs_1 <= _GEN_57[1];
            entries_0_cfs_2 <= _GEN_57[2];
            entries_0_cfs_3 <= _GEN_57[3];
            entries_0_cfs_4 <= _GEN_57[4];
            entries_0_cfs_5 <= _GEN_57[5];
            entries_0_cfs_6 <= _GEN_57[6];
            entries_0_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_0_cf <= _GEN_103;
            entries_0_cfs_0 <= _GEN_104;
            entries_0_cfs_1 <= _GEN_105;
            entries_0_cfs_2 <= _GEN_106;
            entries_0_cfs_3 <= _GEN_107;
            entries_0_cfs_4 <= _GEN_108;
            entries_0_cfs_5 <= _GEN_109;
            entries_0_cfs_6 <= _GEN_110;
            entries_0_cfs_7 <= _GEN_111;
          end
        end
      end
      else if (_GEN_58) begin
        entries_0_cf <= accessFault;
        entries_0_cfs_0 <= accessFault;
        entries_0_cfs_1 <= accessFault;
        entries_0_cfs_2 <= accessFault;
        entries_0_cfs_3 <= accessFault;
        entries_0_cfs_4 <= accessFault;
        entries_0_cfs_5 <= accessFault;
        entries_0_cfs_6 <= accessFault;
        entries_0_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_112) begin
          entries_0_cf <= _entries_cf_T_1[0];
          entries_0_cfs_0 <= _GEN_57[0];
          entries_0_cfs_1 <= _GEN_57[1];
          entries_0_cfs_2 <= _GEN_57[2];
          entries_0_cfs_3 <= _GEN_57[3];
          entries_0_cfs_4 <= _GEN_57[4];
          entries_0_cfs_5 <= _GEN_57[5];
          entries_0_cfs_6 <= _GEN_57[6];
          entries_0_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_0_cf <= _GEN_103;
          entries_0_cfs_0 <= _GEN_104;
          entries_0_cfs_1 <= _GEN_105;
          entries_0_cfs_2 <= _GEN_106;
          entries_0_cfs_3 <= _GEN_107;
          entries_0_cfs_4 <= _GEN_108;
          entries_0_cfs_5 <= _GEN_109;
          entries_0_cfs_6 <= _GEN_110;
          entries_0_cfs_7 <= _GEN_111;
        end
      end
      if (_GEN_69)
        entries_0_hit <= hit | cm_to_wait | cm_dup_wait_resp;
      else if (_GEN_40)
        entries_0_hit <= _entries_hit_T;
      if (_GEN_42) begin
        entries_1_ppn <= _GEN[io_req_bits_level];
        entries_1_vpn <= io_req_bits_vpn;
        entries_1_s2xlate <= io_req_bits_s2xlate;
        entries_1_id <= _GEN_54;
        entries_1_level <= io_req_bits_level;
        entries_1_way_info <= io_req_bits_way_info;
        entries_1_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_1_n <= io_req_bits_n;
      end
      if (_GEN_85)
        entries_1_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_71 | hit) begin
        if (_GEN_42) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_1_wait_id <= _mem_arb_io_chosen;
            else
              entries_1_wait_id <= _wait_id_T_6;
          end
          else
            entries_1_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_1) begin
        if (cm_dup_req_fire_1)
          entries_1_wait_id <= _mem_arb_io_chosen;
        else
          entries_1_wait_id <=
            (cm_dup_vec_wait_0_1 ? entries_0_wait_id : 3'h0)
            | (is_waiting_1 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2_1 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3_1 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4_1 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5_1 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6_1 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7_1 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_93) begin
        entries_1_cf <= _entries_1_cf_T_5[0];
        entries_1_cfs_0 <= _GEN_116[0];
        entries_1_cfs_1 <= _GEN_116[1];
        entries_1_cfs_2 <= _GEN_116[2];
        entries_1_cfs_3 <= _GEN_116[3];
        entries_1_cfs_4 <= _GEN_116[4];
        entries_1_cfs_5 <= _GEN_116[5];
        entries_1_cfs_6 <= _GEN_116[6];
        entries_1_cfs_7 <= _GEN_116[7];
        entries_1_data <= _selectedBits_WIRE_21;
      end
      else if (_GEN_71) begin
        if (hit) begin
          entries_1_cf <= _GEN_68[entries_1_ppn[2:0]];
          entries_1_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_1_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_1_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_1_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_1_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_1_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_1_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_1_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_1) begin
          entries_1_cf <= _entries_1_cf_T_2[0];
          entries_1_cfs_0 <= _GEN_128[0];
          entries_1_cfs_1 <= _GEN_128[1];
          entries_1_cfs_2 <= _GEN_128[2];
          entries_1_cfs_3 <= _GEN_128[3];
          entries_1_cfs_4 <= _GEN_128[4];
          entries_1_cfs_5 <= _GEN_128[5];
          entries_1_cfs_6 <= _GEN_128[6];
          entries_1_cfs_7 <= _GEN_128[7];
        end
        else if (_GEN_59) begin
          entries_1_cf <= accessFault;
          entries_1_cfs_0 <= accessFault;
          entries_1_cfs_1 <= accessFault;
          entries_1_cfs_2 <= accessFault;
          entries_1_cfs_3 <= accessFault;
          entries_1_cfs_4 <= accessFault;
          entries_1_cfs_5 <= accessFault;
          entries_1_cfs_6 <= accessFault;
          entries_1_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_126) begin
            entries_1_cf <= _entries_cf_T_1[0];
            entries_1_cfs_0 <= _GEN_57[0];
            entries_1_cfs_1 <= _GEN_57[1];
            entries_1_cfs_2 <= _GEN_57[2];
            entries_1_cfs_3 <= _GEN_57[3];
            entries_1_cfs_4 <= _GEN_57[4];
            entries_1_cfs_5 <= _GEN_57[5];
            entries_1_cfs_6 <= _GEN_57[6];
            entries_1_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_1_cf <= _GEN_117;
            entries_1_cfs_0 <= _GEN_118;
            entries_1_cfs_1 <= _GEN_119;
            entries_1_cfs_2 <= _GEN_120;
            entries_1_cfs_3 <= _GEN_121;
            entries_1_cfs_4 <= _GEN_122;
            entries_1_cfs_5 <= _GEN_123;
            entries_1_cfs_6 <= _GEN_124;
            entries_1_cfs_7 <= _GEN_125;
          end
        end
      end
      else if (_GEN_59) begin
        entries_1_cf <= accessFault;
        entries_1_cfs_0 <= accessFault;
        entries_1_cfs_1 <= accessFault;
        entries_1_cfs_2 <= accessFault;
        entries_1_cfs_3 <= accessFault;
        entries_1_cfs_4 <= accessFault;
        entries_1_cfs_5 <= accessFault;
        entries_1_cfs_6 <= accessFault;
        entries_1_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_126) begin
          entries_1_cf <= _entries_cf_T_1[0];
          entries_1_cfs_0 <= _GEN_57[0];
          entries_1_cfs_1 <= _GEN_57[1];
          entries_1_cfs_2 <= _GEN_57[2];
          entries_1_cfs_3 <= _GEN_57[3];
          entries_1_cfs_4 <= _GEN_57[4];
          entries_1_cfs_5 <= _GEN_57[5];
          entries_1_cfs_6 <= _GEN_57[6];
          entries_1_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_1_cf <= _GEN_117;
          entries_1_cfs_0 <= _GEN_118;
          entries_1_cfs_1 <= _GEN_119;
          entries_1_cfs_2 <= _GEN_120;
          entries_1_cfs_3 <= _GEN_121;
          entries_1_cfs_4 <= _GEN_122;
          entries_1_cfs_5 <= _GEN_123;
          entries_1_cfs_6 <= _GEN_124;
          entries_1_cfs_7 <= _GEN_125;
        end
      end
      if (_GEN_71)
        entries_1_hit <= hit | cm_to_wait_1 | cm_dup_wait_resp_1;
      else if (_GEN_42)
        entries_1_hit <= _entries_hit_T;
      if (_GEN_44) begin
        entries_2_ppn <= _GEN[io_req_bits_level];
        entries_2_vpn <= io_req_bits_vpn;
        entries_2_s2xlate <= io_req_bits_s2xlate;
        entries_2_id <= _GEN_54;
        entries_2_level <= io_req_bits_level;
        entries_2_way_info <= io_req_bits_way_info;
        entries_2_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_2_n <= io_req_bits_n;
      end
      if (_GEN_86)
        entries_2_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_73 | hit) begin
        if (_GEN_44) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_2_wait_id <= _mem_arb_io_chosen;
            else
              entries_2_wait_id <= _wait_id_T_6;
          end
          else
            entries_2_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_2) begin
        if (cm_dup_req_fire_2)
          entries_2_wait_id <= _mem_arb_io_chosen;
        else
          entries_2_wait_id <=
            (cm_dup_vec_wait_0_2 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1_2 ? entries_1_wait_id : 3'h0)
            | (is_waiting_2 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3_2 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4_2 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5_2 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6_2 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7_2 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_94) begin
        entries_2_cf <= _entries_2_cf_T_5[0];
        entries_2_cfs_0 <= _GEN_130[0];
        entries_2_cfs_1 <= _GEN_130[1];
        entries_2_cfs_2 <= _GEN_130[2];
        entries_2_cfs_3 <= _GEN_130[3];
        entries_2_cfs_4 <= _GEN_130[4];
        entries_2_cfs_5 <= _GEN_130[5];
        entries_2_cfs_6 <= _GEN_130[6];
        entries_2_cfs_7 <= _GEN_130[7];
        entries_2_data <= _selectedBits_WIRE_23;
      end
      else if (_GEN_73) begin
        if (hit) begin
          entries_2_cf <= _GEN_68[entries_2_ppn[2:0]];
          entries_2_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_2_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_2_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_2_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_2_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_2_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_2_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_2_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_2) begin
          entries_2_cf <= _entries_2_cf_T_2[0];
          entries_2_cfs_0 <= _GEN_142[0];
          entries_2_cfs_1 <= _GEN_142[1];
          entries_2_cfs_2 <= _GEN_142[2];
          entries_2_cfs_3 <= _GEN_142[3];
          entries_2_cfs_4 <= _GEN_142[4];
          entries_2_cfs_5 <= _GEN_142[5];
          entries_2_cfs_6 <= _GEN_142[6];
          entries_2_cfs_7 <= _GEN_142[7];
        end
        else if (_GEN_60) begin
          entries_2_cf <= accessFault;
          entries_2_cfs_0 <= accessFault;
          entries_2_cfs_1 <= accessFault;
          entries_2_cfs_2 <= accessFault;
          entries_2_cfs_3 <= accessFault;
          entries_2_cfs_4 <= accessFault;
          entries_2_cfs_5 <= accessFault;
          entries_2_cfs_6 <= accessFault;
          entries_2_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_140) begin
            entries_2_cf <= _entries_cf_T_1[0];
            entries_2_cfs_0 <= _GEN_57[0];
            entries_2_cfs_1 <= _GEN_57[1];
            entries_2_cfs_2 <= _GEN_57[2];
            entries_2_cfs_3 <= _GEN_57[3];
            entries_2_cfs_4 <= _GEN_57[4];
            entries_2_cfs_5 <= _GEN_57[5];
            entries_2_cfs_6 <= _GEN_57[6];
            entries_2_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_2_cf <= _GEN_131;
            entries_2_cfs_0 <= _GEN_132;
            entries_2_cfs_1 <= _GEN_133;
            entries_2_cfs_2 <= _GEN_134;
            entries_2_cfs_3 <= _GEN_135;
            entries_2_cfs_4 <= _GEN_136;
            entries_2_cfs_5 <= _GEN_137;
            entries_2_cfs_6 <= _GEN_138;
            entries_2_cfs_7 <= _GEN_139;
          end
        end
      end
      else if (_GEN_60) begin
        entries_2_cf <= accessFault;
        entries_2_cfs_0 <= accessFault;
        entries_2_cfs_1 <= accessFault;
        entries_2_cfs_2 <= accessFault;
        entries_2_cfs_3 <= accessFault;
        entries_2_cfs_4 <= accessFault;
        entries_2_cfs_5 <= accessFault;
        entries_2_cfs_6 <= accessFault;
        entries_2_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_140) begin
          entries_2_cf <= _entries_cf_T_1[0];
          entries_2_cfs_0 <= _GEN_57[0];
          entries_2_cfs_1 <= _GEN_57[1];
          entries_2_cfs_2 <= _GEN_57[2];
          entries_2_cfs_3 <= _GEN_57[3];
          entries_2_cfs_4 <= _GEN_57[4];
          entries_2_cfs_5 <= _GEN_57[5];
          entries_2_cfs_6 <= _GEN_57[6];
          entries_2_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_2_cf <= _GEN_131;
          entries_2_cfs_0 <= _GEN_132;
          entries_2_cfs_1 <= _GEN_133;
          entries_2_cfs_2 <= _GEN_134;
          entries_2_cfs_3 <= _GEN_135;
          entries_2_cfs_4 <= _GEN_136;
          entries_2_cfs_5 <= _GEN_137;
          entries_2_cfs_6 <= _GEN_138;
          entries_2_cfs_7 <= _GEN_139;
        end
      end
      if (_GEN_73)
        entries_2_hit <= hit | cm_to_wait_2 | cm_dup_wait_resp_2;
      else if (_GEN_44)
        entries_2_hit <= _entries_hit_T;
      if (_GEN_46) begin
        entries_3_ppn <= _GEN[io_req_bits_level];
        entries_3_vpn <= io_req_bits_vpn;
        entries_3_s2xlate <= io_req_bits_s2xlate;
        entries_3_id <= _GEN_54;
        entries_3_level <= io_req_bits_level;
        entries_3_way_info <= io_req_bits_way_info;
        entries_3_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_3_n <= io_req_bits_n;
      end
      if (_GEN_87)
        entries_3_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_75 | hit) begin
        if (_GEN_46) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_3_wait_id <= _mem_arb_io_chosen;
            else
              entries_3_wait_id <= _wait_id_T_6;
          end
          else
            entries_3_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_3) begin
        if (cm_dup_req_fire_3)
          entries_3_wait_id <= _mem_arb_io_chosen;
        else
          entries_3_wait_id <=
            (cm_dup_vec_wait_0_3 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1_3 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2_3 ? entries_2_wait_id : 3'h0)
            | (is_waiting_3 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4_3 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5_3 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6_3 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7_3 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_95) begin
        entries_3_cf <= _entries_3_cf_T_5[0];
        entries_3_cfs_0 <= _GEN_144[0];
        entries_3_cfs_1 <= _GEN_144[1];
        entries_3_cfs_2 <= _GEN_144[2];
        entries_3_cfs_3 <= _GEN_144[3];
        entries_3_cfs_4 <= _GEN_144[4];
        entries_3_cfs_5 <= _GEN_144[5];
        entries_3_cfs_6 <= _GEN_144[6];
        entries_3_cfs_7 <= _GEN_144[7];
        entries_3_data <= _selectedBits_WIRE_25;
      end
      else if (_GEN_75) begin
        if (hit) begin
          entries_3_cf <= _GEN_68[entries_3_ppn[2:0]];
          entries_3_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_3_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_3_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_3_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_3_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_3_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_3_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_3_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_3) begin
          entries_3_cf <= _entries_3_cf_T_2[0];
          entries_3_cfs_0 <= _GEN_156[0];
          entries_3_cfs_1 <= _GEN_156[1];
          entries_3_cfs_2 <= _GEN_156[2];
          entries_3_cfs_3 <= _GEN_156[3];
          entries_3_cfs_4 <= _GEN_156[4];
          entries_3_cfs_5 <= _GEN_156[5];
          entries_3_cfs_6 <= _GEN_156[6];
          entries_3_cfs_7 <= _GEN_156[7];
        end
        else if (_GEN_61) begin
          entries_3_cf <= accessFault;
          entries_3_cfs_0 <= accessFault;
          entries_3_cfs_1 <= accessFault;
          entries_3_cfs_2 <= accessFault;
          entries_3_cfs_3 <= accessFault;
          entries_3_cfs_4 <= accessFault;
          entries_3_cfs_5 <= accessFault;
          entries_3_cfs_6 <= accessFault;
          entries_3_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_154) begin
            entries_3_cf <= _entries_cf_T_1[0];
            entries_3_cfs_0 <= _GEN_57[0];
            entries_3_cfs_1 <= _GEN_57[1];
            entries_3_cfs_2 <= _GEN_57[2];
            entries_3_cfs_3 <= _GEN_57[3];
            entries_3_cfs_4 <= _GEN_57[4];
            entries_3_cfs_5 <= _GEN_57[5];
            entries_3_cfs_6 <= _GEN_57[6];
            entries_3_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_3_cf <= _GEN_145;
            entries_3_cfs_0 <= _GEN_146;
            entries_3_cfs_1 <= _GEN_147;
            entries_3_cfs_2 <= _GEN_148;
            entries_3_cfs_3 <= _GEN_149;
            entries_3_cfs_4 <= _GEN_150;
            entries_3_cfs_5 <= _GEN_151;
            entries_3_cfs_6 <= _GEN_152;
            entries_3_cfs_7 <= _GEN_153;
          end
        end
      end
      else if (_GEN_61) begin
        entries_3_cf <= accessFault;
        entries_3_cfs_0 <= accessFault;
        entries_3_cfs_1 <= accessFault;
        entries_3_cfs_2 <= accessFault;
        entries_3_cfs_3 <= accessFault;
        entries_3_cfs_4 <= accessFault;
        entries_3_cfs_5 <= accessFault;
        entries_3_cfs_6 <= accessFault;
        entries_3_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_154) begin
          entries_3_cf <= _entries_cf_T_1[0];
          entries_3_cfs_0 <= _GEN_57[0];
          entries_3_cfs_1 <= _GEN_57[1];
          entries_3_cfs_2 <= _GEN_57[2];
          entries_3_cfs_3 <= _GEN_57[3];
          entries_3_cfs_4 <= _GEN_57[4];
          entries_3_cfs_5 <= _GEN_57[5];
          entries_3_cfs_6 <= _GEN_57[6];
          entries_3_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_3_cf <= _GEN_145;
          entries_3_cfs_0 <= _GEN_146;
          entries_3_cfs_1 <= _GEN_147;
          entries_3_cfs_2 <= _GEN_148;
          entries_3_cfs_3 <= _GEN_149;
          entries_3_cfs_4 <= _GEN_150;
          entries_3_cfs_5 <= _GEN_151;
          entries_3_cfs_6 <= _GEN_152;
          entries_3_cfs_7 <= _GEN_153;
        end
      end
      if (_GEN_75)
        entries_3_hit <= hit | cm_to_wait_3 | cm_dup_wait_resp_3;
      else if (_GEN_46)
        entries_3_hit <= _entries_hit_T;
      if (_GEN_48) begin
        entries_4_ppn <= _GEN[io_req_bits_level];
        entries_4_vpn <= io_req_bits_vpn;
        entries_4_s2xlate <= io_req_bits_s2xlate;
        entries_4_id <= _GEN_54;
        entries_4_level <= io_req_bits_level;
        entries_4_way_info <= io_req_bits_way_info;
        entries_4_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_4_n <= io_req_bits_n;
      end
      if (_GEN_88)
        entries_4_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_77 | hit) begin
        if (_GEN_48) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_4_wait_id <= _mem_arb_io_chosen;
            else
              entries_4_wait_id <= _wait_id_T_6;
          end
          else
            entries_4_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_4) begin
        if (cm_dup_req_fire_4)
          entries_4_wait_id <= _mem_arb_io_chosen;
        else
          entries_4_wait_id <=
            (cm_dup_vec_wait_0_4 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1_4 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2_4 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3_4 ? entries_3_wait_id : 3'h0)
            | (is_waiting_4 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5_4 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6_4 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7_4 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_96) begin
        entries_4_cf <= _entries_4_cf_T_5[0];
        entries_4_cfs_0 <= _GEN_158[0];
        entries_4_cfs_1 <= _GEN_158[1];
        entries_4_cfs_2 <= _GEN_158[2];
        entries_4_cfs_3 <= _GEN_158[3];
        entries_4_cfs_4 <= _GEN_158[4];
        entries_4_cfs_5 <= _GEN_158[5];
        entries_4_cfs_6 <= _GEN_158[6];
        entries_4_cfs_7 <= _GEN_158[7];
        entries_4_data <= _selectedBits_WIRE_27;
      end
      else if (_GEN_77) begin
        if (hit) begin
          entries_4_cf <= _GEN_68[entries_4_ppn[2:0]];
          entries_4_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_4_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_4_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_4_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_4_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_4_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_4_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_4_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_4) begin
          entries_4_cf <= _entries_4_cf_T_2[0];
          entries_4_cfs_0 <= _GEN_170[0];
          entries_4_cfs_1 <= _GEN_170[1];
          entries_4_cfs_2 <= _GEN_170[2];
          entries_4_cfs_3 <= _GEN_170[3];
          entries_4_cfs_4 <= _GEN_170[4];
          entries_4_cfs_5 <= _GEN_170[5];
          entries_4_cfs_6 <= _GEN_170[6];
          entries_4_cfs_7 <= _GEN_170[7];
        end
        else if (_GEN_62) begin
          entries_4_cf <= accessFault;
          entries_4_cfs_0 <= accessFault;
          entries_4_cfs_1 <= accessFault;
          entries_4_cfs_2 <= accessFault;
          entries_4_cfs_3 <= accessFault;
          entries_4_cfs_4 <= accessFault;
          entries_4_cfs_5 <= accessFault;
          entries_4_cfs_6 <= accessFault;
          entries_4_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_168) begin
            entries_4_cf <= _entries_cf_T_1[0];
            entries_4_cfs_0 <= _GEN_57[0];
            entries_4_cfs_1 <= _GEN_57[1];
            entries_4_cfs_2 <= _GEN_57[2];
            entries_4_cfs_3 <= _GEN_57[3];
            entries_4_cfs_4 <= _GEN_57[4];
            entries_4_cfs_5 <= _GEN_57[5];
            entries_4_cfs_6 <= _GEN_57[6];
            entries_4_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_4_cf <= _GEN_159;
            entries_4_cfs_0 <= _GEN_160;
            entries_4_cfs_1 <= _GEN_161;
            entries_4_cfs_2 <= _GEN_162;
            entries_4_cfs_3 <= _GEN_163;
            entries_4_cfs_4 <= _GEN_164;
            entries_4_cfs_5 <= _GEN_165;
            entries_4_cfs_6 <= _GEN_166;
            entries_4_cfs_7 <= _GEN_167;
          end
        end
      end
      else if (_GEN_62) begin
        entries_4_cf <= accessFault;
        entries_4_cfs_0 <= accessFault;
        entries_4_cfs_1 <= accessFault;
        entries_4_cfs_2 <= accessFault;
        entries_4_cfs_3 <= accessFault;
        entries_4_cfs_4 <= accessFault;
        entries_4_cfs_5 <= accessFault;
        entries_4_cfs_6 <= accessFault;
        entries_4_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_168) begin
          entries_4_cf <= _entries_cf_T_1[0];
          entries_4_cfs_0 <= _GEN_57[0];
          entries_4_cfs_1 <= _GEN_57[1];
          entries_4_cfs_2 <= _GEN_57[2];
          entries_4_cfs_3 <= _GEN_57[3];
          entries_4_cfs_4 <= _GEN_57[4];
          entries_4_cfs_5 <= _GEN_57[5];
          entries_4_cfs_6 <= _GEN_57[6];
          entries_4_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_4_cf <= _GEN_159;
          entries_4_cfs_0 <= _GEN_160;
          entries_4_cfs_1 <= _GEN_161;
          entries_4_cfs_2 <= _GEN_162;
          entries_4_cfs_3 <= _GEN_163;
          entries_4_cfs_4 <= _GEN_164;
          entries_4_cfs_5 <= _GEN_165;
          entries_4_cfs_6 <= _GEN_166;
          entries_4_cfs_7 <= _GEN_167;
        end
      end
      if (_GEN_77)
        entries_4_hit <= hit | cm_to_wait_4 | cm_dup_wait_resp_4;
      else if (_GEN_48)
        entries_4_hit <= _entries_hit_T;
      if (_GEN_50) begin
        entries_5_ppn <= _GEN[io_req_bits_level];
        entries_5_vpn <= io_req_bits_vpn;
        entries_5_s2xlate <= io_req_bits_s2xlate;
        entries_5_id <= _GEN_54;
        entries_5_level <= io_req_bits_level;
        entries_5_way_info <= io_req_bits_way_info;
        entries_5_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_5_n <= io_req_bits_n;
      end
      if (_GEN_89)
        entries_5_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_79 | hit) begin
        if (_GEN_50) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_5_wait_id <= _mem_arb_io_chosen;
            else
              entries_5_wait_id <= _wait_id_T_6;
          end
          else
            entries_5_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_5) begin
        if (cm_dup_req_fire_5)
          entries_5_wait_id <= _mem_arb_io_chosen;
        else
          entries_5_wait_id <=
            (cm_dup_vec_wait_0_5 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1_5 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2_5 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3_5 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4_5 ? entries_4_wait_id : 3'h0)
            | (is_waiting_5 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6_5 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7_5 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_97) begin
        entries_5_cf <= _entries_5_cf_T_5[0];
        entries_5_cfs_0 <= _GEN_172[0];
        entries_5_cfs_1 <= _GEN_172[1];
        entries_5_cfs_2 <= _GEN_172[2];
        entries_5_cfs_3 <= _GEN_172[3];
        entries_5_cfs_4 <= _GEN_172[4];
        entries_5_cfs_5 <= _GEN_172[5];
        entries_5_cfs_6 <= _GEN_172[6];
        entries_5_cfs_7 <= _GEN_172[7];
        entries_5_data <= _selectedBits_WIRE_29;
      end
      else if (_GEN_79) begin
        if (hit) begin
          entries_5_cf <= _GEN_68[entries_5_ppn[2:0]];
          entries_5_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_5_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_5_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_5_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_5_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_5_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_5_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_5_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_5) begin
          entries_5_cf <= _entries_5_cf_T_2[0];
          entries_5_cfs_0 <= _GEN_184[0];
          entries_5_cfs_1 <= _GEN_184[1];
          entries_5_cfs_2 <= _GEN_184[2];
          entries_5_cfs_3 <= _GEN_184[3];
          entries_5_cfs_4 <= _GEN_184[4];
          entries_5_cfs_5 <= _GEN_184[5];
          entries_5_cfs_6 <= _GEN_184[6];
          entries_5_cfs_7 <= _GEN_184[7];
        end
        else if (_GEN_63) begin
          entries_5_cf <= accessFault;
          entries_5_cfs_0 <= accessFault;
          entries_5_cfs_1 <= accessFault;
          entries_5_cfs_2 <= accessFault;
          entries_5_cfs_3 <= accessFault;
          entries_5_cfs_4 <= accessFault;
          entries_5_cfs_5 <= accessFault;
          entries_5_cfs_6 <= accessFault;
          entries_5_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_182) begin
            entries_5_cf <= _entries_cf_T_1[0];
            entries_5_cfs_0 <= _GEN_57[0];
            entries_5_cfs_1 <= _GEN_57[1];
            entries_5_cfs_2 <= _GEN_57[2];
            entries_5_cfs_3 <= _GEN_57[3];
            entries_5_cfs_4 <= _GEN_57[4];
            entries_5_cfs_5 <= _GEN_57[5];
            entries_5_cfs_6 <= _GEN_57[6];
            entries_5_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_5_cf <= _GEN_173;
            entries_5_cfs_0 <= _GEN_174;
            entries_5_cfs_1 <= _GEN_175;
            entries_5_cfs_2 <= _GEN_176;
            entries_5_cfs_3 <= _GEN_177;
            entries_5_cfs_4 <= _GEN_178;
            entries_5_cfs_5 <= _GEN_179;
            entries_5_cfs_6 <= _GEN_180;
            entries_5_cfs_7 <= _GEN_181;
          end
        end
      end
      else if (_GEN_63) begin
        entries_5_cf <= accessFault;
        entries_5_cfs_0 <= accessFault;
        entries_5_cfs_1 <= accessFault;
        entries_5_cfs_2 <= accessFault;
        entries_5_cfs_3 <= accessFault;
        entries_5_cfs_4 <= accessFault;
        entries_5_cfs_5 <= accessFault;
        entries_5_cfs_6 <= accessFault;
        entries_5_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_182) begin
          entries_5_cf <= _entries_cf_T_1[0];
          entries_5_cfs_0 <= _GEN_57[0];
          entries_5_cfs_1 <= _GEN_57[1];
          entries_5_cfs_2 <= _GEN_57[2];
          entries_5_cfs_3 <= _GEN_57[3];
          entries_5_cfs_4 <= _GEN_57[4];
          entries_5_cfs_5 <= _GEN_57[5];
          entries_5_cfs_6 <= _GEN_57[6];
          entries_5_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_5_cf <= _GEN_173;
          entries_5_cfs_0 <= _GEN_174;
          entries_5_cfs_1 <= _GEN_175;
          entries_5_cfs_2 <= _GEN_176;
          entries_5_cfs_3 <= _GEN_177;
          entries_5_cfs_4 <= _GEN_178;
          entries_5_cfs_5 <= _GEN_179;
          entries_5_cfs_6 <= _GEN_180;
          entries_5_cfs_7 <= _GEN_181;
        end
      end
      if (_GEN_79)
        entries_5_hit <= hit | cm_to_wait_5 | cm_dup_wait_resp_5;
      else if (_GEN_50)
        entries_5_hit <= _entries_hit_T;
      if (_GEN_52) begin
        entries_6_ppn <= _GEN[io_req_bits_level];
        entries_6_vpn <= io_req_bits_vpn;
        entries_6_s2xlate <= io_req_bits_s2xlate;
        entries_6_id <= _GEN_54;
        entries_6_level <= io_req_bits_level;
        entries_6_way_info <= io_req_bits_way_info;
        entries_6_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_6_n <= io_req_bits_n;
      end
      if (_GEN_90)
        entries_6_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_81 | hit) begin
        if (_GEN_52) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_6_wait_id <= _mem_arb_io_chosen;
            else
              entries_6_wait_id <= _wait_id_T_6;
          end
          else
            entries_6_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_6) begin
        if (cm_dup_req_fire_6)
          entries_6_wait_id <= _mem_arb_io_chosen;
        else
          entries_6_wait_id <=
            (cm_dup_vec_wait_0_6 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1_6 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2_6 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3_6 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4_6 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5_6 ? entries_5_wait_id : 3'h0)
            | (is_waiting_6 ? entries_6_wait_id : 3'h0)
            | (cm_dup_vec_wait_7_6 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_98) begin
        entries_6_cf <= _entries_6_cf_T_5[0];
        entries_6_cfs_0 <= _GEN_186[0];
        entries_6_cfs_1 <= _GEN_186[1];
        entries_6_cfs_2 <= _GEN_186[2];
        entries_6_cfs_3 <= _GEN_186[3];
        entries_6_cfs_4 <= _GEN_186[4];
        entries_6_cfs_5 <= _GEN_186[5];
        entries_6_cfs_6 <= _GEN_186[6];
        entries_6_cfs_7 <= _GEN_186[7];
        entries_6_data <= _selectedBits_WIRE_31;
      end
      else if (_GEN_81) begin
        if (hit) begin
          entries_6_cf <= _GEN_68[entries_6_ppn[2:0]];
          entries_6_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_6_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_6_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_6_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_6_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_6_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_6_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_6_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_6) begin
          entries_6_cf <= _entries_6_cf_T_2[0];
          entries_6_cfs_0 <= _GEN_198[0];
          entries_6_cfs_1 <= _GEN_198[1];
          entries_6_cfs_2 <= _GEN_198[2];
          entries_6_cfs_3 <= _GEN_198[3];
          entries_6_cfs_4 <= _GEN_198[4];
          entries_6_cfs_5 <= _GEN_198[5];
          entries_6_cfs_6 <= _GEN_198[6];
          entries_6_cfs_7 <= _GEN_198[7];
        end
        else if (_GEN_64) begin
          entries_6_cf <= accessFault;
          entries_6_cfs_0 <= accessFault;
          entries_6_cfs_1 <= accessFault;
          entries_6_cfs_2 <= accessFault;
          entries_6_cfs_3 <= accessFault;
          entries_6_cfs_4 <= accessFault;
          entries_6_cfs_5 <= accessFault;
          entries_6_cfs_6 <= accessFault;
          entries_6_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_196) begin
            entries_6_cf <= _entries_cf_T_1[0];
            entries_6_cfs_0 <= _GEN_57[0];
            entries_6_cfs_1 <= _GEN_57[1];
            entries_6_cfs_2 <= _GEN_57[2];
            entries_6_cfs_3 <= _GEN_57[3];
            entries_6_cfs_4 <= _GEN_57[4];
            entries_6_cfs_5 <= _GEN_57[5];
            entries_6_cfs_6 <= _GEN_57[6];
            entries_6_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_6_cf <= _GEN_187;
            entries_6_cfs_0 <= _GEN_188;
            entries_6_cfs_1 <= _GEN_189;
            entries_6_cfs_2 <= _GEN_190;
            entries_6_cfs_3 <= _GEN_191;
            entries_6_cfs_4 <= _GEN_192;
            entries_6_cfs_5 <= _GEN_193;
            entries_6_cfs_6 <= _GEN_194;
            entries_6_cfs_7 <= _GEN_195;
          end
        end
      end
      else if (_GEN_64) begin
        entries_6_cf <= accessFault;
        entries_6_cfs_0 <= accessFault;
        entries_6_cfs_1 <= accessFault;
        entries_6_cfs_2 <= accessFault;
        entries_6_cfs_3 <= accessFault;
        entries_6_cfs_4 <= accessFault;
        entries_6_cfs_5 <= accessFault;
        entries_6_cfs_6 <= accessFault;
        entries_6_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_196) begin
          entries_6_cf <= _entries_cf_T_1[0];
          entries_6_cfs_0 <= _GEN_57[0];
          entries_6_cfs_1 <= _GEN_57[1];
          entries_6_cfs_2 <= _GEN_57[2];
          entries_6_cfs_3 <= _GEN_57[3];
          entries_6_cfs_4 <= _GEN_57[4];
          entries_6_cfs_5 <= _GEN_57[5];
          entries_6_cfs_6 <= _GEN_57[6];
          entries_6_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_6_cf <= _GEN_187;
          entries_6_cfs_0 <= _GEN_188;
          entries_6_cfs_1 <= _GEN_189;
          entries_6_cfs_2 <= _GEN_190;
          entries_6_cfs_3 <= _GEN_191;
          entries_6_cfs_4 <= _GEN_192;
          entries_6_cfs_5 <= _GEN_193;
          entries_6_cfs_6 <= _GEN_194;
          entries_6_cfs_7 <= _GEN_195;
        end
      end
      if (_GEN_81)
        entries_6_hit <= hit | cm_to_wait_6 | cm_dup_wait_resp_6;
      else if (_GEN_52)
        entries_6_hit <= _entries_hit_T;
      if (_GEN_53) begin
        entries_7_ppn <= _GEN[io_req_bits_level];
        entries_7_vpn <= io_req_bits_vpn;
        entries_7_s2xlate <= io_req_bits_s2xlate;
        entries_7_id <= _GEN_54;
        entries_7_level <= io_req_bits_level;
        entries_7_way_info <= io_req_bits_way_info;
        entries_7_hptw_bypassed <= io_req_bits_hptw_bypassed;
        entries_7_n <= io_req_bits_n;
      end
      if (_GEN_91)
        entries_7_wait_id <= _mem_arb_io_chosen;
      else if (~_GEN_83 | hit) begin
        if (_GEN_53) begin
          if (to_wait) begin
            if (dup_req_fire)
              entries_7_wait_id <= _mem_arb_io_chosen;
            else
              entries_7_wait_id <= _wait_id_T_6;
          end
          else
            entries_7_wait_id <= enq_ptr;
        end
      end
      else if (cm_to_wait_7) begin
        if (cm_dup_req_fire_7)
          entries_7_wait_id <= _mem_arb_io_chosen;
        else
          entries_7_wait_id <=
            (cm_dup_vec_wait_0_7 ? entries_0_wait_id : 3'h0)
            | (cm_dup_vec_wait_1_7 ? entries_1_wait_id : 3'h0)
            | (cm_dup_vec_wait_2_7 ? entries_2_wait_id : 3'h0)
            | (cm_dup_vec_wait_3_7 ? entries_3_wait_id : 3'h0)
            | (cm_dup_vec_wait_4_7 ? entries_4_wait_id : 3'h0)
            | (cm_dup_vec_wait_5_7 ? entries_5_wait_id : 3'h0)
            | (cm_dup_vec_wait_6_7 ? entries_6_wait_id : 3'h0)
            | (is_waiting_7 ? entries_7_wait_id : 3'h0);
      end
      if (_GEN_99) begin
        entries_7_cf <= _entries_7_cf_T_5[0];
        entries_7_cfs_0 <= _GEN_200[0];
        entries_7_cfs_1 <= _GEN_200[1];
        entries_7_cfs_2 <= _GEN_200[2];
        entries_7_cfs_3 <= _GEN_200[3];
        entries_7_cfs_4 <= _GEN_200[4];
        entries_7_cfs_5 <= _GEN_200[5];
        entries_7_cfs_6 <= _GEN_200[6];
        entries_7_cfs_7 <= _GEN_200[7];
        entries_7_data <= _selectedBits_WIRE_33;
      end
      else if (_GEN_83) begin
        if (hit) begin
          entries_7_cf <= _GEN_68[entries_7_ppn[2:0]];
          entries_7_cfs_0 <= io_cache_resp_bits_cfs_0;
          entries_7_cfs_1 <= io_cache_resp_bits_cfs_1;
          entries_7_cfs_2 <= io_cache_resp_bits_cfs_2;
          entries_7_cfs_3 <= io_cache_resp_bits_cfs_3;
          entries_7_cfs_4 <= io_cache_resp_bits_cfs_4;
          entries_7_cfs_5 <= io_cache_resp_bits_cfs_5;
          entries_7_cfs_6 <= io_cache_resp_bits_cfs_6;
          entries_7_cfs_7 <= io_cache_resp_bits_cfs_7;
        end
        else if (cm_dup_wait_resp_7) begin
          entries_7_cf <= _entries_7_cf_T_2[0];
          entries_7_cfs_0 <= _GEN_202[0];
          entries_7_cfs_1 <= _GEN_202[1];
          entries_7_cfs_2 <= _GEN_202[2];
          entries_7_cfs_3 <= _GEN_202[3];
          entries_7_cfs_4 <= _GEN_202[4];
          entries_7_cfs_5 <= _GEN_202[5];
          entries_7_cfs_6 <= _GEN_202[6];
          entries_7_cfs_7 <= _GEN_202[7];
        end
        else if (_GEN_65) begin
          entries_7_cf <= accessFault;
          entries_7_cfs_0 <= accessFault;
          entries_7_cfs_1 <= accessFault;
          entries_7_cfs_2 <= accessFault;
          entries_7_cfs_3 <= accessFault;
          entries_7_cfs_4 <= accessFault;
          entries_7_cfs_5 <= accessFault;
          entries_7_cfs_6 <= accessFault;
          entries_7_cfs_7 <= accessFault;
        end
        else if (_io_pmp_req_bits_addr_T_4) begin
          if (_GEN_38) begin
            entries_7_cf <= _entries_cf_T_1[0];
            entries_7_cfs_0 <= _GEN_57[0];
            entries_7_cfs_1 <= _GEN_57[1];
            entries_7_cfs_2 <= _GEN_57[2];
            entries_7_cfs_3 <= _GEN_57[3];
            entries_7_cfs_4 <= _GEN_57[4];
            entries_7_cfs_5 <= _GEN_57[5];
            entries_7_cfs_6 <= _GEN_57[6];
            entries_7_cfs_7 <= _GEN_57[7];
          end
          else begin
            entries_7_cf <= _GEN_29;
            entries_7_cfs_0 <= _GEN_30;
            entries_7_cfs_1 <= _GEN_31;
            entries_7_cfs_2 <= _GEN_32;
            entries_7_cfs_3 <= _GEN_33;
            entries_7_cfs_4 <= _GEN_34;
            entries_7_cfs_5 <= _GEN_35;
            entries_7_cfs_6 <= _GEN_36;
            entries_7_cfs_7 <= _GEN_37;
          end
        end
      end
      else if (_GEN_65) begin
        entries_7_cf <= accessFault;
        entries_7_cfs_0 <= accessFault;
        entries_7_cfs_1 <= accessFault;
        entries_7_cfs_2 <= accessFault;
        entries_7_cfs_3 <= accessFault;
        entries_7_cfs_4 <= accessFault;
        entries_7_cfs_5 <= accessFault;
        entries_7_cfs_6 <= accessFault;
        entries_7_cfs_7 <= accessFault;
      end
      else if (_io_pmp_req_bits_addr_T_4) begin
        if (_GEN_38) begin
          entries_7_cf <= _entries_cf_T_1[0];
          entries_7_cfs_0 <= _GEN_57[0];
          entries_7_cfs_1 <= _GEN_57[1];
          entries_7_cfs_2 <= _GEN_57[2];
          entries_7_cfs_3 <= _GEN_57[3];
          entries_7_cfs_4 <= _GEN_57[4];
          entries_7_cfs_5 <= _GEN_57[5];
          entries_7_cfs_6 <= _GEN_57[6];
          entries_7_cfs_7 <= _GEN_57[7];
        end
        else begin
          entries_7_cf <= _GEN_29;
          entries_7_cfs_0 <= _GEN_30;
          entries_7_cfs_1 <= _GEN_31;
          entries_7_cfs_2 <= _GEN_32;
          entries_7_cfs_3 <= _GEN_33;
          entries_7_cfs_4 <= _GEN_34;
          entries_7_cfs_5 <= _GEN_35;
          entries_7_cfs_6 <= _GEN_36;
          entries_7_cfs_7 <= _GEN_37;
        end
      end
      if (_GEN_83)
        entries_7_hit <= hit | cm_to_wait_7 | cm_dup_wait_resp_7;
      else if (_GEN_53)
        entries_7_hit <= _entries_hit_T;
      if (flush | _GEN_100 & mem_ptr == 3'h0)
        state_0 <= 3'h0;
      else if (_GEN_92)
        state_0 <= 3'h6;
      else if (_GEN_84)
        state_0 <= 3'h5;
      else if (_GEN_69) begin
        if (hit | cm_dup_wait_resp)
          state_0 <= 3'h6;
        else
          state_0 <= {2'h2, cm_to_wait};
      end
      else if (_GEN_66 & is_cache_req_0 & _cache_req_arb_io_chosen == 3'h0)
        state_0 <= 3'h3;
      else if (_GEN_58)
        state_0 <= _state_T;
      else if (_GEN_40) begin
        if (dup_wait_resp)
          state_0 <= 3'h6;
        else
          state_0 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & mem_ptr == 3'h1)
        state_1 <= 3'h0;
      else if (_GEN_93)
        state_1 <= 3'h6;
      else if (_GEN_85)
        state_1 <= 3'h5;
      else if (_GEN_71) begin
        if (hit | cm_dup_wait_resp_1)
          state_1 <= 3'h6;
        else
          state_1 <= {2'h2, cm_to_wait_1};
      end
      else if (_GEN_66 & is_cache_req_1 & _cache_req_arb_io_chosen == 3'h1)
        state_1 <= 3'h3;
      else if (_GEN_59)
        state_1 <= _state_T;
      else if (_GEN_42) begin
        if (dup_wait_resp)
          state_1 <= 3'h6;
        else
          state_1 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & mem_ptr == 3'h2)
        state_2 <= 3'h0;
      else if (_GEN_94)
        state_2 <= 3'h6;
      else if (_GEN_86)
        state_2 <= 3'h5;
      else if (_GEN_73) begin
        if (hit | cm_dup_wait_resp_2)
          state_2 <= 3'h6;
        else
          state_2 <= {2'h2, cm_to_wait_2};
      end
      else if (_GEN_66 & is_cache_req_2 & _cache_req_arb_io_chosen == 3'h2)
        state_2 <= 3'h3;
      else if (_GEN_60)
        state_2 <= _state_T;
      else if (_GEN_44) begin
        if (dup_wait_resp)
          state_2 <= 3'h6;
        else
          state_2 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & mem_ptr == 3'h3)
        state_3 <= 3'h0;
      else if (_GEN_95)
        state_3 <= 3'h6;
      else if (_GEN_87)
        state_3 <= 3'h5;
      else if (_GEN_75) begin
        if (hit | cm_dup_wait_resp_3)
          state_3 <= 3'h6;
        else
          state_3 <= {2'h2, cm_to_wait_3};
      end
      else if (_GEN_66 & is_cache_req_3 & _cache_req_arb_io_chosen == 3'h3)
        state_3 <= 3'h3;
      else if (_GEN_61)
        state_3 <= _state_T;
      else if (_GEN_46) begin
        if (dup_wait_resp)
          state_3 <= 3'h6;
        else
          state_3 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & mem_ptr == 3'h4)
        state_4 <= 3'h0;
      else if (_GEN_96)
        state_4 <= 3'h6;
      else if (_GEN_88)
        state_4 <= 3'h5;
      else if (_GEN_77) begin
        if (hit | cm_dup_wait_resp_4)
          state_4 <= 3'h6;
        else
          state_4 <= {2'h2, cm_to_wait_4};
      end
      else if (_GEN_66 & is_cache_req_4 & _cache_req_arb_io_chosen == 3'h4)
        state_4 <= 3'h3;
      else if (_GEN_62)
        state_4 <= _state_T;
      else if (_GEN_48) begin
        if (dup_wait_resp)
          state_4 <= 3'h6;
        else
          state_4 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & mem_ptr == 3'h5)
        state_5 <= 3'h0;
      else if (_GEN_97)
        state_5 <= 3'h6;
      else if (_GEN_89)
        state_5 <= 3'h5;
      else if (_GEN_79) begin
        if (hit | cm_dup_wait_resp_5)
          state_5 <= 3'h6;
        else
          state_5 <= {2'h2, cm_to_wait_5};
      end
      else if (_GEN_66 & is_cache_req_5 & _cache_req_arb_io_chosen == 3'h5)
        state_5 <= 3'h3;
      else if (_GEN_63)
        state_5 <= _state_T;
      else if (_GEN_50) begin
        if (dup_wait_resp)
          state_5 <= 3'h6;
        else
          state_5 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & mem_ptr == 3'h6)
        state_6 <= 3'h0;
      else if (_GEN_98)
        state_6 <= 3'h6;
      else if (_GEN_90)
        state_6 <= 3'h5;
      else if (_GEN_81) begin
        if (hit | cm_dup_wait_resp_6)
          state_6 <= 3'h6;
        else
          state_6 <= {2'h2, cm_to_wait_6};
      end
      else if (_GEN_66 & is_cache_req_6 & _cache_req_arb_io_chosen == 3'h6)
        state_6 <= 3'h3;
      else if (_GEN_64)
        state_6 <= _state_T;
      else if (_GEN_52) begin
        if (dup_wait_resp)
          state_6 <= 3'h6;
        else
          state_6 <= _enq_state_normal_T;
      end
      if (flush | _GEN_100 & (&mem_ptr))
        state_7 <= 3'h0;
      else if (_GEN_99)
        state_7 <= 3'h6;
      else if (_GEN_91)
        state_7 <= 3'h5;
      else if (_GEN_83) begin
        if (hit | cm_dup_wait_resp_7)
          state_7 <= 3'h6;
        else
          state_7 <= {2'h2, cm_to_wait_7};
      end
      else if (_GEN_66 & is_cache_req_7 & (&_cache_req_arb_io_chosen))
        state_7 <= 3'h3;
      else if (_GEN_65)
        state_7 <= _state_T;
      else if (_GEN_53) begin
        if (dup_wait_resp)
          state_7 <= 3'h6;
        else
          state_7 <= _enq_state_normal_T;
      end
      wakeup_stall <=
        ~(io_wakeup_ready & io_wakeup_valid_0) & (wakeup_valid_1cycle | wakeup_stall);
      io_wakeup_valid_valid <=
        ~io_wakeup_ready & (wakeup_valid_1cycle | io_wakeup_valid_valid);
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    enq_ptr_reg <= enq_ptr;
    need_addr_check <=
      (dup_wait_resp ? 3'h6 : _enq_state_normal_T) == 3'h1 & _io_pmp_req_bits_addr_T_4
      & ~flush;
    if (_io_pmp_req_bits_addr_T_4)
      io_pmp_req_bits_addr_r <=
        64'({io_csr_mbmc_BMA, 6'h0} + {31'h0, _GEN[io_req_bits_level][35:6], 3'h0});
    if (wakeup_valid_1cycle) begin
      io_wakeup_bits_setIndex_r <= _GEN_11[mem_ptr][8:3];
      io_wakeup_bits_tag_r <= _GEN_11[mem_ptr];
      io_wakeup_bits_way_info_r <= _GEN_25[mem_ptr];
      io_wakeup_bits_pte_index_r <= _GEN_11[mem_ptr][2:0];
      io_wakeup_bits_check_success_r <= ~_GEN_14[mem_ptr];
      io_wakeup_bits_s2xlate_r <= _GEN_12[mem_ptr];
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:45];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        entries_0_ppn = {_RANDOM[6'h0], _RANDOM[6'h1][3:0]};
        entries_0_vpn = {_RANDOM[6'h1][31:4], _RANDOM[6'h2][9:0]};
        entries_0_s2xlate = _RANDOM[6'h2][11:10];
        entries_0_id = _RANDOM[6'h2][15:12];
        entries_0_wait_id = _RANDOM[6'h2][18:16];
        entries_0_cf = _RANDOM[6'h2][19];
        entries_0_hit = _RANDOM[6'h2][20];
        entries_0_cfs_0 = _RANDOM[6'h2][21];
        entries_0_cfs_1 = _RANDOM[6'h2][22];
        entries_0_cfs_2 = _RANDOM[6'h2][23];
        entries_0_cfs_3 = _RANDOM[6'h2][24];
        entries_0_cfs_4 = _RANDOM[6'h2][25];
        entries_0_cfs_5 = _RANDOM[6'h2][26];
        entries_0_cfs_6 = _RANDOM[6'h2][27];
        entries_0_cfs_7 = _RANDOM[6'h2][28];
        entries_0_level = _RANDOM[6'h2][30:29];
        entries_0_way_info = {_RANDOM[6'h2][31], _RANDOM[6'h3][2:0]};
        entries_0_hptw_bypassed = _RANDOM[6'h3][3];
        entries_0_n = _RANDOM[6'h3][4];
        entries_0_data = {_RANDOM[6'h3][31:5], _RANDOM[6'h4], _RANDOM[6'h5][4:0]};
        entries_1_ppn = {_RANDOM[6'h5][31:5], _RANDOM[6'h6][8:0]};
        entries_1_vpn = {_RANDOM[6'h6][31:9], _RANDOM[6'h7][14:0]};
        entries_1_s2xlate = _RANDOM[6'h7][16:15];
        entries_1_id = _RANDOM[6'h7][20:17];
        entries_1_wait_id = _RANDOM[6'h7][23:21];
        entries_1_cf = _RANDOM[6'h7][24];
        entries_1_hit = _RANDOM[6'h7][25];
        entries_1_cfs_0 = _RANDOM[6'h7][26];
        entries_1_cfs_1 = _RANDOM[6'h7][27];
        entries_1_cfs_2 = _RANDOM[6'h7][28];
        entries_1_cfs_3 = _RANDOM[6'h7][29];
        entries_1_cfs_4 = _RANDOM[6'h7][30];
        entries_1_cfs_5 = _RANDOM[6'h7][31];
        entries_1_cfs_6 = _RANDOM[6'h8][0];
        entries_1_cfs_7 = _RANDOM[6'h8][1];
        entries_1_level = _RANDOM[6'h8][3:2];
        entries_1_way_info = _RANDOM[6'h8][7:4];
        entries_1_hptw_bypassed = _RANDOM[6'h8][8];
        entries_1_n = _RANDOM[6'h8][9];
        entries_1_data = {_RANDOM[6'h8][31:10], _RANDOM[6'h9], _RANDOM[6'hA][9:0]};
        entries_2_ppn = {_RANDOM[6'hA][31:10], _RANDOM[6'hB][13:0]};
        entries_2_vpn = {_RANDOM[6'hB][31:14], _RANDOM[6'hC][19:0]};
        entries_2_s2xlate = _RANDOM[6'hC][21:20];
        entries_2_id = _RANDOM[6'hC][25:22];
        entries_2_wait_id = _RANDOM[6'hC][28:26];
        entries_2_cf = _RANDOM[6'hC][29];
        entries_2_hit = _RANDOM[6'hC][30];
        entries_2_cfs_0 = _RANDOM[6'hC][31];
        entries_2_cfs_1 = _RANDOM[6'hD][0];
        entries_2_cfs_2 = _RANDOM[6'hD][1];
        entries_2_cfs_3 = _RANDOM[6'hD][2];
        entries_2_cfs_4 = _RANDOM[6'hD][3];
        entries_2_cfs_5 = _RANDOM[6'hD][4];
        entries_2_cfs_6 = _RANDOM[6'hD][5];
        entries_2_cfs_7 = _RANDOM[6'hD][6];
        entries_2_level = _RANDOM[6'hD][8:7];
        entries_2_way_info = _RANDOM[6'hD][12:9];
        entries_2_hptw_bypassed = _RANDOM[6'hD][13];
        entries_2_n = _RANDOM[6'hD][14];
        entries_2_data = {_RANDOM[6'hD][31:15], _RANDOM[6'hE], _RANDOM[6'hF][14:0]};
        entries_3_ppn = {_RANDOM[6'hF][31:15], _RANDOM[6'h10][18:0]};
        entries_3_vpn = {_RANDOM[6'h10][31:19], _RANDOM[6'h11][24:0]};
        entries_3_s2xlate = _RANDOM[6'h11][26:25];
        entries_3_id = _RANDOM[6'h11][30:27];
        entries_3_wait_id = {_RANDOM[6'h11][31], _RANDOM[6'h12][1:0]};
        entries_3_cf = _RANDOM[6'h12][2];
        entries_3_hit = _RANDOM[6'h12][3];
        entries_3_cfs_0 = _RANDOM[6'h12][4];
        entries_3_cfs_1 = _RANDOM[6'h12][5];
        entries_3_cfs_2 = _RANDOM[6'h12][6];
        entries_3_cfs_3 = _RANDOM[6'h12][7];
        entries_3_cfs_4 = _RANDOM[6'h12][8];
        entries_3_cfs_5 = _RANDOM[6'h12][9];
        entries_3_cfs_6 = _RANDOM[6'h12][10];
        entries_3_cfs_7 = _RANDOM[6'h12][11];
        entries_3_level = _RANDOM[6'h12][13:12];
        entries_3_way_info = _RANDOM[6'h12][17:14];
        entries_3_hptw_bypassed = _RANDOM[6'h12][18];
        entries_3_n = _RANDOM[6'h12][19];
        entries_3_data = {_RANDOM[6'h12][31:20], _RANDOM[6'h13], _RANDOM[6'h14][19:0]};
        entries_4_ppn = {_RANDOM[6'h14][31:20], _RANDOM[6'h15][23:0]};
        entries_4_vpn = {_RANDOM[6'h15][31:24], _RANDOM[6'h16][29:0]};
        entries_4_s2xlate = _RANDOM[6'h16][31:30];
        entries_4_id = _RANDOM[6'h17][3:0];
        entries_4_wait_id = _RANDOM[6'h17][6:4];
        entries_4_cf = _RANDOM[6'h17][7];
        entries_4_hit = _RANDOM[6'h17][8];
        entries_4_cfs_0 = _RANDOM[6'h17][9];
        entries_4_cfs_1 = _RANDOM[6'h17][10];
        entries_4_cfs_2 = _RANDOM[6'h17][11];
        entries_4_cfs_3 = _RANDOM[6'h17][12];
        entries_4_cfs_4 = _RANDOM[6'h17][13];
        entries_4_cfs_5 = _RANDOM[6'h17][14];
        entries_4_cfs_6 = _RANDOM[6'h17][15];
        entries_4_cfs_7 = _RANDOM[6'h17][16];
        entries_4_level = _RANDOM[6'h17][18:17];
        entries_4_way_info = _RANDOM[6'h17][22:19];
        entries_4_hptw_bypassed = _RANDOM[6'h17][23];
        entries_4_n = _RANDOM[6'h17][24];
        entries_4_data = {_RANDOM[6'h17][31:25], _RANDOM[6'h18], _RANDOM[6'h19][24:0]};
        entries_5_ppn = {_RANDOM[6'h19][31:25], _RANDOM[6'h1A][28:0]};
        entries_5_vpn = {_RANDOM[6'h1A][31:29], _RANDOM[6'h1B], _RANDOM[6'h1C][2:0]};
        entries_5_s2xlate = _RANDOM[6'h1C][4:3];
        entries_5_id = _RANDOM[6'h1C][8:5];
        entries_5_wait_id = _RANDOM[6'h1C][11:9];
        entries_5_cf = _RANDOM[6'h1C][12];
        entries_5_hit = _RANDOM[6'h1C][13];
        entries_5_cfs_0 = _RANDOM[6'h1C][14];
        entries_5_cfs_1 = _RANDOM[6'h1C][15];
        entries_5_cfs_2 = _RANDOM[6'h1C][16];
        entries_5_cfs_3 = _RANDOM[6'h1C][17];
        entries_5_cfs_4 = _RANDOM[6'h1C][18];
        entries_5_cfs_5 = _RANDOM[6'h1C][19];
        entries_5_cfs_6 = _RANDOM[6'h1C][20];
        entries_5_cfs_7 = _RANDOM[6'h1C][21];
        entries_5_level = _RANDOM[6'h1C][23:22];
        entries_5_way_info = _RANDOM[6'h1C][27:24];
        entries_5_hptw_bypassed = _RANDOM[6'h1C][28];
        entries_5_n = _RANDOM[6'h1C][29];
        entries_5_data = {_RANDOM[6'h1C][31:30], _RANDOM[6'h1D], _RANDOM[6'h1E][29:0]};
        entries_6_ppn = {_RANDOM[6'h1E][31:30], _RANDOM[6'h1F], _RANDOM[6'h20][1:0]};
        entries_6_vpn = {_RANDOM[6'h20][31:2], _RANDOM[6'h21][7:0]};
        entries_6_s2xlate = _RANDOM[6'h21][9:8];
        entries_6_id = _RANDOM[6'h21][13:10];
        entries_6_wait_id = _RANDOM[6'h21][16:14];
        entries_6_cf = _RANDOM[6'h21][17];
        entries_6_hit = _RANDOM[6'h21][18];
        entries_6_cfs_0 = _RANDOM[6'h21][19];
        entries_6_cfs_1 = _RANDOM[6'h21][20];
        entries_6_cfs_2 = _RANDOM[6'h21][21];
        entries_6_cfs_3 = _RANDOM[6'h21][22];
        entries_6_cfs_4 = _RANDOM[6'h21][23];
        entries_6_cfs_5 = _RANDOM[6'h21][24];
        entries_6_cfs_6 = _RANDOM[6'h21][25];
        entries_6_cfs_7 = _RANDOM[6'h21][26];
        entries_6_level = _RANDOM[6'h21][28:27];
        entries_6_way_info = {_RANDOM[6'h21][31:29], _RANDOM[6'h22][0]};
        entries_6_hptw_bypassed = _RANDOM[6'h22][1];
        entries_6_n = _RANDOM[6'h22][2];
        entries_6_data = {_RANDOM[6'h22][31:3], _RANDOM[6'h23], _RANDOM[6'h24][2:0]};
        entries_7_ppn = {_RANDOM[6'h24][31:3], _RANDOM[6'h25][6:0]};
        entries_7_vpn = {_RANDOM[6'h25][31:7], _RANDOM[6'h26][12:0]};
        entries_7_s2xlate = _RANDOM[6'h26][14:13];
        entries_7_id = _RANDOM[6'h26][18:15];
        entries_7_wait_id = _RANDOM[6'h26][21:19];
        entries_7_cf = _RANDOM[6'h26][22];
        entries_7_hit = _RANDOM[6'h26][23];
        entries_7_cfs_0 = _RANDOM[6'h26][24];
        entries_7_cfs_1 = _RANDOM[6'h26][25];
        entries_7_cfs_2 = _RANDOM[6'h26][26];
        entries_7_cfs_3 = _RANDOM[6'h26][27];
        entries_7_cfs_4 = _RANDOM[6'h26][28];
        entries_7_cfs_5 = _RANDOM[6'h26][29];
        entries_7_cfs_6 = _RANDOM[6'h26][30];
        entries_7_cfs_7 = _RANDOM[6'h26][31];
        entries_7_level = _RANDOM[6'h27][1:0];
        entries_7_way_info = _RANDOM[6'h27][5:2];
        entries_7_hptw_bypassed = _RANDOM[6'h27][6];
        entries_7_n = _RANDOM[6'h27][7];
        entries_7_data = {_RANDOM[6'h27][31:8], _RANDOM[6'h28], _RANDOM[6'h29][7:0]};
        state_0 = _RANDOM[6'h29][10:8];
        state_1 = _RANDOM[6'h29][13:11];
        state_2 = _RANDOM[6'h29][16:14];
        state_3 = _RANDOM[6'h29][19:17];
        state_4 = _RANDOM[6'h29][22:20];
        state_5 = _RANDOM[6'h29][25:23];
        state_6 = _RANDOM[6'h29][28:26];
        state_7 = _RANDOM[6'h29][31:29];
        enq_ptr_reg = _RANDOM[6'h2A][2:0];
        need_addr_check = _RANDOM[6'h2A][3];
        io_pmp_req_bits_addr_r =
          {_RANDOM[6'h2A][31:4], _RANDOM[6'h2B], _RANDOM[6'h2C][3:0]};
        wakeup_stall = _RANDOM[6'h2C][4];
        io_wakeup_valid_valid = _RANDOM[6'h2C][5];
        io_wakeup_bits_setIndex_r = _RANDOM[6'h2C][11:6];
        io_wakeup_bits_tag_r = {_RANDOM[6'h2C][31:12], _RANDOM[6'h2D][17:0]};
        io_wakeup_bits_way_info_r = _RANDOM[6'h2D][21:18];
        io_wakeup_bits_pte_index_r = _RANDOM[6'h2D][24:22];
        io_wakeup_bits_check_success_r = _RANDOM[6'h2D][25];
        io_wakeup_bits_s2xlate_r = _RANDOM[6'h2D][27:26];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        entries_0_ppn = 36'h0;
        entries_0_vpn = 38'h0;
        entries_0_s2xlate = 2'h0;
        entries_0_id = 4'h0;
        entries_0_wait_id = 3'h0;
        entries_0_cf = 1'h0;
        entries_0_hit = 1'h0;
        entries_0_cfs_0 = 1'h0;
        entries_0_cfs_1 = 1'h0;
        entries_0_cfs_2 = 1'h0;
        entries_0_cfs_3 = 1'h0;
        entries_0_cfs_4 = 1'h0;
        entries_0_cfs_5 = 1'h0;
        entries_0_cfs_6 = 1'h0;
        entries_0_cfs_7 = 1'h0;
        entries_0_level = 2'h0;
        entries_0_way_info = 4'h0;
        entries_0_hptw_bypassed = 1'h0;
        entries_0_n = 1'h0;
        entries_0_data = 64'h0;
        entries_1_ppn = 36'h0;
        entries_1_vpn = 38'h0;
        entries_1_s2xlate = 2'h0;
        entries_1_id = 4'h0;
        entries_1_wait_id = 3'h0;
        entries_1_cf = 1'h0;
        entries_1_hit = 1'h0;
        entries_1_cfs_0 = 1'h0;
        entries_1_cfs_1 = 1'h0;
        entries_1_cfs_2 = 1'h0;
        entries_1_cfs_3 = 1'h0;
        entries_1_cfs_4 = 1'h0;
        entries_1_cfs_5 = 1'h0;
        entries_1_cfs_6 = 1'h0;
        entries_1_cfs_7 = 1'h0;
        entries_1_level = 2'h0;
        entries_1_way_info = 4'h0;
        entries_1_hptw_bypassed = 1'h0;
        entries_1_n = 1'h0;
        entries_1_data = 64'h0;
        entries_2_ppn = 36'h0;
        entries_2_vpn = 38'h0;
        entries_2_s2xlate = 2'h0;
        entries_2_id = 4'h0;
        entries_2_wait_id = 3'h0;
        entries_2_cf = 1'h0;
        entries_2_hit = 1'h0;
        entries_2_cfs_0 = 1'h0;
        entries_2_cfs_1 = 1'h0;
        entries_2_cfs_2 = 1'h0;
        entries_2_cfs_3 = 1'h0;
        entries_2_cfs_4 = 1'h0;
        entries_2_cfs_5 = 1'h0;
        entries_2_cfs_6 = 1'h0;
        entries_2_cfs_7 = 1'h0;
        entries_2_level = 2'h0;
        entries_2_way_info = 4'h0;
        entries_2_hptw_bypassed = 1'h0;
        entries_2_n = 1'h0;
        entries_2_data = 64'h0;
        entries_3_ppn = 36'h0;
        entries_3_vpn = 38'h0;
        entries_3_s2xlate = 2'h0;
        entries_3_id = 4'h0;
        entries_3_wait_id = 3'h0;
        entries_3_cf = 1'h0;
        entries_3_hit = 1'h0;
        entries_3_cfs_0 = 1'h0;
        entries_3_cfs_1 = 1'h0;
        entries_3_cfs_2 = 1'h0;
        entries_3_cfs_3 = 1'h0;
        entries_3_cfs_4 = 1'h0;
        entries_3_cfs_5 = 1'h0;
        entries_3_cfs_6 = 1'h0;
        entries_3_cfs_7 = 1'h0;
        entries_3_level = 2'h0;
        entries_3_way_info = 4'h0;
        entries_3_hptw_bypassed = 1'h0;
        entries_3_n = 1'h0;
        entries_3_data = 64'h0;
        entries_4_ppn = 36'h0;
        entries_4_vpn = 38'h0;
        entries_4_s2xlate = 2'h0;
        entries_4_id = 4'h0;
        entries_4_wait_id = 3'h0;
        entries_4_cf = 1'h0;
        entries_4_hit = 1'h0;
        entries_4_cfs_0 = 1'h0;
        entries_4_cfs_1 = 1'h0;
        entries_4_cfs_2 = 1'h0;
        entries_4_cfs_3 = 1'h0;
        entries_4_cfs_4 = 1'h0;
        entries_4_cfs_5 = 1'h0;
        entries_4_cfs_6 = 1'h0;
        entries_4_cfs_7 = 1'h0;
        entries_4_level = 2'h0;
        entries_4_way_info = 4'h0;
        entries_4_hptw_bypassed = 1'h0;
        entries_4_n = 1'h0;
        entries_4_data = 64'h0;
        entries_5_ppn = 36'h0;
        entries_5_vpn = 38'h0;
        entries_5_s2xlate = 2'h0;
        entries_5_id = 4'h0;
        entries_5_wait_id = 3'h0;
        entries_5_cf = 1'h0;
        entries_5_hit = 1'h0;
        entries_5_cfs_0 = 1'h0;
        entries_5_cfs_1 = 1'h0;
        entries_5_cfs_2 = 1'h0;
        entries_5_cfs_3 = 1'h0;
        entries_5_cfs_4 = 1'h0;
        entries_5_cfs_5 = 1'h0;
        entries_5_cfs_6 = 1'h0;
        entries_5_cfs_7 = 1'h0;
        entries_5_level = 2'h0;
        entries_5_way_info = 4'h0;
        entries_5_hptw_bypassed = 1'h0;
        entries_5_n = 1'h0;
        entries_5_data = 64'h0;
        entries_6_ppn = 36'h0;
        entries_6_vpn = 38'h0;
        entries_6_s2xlate = 2'h0;
        entries_6_id = 4'h0;
        entries_6_wait_id = 3'h0;
        entries_6_cf = 1'h0;
        entries_6_hit = 1'h0;
        entries_6_cfs_0 = 1'h0;
        entries_6_cfs_1 = 1'h0;
        entries_6_cfs_2 = 1'h0;
        entries_6_cfs_3 = 1'h0;
        entries_6_cfs_4 = 1'h0;
        entries_6_cfs_5 = 1'h0;
        entries_6_cfs_6 = 1'h0;
        entries_6_cfs_7 = 1'h0;
        entries_6_level = 2'h0;
        entries_6_way_info = 4'h0;
        entries_6_hptw_bypassed = 1'h0;
        entries_6_n = 1'h0;
        entries_6_data = 64'h0;
        entries_7_ppn = 36'h0;
        entries_7_vpn = 38'h0;
        entries_7_s2xlate = 2'h0;
        entries_7_id = 4'h0;
        entries_7_wait_id = 3'h0;
        entries_7_cf = 1'h0;
        entries_7_hit = 1'h0;
        entries_7_cfs_0 = 1'h0;
        entries_7_cfs_1 = 1'h0;
        entries_7_cfs_2 = 1'h0;
        entries_7_cfs_3 = 1'h0;
        entries_7_cfs_4 = 1'h0;
        entries_7_cfs_5 = 1'h0;
        entries_7_cfs_6 = 1'h0;
        entries_7_cfs_7 = 1'h0;
        entries_7_level = 2'h0;
        entries_7_way_info = 4'h0;
        entries_7_hptw_bypassed = 1'h0;
        entries_7_n = 1'h0;
        entries_7_data = 64'h0;
        state_0 = 3'h0;
        state_1 = 3'h0;
        state_2 = 3'h0;
        state_3 = 3'h0;
        state_4 = 3'h0;
        state_5 = 3'h0;
        state_6 = 3'h0;
        state_7 = 3'h0;
        wakeup_stall = 1'h0;
        io_wakeup_valid_valid = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RRArbiterInit mem_arb (
    .clock            (clock),
    .reset            (reset),
    .io_in_0_valid    (is_mems_0 & ~io_mem_req_mask_0),
    .io_in_0_bits_ppn (entries_0_ppn),
    .io_in_1_valid    (is_mems_1 & ~io_mem_req_mask_1),
    .io_in_1_bits_ppn (entries_1_ppn),
    .io_in_2_valid    (is_mems_2 & ~io_mem_req_mask_2),
    .io_in_2_bits_ppn (entries_2_ppn),
    .io_in_3_valid    (is_mems_3 & ~io_mem_req_mask_3),
    .io_in_3_bits_ppn (entries_3_ppn),
    .io_in_4_valid    (is_mems_4 & ~io_mem_req_mask_4),
    .io_in_4_bits_ppn (entries_4_ppn),
    .io_in_5_valid    (is_mems_5 & ~io_mem_req_mask_5),
    .io_in_5_bits_ppn (entries_5_ppn),
    .io_in_6_valid    (is_mems_6 & ~io_mem_req_mask_6),
    .io_in_6_bits_ppn (entries_6_ppn),
    .io_in_7_valid    (is_mems_7 & ~io_mem_req_mask_7),
    .io_in_7_bits_ppn (entries_7_ppn),
    .io_out_ready     (io_mem_req_ready),
    .io_out_valid     (_mem_arb_io_out_valid),
    .io_out_bits_ppn  (_mem_arb_io_out_bits_ppn),
    .io_chosen        (_mem_arb_io_chosen)
  );
  Arbiter8_bitmapCacheReqBundle cache_req_arb (
    .io_in_0_valid     (is_cache_req_0),
    .io_in_0_bits_tag  (entries_0_ppn),
    .io_in_1_valid     (is_cache_req_1),
    .io_in_1_bits_tag  (entries_1_ppn),
    .io_in_2_valid     (is_cache_req_2),
    .io_in_2_bits_tag  (entries_2_ppn),
    .io_in_3_valid     (is_cache_req_3),
    .io_in_3_bits_tag  (entries_3_ppn),
    .io_in_4_valid     (is_cache_req_4),
    .io_in_4_bits_tag  (entries_4_ppn),
    .io_in_5_valid     (is_cache_req_5),
    .io_in_5_bits_tag  (entries_5_ppn),
    .io_in_6_valid     (is_cache_req_6),
    .io_in_6_bits_tag  (entries_6_ppn),
    .io_in_7_valid     (is_cache_req_7),
    .io_in_7_bits_tag  (entries_7_ppn),
    .io_out_valid      (_cache_req_arb_io_out_valid),
    .io_out_bits_order (io_cache_req_bits_order),
    .io_out_bits_tag   (io_cache_req_bits_tag),
    .io_chosen         (_cache_req_arb_io_chosen)
  );
  assign io_mem_req_valid = _mem_arb_io_out_valid & ~flush;
  assign io_mem_req_bits_addr =
    48'({io_csr_mbmc_BMA[41:0], 6'h0} + {15'h0, _mem_arb_io_out_bits_ppn[35:6], 3'h0});
  assign io_mem_req_bits_id = 4'({1'h0, _mem_arb_io_chosen} - 4'h8);
  assign io_req_ready = _full_T_6;
  assign io_resp_valid = io_resp_valid_0;
  assign io_resp_bits_cf = _GEN_14[mem_ptr];
  assign io_resp_bits_cfs_0 = _GEN_16[mem_ptr];
  assign io_resp_bits_cfs_1 = _GEN_17[mem_ptr];
  assign io_resp_bits_cfs_2 = _GEN_18[mem_ptr];
  assign io_resp_bits_cfs_3 = _GEN_19[mem_ptr];
  assign io_resp_bits_cfs_4 = _GEN_20[mem_ptr];
  assign io_resp_bits_cfs_5 = _GEN_21[mem_ptr];
  assign io_resp_bits_cfs_6 = _GEN_22[mem_ptr];
  assign io_resp_bits_cfs_7 = _GEN_23[mem_ptr];
  assign io_resp_bits_id = _GEN_13[mem_ptr][2:0];
  assign io_pmp_req_bits_addr = io_pmp_req_bits_addr_r[47:0];
  assign io_wakeup_valid = io_wakeup_valid_0;
  assign io_wakeup_bits_setIndex =
    wakeup_valid_1cycle ? _GEN_11[mem_ptr][8:3] : io_wakeup_bits_setIndex_r;
  assign io_wakeup_bits_tag =
    wakeup_valid_1cycle ? _GEN_11[mem_ptr] : io_wakeup_bits_tag_r;
  assign io_wakeup_bits_way_info =
    wakeup_valid_1cycle ? _GEN_25[mem_ptr] : io_wakeup_bits_way_info_r;
  assign io_wakeup_bits_pte_index =
    wakeup_valid_1cycle ? _GEN_11[mem_ptr][2:0] : io_wakeup_bits_pte_index_r;
  assign io_wakeup_bits_check_success =
    wakeup_valid_1cycle ? ~_GEN_14[mem_ptr] : io_wakeup_bits_check_success_r;
  assign io_wakeup_bits_s2xlate =
    wakeup_valid_1cycle ? _GEN_12[mem_ptr] : io_wakeup_bits_s2xlate_r;
  assign io_cache_req_valid = _cache_req_arb_io_out_valid & ~flush;
  assign io_cache_resp_ready = io_cache_resp_ready_0;
  assign io_refill_valid = io_resp_valid_0 & ~_GEN_15[mem_ptr];
  assign io_refill_bits_tag = _GEN_10[mem_ptr];
  assign io_refill_bits_data = _GEN_28[mem_ptr];
endmodule

