package modem

import chisel3._
import chisel3.util._
import dsptools.numbers._
import chisel3.experimental.FixedPoint
import chisel3.util.Decoupled
import chisel3.util._
import dsptools.numbers._
import breeze.numerics.floor

import dsptools.numbers._

// deinterleaver

// deinterleaver bpsk

class Deinterleaver1bpsk[T <: Data,U <: Data ](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {
    val in  = Flipped(Decoupled(BitsBundle2bpsk(params)))
    val out = Decoupled(BitsBundle2bpsk(params))
      })
     //val rin = Reg(Vec(params.Ncbps, Bool()))
     val rin = Reg(Vec(48, Bool()))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

     val sInit = 0.U(1.W)
     val sDone = 1.U(1.W)
     val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
          reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.bits(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone

   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)
    Mux(io.out.valid,reg_pktend,false.B)


   //io.out.bits := rin
   val s = floor( (1+1)/2 )
   val perm1 = Wire(Vec(48,Bool()))
   for (j <- 0 until 48) {
      perm1 (s*floor(j/s)+(j+floor(16* j/48)) %s ) := rin(j)

    }
   for (i <- 0 until 48) {

      io.out.bits.bits( 16*i -(48 -1)* floor(16* i/48) ) := perm1(i)
   }


}

// deinterleaver modify qpsk
class Deinterleaver1qpsk[T <: Data,U <: Data ](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {
    val in  = Flipped(Decoupled(BitsBundle2qpsk(params)))
    val out = Decoupled(BitsBundle2qpsk(params))
      })
     val rin = Reg(Vec(96, Bool()))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

     val sInit = 0.U(1.W)
     val sDone = 1.U(1.W)
     val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
          reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 96) {
              rin(i) := io.in.bits.bits(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone

   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   //io.out.bits := rin
   //val s = floor( (params.Nbpsc+1)/2 )
   val s = floor( (2+1)/2 )
   val perm1 = Wire(Vec(96,Bool()))
   for (j <- 0 until 96) {
      perm1 (s*floor(j/s)+(j+floor(16* j/96)) %s ) := rin(j)

    }
   for (i <- 0 until 96) {

      io.out.bits.bits( 16*i -(96 -1)* floor(16* i/96) ) := perm1(i)
   }


}

//
// deinterleaver modify qam16
class Deinterleaver1qam16[T <: Data,U <: Data ](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {

    val in  = Flipped(Decoupled(BitsBundle2qam16(params)))
    val out = Decoupled(BitsBundle2qam16(params))
      })
     val rin = Reg(Vec(192, Bool()))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

     val sInit = 0.U(1.W)
     val sDone = 1.U(1.W)
     val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
          reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 192) {
              rin(i) := io.in.bits.bits(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone

   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   //io.out.bits := rin
   val s = floor( (4+1)/2 )
   val perm1 = Wire(Vec(192,Bool()))
   for (j <- 0 until 192) {
      perm1 (s*floor(j/s)+(j+floor(16* j/192)) %s ) := rin(j)

    }
   for (i <- 0 until 192) {

      io.out.bits.bits( 16*i -(192 -1)* floor(16* i/192) ) := perm1(i)
   }


}



// deinterleaver modify soft bpsk
class Deinterleaver1sbpsk[T <: Data,U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {

    val in  = Flipped(Decoupled(PacketBundle(48,params.protoIQ.cloneType )))

    //Flipped(Decoupled(BitsBundle2(params)))
    val out = Decoupled(PacketBundle(48,params.protoIQ.cloneType ))
    //Decoupled(BitsBundle2(params))
      })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

     val sInit = 0.U(1.W)
     val sDone = 1.U(1.W)
     val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
          reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone

   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   //io.out.bits := rin
   val s = floor( (1+1)/2 )
   val perm1 = Wire(Vec(48, params.protoIQ.cloneType))
   for (j <- 0 until 48) {
      perm1 (s*floor(j/s)+(j+floor(16* j/48)) %s ) := rin(j)

    }
   for (i <- 0 until 48) {

      io.out.bits.iq( 16*i -(48 -1)* floor(16* i/48) ) := perm1(i)
   }


}
// deinterleaver modify soft qpsk
class Deinterleaver1sqpsk[T <: Data,U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {

    val in  = Flipped(Decoupled(PacketBundle(96,params.protoIQ.cloneType )))

    //Flipped(Decoupled(BitsBundle2(params)))
    val out = Decoupled(PacketBundle(96,params.protoIQ.cloneType ))
    //Decoupled(BitsBundle2(params))
      })
     val rin = Reg(Vec(96,params.protoIQ.cloneType ))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

     val sInit = 0.U(1.W)
     val sDone = 1.U(1.W)
     val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
          reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 96) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone

   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   //io.out.bits := rin
   val s = floor( (2+1)/2 )
   val perm1 = Wire(Vec(96, params.protoIQ.cloneType))
   for (j <- 0 until 96) {
      perm1 (s*floor(j/s)+(j+floor(16* j/96)) %s ) := rin(j)

    }
   for (i <- 0 until 96) {

      io.out.bits.iq( 16*i -(96 -1)* floor(16* i/96) ) := perm1(i)
   }


}

// deinterleaver modify soft
class Deinterleaver1sqam16[T <: Data,U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {

    val in  = Flipped(Decoupled(PacketBundle(192,params.protoIQ.cloneType )))

    //Flipped(Decoupled(BitsBundle2(params)))
    val out = Decoupled(PacketBundle(192,params.protoIQ.cloneType ))
    //Decoupled(BitsBundle2(params))
      })
     val rin = Reg(Vec(192,params.protoIQ.cloneType ))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

     val sInit = 0.U(1.W)
     val sDone = 1.U(1.W)
     val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
          reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 192) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone

   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   //io.out.bits := rin
   val s = floor( (4+1)/2 )
   val perm1 = Wire(Vec(192, params.protoIQ.cloneType))
   for (j <- 0 until 192) {
      perm1 (s*floor(j/s)+(j+floor(16* j/192)) %s ) := rin(j)

    }
   for (i <- 0 until 192) {

      io.out.bits.iq( 16*i -(192 -1)* floor(16* i/192) ) := perm1(i)
   }


}



// QPSK DEMAPPER modify
  //val in = Flipped(Decoupled(DeserialPacketBundle(params)))
  //val out = Decoupled(BitsBundle1(params))
class QPSKDemapper1[T <: Data :Real:BinaryRepresentation,U <: Data](val params: DemodulationParams[T,U]) extends Module {
   val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48,params.protoIQ.cloneType )))
        val out = Decoupled(BitsBundle2qpsk(params))
     })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

      val sInit = 0.U(1.W)
      val sDone = 1.U(1.W)
      val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
	  reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd

	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone
   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)
   val z2d = ConvertableTo[T].fromDouble(0.633)
   val z0 = Ring[T].zero
   for (i <- 0 until 48) {
        when (rin(i).real < z0 && rin(i).imag < z0){
	  io.out.bits.bits(2*i) := false.B
          io.out.bits.bits(2*i+1) := false.B
	  }.elsewhen(rin(i).real < z0 && rin(i).imag >= z0){
	   //io.out :=2.U
	   io.out.bits.bits(2*i) := false.B
           io.out.bits.bits(2*i+1) := true.B

	  }.elsewhen(rin(i).real >= z0 && rin(i).imag < z0){
	   //io.out := 1.U
	   io.out.bits.bits(2*i) := true.B
           io.out.bits.bits(2*i+1) := false.B

	   }.otherwise{
	   io.out.bits.bits(2*i) := true.B
           io.out.bits.bits(2*i+1) := true.B

	   }

       }
}
// QPSK SOFT demod
class QPSKDemapper1s[T <: Data :Real:BinaryRepresentation,U <: Data](val params: DemodulationParams[T,U]) extends Module {
   val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48, params.protoIQ.cloneType)))
        val out = Decoupled(PacketBundle(96, params.protoIQ.cloneType))
     })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())

      val sInit = 0.U(1.W)
      val sDone = 1.U(1.W)
      val state = RegInit(sInit)


      when (state === sInit && io.in.fire()) {
          state := sDone
	  reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd

	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone
   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)
   val zd = ConvertableTo[T].fromDouble(0.707)
   //channel estimation
   val h = ConvertableTo[T].fromDouble(1.00)
   val z0 = Ring[T].zero
   for (i <- 0 until 48) {
       io.out.bits.iq(2*i).real := zd*rin(i).real
       io.out.bits.iq(2*i).imag := z0
       io.out.bits.iq(2*i + 1).real := zd*rin(i).imag
       io.out.bits.iq(2*i + 1).imag := z0
       }
}

// 16QAM DEMAPPER pkt
//
class QAM16Demapper1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
   val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48, params.protoIQ.cloneType)))
	//Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
        val out = Decoupled(BitsBundle2qam16(params))
	//Decoupled(Vec(params.Ncbps, Bool()))
     })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
      val sInit = 0.U(1.W)
      val sDone = 1.U(1.W)
      val state = RegInit(sInit)
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())


      when (state === sInit && io.in.fire()) {
          state := sDone
	  reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone
   val z2d = ConvertableTo[T].fromDouble(0.633)
   val z0 = Ring[T].zero
   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   for (i <- 0 until 48) {
        when(rin(i).real > z0&& rin(i).real <= z2d && rin(i).imag > z0 && rin(i).imag <=z2d){
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := true.B
       }.elsewhen(rin(i).real > z0&& rin(i).real <= z2d &&  rin(i).imag > z2d) {
           //io.out := 7.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := false.B

       }.elsewhen(rin(i).real > z2d && rin(i).imag > z0 && rin(i).imag <= z2d) {
           //io.out := 13.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := true.B

       }.elsewhen(rin(i).real > z2d && rin(i).imag > z2d) {
           //io.out := 5.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := false.B
       }.elsewhen(rin(i).real > z0&& rin(i).real <= z2d && rin(i).imag <= -z2d){
           //io.out := 3.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := false.B
       }.elsewhen(rin(i).real > z0&& rin(i).real <= z2d && rin(i).imag > -z2d && rin(i).imag <= z0){
           //io.out := 11.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := true.B
       }.elsewhen(rin(i).real >  z2d && rin(i).imag > -z2d && rin(i).imag <= z0){
           //io.out := 9.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := true.B
       }.elsewhen(rin(i).real >  z2d && rin(i).imag <= -z2d){
           //io.out := 1.U
           io.out.bits.bits(4*i) := true.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := false.B

       }.elsewhen(rin(i).real > -z2d&& rin(i).real <= z0 && rin(i).imag > z0 && rin(i).imag <= z2d){
           //io.out := 14.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := true.B

       }.elsewhen(rin(i).real > -z2d&& rin(i).real <= z0 && rin(i).imag > z2d){
           //io.out := 6.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := false.B

       }.elsewhen(rin(i).real <= -z2d && rin(i).imag > z0 && rin(i).imag <=z2d){
           //io.out := 12.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := true.B
       }.elsewhen(rin(i).real <= -z2d && rin(i).imag > z2d){
           //io.out := 4.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := true.B
	   io.out.bits.bits(4*i +3 ) := false.B

       }.elsewhen(rin(i).real <= -z2d && rin(i).imag > -z2d && rin(i).imag <= z0){
           //io.out := 8.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := true.B

       }.elsewhen(rin(i).real > -z2d && rin(i).real <= z0 && rin(i).imag > -z2d && rin(i).imag <= z0){
           //io.out :=10.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := true.B
       }.elsewhen(rin(i).real <= -z2d && rin(i).imag  <= -z2d){
           //io.out := 0.U
           io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := false.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := false.B

       }.otherwise{
           //io.out := 2.U
            io.out.bits.bits(4*i) := false.B
           io.out.bits.bits(4*i +1 ) := true.B
           io.out.bits.bits(4*i +2 ) := false.B
	   io.out.bits.bits(4*i +3 ) := false.B

       }

       }
}
// 16QAM DEMAPPER pkt
//
class QAM16Demapper1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
   val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48, params.protoIQ.cloneType)))
	//Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
        val out = Decoupled(PacketBundle(192, params.protoIQ.cloneType))
	//Decoupled(Vec(params.Ncbps, Bool()))
     })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
      val sInit = 0.U(1.W)
      val sDone = 1.U(1.W)
      val state = RegInit(sInit)
     val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())


      when (state === sInit && io.in.fire()) {
          state := sDone
	  reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone
   val z2d = ConvertableTo[T].fromDouble(0.633)
   val zd = ConvertableTo[T].fromDouble(0.316)
   val z0 = Ring[T].zero
   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

   for (i <- 0 until 48) {
           io.out.bits.iq(4*i).real := Mux(rin(i).real < -z2d , z2d*(rin(i).real + zd),Mux(rin(i).real > z2d, z2d*(rin(i).real - zd), rin(i).real*zd))
	   //rin(i).real
           io.out.bits.iq(4*i).imag := z0
	   io.out.bits.iq(4*i+1).real := Mux( rin(i).real>=0,(-rin(i).real + z2d)*zd, (rin(i).real + z2d)*zd )
	   io.out.bits.iq(4*i +1).imag := z0
	   io.out.bits.iq(4*i + 2).real := Mux(rin(i).imag < -z2d , z2d*(rin(i).imag + zd),Mux(rin(i).imag > z2d, z2d*(rin(i).imag - zd), rin(i).imag*zd))
           io.out.bits.iq(4*i + 2).imag := z0
	   io.out.bits.iq(4*i+3).real :=  Mux( rin(i).imag>=0,(-rin(i).imag + z2d)*zd, (rin(i).imag + z2d)*zd )
	   io.out.bits.iq(4*i +3).imag := z0

         }



}

// BPSK DEMAPPER modify

class BPSKDemapper1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
   val io = IO(new Bundle {
         val in  = Flipped(Decoupled(PacketBundle(48, params.protoIQ.cloneType)))
        val out = Decoupled(BitsBundle2bpsk(params))
        //val in  = Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
        //val out = Decoupled(Vec(params.Ncbps, Bool()))
     })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
      val sInit = 0.U(1.W)
      val sDone = 1.U(1.W)
      val state = RegInit(sInit)
      val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())



      when (state === sInit && io.in.fire()) {
          state := sDone
	  reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone
   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)
   val z2d = ConvertableTo[T].fromDouble(0.633)
   val z0 = Ring[T].zero
   for (i <- 0 until 48) {
     when(rin(i).real < z0){
	  io.out.bits.bits(i) := false.B
	}.otherwise {
	  io.out.bits.bits(i) := true.B
	}
   }
}

class BPSKDemapper1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
   val io = IO(new Bundle {
         val in  = Flipped(Decoupled(PacketBundle(48, params.protoIQ.cloneType)))
        val out = Decoupled(PacketBundle(48, params.protoIQ.cloneType))
        //val in  = Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
        //val out = Decoupled(Vec(params.Ncbps, Bool()))
     })
     val rin = Reg(Vec(48,params.protoIQ.cloneType ))
      val sInit = 0.U(1.W)
      val sDone = 1.U(1.W)
      val state = RegInit(sInit)
      val reg_pktstart = Reg(Bool())
     val reg_pktend = Reg(Bool())



      when (state === sInit && io.in.fire()) {
          state := sDone
	  reg_pktstart :=io.in.bits.pktStart
          reg_pktend :=io.in.bits.pktEnd
	  for (i <- 0 until 48) {
              rin(i) := io.in.bits.iq(i)  }
      }
      when (state === sDone && io.out.fire()) {
          state := sInit
      }

   //mapping.io.in := rin.asUInt
   io.in.ready := state === sInit
   io.out.valid := state === sDone
   io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
   io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)
   val zd = ConvertableTo[T].fromDouble(1.0)
   val z0 = Ring[T].zero
   for (i <- 0 until 48) {

      io.out.bits.iq(i).real := rin(i).real *zd
      io.out.bits.iq(i).imag := z0
     }
}



// demod params modify
trait DemodulationParams[T <: Data, U <: Data] extends PacketBundleParams[T] with BitsBundleParams[U] {
      val bitsWidth: Int
      //val Ncbps: Int
      //val Nbpsc: Int
      val hsmod: Int
}

object DemodulationParams {
  def apply[T <: Data, U <: Data ](old_params: DemodulationParams[T,U]): DemodulationParams[T,U] = new DemodulationParams[T,U] {
    val protoIQ = old_params.protoIQ
    val width = old_params.width
    val bitsWidth = old_params.bitsWidth
    val protoBits = old_params.protoBits
    //val Ncbps = old_params.Ncbps
   // val Nbpsc = old_params.Nbpsc
    val hsmod = old_params.hsmod
  }
}

case class HardDemodParams(
  // width of Input and Output
  dataWidth: Int,
  dataBinaryPoint: Int,
  width: Int,
  bitsWidth: Int,
  hsmod: Int
  //Ncbps: Int,
  //Nbpsc: Int
 ) extends DemodulationParams[FixedPoint, SInt] {
  val protoIQ = DspComplex(FixedPoint(dataWidth.W, dataBinaryPoint.BP))
  val protoBits = SInt(2.W)
}

case class SoftDemodParams(
  // width of Input and Output
  dataWidth: Int,
  dataBinaryPoint: Int,
  width: Int,
  bitsWidth: Int,
  hsmod: Int
  //Ncbps: Int,
  //Nbpsc: Int
 ) extends DemodulationParams[FixedPoint,FixedPoint] {
  val protoIQ = DspComplex(FixedPoint(dataWidth.W, dataBinaryPoint.BP))
  val protoBits = FixedPoint(dataWidth.W, dataBinaryPoint.BP)
}




class Demodulator[T <: Data:Real:BinaryRepresentation,U <: Data:Real:BinaryRepresentation](val params: DemodulationParams[T,U]) extends Module {
     val io = IO(new Bundle{
         val in = Flipped(Decoupled(DeserialPacketBundle(params)))
	 val mod_ctrl = Input(UInt(2.W))
         val out = Decoupled(BitsBundle(params))
        })


   if ( params.hsmod==1){
      val bpskhdemod = Module( new BPSKDemodulator1(params) )
      bpskhdemod.io.in.bits := io.in.bits
      bpskhdemod.io.in.valid := io.in.valid
      bpskhdemod.io.out.ready := io.out.ready
      val qpskhdemod =  Module( new QPSKDemodulatorSer1(params) )
      qpskhdemod.io.in.bits := io.in.bits
      qpskhdemod.io.in.valid := io.in.valid
      qpskhdemod.io.out.ready := io.out.ready
      val qam16hdemod = Module( new QAM16DemodulatorSer1(params) )
      qam16hdemod.io.in.bits := io.in.bits
      qam16hdemod.io.in.valid := io.in.valid
      qam16hdemod.io.out.ready := io.out.ready
      io.out.bits := Mux(io.mod_ctrl === 0.U,bpskhdemod.io.out.bits, Mux(io.mod_ctrl === 1.U, qpskhdemod.io.out.bits, qam16hdemod.io.out.bits))
      io.out.valid := Mux(io.mod_ctrl === 0.U,bpskhdemod.io.out.valid, Mux(io.mod_ctrl === 1.U, qpskhdemod.io.out.valid, qam16hdemod.io.out.valid))
      io.in.ready := Mux(io.mod_ctrl === 0.U,bpskhdemod.io.in.ready, Mux(io.mod_ctrl === 1.U, qpskhdemod.io.in.ready, qam16hdemod.io.in.ready))

   } else{


       val bpsksdemod = Module( new BPSKDemodulator1s(params) )
      bpsksdemod.io.in.bits := io.in.bits
      bpsksdemod.io.in.valid := io.in.valid
      bpsksdemod.io.out.ready := io.out.ready
      val qpsksdemod =  Module( new QPSKDemodulatorSer1s(params) )
      qpsksdemod.io.in.bits := io.in.bits
      qpsksdemod.io.in.valid := io.in.valid
      qpsksdemod.io.out.ready := io.out.ready
      val qam16sdemod = Module( new QAM16DemodulatorSer1s(params) )
      qam16sdemod.io.in.bits := io.in.bits
      qam16sdemod.io.in.valid := io.in.valid
      qam16sdemod.io.out.ready := io.out.ready
       for (i <- 0 until 48){
       io.out.bits.bits(i) := Mux(io.mod_ctrl === 0.U,bpsksdemod.io.out.bits.iq(i).real, Mux(io.mod_ctrl === 1.U, qpsksdemod.io.out.bits.iq(i).real, qam16sdemod.io.out.bits.iq(i).real))
      }
      io.out.bits.pktStart := Mux(io.mod_ctrl === 0.U,bpsksdemod.io.out.bits.pktStart, Mux(io.mod_ctrl === 1.U, qpsksdemod.io.out.bits.pktStart, qam16sdemod.io.out.bits.pktStart))
      io.out.bits.pktEnd := Mux(io.mod_ctrl === 0.U,bpsksdemod.io.out.bits.pktEnd, Mux(io.mod_ctrl === 1.U, qpsksdemod.io.out.bits.pktEnd, qam16sdemod.io.out.bits.pktEnd))
      io.out.valid := Mux(io.mod_ctrl === 0.U,bpsksdemod.io.out.valid, Mux(io.mod_ctrl === 1.U, qpsksdemod.io.out.valid, qam16sdemod.io.out.valid))
      io.in.ready := Mux(io.mod_ctrl === 0.U,bpsksdemod.io.in.ready, Mux(io.mod_ctrl === 1.U, qpsksdemod.io.in.ready, qam16sdemod.io.in.ready))


      }



}

class BitsBundle1[T<:Data,U <: Data](params: DemodulationParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(48, SInt(2.W) )

  override def cloneType: this.type = BitsBundle1(params).asInstanceOf[this.type]
}

object BitsBundle1  {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): BitsBundle1[T,U] =
    new BitsBundle1(params)
}

class BitsBundle1b[T<:Data, U <: Data](params: DemodulationParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(48, Bool() )

  override def cloneType: this.type = BitsBundle1b(params).asInstanceOf[this.type]
}

object BitsBundle1b  {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): BitsBundle1b[T,U] =
    new BitsBundle1b(params)
}

class BitsBundle1bt[T<:Data, U<:Data](params: ModFFTParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(48, Bool() )

  override def cloneType: this.type = BitsBundle1bt(params).asInstanceOf[this.type]
}

object BitsBundle1bt  {
  def apply[T <: Data,U <: Data](params: ModFFTParams[T,U]): BitsBundle1bt[T,U] =
    new BitsBundle1bt(params)
}


class BitsBundle1s[T<:Data, U <: Data](params: DemodulationParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(48,params.protoIQ.cloneType  )

  override def cloneType: this.type = BitsBundle1b(params).asInstanceOf[this.type]
}

object BitsBundle1s  {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): BitsBundle1s[T,U] =
    new BitsBundle1s(params)
}



class BitsBundle2bpsk[T<:Data, U <: Data](params: DemodulationParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(48, Bool() )
  override def cloneType: this.type = BitsBundle2bpsk(params).asInstanceOf[this.type]

}

object BitsBundle2bpsk  {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): BitsBundle2bpsk[T,U] =
    new BitsBundle2bpsk(params)
}

class BitsBundle2qpsk[T<:Data, U <: Data](params: DemodulationParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(96, Bool() )
  override def cloneType: this.type = BitsBundle2qpsk(params).asInstanceOf[this.type]
}

object BitsBundle2qpsk  {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): BitsBundle2qpsk[T,U] =
    new BitsBundle2qpsk(params)
}

class BitsBundle2qam16[T<:Data, U <: Data](params: DemodulationParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()

  val bits = Vec(192, Bool() )
  override def cloneType: this.type = BitsBundle2qam16(params).asInstanceOf[this.type]
}

object BitsBundle2qam16  {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): BitsBundle2qam16[T,U] =
    new BitsBundle2qam16(params)
}



class BitsBundle2t[T<:Data,U<:Data](params: ModFFTParams[T,U] ) extends Bundle {
  val pktStart: Bool = Bool()
  val pktEnd: Bool = Bool()


  val bits = Vec(params.Ncbps, Bool() )
  override def cloneType: this.type = BitsBundle2t(params).asInstanceOf[this.type]

}

object BitsBundle2t  {
  def apply[T <: Data,U <: Data](params: ModFFTParams[T,U]): BitsBundle2t[T,U] =
    new BitsBundle2t(params)
}






class DEMODIO[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Bundle {
  val in = Flipped(Decoupled(DeserialPacketBundle(params)))
  val out = Decoupled(BitsBundle1(params))

  override def cloneType: this.type = DEMODIO(params).asInstanceOf[this.type]
}
object DEMODIO {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): DEMODIO[T,U] = new DEMODIO(params)
}
class DEMODIOS[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Bundle {
  val in = Flipped(Decoupled(DeserialPacketBundle(params)))
  val out = Decoupled(PacketBundle(48,params.protoIQ.cloneType ))

  override def cloneType: this.type = DEMODIOS(params).asInstanceOf[this.type]
}
object DEMODIOS {
  def apply[T <: Data, U <: Data](params: DemodulationParams[T,U]): DEMODIOS[T,U] = new DEMODIOS(params)
}



// BPSK DEMOUDLATOR modify
class BPSKDemodulator1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
  val io = IO(DEMODIO(params))
  val demapping = Module( new BPSKDemapper1(params) )
  val deinterleaving =  Module( new Deinterleaver1bpsk(params) )
  //for (i <- 0 until 48){
     //demapping.io.in.bits(i) := io.in.bits.iq(i)
  //}

    for (i <- 0 until 5){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i+38)
  }
  for (i <- 5 until 18){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i+39)
  }
  for (i <- 18 until 24){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i+40)
  }
  for (i <- 24 until 30){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i-23)
  }
  for (i <- 30 until 43){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i-22)
  }
  for (i <- 43 until 48){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i-21)
  }

 demapping.io.in.valid := io.in.valid
 demapping.io.out.ready := deinterleaving.io.in.ready
 demapping.io.in.bits.pktStart := io.in.bits.pktStart
  demapping.io.in.bits.pktEnd := io.in.bits.pktEnd

 deinterleaving.io.in.valid := demapping.io.out.valid
 deinterleaving.io.in.bits := demapping.io.out.bits
 deinterleaving.io.in.bits.pktStart := demapping.io.out.bits.pktStart
 deinterleaving.io.in.bits.pktEnd := demapping.io.out.bits.pktEnd


 deinterleaving.io.out.ready := io.out.ready
 for (i <- 0 until 48) {
  io.out.bits.bits(i) := Mux(deinterleaving.io.out.bits.bits(i), 1.S, -1.S)
 }
 //io.out.bits := deinterleaving.io.out.bits
 io.out.bits.pktStart :=deinterleaving.io.out.bits.pktStart
 io.out.bits.pktEnd :=deinterleaving.io.out.bits.pktEnd

 io.out.valid := deinterleaving.io.out.valid
 io.in.ready := demapping.io.in.ready

}


// BPSK DEMOUDLATOR modify soft
class BPSKDemodulator1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
  val io = IO(DEMODIOS(params))
  val demapping = Module( new BPSKDemapper1s(params) )
  val deinterleaving =  Module( new Deinterleaver1sbpsk(params) )
  //for (i <- 0 until 48){
     //demapping.io.in.bits(i) := io.in.bits.iq(i)
  //}

    for (i <- 0 until 5){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i+38)
  }
  for (i <- 5 until 18){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i+39)
  }
  for (i <- 18 until 24){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i+40)
  }
  for (i <- 24 until 30){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i-23)
  }
  for (i <- 30 until 43){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i-22)
  }
  for (i <- 43 until 48){
     demapping.io.in.bits.iq(i) := io.in.bits.iq(i-21)
  }

 demapping.io.in.valid := io.in.valid
 demapping.io.out.ready := deinterleaving.io.in.ready
 demapping.io.in.bits.pktStart := io.in.bits.pktStart
  demapping.io.in.bits.pktEnd := io.in.bits.pktEnd

 deinterleaving.io.in.valid := demapping.io.out.valid
 deinterleaving.io.in.bits := demapping.io.out.bits
 deinterleaving.io.in.bits.pktStart := demapping.io.out.bits.pktStart
 deinterleaving.io.in.bits.pktEnd := demapping.io.out.bits.pktEnd


 deinterleaving.io.out.ready := io.out.ready
 //for (i <- 0 until 48) {
  //io.out.bits.bits(i) := Mux(deinterleaving.io.out.bits.bits(i), 1.S, -1.S)
 //}
 io.out.bits := deinterleaving.io.out.bits
 //io.out.bits.pktStart :=deinterleaving.io.out.bits.pktStart
 //io.out.bits.pktEnd :=deinterleaving.io.out.bits.pktEnd

 io.out.valid := deinterleaving.io.out.valid
 io.in.ready := demapping.io.in.ready

}



class QAM16DemodulatorSer1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {

  val io = IO(DEMODIO(params))
  val demod = Module( new QAM16Demodulator1 (params) )
  val ser =  Module( new Serilizerm1qam16(params) )
  for (i <- 0 until 5){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+38)
  }
  for (i <- 5 until 18){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+39)
  }
  for (i <- 18 until 24){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+40)
  }
  for (i <- 24 until 30){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-23)
  }
  for (i <- 30 until 43){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-22)
  }
  for (i <- 43 until 48){
    demod.io.in.bits.iq(i) := io.in.bits.iq(i-21)
  }
  //for (i <- 0 until 48){
    // demod.io.in.bits(i) := io.in.bits.iq(i)
  //}

  demod.io.in.valid := io.in.valid
  demod.io.in.bits.pktStart := io.in.bits.pktStart
  demod.io.in.bits.pktEnd := io.in.bits.pktEnd
  demod.io.out.ready := ser.io.in.ready

  ser.io.in.valid := demod.io.out.valid
  ser.io.in.bits.pktStart := demod.io.out.bits.pktStart
  ser.io.in.bits.pktEnd := demod.io.out.bits.pktEnd

  ser.io.in.bits := demod.io.out.bits
  ser.io.out.ready := io.out.ready
  for (i <- 0 until 48) {
      io.out.bits.bits(i) := Mux(ser.io.out.bits.bits(i), 1.S, -1.S)
  }
  io.out.bits.pktStart := ser.io.out.bits.pktStart
  io.out.bits.pktEnd := ser.io.out.bits.pktEnd

  io.out.valid := ser.io.out.valid
  io.in.ready := demod.io.in.ready

}


class QPSKDemodulatorSer1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {

  val io = IO(DEMODIO(params))
  val demod = Module( new QPSKDemodulator1 (params) )
  val ser =  Module( new Serilizerm1qpsk(params) )
  for (i <- 0 until 5){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+38)
  }
  for (i <- 5 until 18){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+39)
  }
  for (i <- 18 until 24){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+40)
  }
  for (i <- 24 until 30){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-23)
  }
  for (i <- 30 until 43){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-22)
  }
  for (i <- 43 until 48){
    demod.io.in.bits.iq(i) := io.in.bits.iq(i-21)
  }
  //for (i <- 0 until 48){
    // demod.io.in.bits(i) := io.in.bits.iq(i)
  //}

  demod.io.in.valid := io.in.valid
  demod.io.in.bits.pktStart := io.in.bits.pktStart
  demod.io.in.bits.pktEnd := io.in.bits.pktEnd
  demod.io.out.ready := ser.io.in.ready

  ser.io.in.valid := demod.io.out.valid
  ser.io.in.bits.pktStart := demod.io.out.bits.pktStart
  ser.io.in.bits.pktEnd := demod.io.out.bits.pktEnd

  ser.io.in.bits := demod.io.out.bits
  ser.io.out.ready := io.out.ready
  for (i <- 0 until 48) {
      io.out.bits.bits(i) := Mux(ser.io.out.bits.bits(i), 1.S, -1.S)
  }
  io.out.bits.pktStart := ser.io.out.bits.pktStart
  io.out.bits.pktEnd := ser.io.out.bits.pktEnd

  io.out.valid := ser.io.out.valid
  io.in.ready := demod.io.in.ready

}


class QAM16DemodulatorSer1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {

  val io = IO(DEMODIOS(params))
  val demod = Module( new QAM16Demodulator1s (params) )
  val ser =  Module( new Serilizerms1qam16(params) )
  for (i <- 0 until 5){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+38)
  }
  for (i <- 5 until 18){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+39)
  }
  for (i <- 18 until 24){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+40)
  }
  for (i <- 24 until 30){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-23)
  }
  for (i <- 30 until 43){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-22)
  }
  for (i <- 43 until 48){
    demod.io.in.bits.iq(i) := io.in.bits.iq(i-21)
  }
  //for (i <- 0 until 48){
    // demod.io.in.bits(i) := io.in.bits.iq(i)
  //}

  demod.io.in.valid := io.in.valid
  demod.io.in.bits.pktStart := io.in.bits.pktStart
  demod.io.in.bits.pktEnd := io.in.bits.pktEnd
  demod.io.out.ready := ser.io.in.ready

  ser.io.in.valid := demod.io.out.valid
  ser.io.in.bits.pktStart := demod.io.out.bits.pktStart
  ser.io.in.bits.pktEnd := demod.io.out.bits.pktEnd

  ser.io.in.bits := demod.io.out.bits
  ser.io.out.ready := io.out.ready
  //for (i <- 0 until 48) {
      //io.out.bits.bits(i) := Mux(ser.io.out.bits.bits(i), 1.S, -1.S)
 // }
  io.out.bits := ser.io.out.bits
  //io.out.bits.pktEnd := ser.io.out.bits.pktEnd

  io.out.valid := ser.io.out.valid
  io.in.ready := demod.io.in.ready

}


class QPSKDemodulatorSer1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {

  val io = IO(DEMODIOS(params))
  val demod = Module( new QPSKDemodulator1s (params) )
  val ser =  Module( new Serilizerms1qpsk(params) )
  for (i <- 0 until 5){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+38)
  }
  for (i <- 5 until 18){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+39)
  }
  for (i <- 18 until 24){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i+40)
  }
  for (i <- 24 until 30){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-23)
  }
  for (i <- 30 until 43){
     demod.io.in.bits.iq(i) := io.in.bits.iq(i-22)
  }
  for (i <- 43 until 48){
    demod.io.in.bits.iq(i) := io.in.bits.iq(i-21)
  }
  //for (i <- 0 until 48){
    // demod.io.in.bits(i) := io.in.bits.iq(i)
  //}

  demod.io.in.valid := io.in.valid
  demod.io.in.bits.pktStart := io.in.bits.pktStart
  demod.io.in.bits.pktEnd := io.in.bits.pktEnd
  demod.io.out.ready := ser.io.in.ready

  ser.io.in.valid := demod.io.out.valid
  ser.io.in.bits.pktStart := demod.io.out.bits.pktStart
  ser.io.in.bits.pktEnd := demod.io.out.bits.pktEnd

  ser.io.in.bits := demod.io.out.bits
  ser.io.out.ready := io.out.ready
  //for (i <- 0 until 48) {
      //io.out.bits.bits(i) := Mux(ser.io.out.bits.bits(i), 1.S, -1.S)
 // }
  io.out.bits := ser.io.out.bits
  //io.out.bits.pktEnd := ser.io.out.bits.pktEnd

  io.out.valid := ser.io.out.valid
  io.in.ready := demod.io.in.ready

}




class QPSKDemodulator1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
      val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48,params.protoIQ.cloneType )))
        val out = Decoupled(BitsBundle2qpsk(params))
       //val in  = Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
       //val out = Decoupled(Vec(params.Ncbps, Bool()))
  })
 val demapping = Module( new QPSKDemapper1(params) )
 val deinterleaving =  Module( new Deinterleaver1qpsk(params) )
 demapping.io.in.bits := io.in.bits
 demapping.io.in.valid := io.in.valid
 demapping.io.out.ready := deinterleaving.io.in.ready

 deinterleaving.io.in.valid := demapping.io.out.valid
 deinterleaving.io.in.bits := demapping.io.out.bits
 deinterleaving.io.out.ready := io.out.ready
 io.out.bits := deinterleaving.io.out.bits
 io.out.valid := deinterleaving.io.out.valid
 io.in.ready := demapping.io.in.ready

}

class QAM16Demodulator1[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
      val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48,params.protoIQ.cloneType )))
        val out = Decoupled(BitsBundle2qam16(params))
       //val in  = Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
       //val out = Decoupled(Vec(params.Ncbps, Bool()))
  })
 val demapping = Module( new QAM16Demapper1(params) )
 val deinterleaving =  Module( new Deinterleaver1qam16(params) )
 demapping.io.in.bits := io.in.bits
 demapping.io.in.valid := io.in.valid
 demapping.io.out.ready := deinterleaving.io.in.ready

 deinterleaving.io.in.valid := demapping.io.out.valid
 deinterleaving.io.in.bits := demapping.io.out.bits
 deinterleaving.io.out.ready := io.out.ready
 io.out.bits := deinterleaving.io.out.bits
 io.out.valid := deinterleaving.io.out.valid
 io.in.ready := demapping.io.in.ready

}


class QPSKDemodulator1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
      val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48,params.protoIQ.cloneType )))
        val out = Decoupled(PacketBundle(96,params.protoIQ.cloneType ))
       //val in  = Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
       //val out = Decoupled(Vec(params.Ncbps, Bool()))
  })
 val demapping = Module( new QPSKDemapper1s(params) )
 val deinterleaving =  Module( new Deinterleaver1sqpsk(params) )
 demapping.io.in.bits := io.in.bits
 demapping.io.in.valid := io.in.valid
 demapping.io.out.ready := deinterleaving.io.in.ready

 deinterleaving.io.in.valid := demapping.io.out.valid
 deinterleaving.io.in.bits := demapping.io.out.bits
 deinterleaving.io.out.ready := io.out.ready
 io.out.bits := deinterleaving.io.out.bits
 io.out.valid := deinterleaving.io.out.valid
 io.in.ready := demapping.io.in.ready

}

class QAM16Demodulator1s[T <: Data :Real:BinaryRepresentation, U <: Data](val params: DemodulationParams[T,U]) extends Module {
      val io = IO(new Bundle {
        val in  = Flipped(Decoupled(PacketBundle(48,params.protoIQ.cloneType )))
        val out = Decoupled(PacketBundle(192,params.protoIQ.cloneType ))
       //val in  = Flipped(Decoupled(Vec(48,params.protoIQ.cloneType)))
       //val out = Decoupled(Vec(params.Ncbps, Bool()))
  })
 val demapping = Module( new QAM16Demapper1s(params) )
 val deinterleaving =  Module( new Deinterleaver1sqam16(params) )
 demapping.io.in.bits := io.in.bits
 demapping.io.in.valid := io.in.valid
 demapping.io.out.ready := deinterleaving.io.in.ready

 deinterleaving.io.in.valid := demapping.io.out.valid
 deinterleaving.io.in.bits := demapping.io.out.bits
 deinterleaving.io.out.ready := io.out.ready
 io.out.bits := deinterleaving.io.out.bits
 io.out.valid := deinterleaving.io.out.valid
 io.in.ready := demapping.io.in.ready

}





// serilizer modify packetstart/end
class Serilizerm1qpsk[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {
    val in = Flipped( Decoupled(BitsBundle2qpsk(params)))
    val out =  Decoupled(BitsBundle1b(params))

    //val in  = Flipped(Decoupled(Vec(params.Ncbps,Bool())))
    //val out = Decoupled(Vec(48,Bool()))
    //val cnt = Output(UInt(8.W))
    //val sat = Output(UInt(2.W))
  })
  val pout = Reg(Vec(96,Bool()))
  val reg_pktstart = Reg(Bool())
  val reg_pktend = Reg(Bool())
  //val cnt = Reg(UInt(8.W))
  val iter = Reg(UInt(8.W))
   // Make states for state machine
  val sInit = 0.U(2.W)
  val sWork = 1.U(2.W)
  val sDone = 2.U(2.W)
  val state = RegInit(sInit)
  //io.out(0):= RegNext(io.in)
  val ser = Reg(Vec(48,Bool()))


  when (state === sInit && io.in.fire()) {
          state := sWork
          iter := 0.U
	  reg_pktstart := io.in.bits.pktStart
	  reg_pktend := io.in.bits.pktEnd
	  pout := io.in.bits.bits


  }
  when (state === sWork ) {
         val iterNext = iter + 1.U
         iter := iterNext
	 for ( i <- 0 until 48 ) {
           ser(i) := pout( (48) * (2 - iter -1) + i )
         }
         when (iterNext >= 2.U) {
            state := sDone}
  }
  when (state === sDone && io.out.fire()) {
          state := sInit

  }
  io.in.ready := state === sInit
  io.out.valid :=  (state === sWork && iter >= 1.U) || state === sDone
  io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
  io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

  io.out.bits.bits := ser


}


// serilizer modify packetstart/end
class Serilizerm1qam16[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {
    val in = Flipped( Decoupled(BitsBundle2qam16(params)))
    val out =  Decoupled(BitsBundle1b(params))

    //val in  = Flipped(Decoupled(Vec(params.Ncbps,Bool())))
    //val out = Decoupled(Vec(48,Bool()))

    //val cnt = Output(UInt(8.W))
    //val sat = Output(UInt(2.W))
  })
  val pout = Reg(Vec(192,Bool()))
  val reg_pktstart = Reg(Bool())
  val reg_pktend = Reg(Bool())
  //val cnt = Reg(UInt(8.W))
  val iter = Reg(UInt(8.W))
   // Make states for state machine
  val sInit = 0.U(2.W)
  val sWork = 1.U(2.W)
  val sDone = 2.U(2.W)
  val state = RegInit(sInit)
  //io.out(0):= RegNext(io.in)

  val ser = Reg(Vec(48,Bool()))


  when (state === sInit && io.in.fire()) {
          state := sWork
          iter := 0.U
	  reg_pktstart := io.in.bits.pktStart
	  reg_pktend := io.in.bits.pktEnd
	  pout := io.in.bits.bits



  }
  when (state === sWork ) {
         val iterNext = iter + 1.U
         iter := iterNext

	 for ( i <- 0 until 48 ) {
           ser(i) := pout( (48) * (4 - iter -1) + i )
         }
         when (iterNext >= 4.U) {
            state := sDone}
  }
  when (state === sDone && io.out.fire()) {
          state := sInit

  }
  io.in.ready := state === sInit
  io.out.valid :=  (state === sWork && iter >= 1.U) || state === sDone
  io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
  io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

  io.out.bits.bits := ser


}



// serilizer modify packetstart/end
class Serilizerms1qpsk[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {
    //val in = Flipped( Decoupled(BitsBundle2qpsk(params)))
    //val out =  Decoupled(BitsBundle1b(params))
    val in  = Flipped(Decoupled(PacketBundle(96, params.protoIQ.cloneType)))
    val out = Decoupled(PacketBundle(48, params.protoIQ.cloneType))

    //val cnt = Output(UInt(8.W))
    //val sat = Output(UInt(2.W))
  })
  val pout = Reg(Vec(96,params.protoIQ.cloneType))
  val reg_pktstart = Reg(Bool())
  val reg_pktend = Reg(Bool())
  //val cnt = Reg(UInt(8.W))
  val iter = Reg(UInt(8.W))
   // Make states for state machine
  val sInit = 0.U(2.W)
  val sWork = 1.U(2.W)
  val sDone = 2.U(2.W)
  val state = RegInit(sInit)
  //io.out(0):= RegNext(io.in)

  val ser = Reg(Vec(48,params.protoIQ.cloneType))


  when (state === sInit && io.in.fire()) {
          state := sWork
          iter := 0.U
	  reg_pktstart := io.in.bits.pktStart
	  reg_pktend := io.in.bits.pktEnd

	  pout := io.in.bits.iq


  }
  when (state === sWork ) {
         val iterNext = iter + 1.U
         iter := iterNext

	 for ( i <- 0 until 48 ) {
           ser(i) := pout( (48) * (2 - iter -1) + i )
         }
         when (iterNext >= 2.U) {

            state := sDone}
  }
  when (state === sDone && io.out.fire()) {
          state := sInit

  }
  io.in.ready := state === sInit
  io.out.valid :=  (state === sWork && iter >= 1.U) || state === sDone
  io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
  io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

  io.out.bits.iq := ser


}

// serilizer modify packetstart/end
class Serilizerms1qam16[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {
    //val in = Flipped( Decoupled(BitsBundle2qam16(params)))
    //val out =  Decoupled(BitsBundle1b(params))
    val in  = Flipped(Decoupled(PacketBundle(192, params.protoIQ.cloneType)))
    val out = Decoupled(PacketBundle(48, params.protoIQ.cloneType))


    //val cnt = Output(UInt(8.W))
    //val sat = Output(UInt(2.W))
  })
  val pout = Reg(Vec(192,params.protoIQ.cloneType))
  val reg_pktstart = Reg(Bool())
  val reg_pktend = Reg(Bool())
  //val cnt = Reg(UInt(8.W))
  val iter = Reg(UInt(8.W))
   // Make states for state machine
  val sInit = 0.U(2.W)
  val sWork = 1.U(2.W)
  val sDone = 2.U(2.W)
  val state = RegInit(sInit)
  //io.out(0):= RegNext(io.in)
  val ser = Reg(Vec(48,params.protoIQ.cloneType))



  when (state === sInit && io.in.fire()) {
          state := sWork
          iter := 0.U
	  reg_pktstart := io.in.bits.pktStart
	  reg_pktend := io.in.bits.pktEnd
	  pout := io.in.bits.iq


  }
  when (state === sWork ) {
         val iterNext = iter + 1.U
         iter := iterNext

	 for ( i <- 0 until 48 ) {
           ser(i) := pout( (48) * (4 - iter -1) + i )
         }
         when (iterNext >= 4.U) {

            state := sDone}
  }
  when (state === sDone && io.out.fire()) {
          state := sInit

  }
  io.in.ready := state === sInit
  io.out.valid :=  (state === sWork && iter >= 1.U) || state === sDone
  io.out.bits.pktStart :=  Mux(io.out.valid,reg_pktstart,false.B)
  io.out.bits.pktEnd:=  Mux(io.out.valid,reg_pktend,false.B)

  io.out.bits.iq := ser


}



//-- Interleaver modify(serial input)
class Deserilizer[T <: Data, U <: Data](params: DemodulationParams[T,U]) extends Module {
    val io = IO(new Bundle {

    val in  = Flipped(Decoupled(Bool()))
    val out = Decoupled(Vec(48,Bool()))
    val cnt = Output(UInt(8.W))
    val sat = Output(UInt(2.W))
  })
  //val s = floor( (params.Nbpsc+1)/2 )
  val pout = Reg(Vec(48,Bool()))
  val iter = Reg(UInt(8.W))
   // Make states for state machine
  val sInit = 0.U(2.W)
  val sWork = 1.U(2.W)
  val sDone = 2.U(2.W)
  val state = RegInit(sInit)



  when (state === sInit && io.in.fire()) {
          state := sWork
          iter := 0.U
	  pout(0) := io.in.bits



  }
  when (state === sWork && io.in.fire()) {
         val iterNext = iter + 1.U
         iter := iterNext
         pout(0) := io.in.bits

        for (j <- 1 until 48){
          pout(j) := pout(j-1)
         }

         when (iterNext >= (48-1).U) {

            state := sDone
                      }
  }
  when (state === sDone && io.out.fire()) {
          state := sInit

  }

  io.in.ready := state === sInit || state === sWork
  io.out.valid := state === sDone
  io.out.bits := pout
  io.cnt := iter
  io.sat := state
  //val perm1 = Wire(Vec(params.Ncbps,Bool()))
  io.out.bits := pout


}


// serilizer + deserilizer

