// Seed: 1739299431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1
    , id_7,
    input  tri0 id_2,
    input  tri  id_3,
    output wire id_4,
    input  tri0 module_1
);
  wire id_8;
  xnor (id_4, id_0, id_2, id_3);
  module_0(
      id_8, id_7, id_8, id_7, id_7, id_7, id_7
  );
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    inout supply0 id_7,
    output wor id_8,
    input uwire id_9
    , id_24,
    input tri0 id_10,
    output tri id_11,
    input tri id_12,
    output tri0 id_13,
    input uwire id_14,
    input wor id_15,
    output tri id_16,
    input wand id_17,
    output tri id_18,
    input uwire id_19,
    input supply0 id_20,
    input supply0 id_21,
    input supply1 id_22
);
  wire id_25;
  wire id_26;
  assign id_7 = 1;
  wire id_27;
  module_0(
      id_26, id_27, id_26, id_25, id_27, id_27, id_25
  );
endmodule
