<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7k70tfbg484-1" LaunchTime="1511948675">
  <File Type="PWROPT-DCP" Name="slice_lab_pwropt.dcp"/>
  <File Type="BITSTR-BMM" Name="slice_lab_bd.bmm"/>
  <File Type="PA-TCL" Name="slice_lab.tcl"/>
  <File Type="REPORTS-TCL" Name="slice_lab_reports.tcl"/>
  <File Type="BG-DRC" Name="slice_lab.drc"/>
  <File Type="OPT-HWDEF" Name="slice_lab.hwdef"/>
  <File Type="OPT-DCP" Name="slice_lab_opt.dcp"/>
  <File Type="PLACE-DCP" Name="slice_lab_placed.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="slice_lab_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="slice_lab.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="slice_lab_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="slice_lab.bin"/>
  <File Type="PHYSOPT-DCP" Name="slice_lab_physopt.dcp"/>
  <File Type="BG-BIT" Name="slice_lab.bit"/>
  <File Type="BITSTR-MSK" Name="slice_lab.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="slice_lab_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="slice_lab_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="slice_lab_routed_bb.dcp"/>
  <File Type="BITSTR-LTX" Name="slice_lab.ltx"/>
  <File Type="BITSTR-MMI" Name="slice_lab.mmi"/>
  <File Type="BITSTR-RBT" Name="slice_lab.rbt"/>
  <File Type="BITSTR-SYSDEF" Name="slice_lab.sysdef"/>
  <File Type="ROUTE-TIMING-PB" Name="slice_lab_timing_summary_routed.pb"/>
  <File Type="RDI-RDI" Name="slice_lab.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="slice_lab_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="slice_lab_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="slice_lab.nky"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/verilog/slice_lab.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/slice_lab.v"/>
        <Attr Name="ImportTime" Val="1345578894"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="slice_lab"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/verilog/slice_lab.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/slice_lab.xdc"/>
        <Attr Name="ImportTime" Val="1345578894"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
