# ğŸ’« About Me:
ğŸš€ Digital Design & FPGA Engineer | Embedded Systems & Networking Enthusiast<br>ğŸ‘‹ Hi, Iâ€™m Ziad Alaa Anis (@Ziad-1544), an FPGA Digital Design & Verification Engineer passionate about RTL design, functional verification, and FPGA prototyping. I specialize in high-performance digital systems, focusing on synthesis, timing analysis, and verification methodologies.<br><br>âš¡ Digital Design & FPGA Expertise<br>ğŸ› RTL Design & FPGA Prototyping: Strong grasp of Digital Design, Synthesis, and Netlist Generation.<br>ğŸ’¾ Hardware Description Languages: Skilled in Verilog & SystemVerilog, with expertise in Assertion-Based Verification (SVA) and Functional Coverage.<br>ğŸ— Design & Implementation: Developed DSP Speranta 6 and designed an SPI module with a single-port RAM.<br>ğŸ›  FPGA Toolchain & Verification: Proficient in Siemens Questa Sim/Formal, Vivado, and UVM-Based Verification.<br>â³ Timing & Debugging: Experienced in CDC, RDC, Static Timing Analysis (STA), and FPGA partitioning.<br>ğŸ”‹ Low Power & Optimization: Familiar with low power design techniques for efficient FPGA implementations.<br>ğŸ” Additional Technical Skills<br>ğŸ”— Embedded Systems: Developed a Clinic Management System using Embedded C, implementing linked lists for efficient data handling.<br>ğŸŒ Networking & Systems: Led a network workshop graduation project, configuring routers, switches, DHCP servers, and subnetting for a complete company setup.<br>ğŸ® Git & Version Control: Conducted a version control session at Semicolon Club, creating an interactive Git-based treasure hunt.<br>ğŸš— Hardware Projects: Built an RC car with obstacle avoidance, integrating sensors and microcontrollers.

> ğŸ‘¥ Iâ€™m looking to collaborate on **more Digital Design and Verification Projects** ğŸ”­

## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/ziad-kassem-887aa1283) [![YouTube](https://img.shields.io/badge/YouTube-%23FF0000.svg?logo=YouTube&logoColor=white)](https://youtube.com/@ziadkassem6948) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ziad.kassem.eng@gmail.com) 

# ğŸ’» Tech Stack:
<code><a href="https://www.chipverify.com/tutorials/systemverilog" target="_blank" rel="noreferrer"><img src="SVicon.jpg" alt="sv" width="40" height="40"/></a></code>
<code><a href="https://www.chipverify.com/" target="_blank" rel="noreferrer"><img src="verilog.png" alt="verilog" width="40" height="40"/></a></code>
![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white) ![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![Notion](https://img.shields.io/badge/Notion-%23000000.svg?style=for-the-badge&logo=notion&logoColor=white) ![AssemblyScript](https://img.shields.io/badge/assembly%20script-%23000000.svg?style=for-the-badge&logo=assemblyscript&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Ziad-1544&theme=merko&hide_border=false&include_all_commits=false&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Ziad-1544&theme=merko&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Ziad-1544&theme=merko&hide_border=false&include_all_commits=false&count_private=false&layout=compact)

### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=Ziad-1544&limit=5&theme=dark&combine_all_yearly_contributions=true)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
