Classic Timing Analyzer report for TOP
Thu Oct 17 18:25:21 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                 ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.205 ns                         ; clear                ; CLKD:u6|clk_1k  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 22.472 ns                        ; DZ:u2|col_g[4]       ; dzcolgre_out[4] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.821 ns                         ; clear                ; CLKD:u6|clk_1   ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 28.52 MHz ( period = 35.059 ns ) ; STATE:u7|\ptime:m[3] ; LCD:u4|data[2]  ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DZ:u2|tmp[2]         ; DZ:u2|row[6]    ; clk        ; clk      ; 55           ;
; Total number of failed paths ;                                          ;               ;                                  ;                      ;                 ;            ;          ; 55           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------+-----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.52 MHz ( period = 35.059 ns )                    ; STATE:u7|\ptime:m[3]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 28.417 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.614 ns )                    ; STATE:u7|\ptime:m[3]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 27.972 ns               ;
; N/A                                     ; 29.31 MHz ( period = 34.114 ns )                    ; STATE:u7|\ptime:s[3]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 27.472 ns               ;
; N/A                                     ; 29.60 MHz ( period = 33.780 ns )                    ; STATE:u7|\ptime:m[3]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 27.138 ns               ;
; N/A                                     ; 29.70 MHz ( period = 33.669 ns )                    ; STATE:u7|\ptime:s[3]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 27.027 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.571 ns )                    ; STATE:u7|\ptime:m[3]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 26.929 ns               ;
; N/A                                     ; 30.65 MHz ( period = 32.626 ns )                    ; STATE:u7|\ptime:s[3]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 25.984 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.441 ns )                    ; STATE:u7|\ptime:m[4]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 25.799 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.334 ns )                    ; STATE:u7|\ptime:s[3]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 25.692 ns               ;
; N/A                                     ; 30.94 MHz ( period = 32.324 ns )                    ; STATE:u7|\ptime:m[5]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 25.682 ns               ;
; N/A                                     ; 31.25 MHz ( period = 31.996 ns )                    ; STATE:u7|\ptime:m[4]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 25.354 ns               ;
; N/A                                     ; 31.37 MHz ( period = 31.879 ns )                    ; STATE:u7|\ptime:m[5]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 25.237 ns               ;
; N/A                                     ; 31.47 MHz ( period = 31.775 ns )                    ; STATE:u7|\ptime:s[5]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 25.133 ns               ;
; N/A                                     ; 31.55 MHz ( period = 31.700 ns )                    ; STATE:u7|\ptime:s[4]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 25.058 ns               ;
; N/A                                     ; 31.59 MHz ( period = 31.660 ns )                    ; STATE:u7|rec_time.minu[3]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 30.951 ns               ;
; N/A                                     ; 31.68 MHz ( period = 31.570 ns )                    ; STATE:u7|\ptime:m[2]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 24.928 ns               ;
; N/A                                     ; 31.92 MHz ( period = 31.330 ns )                    ; STATE:u7|\ptime:s[5]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 24.688 ns               ;
; N/A                                     ; 31.99 MHz ( period = 31.255 ns )                    ; STATE:u7|\ptime:s[4]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 24.613 ns               ;
; N/A                                     ; 32.04 MHz ( period = 31.215 ns )                    ; STATE:u7|rec_time.minu[3]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 30.506 ns               ;
; N/A                                     ; 32.09 MHz ( period = 31.162 ns )                    ; STATE:u7|\ptime:m[4]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 24.520 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.125 ns )                    ; STATE:u7|\ptime:m[2]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 24.483 ns               ;
; N/A                                     ; 32.21 MHz ( period = 31.045 ns )                    ; STATE:u7|\ptime:m[5]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 24.403 ns               ;
; N/A                                     ; 32.30 MHz ( period = 30.959 ns )                    ; STATE:u7|\ptime:s[2]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 24.317 ns               ;
; N/A                                     ; 32.31 MHz ( period = 30.953 ns )                    ; STATE:u7|\ptime:m[4]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 24.311 ns               ;
; N/A                                     ; 32.43 MHz ( period = 30.836 ns )                    ; STATE:u7|\ptime:m[5]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 24.194 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.514 ns )                    ; STATE:u7|\ptime:s[2]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 23.872 ns               ;
; N/A                                     ; 33.01 MHz ( period = 30.291 ns )                    ; STATE:u7|\ptime:m[2]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 23.649 ns               ;
; N/A                                     ; 33.02 MHz ( period = 30.287 ns )                    ; STATE:u7|\ptime:s[5]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 23.645 ns               ;
; N/A                                     ; 33.10 MHz ( period = 30.212 ns )                    ; STATE:u7|\ptime:s[4]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 23.570 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.172 ns )                    ; STATE:u7|rec_time.minu[3]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 29.463 ns               ;
; N/A                                     ; 33.24 MHz ( period = 30.082 ns )                    ; STATE:u7|\ptime:m[2]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 23.440 ns               ;
; N/A                                     ; 33.34 MHz ( period = 29.995 ns )                    ; STATE:u7|\ptime:s[5]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 23.353 ns               ;
; N/A                                     ; 33.42 MHz ( period = 29.920 ns )                    ; STATE:u7|\ptime:s[4]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 23.278 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.471 ns )                    ; STATE:u7|\ptime:s[2]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 22.829 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.361 ns )                    ; STATE:u7|rec_time.seco[3]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 28.652 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.252 ns )                    ; STATE:u7|rec_time.minu[4]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 28.543 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.179 ns )                    ; STATE:u7|\ptime:s[2]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 22.537 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.933 ns )                    ; STATE:u7|rec_time.minu[5]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 28.224 ns               ;
; N/A                                     ; 34.58 MHz ( period = 28.916 ns )                    ; STATE:u7|rec_time.seco[3]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 28.207 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.807 ns )                    ; STATE:u7|rec_time.minu[4]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 28.098 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.488 ns )                    ; STATE:u7|rec_time.minu[5]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 27.779 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.277 ns )                    ; STATE:u7|rec_time.minu[2]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 27.568 ns               ;
; N/A                                     ; 35.88 MHz ( period = 27.873 ns )                    ; STATE:u7|rec_time.seco[3]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 27.164 ns               ;
; N/A                                     ; 35.93 MHz ( period = 27.832 ns )                    ; STATE:u7|rec_time.minu[2]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 27.123 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.764 ns )                    ; STATE:u7|rec_time.minu[4]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 27.055 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.485 ns )                    ; STATE:u7|rec_time.seco[2]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 26.776 ns               ;
; N/A                                     ; 36.44 MHz ( period = 27.445 ns )                    ; STATE:u7|rec_time.minu[5]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 26.736 ns               ;
; N/A                                     ; 36.98 MHz ( period = 27.040 ns )                    ; STATE:u7|rec_time.seco[2]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 26.331 ns               ;
; N/A                                     ; 36.99 MHz ( period = 27.035 ns )                    ; STATE:u7|rec_time.seco[5]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 26.326 ns               ;
; N/A                                     ; 37.07 MHz ( period = 26.974 ns )                    ; STATE:u7|rec_time.seco[4]        ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 26.265 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.789 ns )                    ; STATE:u7|rec_time.minu[2]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 26.080 ns               ;
; N/A                                     ; 37.61 MHz ( period = 26.590 ns )                    ; STATE:u7|rec_time.seco[5]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 25.881 ns               ;
; N/A                                     ; 37.69 MHz ( period = 26.529 ns )                    ; STATE:u7|rec_time.seco[4]        ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 25.820 ns               ;
; N/A                                     ; 38.41 MHz ( period = 26.037 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 25.328 ns               ;
; N/A                                     ; 38.41 MHz ( period = 26.037 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].hour     ; clk        ; clk      ; None                        ; None                      ; 25.328 ns               ;
; N/A                                     ; 38.41 MHz ( period = 26.037 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 25.328 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.42 MHz ( period = 26.029 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[3].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 25.320 ns               ;
; N/A                                     ; 38.47 MHz ( period = 25.997 ns )                    ; STATE:u7|rec_time.seco[2]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 25.288 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.972 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|islock[0]                   ; clk        ; clk      ; None                        ; None                      ; 25.263 ns               ;
; N/A                                     ; 38.50 MHz ( period = 25.972 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|islock[1]                   ; clk        ; clk      ; None                        ; None                      ; 25.263 ns               ;
; N/A                                     ; 38.52 MHz ( period = 25.963 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 25.254 ns               ;
; N/A                                     ; 38.52 MHz ( period = 25.963 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].hour     ; clk        ; clk      ; None                        ; None                      ; 25.254 ns               ;
; N/A                                     ; 38.52 MHz ( period = 25.963 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 25.254 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.53 MHz ( period = 25.955 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[3].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 25.246 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.898 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|islock[0]                   ; clk        ; clk      ; None                        ; None                      ; 25.189 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.898 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|islock[1]                   ; clk        ; clk      ; None                        ; None                      ; 25.189 ns               ;
; N/A                                     ; 38.74 MHz ( period = 25.815 ns )                    ; STATE:u7|\ptime:m[1]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 19.173 ns               ;
; N/A                                     ; 39.14 MHz ( period = 25.547 ns )                    ; STATE:u7|rec_time.seco[5]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 24.838 ns               ;
; N/A                                     ; 39.24 MHz ( period = 25.486 ns )                    ; STATE:u7|rec_time.seco[4]        ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 24.777 ns               ;
; N/A                                     ; 39.42 MHz ( period = 25.370 ns )                    ; STATE:u7|\ptime:m[1]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 18.728 ns               ;
; N/A                                     ; 39.43 MHz ( period = 25.363 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|isbeep                      ; clk        ; clk      ; None                        ; None                      ; 24.654 ns               ;
; N/A                                     ; 39.54 MHz ( period = 25.289 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|isbeep                      ; clk        ; clk      ; None                        ; None                      ; 24.580 ns               ;
; N/A                                     ; 39.60 MHz ( period = 25.251 ns )                    ; STATE:u7|rec_time.minu[3]        ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 24.542 ns               ;
; N/A                                     ; 40.00 MHz ( period = 24.997 ns )                    ; STATE:u7|\ptime:s[1]             ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 18.355 ns               ;
; N/A                                     ; 40.61 MHz ( period = 24.626 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|state.CHANGE_CIPHER         ; clk        ; clk      ; None                        ; None                      ; 23.917 ns               ;
; N/A                                     ; 40.61 MHz ( period = 24.622 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|state.SHOW_RECORD           ; clk        ; clk      ; None                        ; None                      ; 23.913 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|state.CHANGE_CIPHER         ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\ptime:s[1]             ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 17.910 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].hour     ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.73 MHz ( period = 24.552 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 23.843 ns               ;
; N/A                                     ; 40.74 MHz ( period = 24.548 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|state.SHOW_RECORD           ; clk        ; clk      ; None                        ; None                      ; 23.839 ns               ;
; N/A                                     ; 40.76 MHz ( period = 24.536 ns )                    ; STATE:u7|\ptime:m[1]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 17.894 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].hour     ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 40.85 MHz ( period = 24.478 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 23.769 ns               ;
; N/A                                     ; 41.11 MHz ( period = 24.327 ns )                    ; STATE:u7|\ptime:m[1]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 17.685 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].hour     ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[2].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 23.565 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].hour     ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.32 MHz ( period = 24.200 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[2].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 23.491 ns               ;
; N/A                                     ; 41.80 MHz ( period = 23.924 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|state.ADD_CIPHER            ; clk        ; clk      ; None                        ; None                      ; 23.215 ns               ;
; N/A                                     ; 41.93 MHz ( period = 23.850 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|state.ADD_CIPHER            ; clk        ; clk      ; None                        ; None                      ; 23.141 ns               ;
; N/A                                     ; 42.22 MHz ( period = 23.683 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|\pstate:number_recording[2] ; clk        ; clk      ; None                        ; None                      ; 22.974 ns               ;
; N/A                                     ; 42.36 MHz ( period = 23.609 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|\pstate:number_recording[2] ; clk        ; clk      ; None                        ; None                      ; 22.900 ns               ;
; N/A                                     ; 42.54 MHz ( period = 23.509 ns )                    ; STATE:u7|\ptime:s[1]             ; LCD:u4|data[1]                       ; clk        ; clk      ; None                        ; None                      ; 16.867 ns               ;
; N/A                                     ; 42.69 MHz ( period = 23.423 ns )                    ; STATE:u7|num_input[0]            ; SMG:u1|b[3]                          ; clk        ; clk      ; None                        ; None                      ; 22.714 ns               ;
; N/A                                     ; 42.81 MHz ( period = 23.361 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 22.652 ns               ;
; N/A                                     ; 42.81 MHz ( period = 23.361 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].hour     ; clk        ; clk      ; None                        ; None                      ; 22.652 ns               ;
; N/A                                     ; 42.81 MHz ( period = 23.361 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 22.652 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.353 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|three_recording[3].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 22.644 ns               ;
; N/A                                     ; 42.90 MHz ( period = 23.310 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 22.601 ns               ;
; N/A                                     ; 42.90 MHz ( period = 23.310 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 22.601 ns               ;
; N/A                                     ; 42.90 MHz ( period = 23.310 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|three_recording[1].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 22.601 ns               ;
; N/A                                     ; 42.93 MHz ( period = 23.296 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|islock[0]                   ; clk        ; clk      ; None                        ; None                      ; 22.587 ns               ;
; N/A                                     ; 42.93 MHz ( period = 23.296 ns )                    ; STATE:u7|four_cipher~31          ; STATE:u7|islock[1]                   ; clk        ; clk      ; None                        ; None                      ; 22.587 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.275 ns )                    ; LCD:u4|CNT[0]                    ; LCD:u4|data[3]                       ; clk        ; clk      ; None                        ; None                      ; 22.566 ns               ;
; N/A                                     ; 43.01 MHz ( period = 23.251 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 22.542 ns               ;
; N/A                                     ; 43.01 MHz ( period = 23.251 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].hour     ; clk        ; clk      ; None                        ; None                      ; 22.542 ns               ;
; N/A                                     ; 43.01 MHz ( period = 23.251 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 22.542 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.243 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|three_recording[3].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 22.534 ns               ;
; N/A                                     ; 43.04 MHz ( period = 23.236 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 43.04 MHz ( period = 23.236 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 43.04 MHz ( period = 23.236 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|three_recording[1].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 22.527 ns               ;
; N/A                                     ; 43.07 MHz ( period = 23.217 ns )                    ; STATE:u7|\ptime:s[1]             ; LCD:u4|data[0]                       ; clk        ; clk      ; None                        ; None                      ; 16.575 ns               ;
; N/A                                     ; 43.09 MHz ( period = 23.207 ns )                    ; STATE:u7|\pstate:current_user[1] ; STATE:u7|\pstate:number_recording[3] ; clk        ; clk      ; None                        ; None                      ; 22.498 ns               ;
; N/A                                     ; 43.13 MHz ( period = 23.186 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|islock[0]                   ; clk        ; clk      ; None                        ; None                      ; 22.477 ns               ;
; N/A                                     ; 43.13 MHz ( period = 23.186 ns )                    ; STATE:u7|four_cipher~129         ; STATE:u7|islock[1]                   ; clk        ; clk      ; None                        ; None                      ; 22.477 ns               ;
; N/A                                     ; 43.23 MHz ( period = 23.133 ns )                    ; STATE:u7|\pstate:current_user[0] ; STATE:u7|\pstate:number_recording[3] ; clk        ; clk      ; None                        ; None                      ; 22.424 ns               ;
; N/A                                     ; 43.41 MHz ( period = 23.036 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].minu[0]  ; clk        ; clk      ; None                        ; None                      ; 22.327 ns               ;
; N/A                                     ; 43.41 MHz ( period = 23.036 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].hour     ; clk        ; clk      ; None                        ; None                      ; 22.327 ns               ;
; N/A                                     ; 43.41 MHz ( period = 23.036 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].minu[5]  ; clk        ; clk      ; None                        ; None                      ; 22.327 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].seco[0]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].seco[1]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].minu[1]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].seco[2]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].minu[2]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].minu[4]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].seco[5]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].seco[4]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].seco[3]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.43 MHz ( period = 23.028 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|three_recording[3].minu[3]  ; clk        ; clk      ; None                        ; None                      ; 22.319 ns               ;
; N/A                                     ; 43.47 MHz ( period = 23.004 ns )                    ; LCD:u4|CNT[0]                    ; LCD:u4|data[2]                       ; clk        ; clk      ; None                        ; None                      ; 22.295 ns               ;
; N/A                                     ; 43.53 MHz ( period = 22.971 ns )                    ; STATE:u7|four_cipher~39          ; STATE:u7|islock[0]                   ; clk        ; clk      ; None                        ; None                      ; 22.262 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                      ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+--------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                           ;
+------------------------------------------+--------------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|row[6]   ; clk        ; clk      ; None                       ; None                       ; 3.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[3] ; clk        ; clk      ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[1] ; clk        ; clk      ; None                       ; None                       ; 3.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|row[6]   ; clk        ; clk      ; None                       ; None                       ; 3.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[4] ; clk        ; clk      ; None                       ; None                       ; 4.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[5] ; clk        ; clk      ; None                       ; None                       ; 4.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[6] ; clk        ; clk      ; None                       ; None                       ; 4.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[4] ; clk        ; clk      ; None                       ; None                       ; 4.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[1] ; clk        ; clk      ; None                       ; None                       ; 4.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[4] ; clk        ; clk      ; None                       ; None                       ; 4.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[4] ; clk        ; clk      ; None                       ; None                       ; 4.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[0] ; clk        ; clk      ; None                       ; None                       ; 3.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[4] ; clk        ; clk      ; None                       ; None                       ; 4.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[1] ; clk        ; clk      ; None                       ; None                       ; 4.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[5] ; clk        ; clk      ; None                       ; None                       ; 4.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[6] ; clk        ; clk      ; None                       ; None                       ; 4.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|row[4]   ; clk        ; clk      ; None                       ; None                       ; 4.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|row[4]   ; clk        ; clk      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|row[0]   ; clk        ; clk      ; None                       ; None                       ; 4.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[3] ; clk        ; clk      ; None                       ; None                       ; 4.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|row[6]   ; clk        ; clk      ; None                       ; None                       ; 4.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|row[0]   ; clk        ; clk      ; None                       ; None                       ; 4.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|row[0]   ; clk        ; clk      ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[5] ; clk        ; clk      ; None                       ; None                       ; 5.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[6] ; clk        ; clk      ; None                       ; None                       ; 5.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[2] ; clk        ; clk      ; None                       ; None                       ; 4.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[7] ; clk        ; clk      ; None                       ; None                       ; 4.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[3] ; clk        ; clk      ; None                       ; None                       ; 5.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[3] ; clk        ; clk      ; None                       ; None                       ; 5.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|row[6]   ; clk        ; clk      ; None                       ; None                       ; 5.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|row[6]   ; clk        ; clk      ; None                       ; None                       ; 5.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|row[0]   ; clk        ; clk      ; None                       ; None                       ; 4.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[1] ; clk        ; clk      ; None                       ; None                       ; 5.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[2] ; clk        ; clk      ; None                       ; None                       ; 5.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[0]       ; DZ:u2|col_g[7] ; clk        ; clk      ; None                       ; None                       ; 5.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[0] ; clk        ; clk      ; None                       ; None                       ; 5.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[3] ; clk        ; clk      ; None                       ; None                       ; 5.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|row[0]   ; clk        ; clk      ; None                       ; None                       ; 5.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|col_g[0] ; clk        ; clk      ; None                       ; None                       ; 5.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[0] ; clk        ; clk      ; None                       ; None                       ; 5.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|row[4]   ; clk        ; clk      ; None                       ; None                       ; 5.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[2] ; clk        ; clk      ; None                       ; None                       ; 5.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[5] ; clk        ; clk      ; None                       ; None                       ; 5.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[2]       ; DZ:u2|col_g[7] ; clk        ; clk      ; None                       ; None                       ; 5.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[6] ; clk        ; clk      ; None                       ; None                       ; 5.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[1] ; clk        ; clk      ; None                       ; None                       ; 6.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|row[4]   ; clk        ; clk      ; None                       ; None                       ; 5.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[0] ; clk        ; clk      ; None                       ; None                       ; 5.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[5] ; clk        ; clk      ; None                       ; None                       ; 6.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[6] ; clk        ; clk      ; None                       ; None                       ; 6.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; DZ:u2|tmp[1]       ; DZ:u2|row[4]   ; clk        ; clk      ; None                       ; None                       ; 5.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[2] ; clk        ; clk      ; None                       ; None                       ; 6.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[0] ; DZ:u2|col_g[7] ; clk        ; clk      ; None                       ; None                       ; 6.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[2] ; clk        ; clk      ; None                       ; None                       ; 6.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; STATE:u7|islock[1] ; DZ:u2|col_g[7] ; clk        ; clk      ; None                       ; None                       ; 6.796 ns                 ;
+------------------------------------------+--------------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------+
; tsu                                                                            ;
+-------+--------------+------------+--------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To               ; To Clock ;
+-------+--------------+------------+--------------+------------------+----------+
; N/A   ; None         ; 2.205 ns   ; clear        ; CLKD:u6|clk_1k   ; clk      ;
; N/A   ; None         ; 1.821 ns   ; keyrow_in[0] ; KEY:u5|keykey[2] ; clk      ;
; N/A   ; None         ; 1.821 ns   ; keyrow_in[0] ; KEY:u5|keykey[3] ; clk      ;
; N/A   ; None         ; 1.821 ns   ; keyrow_in[0] ; KEY:u5|keykey[4] ; clk      ;
; N/A   ; None         ; 1.659 ns   ; keyrow_in[1] ; KEY:u5|keykey[2] ; clk      ;
; N/A   ; None         ; 1.659 ns   ; keyrow_in[1] ; KEY:u5|keykey[3] ; clk      ;
; N/A   ; None         ; 1.659 ns   ; keyrow_in[1] ; KEY:u5|keykey[4] ; clk      ;
; N/A   ; None         ; 1.630 ns   ; keyrow_in[2] ; KEY:u5|keykey[2] ; clk      ;
; N/A   ; None         ; 1.630 ns   ; keyrow_in[2] ; KEY:u5|keykey[3] ; clk      ;
; N/A   ; None         ; 1.630 ns   ; keyrow_in[2] ; KEY:u5|keykey[4] ; clk      ;
; N/A   ; None         ; 1.381 ns   ; keyrow_in[3] ; KEY:u5|keykey[2] ; clk      ;
; N/A   ; None         ; 1.381 ns   ; keyrow_in[3] ; KEY:u5|keykey[3] ; clk      ;
; N/A   ; None         ; 1.381 ns   ; keyrow_in[3] ; KEY:u5|keykey[4] ; clk      ;
; N/A   ; None         ; 1.126 ns   ; keyrow_in[0] ; KEY:u5|keykey[1] ; clk      ;
; N/A   ; None         ; 1.126 ns   ; keyrow_in[0] ; KEY:u5|keykey[0] ; clk      ;
; N/A   ; None         ; 0.920 ns   ; keyrow_in[2] ; KEY:u5|keykey[1] ; clk      ;
; N/A   ; None         ; 0.920 ns   ; keyrow_in[2] ; KEY:u5|keykey[0] ; clk      ;
; N/A   ; None         ; 0.676 ns   ; keyrow_in[3] ; KEY:u5|keykey[1] ; clk      ;
; N/A   ; None         ; 0.676 ns   ; keyrow_in[3] ; KEY:u5|keykey[0] ; clk      ;
; N/A   ; None         ; 0.536 ns   ; keyrow_in[1] ; KEY:u5|keykey[1] ; clk      ;
; N/A   ; None         ; 0.454 ns   ; keyrow_in[1] ; KEY:u5|keykey[0] ; clk      ;
; N/A   ; None         ; -0.505 ns  ; clear        ; LCD:u4|data[4]   ; clk      ;
; N/A   ; None         ; -0.505 ns  ; clear        ; LCD:u4|data[5]   ; clk      ;
; N/A   ; None         ; -0.505 ns  ; clear        ; LCD:u4|data[6]   ; clk      ;
; N/A   ; None         ; -0.505 ns  ; clear        ; LCD:u4|data[7]   ; clk      ;
; N/A   ; None         ; -0.715 ns  ; clear        ; LCD:u4|data[2]   ; clk      ;
; N/A   ; None         ; -1.332 ns  ; clear        ; LCD:u4|data[0]   ; clk      ;
; N/A   ; None         ; -1.434 ns  ; clear        ; LCD:u4|data[3]   ; clk      ;
; N/A   ; None         ; -1.781 ns  ; clear        ; LCD:u4|data[1]   ; clk      ;
; N/A   ; None         ; -1.949 ns  ; clear        ; LCD:u4|RS        ; clk      ;
; N/A   ; None         ; -1.985 ns  ; clear        ; LCD:u4|CNT[4]    ; clk      ;
; N/A   ; None         ; -1.985 ns  ; clear        ; LCD:u4|CNT[5]    ; clk      ;
; N/A   ; None         ; -1.985 ns  ; clear        ; LCD:u4|CNT[2]    ; clk      ;
; N/A   ; None         ; -1.985 ns  ; clear        ; LCD:u4|CNT[3]    ; clk      ;
; N/A   ; None         ; -2.466 ns  ; clear        ; LCD:u4|CNT[1]    ; clk      ;
; N/A   ; None         ; -2.548 ns  ; clear        ; LCD:u4|CNT[0]    ; clk      ;
; N/A   ; None         ; -3.267 ns  ; clear        ; CLKD:u6|clk_1    ; clk      ;
+-------+--------------+------------+--------------+------------------+----------+


+-------------------------------------------------------------------------------------------------+
; tco                                                                                             ;
+-------+--------------+------------+------------------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To              ; From Clock ;
+-------+--------------+------------+------------------------------+-----------------+------------+
; N/A   ; None         ; 22.472 ns  ; DZ:u2|col_g[4]               ; dzcolgre_out[4] ; clk        ;
; N/A   ; None         ; 21.920 ns  ; DZ:u2|col_g[3]               ; dzcolgre_out[3] ; clk        ;
; N/A   ; None         ; 21.732 ns  ; DZ:u2|col_g[1]               ; dzcolgre_out[1] ; clk        ;
; N/A   ; None         ; 21.368 ns  ; DZ:u2|col_g[0]               ; dzcolgre_out[0] ; clk        ;
; N/A   ; None         ; 21.322 ns  ; DZ:u2|col_g[6]               ; dzcolgre_out[6] ; clk        ;
; N/A   ; None         ; 21.255 ns  ; DZ:u2|row[6]                 ; dzrow_out[6]    ; clk        ;
; N/A   ; None         ; 21.182 ns  ; DZ:u2|col_g[2]               ; dzcolgre_out[2] ; clk        ;
; N/A   ; None         ; 20.987 ns  ; DZ:u2|row[0]                 ; dzrow_out[3]    ; clk        ;
; N/A   ; None         ; 20.987 ns  ; DZ:u2|row[0]                 ; dzrow_out[2]    ; clk        ;
; N/A   ; None         ; 20.968 ns  ; DZ:u2|row[0]                 ; dzrow_out[1]    ; clk        ;
; N/A   ; None         ; 20.968 ns  ; DZ:u2|row[0]                 ; dzrow_out[0]    ; clk        ;
; N/A   ; None         ; 20.843 ns  ; DZ:u2|row[4]                 ; dzrow_out[5]    ; clk        ;
; N/A   ; None         ; 20.646 ns  ; DZ:u2|col_g[7]               ; dzcolgre_out[7] ; clk        ;
; N/A   ; None         ; 20.145 ns  ; DZ:u2|col_g[5]               ; dzcolgre_out[5] ; clk        ;
; N/A   ; None         ; 19.566 ns  ; DZ:u2|row[4]                 ; dzrow_out[4]    ; clk        ;
; N/A   ; None         ; 15.274 ns  ; SMG:u1|c[7]                  ; smgcat_out[7]   ; clk        ;
; N/A   ; None         ; 15.210 ns  ; SMG:u1|c[6]                  ; smgcat_out[6]   ; clk        ;
; N/A   ; None         ; 14.971 ns  ; DZ:u2|col_r[6]               ; dzcolred_out[6] ; clk        ;
; N/A   ; None         ; 14.515 ns  ; DZ:u2|col_r[1]               ; dzcolred_out[1] ; clk        ;
; N/A   ; None         ; 14.345 ns  ; DZ:u2|col_r[0]               ; dzcolred_out[0] ; clk        ;
; N/A   ; None         ; 14.339 ns  ; DZ:u2|col_r[7]               ; dzcolred_out[7] ; clk        ;
; N/A   ; None         ; 14.062 ns  ; KEY:u5|cnt[1]                ; keycol_out[3]   ; clk        ;
; N/A   ; None         ; 13.748 ns  ; KEY:u5|cnt[0]                ; keycol_out[3]   ; clk        ;
; N/A   ; None         ; 13.602 ns  ; LCD:u4|RS                    ; RS_out          ; clk        ;
; N/A   ; None         ; 13.412 ns  ; KEY:u5|cnt[0]                ; keycol_out[1]   ; clk        ;
; N/A   ; None         ; 13.403 ns  ; KEY:u5|cnt[0]                ; keycol_out[0]   ; clk        ;
; N/A   ; None         ; 13.394 ns  ; STATE:u7|isbeep              ; beep_led        ; clk        ;
; N/A   ; None         ; 13.381 ns  ; KEY:u5|cnt[0]                ; keycol_out[2]   ; clk        ;
; N/A   ; None         ; 13.335 ns  ; BEEP:u3|spks1                ; beep_out        ; clk        ;
; N/A   ; None         ; 13.253 ns  ; SMG:u1|b[6]                  ; smgdata_out[6]  ; clk        ;
; N/A   ; None         ; 13.189 ns  ; SMG:u1|c[5]                  ; smgcat_out[5]   ; clk        ;
; N/A   ; None         ; 13.131 ns  ; LCD:u4|data[2]               ; lcd_out[2]      ; clk        ;
; N/A   ; None         ; 13.085 ns  ; DZ:u2|col_r[5]               ; dzcolred_out[5] ; clk        ;
; N/A   ; None         ; 13.055 ns  ; DZ:u2|col_r[2]               ; dzcolred_out[2] ; clk        ;
; N/A   ; None         ; 13.045 ns  ; DZ:u2|col_r[4]               ; dzcolred_out[4] ; clk        ;
; N/A   ; None         ; 13.039 ns  ; DZ:u2|col_r[3]               ; dzcolred_out[3] ; clk        ;
; N/A   ; None         ; 13.031 ns  ; KEY:u5|cnt[1]                ; keycol_out[1]   ; clk        ;
; N/A   ; None         ; 13.022 ns  ; KEY:u5|cnt[1]                ; keycol_out[0]   ; clk        ;
; N/A   ; None         ; 13.000 ns  ; KEY:u5|cnt[1]                ; keycol_out[2]   ; clk        ;
; N/A   ; None         ; 12.960 ns  ; STATE:u7|state.ADD_CIPHER    ; menuled_out[3]  ; clk        ;
; N/A   ; None         ; 12.862 ns  ; STATE:u7|state.CHANGE_CIPHER ; menuled_out[2]  ; clk        ;
; N/A   ; None         ; 12.860 ns  ; LCD:u4|data[7]               ; lcd_out[7]      ; clk        ;
; N/A   ; None         ; 12.850 ns  ; LCD:u4|data[6]               ; lcd_out[6]      ; clk        ;
; N/A   ; None         ; 12.840 ns  ; STATE:u7|state.MENU          ; menuled_out[5]  ; clk        ;
; N/A   ; None         ; 12.754 ns  ; LCD:u4|data[3]               ; lcd_out[3]      ; clk        ;
; N/A   ; None         ; 12.711 ns  ; SMG:u1|b[0]                  ; smgdata_out[0]  ; clk        ;
; N/A   ; None         ; 12.701 ns  ; SMG:u1|c[1]                  ; smgcat_out[1]   ; clk        ;
; N/A   ; None         ; 12.697 ns  ; SMG:u1|c[2]                  ; smgcat_out[2]   ; clk        ;
; N/A   ; None         ; 12.689 ns  ; SMG:u1|c[4]                  ; smgcat_out[4]   ; clk        ;
; N/A   ; None         ; 12.689 ns  ; SMG:u1|c[0]                  ; smgcat_out[0]   ; clk        ;
; N/A   ; None         ; 12.687 ns  ; SMG:u1|b[2]                  ; smgdata_out[2]  ; clk        ;
; N/A   ; None         ; 12.652 ns  ; KEY:u5|cnt[2]                ; keycol_out[1]   ; clk        ;
; N/A   ; None         ; 12.642 ns  ; KEY:u5|cnt[2]                ; keycol_out[0]   ; clk        ;
; N/A   ; None         ; 12.620 ns  ; KEY:u5|cnt[2]                ; keycol_out[2]   ; clk        ;
; N/A   ; None         ; 12.254 ns  ; LCD:u4|data[0]               ; lcd_out[0]      ; clk        ;
; N/A   ; None         ; 11.631 ns  ; LCD:u4|data[4]               ; lcd_out[4]      ; clk        ;
; N/A   ; None         ; 11.615 ns  ; LCD:u4|data[1]               ; lcd_out[1]      ; clk        ;
; N/A   ; None         ; 11.614 ns  ; STATE:u7|state.SHOW_RECORD   ; menuled_out[0]  ; clk        ;
; N/A   ; None         ; 11.608 ns  ; LCD:u4|data[5]               ; lcd_out[5]      ; clk        ;
; N/A   ; None         ; 11.608 ns  ; SMG:u1|c[3]                  ; smgcat_out[3]   ; clk        ;
; N/A   ; None         ; 11.608 ns  ; SMG:u1|b[5]                  ; smgdata_out[5]  ; clk        ;
; N/A   ; None         ; 11.608 ns  ; SMG:u1|b[3]                  ; smgdata_out[3]  ; clk        ;
; N/A   ; None         ; 11.608 ns  ; STATE:u7|state.INPUT_CIPHER  ; menuled_out[1]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; SMG:u1|b[4]                  ; smgdata_out[4]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; SMG:u1|b[1]                  ; smgdata_out[1]  ; clk        ;
; N/A   ; None         ; 11.602 ns  ; STATE:u7|state.CHOOSE_USER   ; menuled_out[4]  ; clk        ;
; N/A   ; None         ; 10.026 ns  ; CLKD:u6|clk_1k               ; E_out           ; clk        ;
+-------+--------------+------------+------------------------------+-----------------+------------+


+--------------------------------------------------------------------------------------+
; th                                                                                   ;
+---------------+-------------+-----------+--------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To               ; To Clock ;
+---------------+-------------+-----------+--------------+------------------+----------+
; N/A           ; None        ; 3.821 ns  ; clear        ; CLKD:u6|clk_1    ; clk      ;
; N/A           ; None        ; 3.102 ns  ; clear        ; LCD:u4|CNT[0]    ; clk      ;
; N/A           ; None        ; 3.020 ns  ; clear        ; LCD:u4|CNT[1]    ; clk      ;
; N/A           ; None        ; 2.743 ns  ; keyrow_in[2] ; KEY:u5|keykey[2] ; clk      ;
; N/A           ; None        ; 2.539 ns  ; clear        ; LCD:u4|CNT[4]    ; clk      ;
; N/A           ; None        ; 2.539 ns  ; clear        ; LCD:u4|CNT[5]    ; clk      ;
; N/A           ; None        ; 2.539 ns  ; clear        ; LCD:u4|CNT[2]    ; clk      ;
; N/A           ; None        ; 2.539 ns  ; clear        ; LCD:u4|CNT[3]    ; clk      ;
; N/A           ; None        ; 2.503 ns  ; clear        ; LCD:u4|RS        ; clk      ;
; N/A           ; None        ; 2.419 ns  ; keyrow_in[1] ; KEY:u5|keykey[2] ; clk      ;
; N/A           ; None        ; 2.335 ns  ; clear        ; LCD:u4|data[1]   ; clk      ;
; N/A           ; None        ; 2.019 ns  ; keyrow_in[1] ; KEY:u5|keykey[3] ; clk      ;
; N/A           ; None        ; 2.001 ns  ; clear        ; LCD:u4|data[4]   ; clk      ;
; N/A           ; None        ; 2.001 ns  ; clear        ; LCD:u4|data[5]   ; clk      ;
; N/A           ; None        ; 2.001 ns  ; clear        ; LCD:u4|data[6]   ; clk      ;
; N/A           ; None        ; 2.001 ns  ; clear        ; LCD:u4|data[7]   ; clk      ;
; N/A           ; None        ; 1.988 ns  ; clear        ; LCD:u4|data[3]   ; clk      ;
; N/A           ; None        ; 1.941 ns  ; keyrow_in[0] ; KEY:u5|keykey[3] ; clk      ;
; N/A           ; None        ; 1.886 ns  ; clear        ; LCD:u4|data[0]   ; clk      ;
; N/A           ; None        ; 1.649 ns  ; keyrow_in[0] ; KEY:u5|keykey[2] ; clk      ;
; N/A           ; None        ; 1.560 ns  ; keyrow_in[3] ; KEY:u5|keykey[0] ; clk      ;
; N/A           ; None        ; 1.379 ns  ; keyrow_in[2] ; KEY:u5|keykey[0] ; clk      ;
; N/A           ; None        ; 1.269 ns  ; clear        ; LCD:u4|data[2]   ; clk      ;
; N/A           ; None        ; 1.080 ns  ; keyrow_in[3] ; KEY:u5|keykey[1] ; clk      ;
; N/A           ; None        ; 0.899 ns  ; keyrow_in[2] ; KEY:u5|keykey[1] ; clk      ;
; N/A           ; None        ; 0.649 ns  ; keyrow_in[0] ; KEY:u5|keykey[0] ; clk      ;
; N/A           ; None        ; 0.534 ns  ; keyrow_in[1] ; KEY:u5|keykey[0] ; clk      ;
; N/A           ; None        ; 0.269 ns  ; keyrow_in[3] ; KEY:u5|keykey[2] ; clk      ;
; N/A           ; None        ; 0.269 ns  ; keyrow_in[3] ; KEY:u5|keykey[3] ; clk      ;
; N/A           ; None        ; 0.269 ns  ; keyrow_in[3] ; KEY:u5|keykey[4] ; clk      ;
; N/A           ; None        ; 0.169 ns  ; keyrow_in[0] ; KEY:u5|keykey[1] ; clk      ;
; N/A           ; None        ; 0.100 ns  ; keyrow_in[1] ; KEY:u5|keykey[1] ; clk      ;
; N/A           ; None        ; 0.019 ns  ; keyrow_in[2] ; KEY:u5|keykey[3] ; clk      ;
; N/A           ; None        ; 0.019 ns  ; keyrow_in[2] ; KEY:u5|keykey[4] ; clk      ;
; N/A           ; None        ; -0.187 ns ; keyrow_in[0] ; KEY:u5|keykey[4] ; clk      ;
; N/A           ; None        ; -0.280 ns ; keyrow_in[1] ; KEY:u5|keykey[4] ; clk      ;
; N/A           ; None        ; -1.651 ns ; clear        ; CLKD:u6|clk_1k   ; clk      ;
+---------------+-------------+-----------+--------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 17 18:25:20 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOP -c TOP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "DZ:u2|row[0]" is a latch
    Warning: Node "DZ:u2|row[4]" is a latch
    Warning: Node "DZ:u2|row[6]" is a latch
    Warning: Node "DZ:u2|col_r[0]" is a latch
    Warning: Node "DZ:u2|col_r[1]" is a latch
    Warning: Node "DZ:u2|col_r[2]" is a latch
    Warning: Node "DZ:u2|col_r[3]" is a latch
    Warning: Node "DZ:u2|col_r[4]" is a latch
    Warning: Node "DZ:u2|col_r[5]" is a latch
    Warning: Node "DZ:u2|col_r[6]" is a latch
    Warning: Node "DZ:u2|col_r[7]" is a latch
    Warning: Node "DZ:u2|col_g[0]" is a latch
    Warning: Node "DZ:u2|col_g[1]" is a latch
    Warning: Node "DZ:u2|col_g[2]" is a latch
    Warning: Node "DZ:u2|col_g[3]" is a latch
    Warning: Node "DZ:u2|col_g[4]" is a latch
    Warning: Node "DZ:u2|col_g[5]" is a latch
    Warning: Node "DZ:u2|col_g[6]" is a latch
    Warning: Node "DZ:u2|col_g[7]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLKD:u6|clk_1" as buffer
    Info: Detected gated clock "DZ:u2|row[7]~1" as buffer
    Info: Detected ripple clock "STATE:u7|islock[1]" as buffer
    Info: Detected ripple clock "STATE:u7|islock[0]" as buffer
    Info: Detected ripple clock "CLKD:u6|clk_1k" as buffer
Info: Clock "clk" has Internal fmax of 28.52 MHz between source register "STATE:u7|\ptime:m[3]" and destination register "LCD:u4|data[2]" (period= 35.059 ns)
    Info: + Longest register to register delay is 28.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y10_N2; Fanout = 13; REG Node = 'STATE:u7|\ptime:m[3]'
        Info: 2: + IC(0.928 ns) + CELL(0.747 ns) = 1.675 ns; Loc. = LC_X1_Y10_N2; Fanout = 1; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 2.490 ns; Loc. = LC_X1_Y10_N3; Fanout = 2; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17'
        Info: 4: + IC(0.713 ns) + CELL(0.978 ns) = 4.181 ns; Loc. = LC_X1_Y10_N5; Fanout = 2; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~15'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 4.304 ns; Loc. = LC_X1_Y10_N6; Fanout = 2; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~13'
        Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 4.427 ns; Loc. = LC_X1_Y10_N7; Fanout = 1; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~11'
        Info: 7: + IC(0.000 ns) + CELL(0.815 ns) = 5.242 ns; Loc. = LC_X1_Y10_N8; Fanout = 10; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~8'
        Info: 8: + IC(1.278 ns) + CELL(0.511 ns) = 7.031 ns; Loc. = LC_X2_Y10_N8; Fanout = 3; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~23'
        Info: 9: + IC(0.693 ns) + CELL(0.978 ns) = 8.702 ns; Loc. = LC_X2_Y10_N1; Fanout = 2; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17'
        Info: 10: + IC(0.000 ns) + CELL(0.123 ns) = 8.825 ns; Loc. = LC_X2_Y10_N2; Fanout = 1; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15'
        Info: 11: + IC(0.000 ns) + CELL(0.123 ns) = 8.948 ns; Loc. = LC_X2_Y10_N3; Fanout = 1; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~13'
        Info: 12: + IC(0.000 ns) + CELL(0.815 ns) = 9.763 ns; Loc. = LC_X2_Y10_N4; Fanout = 10; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10'
        Info: 13: + IC(1.734 ns) + CELL(0.511 ns) = 12.008 ns; Loc. = LC_X4_Y10_N8; Fanout = 2; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[23]~16'
        Info: 14: + IC(1.202 ns) + CELL(0.747 ns) = 13.957 ns; Loc. = LC_X3_Y10_N3; Fanout = 1; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~13'
        Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 14.772 ns; Loc. = LC_X3_Y10_N4; Fanout = 3; COMB Node = 'LCD:u4|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10'
        Info: 16: + IC(3.522 ns) + CELL(0.200 ns) = 18.494 ns; Loc. = LC_X12_Y9_N9; Fanout = 3; COMB Node = 'LCD:u4|Add1~9'
        Info: 17: + IC(0.710 ns) + CELL(0.747 ns) = 19.951 ns; Loc. = LC_X12_Y9_N1; Fanout = 2; COMB Node = 'LCD:u4|Add1~2'
        Info: 18: + IC(0.000 ns) + CELL(0.815 ns) = 20.766 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; COMB Node = 'LCD:u4|Add1~3'
        Info: 19: + IC(2.286 ns) + CELL(0.200 ns) = 23.252 ns; Loc. = LC_X16_Y9_N0; Fanout = 1; COMB Node = 'LCD:u4|data~51'
        Info: 20: + IC(0.305 ns) + CELL(0.200 ns) = 23.757 ns; Loc. = LC_X16_Y9_N1; Fanout = 1; COMB Node = 'LCD:u4|data~53'
        Info: 21: + IC(0.305 ns) + CELL(0.200 ns) = 24.262 ns; Loc. = LC_X16_Y9_N2; Fanout = 1; COMB Node = 'LCD:u4|data~54'
        Info: 22: + IC(0.305 ns) + CELL(0.200 ns) = 24.767 ns; Loc. = LC_X16_Y9_N3; Fanout = 3; COMB Node = 'LCD:u4|data~55'
        Info: 23: + IC(0.305 ns) + CELL(0.200 ns) = 25.272 ns; Loc. = LC_X16_Y9_N4; Fanout = 1; COMB Node = 'LCD:u4|data~86'
        Info: 24: + IC(0.534 ns) + CELL(0.200 ns) = 26.006 ns; Loc. = LC_X16_Y9_N5; Fanout = 1; COMB Node = 'LCD:u4|data~57'
        Info: 25: + IC(0.305 ns) + CELL(0.200 ns) = 26.511 ns; Loc. = LC_X16_Y9_N6; Fanout = 1; COMB Node = 'LCD:u4|data~59'
        Info: 26: + IC(0.305 ns) + CELL(0.200 ns) = 27.016 ns; Loc. = LC_X16_Y9_N7; Fanout = 1; COMB Node = 'LCD:u4|data~60'
        Info: 27: + IC(0.305 ns) + CELL(0.200 ns) = 27.521 ns; Loc. = LC_X16_Y9_N8; Fanout = 1; COMB Node = 'LCD:u4|data~61'
        Info: 28: + IC(0.305 ns) + CELL(0.591 ns) = 28.417 ns; Loc. = LC_X16_Y9_N9; Fanout = 2; REG Node = 'LCD:u4|data[2]'
        Info: Total cell delay = 12.377 ns ( 43.55 % )
        Info: Total interconnect delay = 16.040 ns ( 56.45 % )
    Info: - Smallest clock skew is -5.933 ns
        Info: + Shortest clock path from clock "clk" to destination register is 8.136 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
            Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X16_Y9_N9; Fanout = 2; REG Node = 'LCD:u4|data[2]'
            Info: Total cell delay = 3.375 ns ( 41.48 % )
            Info: Total interconnect delay = 4.761 ns ( 58.52 % )
        Info: - Longest clock path from clock "clk" to source register is 14.069 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
            Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X8_Y8_N5; Fanout = 14; REG Node = 'CLKD:u6|clk_1'
            Info: 4: + IC(4.639 ns) + CELL(0.918 ns) = 14.069 ns; Loc. = LC_X1_Y10_N2; Fanout = 13; REG Node = 'STATE:u7|\ptime:m[3]'
            Info: Total cell delay = 4.669 ns ( 33.19 % )
            Info: Total interconnect delay = 9.400 ns ( 66.81 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 55 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DZ:u2|tmp[2]" and destination pin or register "DZ:u2|row[6]" for clock "clk" (Hold time is 5.204 ns)
    Info: + Largest clock skew is 8.990 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.126 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
            Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X1_Y7_N7; Fanout = 16; REG Node = 'STATE:u7|islock[1]'
            Info: 4: + IC(1.084 ns) + CELL(0.511 ns) = 10.107 ns; Loc. = LC_X1_Y7_N6; Fanout = 11; COMB Node = 'DZ:u2|row[7]~1'
            Info: 5: + IC(6.279 ns) + CELL(0.740 ns) = 17.126 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'DZ:u2|row[6]'
            Info: Total cell delay = 5.002 ns ( 29.21 % )
            Info: Total interconnect delay = 12.124 ns ( 70.79 % )
        Info: - Shortest clock path from clock "clk" to source register is 8.136 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
            Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X1_Y8_N0; Fanout = 22; REG Node = 'DZ:u2|tmp[2]'
            Info: Total cell delay = 3.375 ns ( 41.48 % )
            Info: Total interconnect delay = 4.761 ns ( 58.52 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 3.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y8_N0; Fanout = 22; REG Node = 'DZ:u2|tmp[2]'
        Info: 2: + IC(2.165 ns) + CELL(0.740 ns) = 2.905 ns; Loc. = LC_X1_Y9_N3; Fanout = 1; COMB Node = 'DZ:u2|row[6]~14'
        Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 3.410 ns; Loc. = LC_X1_Y9_N4; Fanout = 1; REG Node = 'DZ:u2|row[6]'
        Info: Total cell delay = 0.940 ns ( 27.57 % )
        Info: Total interconnect delay = 2.470 ns ( 72.43 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "CLKD:u6|clk_1k" (data pin = "clear", clock pin = "clk") is 2.205 ns
    Info: + Longest pin to register delay is 5.691 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 36; PIN Node = 'clear'
        Info: 2: + IC(3.755 ns) + CELL(0.804 ns) = 5.691 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
        Info: Total cell delay = 1.936 ns ( 34.02 % )
        Info: Total interconnect delay = 3.755 ns ( 65.98 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "clk" to destination pin "dzcolgre_out[4]" through register "DZ:u2|col_g[4]" is 22.472 ns
    Info: + Longest clock path from clock "clk" to source register is 17.129 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
        Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X1_Y7_N7; Fanout = 16; REG Node = 'STATE:u7|islock[1]'
        Info: 4: + IC(1.084 ns) + CELL(0.511 ns) = 10.107 ns; Loc. = LC_X1_Y7_N6; Fanout = 11; COMB Node = 'DZ:u2|row[7]~1'
        Info: 5: + IC(6.282 ns) + CELL(0.740 ns) = 17.129 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'DZ:u2|col_g[4]'
        Info: Total cell delay = 5.002 ns ( 29.20 % )
        Info: Total interconnect delay = 12.127 ns ( 70.80 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'DZ:u2|col_g[4]'
        Info: 2: + IC(3.021 ns) + CELL(2.322 ns) = 5.343 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'dzcolgre_out[4]'
        Info: Total cell delay = 2.322 ns ( 43.46 % )
        Info: Total interconnect delay = 3.021 ns ( 56.54 % )
Info: th for register "CLKD:u6|clk_1" (data pin = "clear", clock pin = "clk") is 3.821 ns
    Info: + Longest clock path from clock "clk" to destination register is 8.136 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 421; REG Node = 'CLKD:u6|clk_1k'
        Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X8_Y8_N5; Fanout = 14; REG Node = 'CLKD:u6|clk_1'
        Info: Total cell delay = 3.375 ns ( 41.48 % )
        Info: Total interconnect delay = 4.761 ns ( 58.52 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 4.536 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_124; Fanout = 36; PIN Node = 'clear'
        Info: 2: + IC(2.343 ns) + CELL(1.061 ns) = 4.536 ns; Loc. = LC_X8_Y8_N5; Fanout = 14; REG Node = 'CLKD:u6|clk_1'
        Info: Total cell delay = 2.193 ns ( 48.35 % )
        Info: Total interconnect delay = 2.343 ns ( 51.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Thu Oct 17 18:25:21 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


