#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 16:56:39 2020
# Process ID: 16788
# Current directory: E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17996 E:\study\vivado\TeamWork\bitmips_experiments\lab5\teach_soc\teach_soc.xpr
# Log file: E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/vivado.log
# Journal file: E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.xpr
INFO: [Project 1-313] Project file moved from 'E:/study/大四上/小学期/new9.22/TeamWork/bitmips_experiments/lab5/teach_soc' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockA.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockA.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockB.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockB.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockC.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockC.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockD.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/blockD.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/brUnit.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/brUnit.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/control.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/control.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/getInst.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/getInst.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/jmpPause.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/jmpPause.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/pc.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/pc.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/rawPause.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/rawPause.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/register_heap.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/register_heap.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/signExtend.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/signExtend.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/InstMem.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/InstMem.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/dataMem.v', nor could it be found using path 'E:/study/大四上/小学期/new9.22/TeamWork/cpu/cpu.srcs/sources_1/new/dataMem.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 813.934 ; gain = 168.223
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/InstMem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockA.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockB.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockC.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/brUnit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/control.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/dataMem.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/getInst.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/jmpPause.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/pc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/rawPause.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/register_heap.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/signExtend.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v] -no_script -reset -force -quiet
remove_files  {E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/InstMem.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/alu.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockA.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockB.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockC.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/blockD.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/brUnit.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/control.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/dataMem.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/getInst.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/jmpPause.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/pc.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/rawPause.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/register_heap.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/signExtend.v E:/study/vivado/TeamWork/cpu/cpu.srcs/sources_1/new/top_module.v}
add_files -norecurse {E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 849.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 849.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 868.512 ; gain = 34.496
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 871.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 871.762 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 872.539 ; gain = 0.777
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 878.070 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 878.070 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 878.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 878.070 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 878.070 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 1517.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 1517.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1517.297 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/getinst/inst_sram_addr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/getinst/inst_sram_rdata}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1517.297 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/getinst/PCPlus4F}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/getinst/PC}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:54 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 1517.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1517.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '57' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 1517.297 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1517.297 ; gain = 0.000
run all
run all
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:50 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1517.297 ; gain = 0.000
run 10 us
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1517.297 ; gain = 0.000
run 10 us
run all
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.297 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '53' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 1517.297 ; gain = 0.000
run all
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1517.297 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/jalM}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/jalE}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb/teach_soc_top_u/cpu/jalD}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module inst_ram_bindec
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module teach_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:62]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 62 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:66]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:157]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 162 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:173]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 161 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 160 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 158 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 157 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 159 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 163 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 164 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 165 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 166 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 167 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 168 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 169 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 170 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:228]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:231]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:236]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 228 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:241]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 231 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 236 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:246]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 237 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:275]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:276]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:277]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:279]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 275 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:283]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 276 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:284]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 277 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:285]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 279 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:286]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 121 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:291]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 120 [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1517.297 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'debug_wb_rf_wen' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'debug_wb_rf_wnum' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'WA' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4M' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:272]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:280]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:95]
WARNING: [VRFC 10-5021] port 'pc4' is not connected on this instance [E:/study/vivado/TeamWork/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:111]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module xil_defaultlib.clk_pll_clk_pll_clk_wiz
Compiling module xil_defaultlib.clk_pll
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.inst_ram_bindec
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011111100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1011110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110010101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100101100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100011010...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110101001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000011...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101100110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100100...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0110100001...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101000101...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100110110...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0100001000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0101010000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b1100000000...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_top
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.inst_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.teach_soc_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:54 . Memory (MB): peak = 1517.297 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1517.297 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1517.297 ; gain = 0.000
run 10 us
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 20:41:02 2020...
