var pipelineJSON={"31":{"nodes":[{"name":"Exit", "id":57, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"352", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":58, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":59, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Xor", "id":60, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":61, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":62, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":63, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":65, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["19"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Select", "id":66, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":67, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Xor", "id":68, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"\'i\'", "id":69, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"arg_red_dram", "id":70, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_red_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":71, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":72, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":73, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_green_dram", "id":74, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_green_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":75, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_blue_dram", "id":76, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_blue_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":77, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":78, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":80, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"And", "id":81, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":82, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":83, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":84, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Src", "id":86, "subtype":"ffwdSource", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B5, MainKernel.B5, MainKernel.B5, MainKernel.B5, MainKernel.B5, MainKernel.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["165", "168", "152", "157", "160", "173"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Loop Orch", "id":87, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}], "links":[{"from":58, "to":66, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":69, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":62, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":59, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":59, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":62, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":69, "details":[{"type":"table", "Width":"16"}]}, {"from":58, "to":57, "details":[{"type":"table", "Width":"16"}]}, {"from":59, "to":84, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":61, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":87, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":60, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":59, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":62, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":69, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":66, "details":[{"type":"table", "Width":"2"}]}, {"from":59, "to":57, "details":[{"type":"table", "Width":"2"}]}, {"from":60, "to":86, "details":[{"type":"table", "Width":"1"}]}, {"from":60, "to":72, "details":[{"type":"table", "Width":"1"}]}, {"from":60, "to":83, "details":[{"type":"table", "Width":"1"}]}, {"from":61, "to":84, "details":[{"type":"table", "Width":"2"}]}, {"from":62, "to":63, "details":[{"type":"table", "Width":"2"}]}, {"from":63, "to":62, "details":[{"type":"table", "Width":"2"}]}, {"from":63, "to":59, "details":[{"type":"table", "Width":"2"}]}, {"from":63, "to":69, "details":[{"type":"table", "Width":"2"}]}, {"from":63, "to":66, "details":[{"type":"table", "Width":"2"}]}, {"from":63, "to":57, "details":[{"type":"table", "Width":"2"}]}, {"from":65, "to":66, "details":[{"type":"table", "Width":"33"}]}, {"from":66, "to":81, "details":[{"type":"table", "Width":"33"}]}, {"from":66, "to":66, "details":[{"type":"table", "Width":"33"}]}, {"from":67, "to":68, "details":[{"type":"table", "Width":"1"}]}, {"from":68, "to":72, "details":[{"type":"table", "Width":"1"}]}, {"from":68, "to":86, "details":[{"type":"table", "Width":"1"}]}, {"from":69, "to":78, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":77, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":75, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":73, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":71, "details":[{"type":"table", "Width":"32"}]}, {"from":69, "to":57, "details":[{"type":"table", "Width":"32"}]}, {"from":70, "to":71, "details":[{"type":"table", "Width":"64"}]}, {"from":71, "to":57, "details":[{"type":"table", "Width":"64"}]}, {"from":72, "to":57, "details":[{"type":"table", "Width":"1"}]}, {"from":73, "to":57, "details":[{"type":"table", "Width":"64"}]}, {"from":74, "to":75, "details":[{"type":"table", "Width":"64"}]}, {"from":75, "to":57, "details":[{"type":"table", "Width":"64"}]}, {"from":76, "to":77, "details":[{"type":"table", "Width":"64"}]}, {"from":77, "to":57, "details":[{"type":"table", "Width":"64"}]}, {"from":78, "to":69, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":80, "to":81, "details":[{"type":"table", "Width":"1"}]}, {"from":81, "to":82, "details":[{"type":"table", "Width":"1"}]}, {"from":81, "to":59, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":81, "to":62, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":81, "to":69, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":81, "to":66, "details":[{"type":"table", "Width":"1"}]}, {"from":81, "to":57, "details":[{"type":"table", "Width":"1"}]}, {"from":82, "to":87, "details":[{"type":"table", "Width":"1"}]}, {"from":82, "to":83, "details":[{"type":"table", "Width":"1"}]}, {"from":83, "to":84, "details":[{"type":"table", "Width":"1"}]}, {"from":84, "to":59, "details":[{"type":"table", "Width":"2"}]}, {"from":87, "to":57, "details":[{"type":"table", "Width":"1"}]}]}, "48":{"nodes":[{"name":"Exit", "id":91, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"112", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":92, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":93, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":94, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":95, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":96, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":97, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":99, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["29"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Select", "id":100, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":101, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["28"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Xor", "id":102, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Global variable", "id":103, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_idx", "id":104, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_idx\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":105, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Or", "id":106, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":107, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":109, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":110, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":111, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Loop Orch", "id":113, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}], "links":[{"from":92, "to":100, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":103, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":96, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":93, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":91, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":93, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":96, "details":[{"type":"table", "Width":"16"}]}, {"from":92, "to":103, "details":[{"type":"table", "Width":"16"}]}, {"from":93, "to":111, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":95, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":113, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":94, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":93, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":96, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":103, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":100, "details":[{"type":"table", "Width":"2"}]}, {"from":93, "to":91, "details":[{"type":"table", "Width":"2"}]}, {"from":94, "to":106, "details":[{"type":"table", "Width":"1"}]}, {"from":94, "to":110, "details":[{"type":"table", "Width":"1"}]}, {"from":94, "to":91, "details":[{"type":"table", "Width":"1"}]}, {"from":95, "to":111, "details":[{"type":"table", "Width":"2"}]}, {"from":96, "to":97, "details":[{"type":"table", "Width":"2"}]}, {"from":97, "to":96, "details":[{"type":"table", "Width":"2"}]}, {"from":97, "to":93, "details":[{"type":"table", "Width":"2"}]}, {"from":97, "to":103, "details":[{"type":"table", "Width":"2"}]}, {"from":97, "to":100, "details":[{"type":"table", "Width":"2"}]}, {"from":97, "to":91, "details":[{"type":"table", "Width":"2"}]}, {"from":99, "to":100, "details":[{"type":"table", "Width":"33"}]}, {"from":100, "to":109, "details":[{"type":"table", "Width":"33"}]}, {"from":100, "to":93, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":100, "to":96, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":100, "to":103, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":100, "to":100, "details":[{"type":"table", "Width":"33"}]}, {"from":100, "to":91, "details":[{"type":"table", "Width":"33"}]}, {"from":101, "to":102, "details":[{"type":"table", "Width":"1"}]}, {"from":102, "to":106, "details":[{"type":"table", "Width":"1"}]}, {"from":103, "to":107, "details":[{"type":"table", "Width":"32"}]}, {"from":103, "to":105, "details":[{"type":"table", "Width":"32"}]}, {"from":104, "to":105, "details":[{"type":"table", "Width":"64"}]}, {"from":105, "to":91, "details":[{"type":"table", "Width":"64"}]}, {"from":106, "to":91, "details":[{"type":"table", "Width":"1"}]}, {"from":107, "to":103, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":109, "to":113, "details":[{"type":"table", "Width":"1"}]}, {"from":109, "to":110, "details":[{"type":"table", "Width":"1"}]}, {"from":110, "to":111, "details":[{"type":"table", "Width":"1"}]}, {"from":111, "to":93, "details":[{"type":"table", "Width":"2"}]}, {"from":113, "to":91, "details":[{"type":"table", "Width":"1"}]}]}, "50":{"nodes":[{"name":"Exit", "id":115, "subtype":"exit", "start":"11.00", "end":"14.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":116, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":117, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"red", "id":118, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"red", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"LD", "id":119, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":120, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"green", "id":121, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"green", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"LD", "id":122, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":123, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"blue", "id":124, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"blue", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}, {"name":"LD", "id":125, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":126, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":127, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"arg_th", "id":128, "subtype":"default", "start":"0.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_th\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"Compare", "id":129, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Dest", "id":130, "subtype":"ffwdDest", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "ffwdLinkID":["28"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"And", "id":131, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Xor", "id":132, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Or", "id":133, "subtype":"default", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"ST", "id":134, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"ST", "id":136, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"ST", "id":138, "subtype":"load/store", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}], "links":[{"from":116, "to":124, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":121, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":118, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":125, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":122, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":119, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":133, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":118, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":121, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":124, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":123, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":120, "details":[{"type":"table", "Width":"72"}]}, {"from":116, "to":117, "details":[{"type":"table", "Width":"72"}]}, {"from":117, "to":134, "details":[{"type":"table", "Width":"64"}]}, {"from":117, "to":119, "details":[{"type":"table", "Width":"64"}]}, {"from":118, "to":119, "details":[{"type":"table", "Width":"1"}]}, {"from":119, "to":126, "details":[{"type":"table", "Width":"32"}]}, {"from":120, "to":136, "details":[{"type":"table", "Width":"64"}]}, {"from":120, "to":122, "details":[{"type":"table", "Width":"64"}]}, {"from":121, "to":122, "details":[{"type":"table", "Width":"1"}]}, {"from":122, "to":126, "details":[{"type":"table", "Width":"32"}]}, {"from":123, "to":138, "details":[{"type":"table", "Width":"64"}]}, {"from":123, "to":125, "details":[{"type":"table", "Width":"64"}]}, {"from":124, "to":125, "details":[{"type":"table", "Width":"1"}]}, {"from":125, "to":127, "details":[{"type":"table", "Width":"32"}]}, {"from":126, "to":127, "details":[{"type":"table", "Width":"32"}]}, {"from":127, "to":129, "details":[{"type":"table", "Width":"32"}]}, {"from":128, "to":129, "details":[{"type":"table", "Width":"32"}]}, {"from":129, "to":131, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":131, "details":[{"type":"table", "Width":"1"}]}, {"from":131, "to":132, "details":[{"type":"table", "Width":"1"}]}, {"from":132, "to":133, "details":[{"type":"table", "Width":"1"}]}, {"from":133, "to":138, "details":[{"type":"table", "Width":"1"}]}, {"from":133, "to":136, "details":[{"type":"table", "Width":"1"}]}, {"from":133, "to":134, "details":[{"type":"table", "Width":"1"}]}, {"from":134, "to":118, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"red", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}]}, {"from":136, "to":121, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"green", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}]}, {"from":138, "to":124, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"blue", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}]}]}, "52":{"nodes":[{"name":"Exit", "id":140, "subtype":"exit", "start":"4.00", "end":"7.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"336", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":141, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":142, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":143, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":144, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":145, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":146, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"FFwd Dest", "id":148, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B3", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["46"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Select", "id":149, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"\'i\'", "id":150, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":151, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":152, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":153, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"LD", "id":154, "subtype":"load/store", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":56}]], "type":"inst"}, {"name":"arg_red_dram", "id":155, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_red_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":156, "subtype":"default", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":157, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":158, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":159, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":160, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":161, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"LD", "id":162, "subtype":"load/store", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":57}]], "type":"inst"}, {"name":"arg_green_dram", "id":163, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_green_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":164, "subtype":"default", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":165, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":166, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":167, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":168, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":169, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"LD", "id":170, "subtype":"load/store", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":58}]], "type":"inst"}, {"name":"arg_blue_dram", "id":171, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_blue_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":172, "subtype":"default", "start":"2.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":173, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":174, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"+", "id":175, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"FFwd Dest", "id":177, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"And", "id":178, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":179, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":180, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":181, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Loop Orch", "id":183, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}], "links":[{"from":141, "to":149, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":150, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":145, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":142, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":142, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":145, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":150, "details":[{"type":"table", "Width":"16"}]}, {"from":141, "to":140, "details":[{"type":"table", "Width":"16"}]}, {"from":142, "to":181, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":144, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":183, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":143, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":142, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":145, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":150, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":149, "details":[{"type":"table", "Width":"2"}]}, {"from":142, "to":140, "details":[{"type":"table", "Width":"2"}]}, {"from":143, "to":174, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":169, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":166, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":161, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":158, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":153, "details":[{"type":"table", "Width":"1"}]}, {"from":143, "to":180, "details":[{"type":"table", "Width":"1"}]}, {"from":144, "to":181, "details":[{"type":"table", "Width":"2"}]}, {"from":145, "to":146, "details":[{"type":"table", "Width":"2"}]}, {"from":146, "to":145, "details":[{"type":"table", "Width":"2"}]}, {"from":146, "to":142, "details":[{"type":"table", "Width":"2"}]}, {"from":146, "to":150, "details":[{"type":"table", "Width":"2"}]}, {"from":146, "to":149, "details":[{"type":"table", "Width":"2"}]}, {"from":146, "to":140, "details":[{"type":"table", "Width":"2"}]}, {"from":148, "to":149, "details":[{"type":"table", "Width":"33"}]}, {"from":149, "to":178, "details":[{"type":"table", "Width":"33"}]}, {"from":149, "to":149, "details":[{"type":"table", "Width":"33"}]}, {"from":150, "to":175, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":172, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":167, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":164, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":159, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":156, "details":[{"type":"table", "Width":"32"}]}, {"from":150, "to":151, "details":[{"type":"table", "Width":"32"}]}, {"from":151, "to":154, "details":[{"type":"table", "Width":"64"}]}, {"from":152, "to":153, "details":[{"type":"table", "Width":"1"}]}, {"from":153, "to":154, "details":[{"type":"table", "Width":"1"}]}, {"from":154, "to":140, "details":[{"type":"table", "Width":"32"}]}, {"from":155, "to":156, "details":[{"type":"table", "Width":"64"}]}, {"from":156, "to":140, "details":[{"type":"table", "Width":"64"}]}, {"from":157, "to":158, "details":[{"type":"table", "Width":"1"}]}, {"from":158, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":159, "to":162, "details":[{"type":"table", "Width":"64"}]}, {"from":160, "to":161, "details":[{"type":"table", "Width":"1"}]}, {"from":161, "to":162, "details":[{"type":"table", "Width":"1"}]}, {"from":162, "to":140, "details":[{"type":"table", "Width":"32"}]}, {"from":163, "to":164, "details":[{"type":"table", "Width":"64"}]}, {"from":164, "to":140, "details":[{"type":"table", "Width":"64"}]}, {"from":165, "to":166, "details":[{"type":"table", "Width":"1"}]}, {"from":166, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":170, "details":[{"type":"table", "Width":"64"}]}, {"from":168, "to":169, "details":[{"type":"table", "Width":"1"}]}, {"from":169, "to":170, "details":[{"type":"table", "Width":"1"}]}, {"from":170, "to":140, "details":[{"type":"table", "Width":"32"}]}, {"from":171, "to":172, "details":[{"type":"table", "Width":"64"}]}, {"from":172, "to":140, "details":[{"type":"table", "Width":"64"}]}, {"from":173, "to":174, "details":[{"type":"table", "Width":"1"}]}, {"from":174, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":175, "to":150, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":177, "to":178, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":179, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":142, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":178, "to":145, "reverse":1, "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}]}, {"from":178, "to":150, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":178, "to":149, "details":[{"type":"table", "Width":"1"}]}, {"from":178, "to":140, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":183, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":180, "details":[{"type":"table", "Width":"1"}]}, {"from":180, "to":181, "details":[{"type":"table", "Width":"1"}]}, {"from":181, "to":142, "details":[{"type":"table", "Width":"2"}]}, {"from":183, "to":140, "details":[{"type":"table", "Width":"1"}]}]}};
var treeJSON={"nodes":[{"name":"MainKernel", "id":1, "type":"kernel", "children":[{"name":"MainKernel.B0", "id":2, "type":"bb"}, {"name":"MainKernel.B1", "id":3, "type":"bb"}, {"name":"MainKernel.B2", "id":4, "type":"bb", "children":[{"name":"Cluster 0", "id":31, "type":"cluster"}]}, {"name":"MainKernel.B3", "id":5, "type":"bb"}, {"name":"MainKernel.B4", "id":6, "type":"bb", "children":[{"name":"Cluster 1", "id":48, "type":"cluster"}, {"name":"Cluster 2", "id":50, "type":"cluster"}]}, {"name":"MainKernel.B5", "id":7, "type":"bb", "children":[{"name":"Cluster 3", "id":52, "type":"cluster"}]}, {"name":"MainKernel.B6", "id":8, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"MainKernel", "id":200, "type":"kernel", "children":[{"name":"On-chip Memory", "id":201, "type":"memtype", "children":[{"name":"red", "id":202, "brief":"Implemented size:4096 bytes = (1024 words per bank) x (4 bytes per word) | Memory Usage:2 RAMs | Number of banks:1 | Bank width (word size):4 bytes | Bank depth:1024 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"36"}]}], "Requested size":"4000 bytes", "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'red\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":36}]], "type":"memsys", "children":[{"name":"Bank 0", "id":207, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:1024 words | Implemented bank size:4096 bytes = (1024 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'red\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":36}]], "type":"bank", "children":[{"name":"Replicate 0", "id":208, "padding":"24", "depth":"1024", "brief":"Implemented size:4096 bytes = (1024 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'red\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":36}]], "type":"replicate", "children":[{"name":"R", "id":209, "type":"port"}, {"name":"W", "id":211, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"1024 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'red\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"green", "id":213, "brief":"Implemented size:4096 bytes = (1024 words per bank) x (4 bytes per word) | Memory Usage:2 RAMs | Number of banks:1 | Bank width (word size):4 bytes | Bank depth:1024 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"37"}]}], "Requested size":"4000 bytes", "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'green\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":37}]], "type":"memsys", "children":[{"name":"Bank 0", "id":218, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:1024 words | Implemented bank size:4096 bytes = (1024 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'green\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":37}]], "type":"bank", "children":[{"name":"Replicate 0", "id":219, "padding":"24", "depth":"1024", "brief":"Implemented size:4096 bytes = (1024 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'green\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":37}]], "type":"replicate", "children":[{"name":"R", "id":220, "type":"port"}, {"name":"W", "id":222, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"1024 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'green\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"blue", "id":224, "brief":"Implemented size:4096 bytes = (1024 words per bank) x (4 bytes per word) | Memory Usage:2 RAMs | Number of banks:1 | Bank width (word size):4 bytes | Bank depth:1024 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"38"}]}], "Requested size":"4000 bytes", "Implemented size":"4096 bytes = (1024 words per bank) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of banks":"1", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'blue\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":38}]], "type":"memsys", "children":[{"name":"Bank 0", "id":229, "brief":"Memory Usage:2 RAMs | Bank width:4 bytes | Bank depth:1024 words | Implemented bank size:4096 bytes = (1024 words) x (4 bytes per word)", "details":[{"type":"table", "Memory Usage":"2 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"4096 bytes = (1024 words) x (4 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'blue\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":38}]], "type":"bank", "children":[{"name":"Replicate 0", "id":230, "padding":"24", "depth":"1024", "brief":"Implemented size:4096 bytes = (1024 words) x (4 bytes per word) | Memory Usage:2 RAMs", "details":[{"type":"table", "Implemented size":"4096 bytes = (1024 words) x (4 bytes per word)", "Memory Usage":"2 RAMs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'blue\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":38}]], "type":"replicate", "children":[{"name":"R", "id":231, "type":"port"}, {"name":"W", "id":233, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy (including padding)":"1024 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'blue\' occupies memory words [0-999] and has 1 array element per memory word.</br>  Memory words [1000-1023] are unused padding.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"__SYCLKernel", "id":235, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"35"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":35}]], "type":"unsynth"}]}, {"name":"Load", "id":203, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:red | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"red", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":204, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:red | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"red", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"56"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":56}]], "type":"inst"}, {"name":"Store", "id":205, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:red | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"red", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"41"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":41}]], "type":"inst"}, {"name":"Store", "id":206, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:red | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"red", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"49"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"SHARE", "id":210, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":212, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":214, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:green | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"green", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":215, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:green | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"green", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"57"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":57}]], "type":"inst"}, {"name":"Store", "id":216, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:green | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"green", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"42"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Store", "id":217, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:green | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"green", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"50"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"SHARE", "id":221, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":223, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"Load", "id":225, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:blue | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"blue", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Load", "id":226, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:blue | Start cycle:2 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"blue", "Start cycle":"2", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"58"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":58}]], "type":"inst"}, {"name":"Store", "id":227, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:blue | Start cycle:8 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"blue", "Start cycle":"8", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"43"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":43}]], "type":"inst"}, {"name":"Store", "id":228, "brief":"Width:32 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:blue | Start cycle:10 | Latency:1", "details":[{"type":"table", "Width":"32 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"blue", "Start cycle":"10", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"51"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}, {"name":"SHARE", "id":232, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"SHARE", "id":234, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}]}], "links":[{"from":209, "to":210}, {"from":210, "to":203}, {"from":210, "to":204}, {"from":212, "to":211}, {"from":205, "to":212}, {"from":206, "to":212}, {"from":220, "to":221}, {"from":221, "to":214}, {"from":221, "to":215}, {"from":223, "to":222}, {"from":216, "to":223}, {"from":217, "to":223}, {"from":231, "to":232}, {"from":232, "to":225}, {"from":232, "to":226}, {"from":234, "to":233}, {"from":227, "to":234}, {"from":228, "to":234}]};
var systemJSON={};
var blockJSON={"2":{"nodes":[{"name":"Feedback", "id":9, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"arg_N", "id":10, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":11, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"arg_N", "id":12, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":13, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"arg_N", "id":14, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":15, "start":"2.00", "end":"2.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"+", "id":16, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"+", "id":17, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Src", "id":18, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B2, MainKernel.B2, MainKernel.B5", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Src", "id":19, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}], "links":[{"from":10, "to":11, "details":[{"type":"table", "Width":"32"}]}, {"from":11, "to":18, "details":[{"type":"table", "Width":"1"}]}, {"from":12, "to":13, "details":[{"type":"table", "Width":"32"}]}, {"from":13, "to":15, "details":[{"type":"table", "Width":"1"}]}, {"from":14, "to":15, "details":[{"type":"table", "Width":"32"}]}, {"from":15, "to":16, "details":[{"type":"table", "Width":"32"}]}, {"from":16, "to":17, "details":[{"type":"table", "Width":"32"}]}, {"from":17, "to":19, "details":[{"type":"table", "Width":"33"}]}]}, "3":{"nodes":[{"name":"arg_N", "id":20, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":21, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_N", "id":22, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":23, "start":"0.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_N", "id":24, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":25, "start":"1.00", "end":"1.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":26, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":27, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Src", "id":28, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B4, MainKernel.B4", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Src", "id":29, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B4", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}], "links":[{"from":20, "to":21, "details":[{"type":"table", "Width":"32"}]}, {"from":21, "to":28, "details":[{"type":"table", "Width":"1"}]}, {"from":22, "to":23, "details":[{"type":"table", "Width":"32"}]}, {"from":23, "to":25, "details":[{"type":"table", "Width":"1"}]}, {"from":24, "to":25, "details":[{"type":"table", "Width":"32"}]}, {"from":25, "to":26, "details":[{"type":"table", "Width":"32"}]}, {"from":26, "to":27, "details":[{"type":"table", "Width":"32"}]}, {"from":27, "to":29, "details":[{"type":"table", "Width":"33"}]}]}, "4":{"nodes":[{"name":"Cluster 0", "id":31, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter3_zts10mainkernel_190_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":185, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":186, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"352", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":30, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":32, "start":"5.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":33, "start":"5.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"LD", "id":34, "start":"5.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":41}]], "type":"inst"}, {"name":"Capacity FIFO", "id":187, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"LD", "id":35, "start":"5.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":42}]], "type":"inst"}, {"name":"Capacity FIFO", "id":188, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"LD", "id":36, "start":"5.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":43}]], "type":"inst"}, {"name":"Capacity FIFO", "id":189, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}, {"name":"ST", "id":37, "start":"8.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":41}]], "type":"inst"}, {"name":"ST", "id":38, "start":"8.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":42}]], "type":"inst"}, {"name":"ST", "id":39, "start":"8.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":43}]], "type":"inst"}], "links":[{"from":185, "to":186}, {"from":30, "to":185, "details":[{"type":"table", "Width":"1"}]}, {"from":32, "to":38, "details":[{"type":"table", "Width":"64"}]}, {"from":186, "to":32, "details":[{"type":"table", "Width":"352"}]}, {"from":33, "to":39, "details":[{"type":"table", "Width":"64"}]}, {"from":186, "to":33, "details":[{"type":"table", "Width":"352"}]}, {"from":34, "to":37, "details":[{"type":"table", "Width":"32"}]}, {"from":34, "to":189}, {"from":186, "to":34, "details":[{"type":"table", "Width":"352"}]}, {"from":35, "to":38, "details":[{"type":"table", "Width":"32"}]}, {"from":35, "to":189}, {"from":186, "to":35, "details":[{"type":"table", "Width":"352"}]}, {"from":36, "to":39, "details":[{"type":"table", "Width":"32"}]}, {"from":36, "to":189}, {"from":186, "to":36, "details":[{"type":"table", "Width":"352"}]}, {"from":186, "to":37, "details":[{"type":"table", "Width":"352"}]}, {"from":189, "to":37}, {"from":186, "to":38, "details":[{"type":"table", "Width":"352"}]}, {"from":189, "to":38}, {"from":186, "to":39, "details":[{"type":"table", "Width":"352"}]}, {"from":189, "to":39}]}, "5":{"nodes":[{"name":"arg_N", "id":40, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":41, "start":"0.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"arg_N", "id":42, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":43, "start":"1.00", "end":"1.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"+", "id":44, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"+", "id":45, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"FFwd Src", "id":46, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B5", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}], "links":[{"from":40, "to":41, "details":[{"type":"table", "Width":"32"}]}, {"from":41, "to":43, "details":[{"type":"table", "Width":"1"}]}, {"from":42, "to":43, "details":[{"type":"table", "Width":"32"}]}, {"from":43, "to":44, "details":[{"type":"table", "Width":"32"}]}, {"from":44, "to":45, "details":[{"type":"table", "Width":"32"}]}, {"from":45, "to":46, "details":[{"type":"table", "Width":"33"}]}]}, "6":{"nodes":[{"name":"Cluster 1", "id":48, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body18_i_zts10mainkernels_c0_enter822_zts10mainkernel_652_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":190, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":191, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"112", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":50, "start":"8.00", "end":"14.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body18_i_zts10mainkernels_c1_enter_zts10mainkernel_652_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":192, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"8", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":193, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":47, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"LD", "id":49, "start":"5.00", "end":"8.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Capacity FIFO", "id":194, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"1", "FIFO Width":"32"}]}], "links":[{"from":190, "to":191}, {"from":192, "to":193}, {"from":47, "to":190, "details":[{"type":"table", "Width":"1"}]}, {"from":49, "to":192, "details":[{"type":"table", "Width":"32"}]}, {"from":49, "to":194}, {"from":191, "to":49, "details":[{"type":"table", "Width":"112"}]}]}, "7":{"nodes":[{"name":"Cluster 3", "id":52, "start":"1.00", "end":"7.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body59_i_zts10mainkernels_c0_enter981_zts10mainkernel_1150_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Logic", "id":195, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"3"}], "type":"inst"}, {"name":"Exit", "id":196, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"336", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":51, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"ST", "id":53, "start":"7.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":56}]], "type":"inst"}, {"name":"ST", "id":54, "start":"7.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":57}]], "type":"inst"}, {"name":"ST", "id":55, "start":"7.00", "end":"9.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":58}]], "type":"inst"}], "links":[{"from":195, "to":196}, {"from":51, "to":195, "details":[{"type":"table", "Width":"1"}]}, {"from":196, "to":53, "details":[{"type":"table", "Width":"336"}]}, {"from":196, "to":54, "details":[{"type":"table", "Width":"336"}]}, {"from":196, "to":55, "details":[{"type":"table", "Width":"336"}]}]}, "8":{"nodes":[{"name":"Feedback", "id":56, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"MainKernel.B0", "id":2, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_N", "id":14, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_N", "id":12, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":13, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Select", "id":15, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"+", "id":16, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"+", "id":17, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Src", "id":19, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["65"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"arg_N", "id":10, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":11, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Src", "id":18, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B2, MainKernel.B2, MainKernel.B5", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["67", "80", "177"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Feedback", "id":9, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"MainKernel.B2", "id":4, "start":"2", "end":"11", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":31, "start":"3", "end":"7", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts10mainkernels_c0_enter3_zts10mainkernel_190_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Xor", "id":60, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"\'i\'", "id":69, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":73, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":78, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":65, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["19"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Select", "id":66, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":67, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Xor", "id":68, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Src", "id":86, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B5, MainKernel.B5, MainKernel.B5, MainKernel.B5, MainKernel.B5, MainKernel.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "ffwdLinkID":["165", "168", "152", "157", "160", "173"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":72, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"arg_red_dram", "id":70, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_red_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":71, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_green_dram", "id":74, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_green_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":75, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"arg_blue_dram", "id":76, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_blue_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":77, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"6", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":80, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"And", "id":81, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Exit", "id":57, "start":"4", "end":"7", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"352", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":36, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":43}]], "type":"inst"}, {"name":"LD", "id":35, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":42}]], "type":"inst"}, {"name":"LD", "id":34, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":41}]], "type":"inst"}, {"name":"ST", "id":37, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":41}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":33, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"ST", "id":39, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":43}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":32, "start":"7", "end":"10", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"5", "Latency":"3"}], "type":"inst"}, {"name":"ST", "id":38, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":42}]], "type":"inst"}]}, {"name":"MainKernel.B1", "id":3, "start":"11", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_N", "id":24, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_N", "id":22, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":23, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Select", "id":25, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":26, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":27, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Src", "id":29, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B4", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["99"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_N", "id":20, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":21, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Src", "id":28, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"MainKernel.B4, MainKernel.B4", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["101", "130"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}]}, {"name":"MainKernel.B4", "id":6, "start":"12", "end":"26", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":48, "start":"13", "end":"17", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body18_i_zts10mainkernels_c0_enter822_zts10mainkernel_652_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":103, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"+", "id":107, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":99, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["29"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Select", "id":100, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"FFwd Dest", "id":101, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["28"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Xor", "id":102, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"Or", "id":106, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"arg_idx", "id":104, "start":"12", "end":"14", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_idx\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":105, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":91, "start":"14", "end":"17", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"112", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":49, "start":"17", "end":"20", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Prefetching", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Cluster 2", "id":50, "start":"20", "end":"26", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body18_i_zts10mainkernels_c1_enter_zts10mainkernel_652_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"8", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"Ptr. Comp.", "id":117, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":120, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":123, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"8", "Latency":"1"}], "type":"inst"}, {"name":"red", "id":118, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"red", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"LD", "id":119, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"green", "id":121, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"green", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"LD", "id":122, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":126, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"blue", "id":124, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"blue", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}, {"name":"LD", "id":125, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":127, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"arg_th", "id":128, "start":"12", "end":"22", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_th\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"Compare", "id":129, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":48}]], "type":"inst"}, {"name":"FFwd Dest", "id":130, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B1", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "ffwdLinkID":["28"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":46}]], "type":"inst"}, {"name":"And", "id":131, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Xor", "id":132, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Or", "id":133, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"3", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"ST", "id":134, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"ST", "id":136, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"ST", "id":138, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}, {"name":"Exit", "id":115, "start":"23", "end":"26", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"11", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"MainKernel.B3", "id":5, "start":"26", "end":"27", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_N", "id":42, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_N", "id":40, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_N\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":41, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Select", "id":43, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"+", "id":44, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"+", "id":45, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"33-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"FFwd Src", "id":46, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"MainKernel.B5", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["148"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}]}, {"name":"MainKernel.B5", "id":7, "start":"27", "end":"36", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":52, "start":"28", "end":"34", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body59_i_zts10mainkernels_c0_enter981_zts10mainkernel_1150_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"6"}], "type":"cluster", "children":[{"name":"\'i\'", "id":150, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":151, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":159, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":167, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":175, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"FFwd Dest", "id":148, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B3", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["46"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Select", "id":149, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"33-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"FFwd Dest", "id":152, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":153, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"LD", "id":154, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":56}]], "type":"inst"}, {"name":"arg_red_dram", "id":155, "start":"27", "end":"31", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_red_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":156, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":157, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":158, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":160, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":161, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"LD", "id":162, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":57}]], "type":"inst"}, {"name":"arg_green_dram", "id":163, "start":"27", "end":"31", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_green_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":164, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":165, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":166, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":168, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":169, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"LD", "id":170, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"2", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":58}]], "type":"inst"}, {"name":"arg_blue_dram", "id":171, "start":"27", "end":"31", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_blue_dram\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":172, "start":"29", "end":"31", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"8", "Start Cycle":"2", "Latency":"2"}], "type":"inst"}, {"name":"FFwd Dest", "id":173, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["86"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"Or", "id":174, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"FFwd Dest", "id":177, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"MainKernel.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["18"], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":40}]], "type":"inst"}, {"name":"And", "id":178, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":55}]], "type":"inst"}, {"name":"Exit", "id":140, "start":"31", "end":"34", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"4", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"336", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"ST", "id":55, "start":"34", "end":"36", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":58}]], "type":"inst"}, {"name":"ST", "id":54, "start":"34", "end":"36", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":57}]], "type":"inst"}, {"name":"ST", "id":53, "start":"34", "end":"36", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"1", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":56}]], "type":"inst"}]}, {"name":"MainKernel.B6", "id":8, "start":"36", "end":"37", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":2, "to":4}, {"from":14, "to":15}, {"from":12, "to":13}, {"from":13, "to":15}, {"from":15, "to":16}, {"from":16, "to":17}, {"from":17, "to":19}, {"from":10, "to":11}, {"from":11, "to":18}, {"from":4, "to":3}, {"from":31, "to":32}, {"from":31, "to":33}, {"from":31, "to":34}, {"from":31, "to":37}, {"from":31, "to":35}, {"from":31, "to":38}, {"from":31, "to":36}, {"from":31, "to":39}, {"from":60, "to":86}, {"from":60, "to":72}, {"from":69, "to":78}, {"from":69, "to":77}, {"from":69, "to":75}, {"from":69, "to":73}, {"from":69, "to":71}, {"from":69, "to":57}, {"from":73, "to":57}, {"from":65, "to":66}, {"from":66, "to":81}, {"from":67, "to":68}, {"from":68, "to":72}, {"from":68, "to":86}, {"from":72, "to":57}, {"from":70, "to":71}, {"from":71, "to":57}, {"from":74, "to":75}, {"from":75, "to":57}, {"from":76, "to":77}, {"from":77, "to":57}, {"from":80, "to":81}, {"from":81, "to":57}, {"from":36, "to":39}, {"from":35, "to":38}, {"from":34, "to":37}, {"from":33, "to":39}, {"from":32, "to":38}, {"from":3, "to":6}, {"from":24, "to":25}, {"from":22, "to":23}, {"from":23, "to":25}, {"from":25, "to":26}, {"from":26, "to":27}, {"from":27, "to":29}, {"from":20, "to":21}, {"from":21, "to":28}, {"from":6, "to":5}, {"from":48, "to":50}, {"from":48, "to":49}, {"from":103, "to":107}, {"from":103, "to":105}, {"from":99, "to":100}, {"from":100, "to":91}, {"from":101, "to":102}, {"from":102, "to":106}, {"from":106, "to":91}, {"from":104, "to":105}, {"from":105, "to":91}, {"from":49, "to":50}, {"from":117, "to":134}, {"from":117, "to":119}, {"from":120, "to":136}, {"from":120, "to":122}, {"from":123, "to":138}, {"from":123, "to":125}, {"from":118, "to":119}, {"from":119, "to":126}, {"from":121, "to":122}, {"from":122, "to":126}, {"from":126, "to":127}, {"from":124, "to":125}, {"from":125, "to":127}, {"from":127, "to":129}, {"from":128, "to":129}, {"from":129, "to":131}, {"from":130, "to":131}, {"from":131, "to":132}, {"from":132, "to":133}, {"from":133, "to":138}, {"from":133, "to":136}, {"from":133, "to":134}, {"from":5, "to":7}, {"from":42, "to":43}, {"from":40, "to":41}, {"from":41, "to":43}, {"from":43, "to":44}, {"from":44, "to":45}, {"from":45, "to":46}, {"from":7, "to":8}, {"from":52, "to":53}, {"from":52, "to":54}, {"from":52, "to":55}, {"from":150, "to":175}, {"from":150, "to":172}, {"from":150, "to":167}, {"from":150, "to":164}, {"from":150, "to":159}, {"from":150, "to":156}, {"from":150, "to":151}, {"from":151, "to":154}, {"from":159, "to":162}, {"from":167, "to":170}, {"from":148, "to":149}, {"from":149, "to":178}, {"from":152, "to":153}, {"from":153, "to":154}, {"from":154, "to":140}, {"from":155, "to":156}, {"from":156, "to":140}, {"from":157, "to":158}, {"from":158, "to":140}, {"from":160, "to":161}, {"from":161, "to":162}, {"from":162, "to":140}, {"from":163, "to":164}, {"from":164, "to":140}, {"from":165, "to":166}, {"from":166, "to":140}, {"from":168, "to":169}, {"from":169, "to":170}, {"from":170, "to":140}, {"from":171, "to":172}, {"from":172, "to":140}, {"from":173, "to":174}, {"from":174, "to":140}, {"from":177, "to":178}, {"from":178, "to":140}]}};
var bottleneckJSON={"bottlenecks":[{"name":"green", "id":197, "src":"121", "dst":"137", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"green", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"37"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"147.4", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}]}, {"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}]}, {"type":"text", "text":"And(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"49"}]}, {"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"48"}]}, {"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}]}, {"type":"text", "text":"Or(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"49"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"50"}]}]}], "nodes":[{"name":"green", "id":121, "start":"9.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"LD", "id":122, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":127, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"+", "id":126, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"Compare", "id":129, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":48}]], "type":"inst"}, {"name":"And", "id":131, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Or", "id":133, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"ST", "id":136, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}, {"name":"Feedback", "id":137, "end":"11.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":50}]], "type":"inst"}], "links":[{"from":121, "to":122}, {"from":122, "to":126}, {"from":127, "to":129}, {"from":129, "to":131}, {"from":133, "to":136}, {"from":136, "to":137}, {"from":121, "to":137, "reverse":1}]}, {"name":"red", "id":198, "src":"118", "dst":"135", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"red", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"36"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"147.4", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"49"}]}]}], "nodes":[{"name":"red", "id":118, "start":"9.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"LD", "id":119, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":134, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}, {"name":"Feedback", "id":135, "end":"11.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":49}]], "type":"inst"}], "links":[{"from":118, "to":119}, {"from":119, "to":134}, {"from":134, "to":135}, {"from":118, "to":135, "reverse":1}]}, {"name":"blue", "id":199, "src":"124", "dst":"139", "type":"fMAX/II", "brief":"Memory dependency", "loop":"MainKernel.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"blue", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"38"}]}], "Dependency: ":"Memory dependency", "Estimated fmax reduced to: ":"147.4", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"LD(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"47"}]}, {"type":"text", "text":"ST(%L)", "links":[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":"51"}]}]}], "nodes":[{"name":"blue", "id":124, "start":"9.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}, {"name":"LD", "id":125, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}, {"name":"ST", "id":138, "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}, {"name":"Feedback", "id":139, "end":"11.00", "parent":"_ZTS10MainKernel.B4", "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":51}]], "type":"inst"}], "links":[{"from":124, "to":125}, {"from":125, "to":138}, {"from":138, "to":139}, {"from":124, "to":139, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":236, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"2 channels", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":238, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":239, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"500", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":237, "parent":"236", "bw":"34133.00", "num_channels":"2", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":240, "parent":"236", "type":"bb", "children":[{"name":"SHARE", "id":241, "type":"arb"}, {"name":"Write Interconnect", "id":244, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Writes":"3", "User specified force-single-store-ring flag":"False", "Store Rings":"2"}], "type":"bb"}, {"name":"Read Interconnect", "id":242, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"ring", "Reads":"4"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":243, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":254, "type":"memsys"}, {"name":"Bus 1", "id":255, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":245, "parent":"236", "type":"bb", "children":[{"name":"LD", "id":246, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":41}]], "type":"inst"}, {"name":"LD", "id":247, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":42}]], "type":"inst"}, {"name":"LD", "id":248, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":43}]], "type":"inst"}, {"name":"LD", "id":249, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"PREFETCHING", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":47}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":250, "parent":"236", "type":"bb", "children":[{"name":"ST", "id":251, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"7", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":56}]], "type":"inst"}, {"name":"ST", "id":252, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"7", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":57}]], "type":"inst"}, {"name":"ST", "id":253, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"7", "Latency":"2 cycles", "Width":"32 bits", "DDR Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"MainKernel"}], "debug":[[{"filename":"/home/u119070/cgo/elastic-sycl-hls/experiments/threshold_bram.cpp", "line":58}]], "type":"inst"}]}], "links":[{"from":238, "to":237}, {"from":237, "to":238}, {"from":239, "to":237}, {"from":237, "to":239}, {"from":242, "to":241}, {"from":244, "to":241}, {"from":241, "to":237}, {"from":246, "to":242}, {"from":247, "to":242}, {"from":248, "to":242}, {"from":249, "to":242}, {"from":251, "to":244}, {"from":252, "to":244}, {"from":253, "to":244}, {"from":237, "to":254}, {"from":237, "to":255}, {"from":254, "to":246, "reverse":1}, {"from":255, "to":247, "reverse":1}, {"from":254, "to":248, "reverse":1}, {"from":255, "to":249, "reverse":1}]};
