*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /student/jpanek/Desktop/UEC2_PROJEKT
INFO: Auto-config - VLOG: /student/jpanek/Desktop/UEC2_PROJEKT
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /student/jpanek/Desktop/UEC2_PROJEKT/.dvt/default.build
    -f /home/student/jpanek/Desktop/UEC2_PROJEKT/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/jpanek/Desktop/UEC2_PROJEKT/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [234 ms] ***
*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv [170 ms, 85 lines, SystemVerilog_2012] ...
Loading (2) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/font_rom.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/font_rom.sv [481 ms, 2206 lines, SystemVerilog_2012] ...
Loading (3) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0.v ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0.v [2 ms, 91 lines, Verilog_2001] ...
Loading (4) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [14 ms, 232 lines, Verilog_2001] ...
Loading (5) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/delay.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/delay.sv [7 ms, 51 lines, SystemVerilog_2012] ...
Loading (6) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv [5 ms, 126 lines, SystemVerilog_2012] ...
Loading (7) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_if.sv [6 ms, 37 lines, SystemVerilog_2012] ...
Loading (8) /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/tiff_writer.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/tiff_writer.sv [42 ms, 405 lines, SystemVerilog_2012] ...
Loading (9) /student/jpanek/Desktop/UEC2_PROJEKT/sim/draw_rect_ctl/draw_rect_ctl_tb.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/sim/draw_rect_ctl/draw_rect_ctl_tb.sv [0 ms, 2 lines, SystemVerilog_2012] ...
Loading (10) /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_fpga/top_fpga_tb.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_fpga/top_fpga_tb.sv [8 ms, 106 lines, SystemVerilog_2012] ...
Loading (11) /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_vga/top_vga_tb.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_vga/top_vga_tb.sv [3 ms, 114 lines, SystemVerilog_2012] ...
Loading (12) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_pkg.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_pkg.sv [2 ms, 39 lines, SystemVerilog_2012] ...
Loading (13) /student/jpanek/Desktop/UEC2_PROJEKT/sim/vga_timing/vga_timing_tb.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/sim/vga_timing/vga_timing_tb.sv [3 ms, 96 lines, SystemVerilog_2012] ...
Loading (14) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_timing.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/vga_timing.sv [4 ms, 116 lines, SystemVerilog_2012] ...
Loading (15) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv [3 ms, 109 lines, SystemVerilog_2012] ...
Loading (16) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect_ctl.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect_ctl.sv [6 ms, 76 lines, SystemVerilog_2012] ...
Loading (17) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect.sv [3 ms, 74 lines, SystemVerilog_2012] ...
Loading (18) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv [1 ms, 39 lines, SystemVerilog_2012] ...
Loading (19) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/frame_letters.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/frame_letters.sv [3 ms, 53 lines, SystemVerilog_2012] ...
Loading (20) /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/bg_letters.sv ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/bg_letters.sv [2 ms, 53 lines, SystemVerilog_2012] ...
Loading (21) /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v ...
Done /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [3 ms, 85 lines, Verilog_2001] ...
*** Done invocation #1 [620 ms] ***
*** Total number of lines [4 195] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [8 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [799 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [2 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.top_fpga_tb, work.top_vga_tb, work.vga_timing_tb, work.draw_rect
Performing mixed post full build step (MIXED - ELAB) [568 ms] ...
Performing mixed post full build step (MIXED - UNEL) [52 ms] ...
*** Warning: UNDECLARED_MODULE: Module 'ODDR' is not declared
    at line 50 in /student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv [compile index 1]
*** Warning: UNDECLARED_MODULE: Module 'IBUF' is not declared
    at line 80 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'MMCME2_ADV' is not declared
    at line 127 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'BUFG' is not declared
    at line 193 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 203 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 208 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'BUFGCE' is not declared
    at line 215 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'BUFH' is not declared
    at line 220 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: UNDECLARED_MODULE: Module 'MouseCtl' is not declared
    at line 90 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/top_vga.sv [compile index 6]
*** Warning: UNDECLARED_MODULE: Module 'MouseDisplay' is not declared
    at line 26 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv [compile index 18]
*** Warning: MISSING_PORT_CONNECTION: Instance 'dut' of module 'top_vga_basys3' is missing port connection to inout 'PS2Clk, PS2Data'
    at line 59 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_fpga/top_fpga_tb.sv [compile index 10]
*** Warning: UNELABORATED_MODULE: Module 'work.draw_rect_ctl' is not elaborated
    at line 3 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Rect/draw_rect_ctl.sv [compile index 16]
*** Warning: UNELABORATED_MODULE: Module 'work.bg_letters' is not elaborated
    at line 14 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/frame_letters.sv [compile index 19]
*** Warning: UNELABORATED_MODULE: Module 'work.glbl' is not elaborated
    at line 6 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
Performing mixed post full build step (VLOG - RD) [8 ms] ...
Performing mixed post full build step (VLOG - FSC) [51 ms] ...
Performing mixed post full build step (VLOG - EV) [51 ms] ...
Performing mixed post full build step (VLOG - ELPC) [53 ms] ...
Performing mixed post full build step (VLOG - US) [100 ms] ...
*** Warning: DUPLICATE_MODULE: Duplicate module 'bg_letters', already declared
    at line 14 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/frame_letters.sv
    at line 14 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/bg_letters.sv [compile index 20]
*** Warning: SIGNAL_NEVER_READ: Signal 'locked' is never read (connected to sub-instance output port)
    at line 35 in /student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv [compile index 1]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk_40' using `default_nettype set to wire
    at line 52 in /student/jpanek/Desktop/UEC2_PROJEKT/fpga/rtl/top_vga_basys3.sv [compile index 1]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_in2_clk_wiz_0' is never used
    at line 79 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out3_clk_wiz_0' is never used
    at line 96 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out4_clk_wiz_0' is never used
    at line 97 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out5_clk_wiz_0' is never used
    at line 98 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out6_clk_wiz_0' is never used
    at line 99 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk_out7_clk_wiz_0' is never used
    at line 100 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk100MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 209 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk100MHz_clk_wiz_0_en_clk' is not an input port
    at line 211 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: IMPLICIT_DECLARATION: Implicit declaration of 'clk65MHz_clk_wiz_0_en_clk' using `default_nettype set to wire
    at line 221 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: INTERNAL_GENERATED_CLOCK: Clock signal 'clk65MHz_clk_wiz_0_en_clk' is not an input port
    at line 224 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/clk_wiz_0_clk_wiz.v [compile index 4]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'file_open' is not an input port
    at line 388 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/tiff_writer.sv [compile index 8]
*** Warning: MULTIPLE_CLOCKS_BLOCK: Procedural block driven by multiple clocks (go_delayed, go)
    at line 395 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/tiff_writer.sv [compile index 8]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 41 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_fpga/top_fpga_tb.sv [compile index 10]
*** Warning: SIGNAL_NEVER_READ: Signal 'hs' is never read (connected to sub-instance output port)
    at line 40 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/top_vga/top_vga_tb.sv [compile index 11]
*** Warning: SIGNAL_NEVER_USED: Signal 'frame_pixels' is never used
    at line 17 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv [compile index 15]
*** Warning: PARAMETER_NEVER_USED: Parameter 'LIGHT_COLOR' is never used
    at line 27 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv [compile index 15]
*** Warning: PARAMETER_NEVER_USED: Parameter 'DARK_COLOR' is never used
    at line 28 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/draw_bg.sv [compile index 15]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst' is never used
    at line 5 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Mouse/draw_mouse.sv [compile index 18]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 16 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/frame_letters.sv [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst' is never used
    at line 17 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/frame_letters.sv [compile index 19]
*** Warning: SIGNAL_NEVER_USED: Signal 'clk' is never used
    at line 16 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/bg_letters.sv [compile index 20]
*** Warning: SIGNAL_NEVER_USED: Signal 'rst' is never used
    at line 17 in /student/jpanek/Desktop/UEC2_PROJEKT/rtl/Letters/bg_letters.sv [compile index 20]
*** Warning: SIGNAL_NEVER_READ: Signal 'GSR' is never read
    at line 14 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'GTS' is never read
    at line 15 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'GWE' is never used
    at line 16 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'PRLD' is never read
    at line 17 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'GRESTORE' is never read
    at line 18 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_WRITTEN: Signal 'p_up_tmp' is never written
    at line 19 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'PLL_LOCKG' is never read
    at line 20 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'PROGB_GLBL' is never used
    at line 22 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'CCLKO_GLBL' is never used
    at line 23 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'FCSBO_GLBL' is never used
    at line 24 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'DO_GLBL' is never used
    at line 25 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'DI_GLBL' is never used
    at line 26 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDO_GLBL' is never used
    at line 34 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TCK_GLBL' is never used
    at line 35 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TDI_GLBL' is never used
    at line 36 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TMS_GLBL' is never used
    at line 37 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_TRST_GLBL' is never used
    at line 38 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_CAPTURE_GLBL' is never used
    at line 40 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RESET_GLBL' is never used
    at line 41 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_SHIFT_GLBL' is never used
    at line 42 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_UPDATE_GLBL' is never used
    at line 43 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_USED: Signal 'JTAG_RUNTEST_GLBL' is never used
    at line 44 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL1_GLBL' is never read
    at line 46 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL2_GLBL' is never read
    at line 47 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL3_GLBL' is never read
    at line 48 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_SEL4_GLBL' is never read
    at line 49 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO1_GLBL' is never read
    at line 51 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO2_GLBL' is never read
    at line 52 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO3_GLBL' is never read
    at line 53 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Warning: SIGNAL_NEVER_READ: Signal 'JTAG_USER_TDO4_GLBL' is never read
    at line 54 in /student/jpanek/Desktop/UEC2_PROJEKT/sim/common/glbl.v [compile index 21]
*** Done mixed mode extension build [922 ms] ***
*** Total build time [1s.999ms] ***
