module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire c1, c2, c3;
    wire [15:0]c4, c5;
    add16 inst_1(a[15:0], b[15:0], 0, sum[15:0], c1);
    add16 inst_2(a[31:16], b[31:16], 0, c4, c2);
    add16 inst_3(a[31:16], b[31:16], 1, c5, c3);
    always @(*) begin
    if(c1==0)
        sum[31:16]=c4;
    else
        sum[31:16]=c5;  
    end

endmodule
