// Seed: 918346005
module module_0 ();
  always
    if (1)
      @(posedge 1) begin : LABEL_0
        id_1 <= id_1;
      end
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9;
  always begin : LABEL_0
    return -1;
  end
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output wire id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    id_26,
    input supply1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output wire id_13,
    input supply1 id_14,
    input wor id_15,
    input tri0 id_16,
    input uwire id_17,
    output tri0 id_18,
    output supply1 id_19,
    input supply0 id_20,
    input supply1 id_21,
    id_27,
    input tri0 id_22,
    output wire id_23,
    output wire id_24
);
  wire id_28;
  module_0 modCall_1 ();
endmodule
