// Seed: 888687295
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri1 id_4
    , id_17,
    input supply0 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14,
    input tri1 id_15
);
  assign id_17 = id_15;
  id_18(
      1'd0
  );
  wire id_19;
  assign id_11 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    output tri   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output tri0  id_5,
    output tri0  id_6
    , id_10,
    output wor   id_7,
    output wor   id_8
);
  wire id_11;
  tri1 id_12;
  wire id_13;
  module_0(
      id_4, id_4, id_4, id_4, id_7, id_3, id_3, id_4, id_5, id_4, id_4, id_0, id_3, id_4, id_4, id_3
  );
  assign id_12 = 1;
endmodule
