{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704622969946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704622969946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 17:22:49 2024 " "Processing started: Sun Jan  7 17:22:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704622969946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622969946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622969947 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622970180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "15 15 " "Parallel compilation is enabled and will use 15 of the 15 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704622970270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2_p.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2_p " "Found entity 1: mux_xx2_p" {  } { { "mux_xx2_p.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/mux_xx2_p.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULTP.v 1 1 " "Found 1 design units, including 1 entities, in source file MULTP.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULTP " "Found entity 1: MULTP" {  } { { "MULTP.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/MULTP.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mont_reduce.v 1 1 " "Found 1 design units, including 1 entities, in source file mont_reduce.v" { { "Info" "ISGN_ENTITY_NAME" "1 mont_reduce " "Found entity 1: mont_reduce" {  } { { "mont_reduce.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/mont_reduce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barret_reduce.v 1 1 " "Found 1 design units, including 1 entities, in source file barret_reduce.v" { { "Info" "ISGN_ENTITY_NAME" "1 barret_reduce " "Found entity 1: barret_reduce" {  } { { "barret_reduce.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/barret_reduce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wrap_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Wrap_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrap_tb " "Found entity 1: Wrap_tb" {  } { { "Wrap_tb.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Wrap_tb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMIN1.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMIN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIN1 " "Found entity 1: ROMIN1" {  } { { "ROMIN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/ROMIN1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976355 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ROM.v " "Can't analyze file -- file ROM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1704622976356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/RAM.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NTT_GEN1.v 1 1 " "Found 1 design units, including 1 entities, in source file NTT_GEN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_GEN1 " "Found entity 1: NTT_GEN1" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/NTT_GEN1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "mux_xx2.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/mux_xx2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode.v 1 1 " "Found 1 design units, including 1 entities, in source file mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode " "Found entity 1: mode" {  } { { "mode.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/mode.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTT_GEN1.v 1 1 " "Found 1 design units, including 1 entities, in source file INTT_GEN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTT_GEN1 " "Found entity 1: INTT_GEN1" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INTT_GEN1.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INOUT_GEN1.v 1 1 " "Found 1 design units, including 1 entities, in source file INOUT_GEN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 INOUT_GEN1 " "Found entity 1: INOUT_GEN1" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INOUT_GEN1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GrayCell.v 1 1 " "Found 1 design units, including 1 entities, in source file GrayCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCell " "Found entity 1: GrayCell" {  } { { "GrayCell.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/GrayCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackCell.v 1 1 " "Found 1 design units, including 1 entities, in source file BlackCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackCell " "Found entity 1: BlackCell" {  } { { "BlackCell.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BlackCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodSUB.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodSUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodSUB " "Found entity 1: BKmodSUB" {  } { { "BKmodSUB.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodSUB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976372 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUB " "Found entity 2: xor16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodSUB.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976372 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUB " "Found entity 3: pg16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodSUB.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodADD.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodADD " "Found entity 1: BKmodADD" {  } { { "BKmodADD.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976374 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUM " "Found entity 2: xor16SUM" {  } { { "BKmodADD.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976374 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUM " "Found entity 3: pg16SUM" {  } { { "BKmodADD.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrett.v 1 1 " "Found 1 design units, including 1 entities, in source file barrett.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrett " "Found entity 1: barrett" {  } { { "barrett.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/barrett.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Address_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Address_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Gen " "Found entity 1: Address_Gen" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap " "Found entity 1: wrap" {  } { { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976377 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrap " "Elaborating entity \"wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704622976470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wrap.v(112) " "Verilog HDL assignment warning at wrap.v(112): truncated value with size 32 to match size of target (1)" {  } { { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976473 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wrap.v(188) " "Verilog HDL assignment warning at wrap.v(188): truncated value with size 32 to match size of target (1)" {  } { { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976473 "|wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INOUT_GEN1 INOUT_GEN1:iINOUT_GEN1 " "Elaborating entity \"INOUT_GEN1\" for hierarchy \"INOUT_GEN1:iINOUT_GEN1\"" {  } { { "wrap.v" "iINOUT_GEN1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976474 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.data_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976474 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.waddr_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976474 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.we_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976475 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTT_GEN1 INTT_GEN1:iINTT_GEN1 " "Elaborating entity \"INTT_GEN1\" for hierarchy \"INTT_GEN1:iINTT_GEN1\"" {  } { { "wrap.v" "iINTT_GEN1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976475 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.data_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976476 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.waddr_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976476 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.we_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976476 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_GEN1 NTT_GEN1:iNTT_GEN1 " "Elaborating entity \"NTT_GEN1\" for hierarchy \"NTT_GEN1:iNTT_GEN1\"" {  } { { "wrap.v" "iNTT_GEN1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976476 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.data_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976477 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.waddr_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976477 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.we_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704622976477 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:iRAM2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:iRAM2\"" {  } { { "wrap.v" "iRAM2" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode mode:imode1 " "Elaborating entity \"mode\" for hierarchy \"mode:imode1\"" {  } { { "wrap.v" "imode1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Gen Address_Gen:iAddress_Gen " "Elaborating entity \"Address_Gen\" for hierarchy \"Address_Gen:iAddress_Gen\"" {  } { { "wrap.v" "iAddress_Gen" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(92) " "Verilog HDL assignment warning at Address_Gen.v(92): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976480 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(96) " "Verilog HDL assignment warning at Address_Gen.v(96): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976481 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Address_Gen.v(97) " "Verilog HDL assignment warning at Address_Gen.v(97): truncated value with size 32 to match size of target (10)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976481 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(106) " "Verilog HDL assignment warning at Address_Gen.v(106): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976481 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Address_Gen.v(107) " "Verilog HDL assignment warning at Address_Gen.v(107): truncated value with size 32 to match size of target (9)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976481 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Address_Gen.v(116) " "Verilog HDL assignment warning at Address_Gen.v(116): truncated value with size 32 to match size of target (9)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/Address_Gen.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976481 "|wrap|Address_Gen:iAddress_Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:icontrol " "Elaborating entity \"control\" for hierarchy \"control:icontrol\"" {  } { { "wrap.v" "icontrol" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(74) " "Verilog HDL assignment warning at control.v(74): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/control.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976483 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(90) " "Verilog HDL assignment warning at control.v(90): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/control.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976483 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(100) " "Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976483 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(146) " "Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/control.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976483 "|wrap|control:icontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "wrap.v" "ibutterfly1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTP butterfly:ibutterfly1\|MULTP:iMULT_0 " "Elaborating entity \"MULTP\" for hierarchy \"butterfly:ibutterfly1\|MULTP:iMULT_0\"" {  } { { "butterfly.v" "iMULT_0" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_reduce butterfly:ibutterfly1\|mont_reduce:imont_reduce_0 " "Elaborating entity \"mont_reduce\" for hierarchy \"butterfly:ibutterfly1\|mont_reduce:imont_reduce_0\"" {  } { { "butterfly.v" "imont_reduce_0" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976508 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mont_reduce.v(19) " "Verilog HDL assignment warning at mont_reduce.v(19): truncated value with size 32 to match size of target (16)" {  } { { "mont_reduce.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/mont_reduce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976508 "|wrap|butterfly:ibutterfly1|mont_reduce:imont_reduce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodADD butterfly:ibutterfly1\|BKmodADD:iBKmodADD " "Elaborating entity \"BKmodADD\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1 " "Elaborating entity \"pg16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1\"" {  } { { "BKmodADD.v" "ipg16SUM1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1 " "Elaborating entity \"GrayCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1\"" {  } { { "BKmodADD.v" "blockr1c1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3 " "Elaborating entity \"BlackCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3\"" {  } { { "BKmodADD.v" "blockr1c3" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1 " "Elaborating entity \"xor16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1\"" {  } { { "BKmodADD.v" "ixor16SUM_1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodADD.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodSUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB " "Elaborating entity \"BKmodSUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\"" {  } { { "butterfly.v" "iBKmodSUB" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1 " "Elaborating entity \"pg16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1\"" {  } { { "BKmodSUB.v" "ipg16SUB1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodSUB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1 " "Elaborating entity \"xor16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1\"" {  } { { "BKmodSUB.v" "ixor16SUB_1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/BKmodSUB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barret_reduce butterfly:ibutterfly1\|barret_reduce:ibarret_reduce " "Elaborating entity \"barret_reduce\" for hierarchy \"butterfly:ibutterfly1\|barret_reduce:ibarret_reduce\"" {  } { { "butterfly.v" "ibarret_reduce" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976532 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barret_reduce.v(8) " "Verilog HDL assignment warning at barret_reduce.v(8): truncated value with size 32 to match size of target (16)" {  } { { "barret_reduce.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/barret_reduce.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976533 "|wrap|butterfly:ibutterfly1|barret_reduce:ibarret_reduce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barret_reduce.v(23) " "Verilog HDL assignment warning at barret_reduce.v(23): truncated value with size 32 to match size of target (16)" {  } { { "barret_reduce.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/barret_reduce.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704622976533 "|wrap|butterfly:ibutterfly1|barret_reduce:ibarret_reduce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2_p butterfly:ibutterfly1\|mux_xx2_p:imux_xx21 " "Elaborating entity \"mux_xx2_p\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2_p:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/butterfly.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:ififo1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:ififo1\"" {  } { { "wrap.v" "ififo1" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo:ififo1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fifo:ififo1\|altsyncram:altsyncram_component\"" {  } { { "fifo.v" "altsyncram_component" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:ififo1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fifo:ififo1\|altsyncram:altsyncram_component\"" {  } { { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:ififo1\|altsyncram:altsyncram_component " "Instantiated megafunction \"fifo:ififo1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622976582 ""}  } { { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704622976582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r512.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r512.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r512 " "Found entity 1: altsyncram_r512" {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622976629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622976629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r512 fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated " "Elaborating entity \"altsyncram_r512\" for hierarchy \"fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622976629 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "INOUT_GEN1:iINOUT_GEN1\|mem_ROMWRAP " "RAM logic \"INOUT_GEN1:iINOUT_GEN1\|mem_ROMWRAP\" is uninferred due to inappropriate RAM size" {  } { { "INOUT_GEN1.v" "mem_ROMWRAP" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/INOUT_GEN1.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1704622977173 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1704622977173 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:iRAM1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:iRAM1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:iRAM2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:iRAM2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NTT_GEN1:iNTT_GEN1\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NTT_GEN1:iNTT_GEN1\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "INTT_GEN1:iINTT_GEN1\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"INTT_GEN1:iINTT_GEN1\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704622977316 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704622977316 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704622977316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:iRAM1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:iRAM1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622977348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:iRAM1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:iRAM1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977348 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704622977348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8f2 " "Found entity 1: altsyncram_q8f2" {  } { { "db/altsyncram_q8f2.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_q8f2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622977392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622977392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622977405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977405 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704622977405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t2d1 " "Found entity 1: altsyncram_t2d1" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622977448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622977448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622977458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704622977458 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704622977458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13d1 " "Found entity 1: altsyncram_13d1" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704622977502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622977502 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a0 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a1 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a2 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a3 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a4 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a5 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a6 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a7 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a8 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a9 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a10 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a11 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a12 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a13 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a14 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a15 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_13d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_13d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_13d1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 87 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_13d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a0 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a1 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a2 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a3 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a4 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a5 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a6 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a7 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a8 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a9 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a10 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a11 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a12 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a13 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a14 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a15 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_t2d1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t2d1.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_t2d1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 93 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704622977611 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_t2d1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704622977611 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704622977611 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1704622977699 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1704622977723 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704622978076 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704622978412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704622978646 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704622978646 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978703 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978704 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978704 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978704 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978704 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978704 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978704 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978705 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978706 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978707 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978708 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978708 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978708 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV12/dut_quartus_2/wrap.v" 206 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704622978708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "792 " "Implemented 792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704622978760 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704622978760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "519 " "Implemented 519 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704622978760 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704622978760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704622978760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704622978778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 17:22:58 2024 " "Processing ended: Sun Jan  7 17:22:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704622978778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704622978778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704622978778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704622978778 ""}
