<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="microphase" name="z7-nano-7020" display_name="z7-nano-7020" url="http://www.microphase.cn" preset_file="preset.xml">
    <images>
        <image name="z7-nano_board.png" display_name="z7-nano-7020" sub_type="board">
            <description>Microphase Z7-Nano Development board (Z7020 Version)</description>
        </image>
    </images>
    <compatible_board_revisions>
        <revision id="0">1.0</revision>
    </compatible_board_revisions>
    <file_version>1.0</file_version>
    <description>
        Z7 Nano is a development board based on Xilinx Zynq-7000 SoCs (XC7Z010 or XC7Z020).
    </description>
    <components>
        <!-- FPGA part -->
        <component name="part0" display_name="z7-nano-7020" type="fpga" part_name="xc7z020clg400-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.xilinx.com">
            <!-- Associated FPGA interfaces and IP cores -->
            <interfaces>
                <!-- Zynq 7000 processing system -->
                <!-- The processing system is the heart of the Zynq-7000 SoC, integrating ARM Cortex-A9 cores and various peripherals -->
                <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="processing_system7" order="0"/>
                    </preferred_ips>
                </interface>

                <!-- HDMI TX via PL -->
                <!-- HDMI TX interface for video output, connected to the programmable logic (PL) -->
                <interface mode="master" name="hdmi_tx" type="xilinx.com:interface:svideo_rtl:1.0" of_component="hdmi" preset_proc="HDMI_TX_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_hdmi_tx" order="0"/>
                    </preferred_ips>
                </interface>

                <!-- Ethernet 1 via PS -->
                <interface mode="master" name="eth_mdio_mdc_ps" type="xilinx.com:interface:mdio_rtl:1.0" of_component="ethernet_ps" preset_proc="ETH_PS_preset">
                    <port_maps>
                        <port_map logical_port="MDIO_I" physical_port="ETH1_MDIO" dir="in">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH1_MDIO"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH1_MDIO"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH1_MDIO"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH1_MDC"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
                <interface mode="master" name="eth_mii_ps" type="xilinx.com:interface:mii_rtl:1.0" of_component="ethernet_ps" preset_proc="ETH_PS_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TXD" physical_port="eth_txd" dir="out" left="3" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH1_TXD0"/>
                                <pin_map port_index="1" component_pin="ETH1_TXD1"/>
                                <pin_map port_index="2" component_pin="ETH1_TXD2"/>
                                <pin_map port_index="3" component_pin="ETH1_TXD3"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RXD" physical_port="eth_rxd" dir="in" left="3" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH1_RXD0"/>
                                <pin_map port_index="1" component_pin="ETH1_RXD1"/>
                                <pin_map port_index="2" component_pin="ETH1_RXD2"/>
                                <pin_map port_index="3" component_pin="ETH1_RXD3"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="TX_CLK" physical_port="eth_tx_clk" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH1_TXCTL"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RX_CLK" physical_port="eth_rx_clk" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH1_RXCTL"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RST_N" physical_port="eth_rstn" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH1_nRST"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- Ethernet 2 via PL -->
                <interface mode="master" name="eth_mdio_mdc_pl" type="xilinx.com:interface:mdio_rtl:1.0" of_component="ethernet_pl" preset_proc="ETH_PL_preset">
                    <port_maps>
                        <port_map logical_port="MDIO_I" physical_port="ETH2_MDIO" dir="in">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH2_MDIO"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH2_MDIO"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH2_MDIO"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
                            <pin_maps>
                            <pin_map port_index="0" component_pin="ETH2_MDC"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
                <interface mode="master" name="eth_mii_pl" type="xilinx.com:interface:mii_rtl:1.0" of_component="ethernet_pl" preset_proc="ETH_PL_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_ethernetlite" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TXD" physical_port="eth_txd" dir="out" left="3" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH2_TXD0"/>
                                <pin_map port_index="1" component_pin="ETH2_TXD1"/>
                                <pin_map port_index="2" component_pin="ETH2_TXD2"/>
                                <pin_map port_index="3" component_pin="ETH2_TXD3"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RXD" physical_port="eth_rxd" dir="in" left="3" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH2_RXD0"/>
                                <pin_map port_index="1" component_pin="ETH2_RXD1"/>
                                <pin_map port_index="2" component_pin="ETH2_RXD2"/>
                                <pin_map port_index="3" component_pin="ETH2_RXD3"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="TX_CLK" physical_port="eth_tx_clk" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH2_TXCTL"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RX_CLK" physical_port="eth_rx_clk" dir="in">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH2_RXCTL"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="RST_N" physical_port="eth_rstn" dir="out">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="ETH2_nRST"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- LEDs -->
                <interface mode="master" name="leds_2bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_2bits" preset_proc="LED_2BIT_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_O" physical_port="leds_2bits_tri_o" dir="out" left="1" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="PL_LED1"/>
                                <pin_map port_index="1" component_pin="PS_LED1"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- Buttons -->
                <interface mode="master" name="btns_1bit" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_1bit" preset_proc="BTN_1BIT_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_I" physical_port="btns_2bits_tri_i" dir="in" left="1" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="PL_KEY1"/>
                                <pin_map port_index="1" component_pin="NC"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- GPIO_1P -->
                <interface mode="master" name="gpio1" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_1" preset_proc="GPIO1_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_O" physical_port="gpio2_tri_o" dir="inout" left="16" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="GPIO1_0P"/>
                                <pin_map port_index="1" component_pin="GPIO1_1P"/>
                                <pin_map port_index="2" component_pin="GPIO1_2P"/>
                                <pin_map port_index="3" component_pin="GPIO1_3P"/>
                                <pin_map port_index="4" component_pin="GPIO1_4P"/>
                                <pin_map port_index="5" component_pin="GPIO1_5P"/>
                                <pin_map port_index="6" component_pin="GPIO1_6P"/>
                                <pin_map port_index="7" component_pin="GPIO1_7P"/>
                                <pin_map port_index="8" component_pin="GPIO1_8P"/>
                                <pin_map port_index="9" component_pin="GPIO1_9P"/>
                                <pin_map port_index="10" component_pin="GPIO1_10P"/>
                                <pin_map port_index="11" component_pin="GPIO1_11P"/>
                                <pin_map port_index="12" component_pin="GPIO1_12P"/>
                                <pin_map port_index="13" component_pin="GPIO1_13P"/>
                                <pin_map port_index="14" component_pin="GPIO1_14P"/>
                                <pin_map port_index="15" component_pin="GPIO1_15P"/>
                                <pin_map port_index="16" component_pin="GPIO1_16P"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="TRI_I" physical_port="gpio1_tri_i" dir="inout" left="16" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="GPIO1_0N"/>
                                <pin_map port_index="1" component_pin="GPIO1_1N"/>
                                <pin_map port_index="2" component_pin="GPIO1_2N"/>
                                <pin_map port_index="3" component_pin="GPIO1_3N"/>
                                <pin_map port_index="4" component_pin="GPIO1_4N"/>
                                <pin_map port_index="5" component_pin="GPIO1_5N"/>
                                <pin_map port_index="6" component_pin="GPIO1_6N"/>
                                <pin_map port_index="7" component_pin="GPIO1_7N"/>
                                <pin_map port_index="8" component_pin="GPIO1_8N"/>
                                <pin_map port_index="9" component_pin="GPIO1_9N"/>
                                <pin_map port_index="10" component_pin="GPIO1_10N"/>
                                <pin_map port_index="11" component_pin="GPIO1_11N"/>
                                <pin_map port_index="12" component_pin="GPIO1_12N"/>
                                <pin_map port_index="13" component_pin="GPIO1_13N"/>
                                <pin_map port_index="14" component_pin="GPIO1_14N"/>
                                <pin_map port_index="15" component_pin="GPIO1_15N"/>
                                <pin_map port_index="16" component_pin="GPIO1_16N"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>

                <!-- GPIO_2P -->
                <interface mode="master" name="gpio2" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_2" preset_proc="GPIO2_preset">
                    <preferred_ips>
                        <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
                    </preferred_ips>
                    <port_maps>
                        <port_map logical_port="TRI_O" physical_port="gpio2_tri_o" dir="inout" left="16" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="GPIO2_0P"/>
                                <pin_map port_index="1" component_pin="GPIO2_1P"/>
                                <pin_map port_index="2" component_pin="GPIO2_2P"/>
                                <pin_map port_index="3" component_pin="GPIO2_3P"/>
                                <pin_map port_index="4" component_pin="GPIO2_4P"/>
                                <pin_map port_index="5" component_pin="GPIO2_5P"/>
                                <pin_map port_index="6" component_pin="GPIO2_6P"/>
                                <pin_map port_index="7" component_pin="GPIO2_7P"/>
                                <pin_map port_index="8" component_pin="GPIO2_8P"/>
                                <pin_map port_index="9" component_pin="GPIO2_9P"/>
                                <pin_map port_index="10" component_pin="GPIO2_10P"/>
                                <pin_map port_index="11" component_pin="GPIO2_11P"/>
                                <pin_map port_index="12" component_pin="GPIO2_12P"/>
                                <pin_map port_index="13" component_pin="GPIO2_13P"/>
                                <pin_map port_index="14" component_pin="GPIO2_14P"/>
                                <pin_map port_index="15" component_pin="GPIO2_15P"/>
                                <pin_map port_index="16" component_pin="GPIO2_16P"/>
                            </pin_maps>
                        </port_map>
                        <port_map logical_port="TRI_I" physical_port="gpio2_tri_i" dir="inout" left="16" right="0">
                            <pin_maps>
                                <pin_map port_index="0" component_pin="GPIO2_0N"/>
                                <pin_map port_index="1" component_pin="GPIO2_1N"/>
                                <pin_map port_index="2" component_pin="GPIO2_2N"/>
                                <pin_map port_index="3" component_pin="GPIO2_3N"/>
                                <pin_map port_index="4" component_pin="GPIO2_4N"/>
                                <pin_map port_index="5" component_pin="GPIO2_5N"/>
                                <pin_map port_index="6" component_pin="GPIO2_6N"/>
                                <pin_map port_index="7" component_pin="GPIO2_7N"/>
                                <pin_map port_index="8" component_pin="GPIO2_8N"/>
                                <pin_map port_index="9" component_pin="GPIO2_9N"/>
                                <pin_map port_index="10" component_pin="GPIO2_10N"/>
                                <pin_map port_index="11" component_pin="GPIO2_11N"/>
                                <pin_map port_index="12" component_pin="GPIO2_12N"/>
                                <pin_map port_index="13" component_pin="GPIO2_13N"/>
                                <pin_map port_index="14" component_pin="GPIO2_14N"/>
                                <pin_map port_index="15" component_pin="GPIO2_15N"/>
                                <pin_map port_index="16" component_pin="GPIO2_16N"/>
                            </pin_maps>
                        </port_map>
                    </port_maps>
                </interface>
            </interfaces>
        </component>
        <!-- Zynq 7000 processing system -->
        <component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
        <!-- GPIO1 -->
        <component name="gpio_1" display_name="GPIO 1" type="chip" sub_type="led" major_group="GPIO">
            <description>General Purpose IO 1 Positive</description>
        </component>
        <!-- GPIO2 -->
        <component name="gpio_2" display_name="GPIO 2" type="chip" sub_type="led" major_group="GPIO">
            <description>General Purpose IO 2 Positive</description>
        </component>
        <!-- User LEDs -->
        <component name="leds_2bits" display_name="LEDs" type="chip" sub_type="led" major_group="GPIO">
            <description>LEDs, Active Low</description>
        </component>
        <!-- User Buttons: -->
        <component name="btns_1bit" display_name="1 Button" type="chip" sub_type="push_button" major_group="GPIO">
            <description>Button, Active Low</description>
        </component>
         <!-- HDMI -->
        <component name="hdmi" display_name="HDMI TX" type="chip" sub_type="lcd" major_group="HDMI">
            <description>HDMI interface, Active High</description>
        </component>
        <!-- Ethernet PS -->
        <component name="ethernet_ps" display_name="PS Ethernet" type="chip" sub_type="ethernet" major_group="Ethernet">
            <description>Ethernet interface PS, Active High</description>
            <component_modes>
                <component_mode name="mii" display_name="MII mode">
                    <interfaces>
                        <interface name="eth_mii_ps" order="0"/>
                        <interface name="eth_mdio_mdc_ps" order="1" optional="true"/>
                    </interfaces>
                </component_mode>
            </component_modes>
        </component>
        <!-- Ethernet PL -->
        <component name="ethernet_pl" display_name="PL Ethernet" type="chip" sub_type="ethernet" major_group="Ethernet">
            <description>Ethernet interface PL, Active High</description>
            <component_modes>
                <component_mode name="mii" display_name="MII mode">
                    <interfaces>
                        <interface name="eth_mii_pl" order="0"/>
                        <interface name="eth_mdio_mdc_pl" order="1" optional="true"/>
                    </interfaces>
                </component_mode>
            </component_modes>
        </component>
    </components>

    <jtag_chains>
        <jtag_chain name="chain1">
            <position name="0" component="part0"/>
        </jtag_chain>
    </jtag_chains>

</board>
