{
  "Top": "blake2s",
  "RtlTop": "blake2s",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xqzu5ev",
    "Package": "-ffrb900",
    "Speed": "-1-i"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "data": {
      "index": "0",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "512",
        "interfaceRef": "data_V"
      }
    },
    "hash": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "dataWidth": "32",
        "arraySizes": ["8"],
        "multiInterfaceRef": [
          "hash_V_address0",
          "hash_V_d0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1469",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "blake2s",
    "Version": "1.0",
    "DisplayName": "Blake2s",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/blake2s.cpp"],
    "Vhdl": [
      "impl\/vhdl\/blake2s_h_V.vhd",
      "impl\/vhdl\/blake2s_m_V.vhd",
      "impl\/vhdl\/compress.vhd",
      "impl\/vhdl\/compress_IV_V.vhd",
      "impl\/vhdl\/compress_SIGMA_V_0.vhd",
      "impl\/vhdl\/compress_SIGMA_V_1.vhd",
      "impl\/vhdl\/compress_SIGMA_V_2.vhd",
      "impl\/vhdl\/compress_SIGMA_V_3.vhd",
      "impl\/vhdl\/compress_SIGMA_V_4.vhd",
      "impl\/vhdl\/compress_SIGMA_V_5.vhd",
      "impl\/vhdl\/compress_SIGMA_V_6.vhd",
      "impl\/vhdl\/compress_SIGMA_V_7.vhd",
      "impl\/vhdl\/compress_SIGMA_V_8.vhd",
      "impl\/vhdl\/compress_SIGMA_V_9.vhd",
      "impl\/vhdl\/compress_SIGMA_V_10.vhd",
      "impl\/vhdl\/compress_SIGMA_V_11.vhd",
      "impl\/vhdl\/compress_SIGMA_V_12.vhd",
      "impl\/vhdl\/compress_SIGMA_V_13.vhd",
      "impl\/vhdl\/compress_SIGMA_V_14.vhd",
      "impl\/vhdl\/compress_SIGMA_V_15.vhd",
      "impl\/vhdl\/compress_v_V.vhd",
      "impl\/vhdl\/G.vhd",
      "impl\/vhdl\/blake2s.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/blake2s_h_V.v",
      "impl\/verilog\/blake2s_m_V.v",
      "impl\/verilog\/compress.v",
      "impl\/verilog\/compress_IV_V.v",
      "impl\/verilog\/compress_IV_V_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_0.v",
      "impl\/verilog\/compress_SIGMA_V_0_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_1.v",
      "impl\/verilog\/compress_SIGMA_V_1_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_2.v",
      "impl\/verilog\/compress_SIGMA_V_2_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_3.v",
      "impl\/verilog\/compress_SIGMA_V_3_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_4.v",
      "impl\/verilog\/compress_SIGMA_V_4_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_5.v",
      "impl\/verilog\/compress_SIGMA_V_5_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_6.v",
      "impl\/verilog\/compress_SIGMA_V_6_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_7.v",
      "impl\/verilog\/compress_SIGMA_V_7_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_8.v",
      "impl\/verilog\/compress_SIGMA_V_8_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_9.v",
      "impl\/verilog\/compress_SIGMA_V_9_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_10.v",
      "impl\/verilog\/compress_SIGMA_V_10_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_11.v",
      "impl\/verilog\/compress_SIGMA_V_11_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_12.v",
      "impl\/verilog\/compress_SIGMA_V_12_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_13.v",
      "impl\/verilog\/compress_SIGMA_V_13_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_14.v",
      "impl\/verilog\/compress_SIGMA_V_14_rom.dat",
      "impl\/verilog\/compress_SIGMA_V_15.v",
      "impl\/verilog\/compress_SIGMA_V_15_rom.dat",
      "impl\/verilog\/compress_v_V.v",
      "impl\/verilog\/G.v",
      "impl\/verilog\/blake2s.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/Sagar\/UNSW\/study\/comp4601\/project\/DRRS_miner\/blake2s\/accelerating_blake2s\/solution1\/.autopilot\/db\/blake2s.design.xml",
    "DebugDir": "D:\/Sagar\/UNSW\/study\/comp4601\/project\/DRRS_miner\/blake2s\/accelerating_blake2s\/solution1\/.debug",
    "ProtoInst": ["D:\/Sagar\/UNSW\/study\/comp4601\/project\/DRRS_miner\/blake2s\/accelerating_blake2s\/solution1\/.debug\/blake2s.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "data_V": {
      "type": "data",
      "dir": "in",
      "width": "512",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }},
      "bundle_name": "data_V",
      "bundle_role": "default"
    },
    "hash_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "3"
        }},
      "bundle_name": "hash_V",
      "bundle_role": "address0"
    },
    "hash_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "hash_V",
      "bundle_role": "d0"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_V": {
      "dir": "in",
      "width": "512"
    },
    "hash_V_address0": {
      "dir": "out",
      "width": "3"
    },
    "hash_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "hash_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "hash_V_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "blake2s",
      "Instances": [{
          "ModuleName": "compress",
          "InstanceName": "grp_compress_fu_200",
          "Instances": [{
              "ModuleName": "G",
              "InstanceName": "grp_G_fu_554"
            }]
        }]
    },
    "Info": {
      "G": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "blake2s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "G": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.783"
        },
        "Area": {
          "FF": "256",
          "LUT": "537",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "compress": {
        "Latency": {
          "LatencyBest": "1416",
          "LatencyAvg": "1416",
          "LatencyWorst": "1416",
          "PipelineII": "1416",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.696"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "1380",
            "PipelineII": "",
            "PipelineDepth": "138"
          },
          {
            "Name": "Loop 3",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "FF": "528",
          "LUT": "1220",
          "URAM": "0",
          "DSP48E": "0"
        }
      },
      "blake2s": {
        "Latency": {
          "LatencyBest": "1469",
          "LatencyAvg": "1469",
          "LatencyWorst": "1469",
          "PipelineII": "1470",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "4.826"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "2",
          "FF": "726",
          "LUT": "7015",
          "URAM": "0",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "blake2s",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-27 13:52:57 +1000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
