-- ProbeDriver Unit Testbench
-- Tests the core ProbeDriver module with new bit widths
-- Focuses on core functionality and state machine behavior

library IEEE;
use IEEE.Std_Logic_1164.all;
use IEEE.Numeric_Std.all;
use work.intensity_lut_pkg.all;
use work.probe_driver_pkg.all;

entity probe_driver_tb is
end entity probe_driver_tb;

architecture testbench of probe_driver_tb is
  -- Clock and control signals
  signal clk : std_logic := '0';
  signal reset : std_logic := '1';
  signal enable : std_logic := '0';
  signal trig_in : std_logic := '0';
  signal auto_arm : std_logic := '0';  -- NEW: Auto-arm test signal
  signal clk_en : std_logic := '1';    -- NEW: Clock enable (always on for unit test)
  
  -- Input test values (using NEW bit widths)
  signal Intensity_index : std_logic_vector(6 downto 0) := "0110010";  -- 50 (valid)
  signal PulseDuration_in : std_logic_vector(15 downto 0) := std_logic_vector(PulseMinDuration);  -- min duration
  signal CoolDown_in : std_logic_vector(15 downto 0) := std_logic_vector(resize(ProbeCoolDownMin, 16));       -- >= min cooldown
  
  -- Output signals from DUT
  signal trig_out : signed(15 downto 0);
  signal intensity_out : signed(15 downto 0);
  signal status_register : std_logic_vector(15 downto 0);
  
  -- Clock period
  constant CLK_PERIOD : time := 10 ns;  -- 100MHz clock
  
  -- Test state tracking
  signal test_step : integer := 0;
  signal test_passed : boolean := true;
  
begin
  -- =============================================================================
  -- CLOCK GENERATION
  -- =============================================================================
  clk <= not clk after CLK_PERIOD / 2;
  
  -- =============================================================================
  -- DEVICE UNDER TEST INSTANTIATION
  -- =============================================================================
  dut: entity work.probe_driver
    port map (
      clk            => clk,
      clk_en         => clk_en,        -- NEW: Clock enable
      reset          => reset,
      enable         => enable,
      trig_in        => trig_in,
      auto_arm       => auto_arm,      -- NEW: Auto-arm test signal
      Intensity_index   => Intensity_index,
      PulseDuration_in  => PulseDuration_in,
      CoolDown_in       => CoolDown_in,
      trig_out          => trig_out,
      intensity_out     => intensity_out,
      status_register   => status_register
    );
  
  -- =============================================================================
  -- TEST STIMULUS
  -- =============================================================================
  stimulus: process
  begin
    -- Test 1: Initial reset state
    test_step <= 1;
    report "Test 1: Initial reset state";
    wait for CLK_PERIOD * 2;
    
    -- Test 2: Release reset and enable
    test_step <= 2;
    report "Test 2: Release reset and enable";
    reset <= '0';
    enable <= '1';
    wait for CLK_PERIOD * 2;
    
    -- Test 3: Trigger the probe
    test_step <= 3;
    report "Test 3: Trigger probe";
    trig_in <= '1';
    wait for CLK_PERIOD;
    trig_in <= '0';
    
    -- Test 4: Wait for firing and cooldown
    test_step <= 4;
    report "Test 4: Wait for firing and cooldown";
    wait for CLK_PERIOD * 50;  -- Wait for complete cycle
    
    -- Test 5: Test different intensity values
    test_step <= 5;
    report "Test 5: Test different intensity values";
    Intensity_index <= "1100100";  -- 100 (maximum)
    wait for CLK_PERIOD * 2;
    
    -- Test 6: Test different duration
    test_step <= 6;
    report "Test 6: Test different duration";
    PulseDuration_in <= x"0020";  -- 32 cycles
    wait for CLK_PERIOD * 2;
    
    -- Test 7: Test different cooldown
    test_step <= 7;
    report "Test 7: Test different cooldown";
    CoolDown_in <= x"0020";  -- 32 cycles (>= minimum 24)
    wait for CLK_PERIOD * 2;
    
    -- Test 8: Test auto-arm functionality
    test_step <= 8;
    report "Test 8: Test auto-arm functionality";
    auto_arm <= '1';  -- Enable auto-arm
    wait for CLK_PERIOD * 2;
    
    -- Test 9: Final trigger test
    test_step <= 9;
    report "Test 9: Final trigger test";
    trig_in <= '1';
    wait for CLK_PERIOD;
    trig_in <= '0';
    
    -- Test 10: Wait for completion and verify auto-arm behavior
    test_step <= 10;
    report "Test 10: Wait for completion and verify auto-arm behavior";
    wait for CLK_PERIOD * 100;
    
    -- Test 11: Summary
    test_step <= 11;
    report "Test 11: Testbench completed";
    if test_passed then
      report "PASS: All tests completed successfully";
    else
      report "FAIL: Some tests failed";
    end if;
    
    wait;
  end process stimulus;
  
  -- =============================================================================
  -- MONITORING AND VALIDATION
  -- =============================================================================
  monitor: process(clk)
    variable prev_status : std_logic_vector(4 downto 0) := (others => '0');
  begin
    if rising_edge(clk) then
      -- Report only on status transitions
      if status_register /= prev_status then
        report "Status changed to: " & to_hstring(status_register);
      end if;
      -- Report on error bit rising edge
      if prev_status(4) = '0' and status_register(4) = '1' then
        report "ERROR bit asserted";
        test_passed <= false;
      end if;
      prev_status := status_register;
      
      -- Report intensity only when entering FIRING
      if prev_status(1) = '0' and status_register(1) = '1' then
        report "FIRING: intensity_out=" & to_hstring(intensity_out);
      end if;
    end if;
  end process monitor;
  
end architecture testbench;
