// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_H__
#define __conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 360;
  static const unsigned AddressRange = 15;
  static const unsigned AddressWidth = 4;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_ram) {
        ram[0] = "0b000100110101000000001010000000111110110110000000000000000000001000110010000000000000000000000000000000000101111011001011000000001101111010000000000000000100000100001001000101000000000101110111000010000000000000111001000000000000001101000000000010000000000000000000111011000000000000000000000111001000000000001001000000000000000000000000011100001000000000111001";
        ram[1] = "0b000000000101000111010100000000000000010001000000000000110110001100111111000011000000000011111110000000111010101011000011000000000000111001000111000000000011000000000000000000110110000011000000000000000000000000000000111011000000000000001001000000000000000000000000000101000000000111001001000110011111000000000000111111011111000000000000000000000000000000001001";
        ram[2] = "0b110011000000000000001000000000000000010011000000000000000110000110001110000000000110000011000000000000111101000000000000001000000000000000000000111011110110001100000000000000111110101011000000000000001001111101111011000000000000000101000100000000000000000000001000000000000000000000000000000001111110000000000000000000000111000000111110011111111111110010000000";
        ram[3] = "0b000000000000000000000000110101000000000000111101000000000000000111000101111111000000000000110100000000000000000000000000000000111010000000001010000000000101000000111000000000000000000000111100000110010000000000000000000000000100000000111100111101000000111011000000000000000000001010000000000111101000111110000000111001000000001011000000110000000000011111010001";
        ram[4] = "0b110100001010001101000000000001000000110101000000001011000000000000000000000000000000001000111100000000111100111100000000111100001011000000001010111100000000111111000010111001000000000000001011000000000000000000000000001000000000001101000000000000110110000000000000111000000000000000000000000101111001000101000000000000000000000000000000001011001100000000111101";
        ram[5] = "0b101101000000000101000000000111111001111001000100000000000000111101000000000000000000000001000010000000000000000011000000000010000000000000000000000101000000000000000000000010001010000000000000000000000001001001000000110100000001110111000000000000001110000000000000111001001010001001111011000000110000000110000000111010000000000000000000001111000000000101000000";
        ram[6] = "0b000000000000111110000000000001000000000000000000000000000000000000000001000000000010000110000000000000111011000010000000000100110110000000111101111110000000111111000000001000000000000011000000000000000000000100000000000000111110110110000000111111111110111001001011111101000101000000000111111100000000000000000000110001101011101110000000000000111111001110011100";
        ram[7] = "0b111010000001000000000100000011000000000111111111000000000000000000000000111001000000000000111111000100000000111101111100000000000001000110110100000000000000111001000000110010000000001110000000000011000000000000000111000100000000000100001011000000000000101111000000111000000000111101111111001010000000000000101101111101000000000000000000000111110101000000000000";
        ram[8] = "0b000000000000000001000000000111110110000000111011000001000000000010000000111100111110000000000000000100000000000000000000000010000000111100111110000000111111111001111111000000000000000000111000001001000000000111000000001001000000000000001001000000000001000001000000000000000000000000000000000000000000000000000000000000000000000000111101001000000000000000000011";
        ram[9] = "0b000000000000000000001001110111010000111111000000000000000000111111000000000000000001111100000000000000000000000111000000000000000000111111001111000000111110000000000000111110000000000000110110000000000000000100111110000000000000000101000000000000000000000000000110000000000000111001111111000000000001010101000000000000000100000111000000000000000011000000000010";
        ram[10] = "0b000000000000111000110101001001000000000000001111000000110111001000000000010001000000001000000001000000000101000011001100000100001011001110111001111110000000110011001111000000000000000000000000000001000100000000111100000000000100000000111101000110001000000000000000111001110100000000000000000110001000000000000000000100000000000000000000000101000000000000000000";
        ram[11] = "0b111110000101000000111001000000110111111000000000110000000000000000000000000000000000000000000011111001111110110011000000000000000001000000000111000000000000111010000000000000111101000011000000000000000000000000110011000000000111110011111011101111111011000100000000000000000000111010000000110111111101000000111001000100000000000000110101001111101101000000000000";
        ram[12] = "0b110110000000110011000000000000000000000000111101110110000001110111000000000000000000000000000000000000111000000000000000000000111101000000001011000000000000000000111010000010000000001000111110000000000000111100000000000011111101000000000000000000000111000000000000000000000000000000111100000000111100000100111000111111000000100000000000000000001100000000011001";
        ram[13] = "0b000000000000101011111111000000111001000011000001000000000000000000000000000000000011000111111101001010000100000000000010000000000100000000001000000000111101111110111101110101110110000000000000001101111010111110000000000000000101000000000101111001000000000010110111110101001011110110000000000101001101110111000000000000000010111001111111110011000111001110111100";
        ram[14] = "0b000000000000110100111110111111000000000110000000000000000000101101111101000000110001001011000000000000001100000000000000111110000010000000111111000100000000000000001110000000000000000000000000000000000110000000000000000101000000111101111001000000000000000000000000000000000000000000111100000000111111000000000000000100000000000000000000001011010001010000000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V) {


static const unsigned DataWidth = 360;
static const unsigned AddressRange = 15;
static const unsigned AddressWidth = 4;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_ram* meminst;


SC_CTOR(conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V) {
meminst = new conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_ram("conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_2d_cl_array_array_ap_fixed_10u_config10_s_w10_V() {
    delete meminst;
}


};//endmodule
#endif
