

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'
================================================================
* Date:           Sun Jul 21 20:36:43 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  2073604|  2073604|  20.736 ms|  20.736 ms|  2073601|  2073601|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- MMIterOutRow_MMIterOutCol  |  2073602|  2073602|         4|          1|          1|  2073600|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filled = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 7 'alloca' 'filled' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%localbuffer = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 8 'alloca' 'localbuffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 0, i21 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "%store_ln1295 = store i32 0, i32 %localbuffer" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 13 'store' 'store_ln1295' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (1.70ns)   --->   "%store_ln1294 = store i6 0, i6 %filled" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 14 'store' 'store_ln1294' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1301 = br void %for.body7" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 15 'br' 'br_ln1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i21 %indvar_flatten" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.22ns)   --->   "%icmp_ln1301 = icmp_eq  i21 %indvar_flatten_load, i21 2073600" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 17 'icmp' 'icmp_ln1301' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.22ns)   --->   "%add_ln1301 = add i21 %indvar_flatten_load, i21 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 18 'add' 'add_ln1301' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln1301 = br i1 %icmp_ln1301, void %for.inc36, void %for.end38.exitStub" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 19 'br' 'br_ln1301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln1301 = store i21 %add_ln1301, i21 %indvar_flatten" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301]   --->   Operation 20 'store' 'store_ln1301' <Predicate = (!icmp_ln1301)> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln1306 = br void %for.body7" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306]   --->   Operation 21 'br' 'br_ln1306' <Predicate = (!icmp_ln1301)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%val = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %imgOutput_data" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316]   --->   Operation 22 'read' 'val' <Predicate = (!icmp_ln1301)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%filled_1 = load i6 %filled" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1325]   --->   Operation 23 'load' 'filled_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i24 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316]   --->   Operation 24 'zext' 'zext_ln1316' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1320 = zext i6 %filled_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1320]   --->   Operation 25 'zext' 'zext_ln1320' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (4.20ns)   --->   "%tempval = shl i32 %zext_ln1316, i32 %zext_ln1320" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1320]   --->   Operation 26 'shl' 'tempval' <Predicate = (!icmp_ln1301)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %filled_1, i32 3, i32 5" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 27 'partselect' 'tmp' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%icmp_ln1324 = icmp_eq  i3 %tmp, i3 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 28 'icmp' 'icmp_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1324 = br i1 %icmp_ln1324, void %if.else22, void %if.then19" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324]   --->   Operation 29 'br' 'br_ln1324' <Predicate = (!icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%sub_ln1332 = sub i6 32, i6 %filled_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 30 'sub' 'sub_ln1332' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %sub_ln1332, i32 5" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%sub_ln1332_1 = sub i6 0, i6 %sub_ln1332" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 32 'sub' 'sub_ln1332_1' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln1333 = add i6 %filled_1, i6 56" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 33 'add' 'add_ln1333' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.70ns)   --->   "%store_ln1294 = store i6 %add_ln1333, i6 %filled" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 34 'store' 'store_ln1294' <Predicate = (!icmp_ln1301 & !icmp_ln1324)> <Delay = 1.70>
ST_3 : Operation 35 [1/1] (1.82ns)   --->   "%add_ln1325 = add i6 %filled_1, i6 24" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1325]   --->   Operation 35 'add' 'add_ln1325' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.70ns)   --->   "%store_ln1294 = store i6 %add_ln1325, i6 %filled" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294]   --->   Operation 36 'store' 'store_ln1294' <Predicate = (!icmp_ln1301 & icmp_ln1324)> <Delay = 1.70>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%localbuffer_load = load i32 %localbuffer"   --->   Operation 52 'load' 'localbuffer_load' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %localbuffer_1_out, i32 %localbuffer_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln1325 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %filled_1_out, i6 %filled_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1325]   --->   Operation 54 'write' 'write_ln1325' <Predicate = (icmp_ln1301)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln1301)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.60>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%localbuffer_load_1 = load i32 %localbuffer" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1321]   --->   Operation 37 'load' 'localbuffer_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1309 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1309]   --->   Operation 40 'specpipeline' 'specpipeline_ln1309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.99ns)   --->   "%localbuffer_1 = or i32 %tempval, i32 %localbuffer_load_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1321]   --->   Operation 41 'or' 'localbuffer_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (3.63ns)   --->   "%write_ln1331 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ldata, i32 %localbuffer_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1331]   --->   Operation 42 'write' 'write_ln1331' <Predicate = (!icmp_ln1324)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1332 = sext i6 %sub_ln1332" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 43 'sext' 'sext_ln1332' <Predicate = (!icmp_ln1324 & !tmp_6)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1332_1 = sext i6 %sub_ln1332_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 44 'sext' 'sext_ln1332_1' <Predicate = (!icmp_ln1324 & tmp_6)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (4.20ns)   --->   "%shl_ln1332 = shl i32 %zext_ln1316, i32 %sext_ln1332_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 45 'shl' 'shl_ln1332' <Predicate = (!icmp_ln1324 & tmp_6)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (4.20ns)   --->   "%lshr_ln1332 = lshr i32 %zext_ln1316, i32 %sext_ln1332" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 46 'lshr' 'lshr_ln1332' <Predicate = (!icmp_ln1324 & !tmp_6)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.69ns)   --->   "%localbuffer_2 = select i1 %tmp_6, i32 %shl_ln1332, i32 %lshr_ln1332" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332]   --->   Operation 47 'select' 'localbuffer_2' <Predicate = (!icmp_ln1324)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (1.70ns)   --->   "%store_ln1295 = store i32 %localbuffer_2, i32 %localbuffer" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 48 'store' 'store_ln1295' <Predicate = (!icmp_ln1324)> <Delay = 1.70>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln1324)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln1295 = store i32 %localbuffer_1, i32 %localbuffer" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295]   --->   Operation 50 'store' 'store_ln1295' <Predicate = (icmp_ln1324)> <Delay = 1.70>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1326 = br void %for.inc" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1326]   --->   Operation 51 'br' 'br_ln1326' <Predicate = (icmp_ln1324)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.401ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [10]  (1.588 ns)
	'load' operation 21 bit ('indvar_flatten_load', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301) on local variable 'indvar_flatten' [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1301', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301) [17]  (2.225 ns)
	'store' operation 0 bit ('store_ln1301', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301) of variable 'add_ln1301', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301 on local variable 'indvar_flatten' [53]  (1.588 ns)

 <State 2>: 3.634ns
The critical path consists of the following:
	fifo read operation ('val', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316) on port 'imgOutput_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1316) [25]  (3.634 ns)

 <State 3>: 4.204ns
The critical path consists of the following:
	'load' operation 6 bit ('filled', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1325) on local variable 'filled', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1294 [15]  (0.000 ns)
	'shl' operation 32 bit ('tempval', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1320) [28]  (4.204 ns)

 <State 4>: 6.609ns
The critical path consists of the following:
	'lshr' operation 32 bit ('lshr_ln1332', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332) [41]  (4.204 ns)
	'select' operation 32 bit ('localbuffer', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332) [42]  (0.698 ns)
	'store' operation 0 bit ('store_ln1295', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295) of variable 'localbuffer', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332 on local variable 'localbuffer', D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1295 [44]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
