{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 03 18:48:04 2010 " "Info: Processing started: Wed Mar 03 18:48:04 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CacheMoney -c CacheMoney --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CacheMoney -c CacheMoney --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock " "Info: No valid register-to-register data paths exist for clock \"Clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register32bit:inst\|Q\[3\] Data\[3\] Clock 4.350 ns register " "Info: tsu for register \"Register32bit:inst\|Q\[3\]\" (data pin = \"Data\[3\]\", clock pin = \"Clock\") is 4.350 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.059 ns + Longest pin register " "Info: + Longest pin to register delay is 7.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Data\[3\] 1 PIN PIN_AC14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC14; Fanout = 1; PIN Node = 'Data\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 160 120 288 176 "Data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.863 ns) + CELL(0.366 ns) 7.059 ns Register32bit:inst\|Q\[3\] 2 REG LCFF_X36_Y35_N1 1 " "Info: 2: + IC(5.863 ns) + CELL(0.366 ns) = 7.059 ns; Loc. = LCFF_X36_Y35_N1; Fanout = 1; REG Node = 'Register32bit:inst\|Q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.229 ns" { Data[3] Register32bit:inst|Q[3] } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.196 ns ( 16.94 % ) " "Info: Total cell delay = 1.196 ns ( 16.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.863 ns ( 83.06 % ) " "Info: Total interconnect delay = 5.863 ns ( 83.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.059 ns" { Data[3] Register32bit:inst|Q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.059 ns" { Data[3] {} Data[3]~combout {} Register32bit:inst|Q[3] {} } { 0.000ns 0.000ns 5.863ns } { 0.000ns 0.830ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.673 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns Register32bit:inst\|Q\[3\] 3 REG LCFF_X36_Y35_N1 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X36_Y35_N1; Fanout = 1; REG Node = 'Register32bit:inst\|Q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { Clock~clkctrl Register32bit:inst|Q[3] } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { Clock Clock~clkctrl Register32bit:inst|Q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register32bit:inst|Q[3] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.059 ns" { Data[3] Register32bit:inst|Q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.059 ns" { Data[3] {} Data[3]~combout {} Register32bit:inst|Q[3] {} } { 0.000ns 0.000ns 5.863ns } { 0.000ns 0.830ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { Clock Clock~clkctrl Register32bit:inst|Q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register32bit:inst|Q[3] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Q\[15\] Register32bit:inst\|Q\[15\] 8.862 ns register " "Info: tco from clock \"Clock\" to destination pin \"Q\[15\]\" through register \"Register32bit:inst\|Q\[15\]\" is 8.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.695 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.537 ns) 2.695 ns Register32bit:inst\|Q\[15\] 3 REG LCFF_X44_Y1_N1 1 " "Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.695 ns; Loc. = LCFF_X44_Y1_N1; Fanout = 1; REG Node = 'Register32bit:inst\|Q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { Clock~clkctrl Register32bit:inst|Q[15] } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.99 % ) " "Info: Total cell delay = 1.536 ns ( 56.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.159 ns ( 43.01 % ) " "Info: Total interconnect delay = 1.159 ns ( 43.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { Clock Clock~clkctrl Register32bit:inst|Q[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register32bit:inst|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.917 ns + Longest register pin " "Info: + Longest register to pin delay is 5.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register32bit:inst\|Q\[15\] 1 REG LCFF_X44_Y1_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y1_N1; Fanout = 1; REG Node = 'Register32bit:inst\|Q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register32bit:inst|Q[15] } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.139 ns) + CELL(2.778 ns) 5.917 ns Q\[15\] 2 PIN PIN_F15 0 " "Info: 2: + IC(3.139 ns) + CELL(2.778 ns) = 5.917 ns; Loc. = PIN_F15; Fanout = 0; PIN Node = 'Q\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { Register32bit:inst|Q[15] Q[15] } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 168 616 792 184 "Q\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.778 ns ( 46.95 % ) " "Info: Total cell delay = 2.778 ns ( 46.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.139 ns ( 53.05 % ) " "Info: Total interconnect delay = 3.139 ns ( 53.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { Register32bit:inst|Q[15] Q[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { Register32bit:inst|Q[15] {} Q[15] {} } { 0.000ns 3.139ns } { 0.000ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { Clock Clock~clkctrl Register32bit:inst|Q[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.695 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register32bit:inst|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.041ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { Register32bit:inst|Q[15] Q[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { Register32bit:inst|Q[15] {} Q[15] {} } { 0.000ns 3.139ns } { 0.000ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register32bit:inst\|Q\[14\] Data\[14\] Clock -2.536 ns register " "Info: th for register \"Register32bit:inst\|Q\[14\]\" (data pin = \"Data\[14\]\", clock pin = \"Clock\") is -2.536 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.701 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clock~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 184 120 288 200 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.537 ns) 2.701 ns Register32bit:inst\|Q\[14\] 3 REG LCFF_X64_Y2_N1 1 " "Info: 3: + IC(1.047 ns) + CELL(0.537 ns) = 2.701 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 1; REG Node = 'Register32bit:inst\|Q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { Clock~clkctrl Register32bit:inst|Q[14] } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.87 % ) " "Info: Total cell delay = 1.536 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.165 ns ( 43.13 % ) " "Info: Total interconnect delay = 1.165 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { Clock Clock~clkctrl Register32bit:inst|Q[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register32bit:inst|Q[14] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.503 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Data\[14\] 1 PIN PIN_AC23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC23; Fanout = 1; PIN Node = 'Data\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "TestBench.bdf" "" { Schematic "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/TestBench.bdf" { { 160 120 288 176 "Data\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.418 ns) + CELL(0.149 ns) 5.419 ns Register32bit:inst\|Q\[14\]~feeder 2 COMB LCCOMB_X64_Y2_N0 1 " "Info: 2: + IC(4.418 ns) + CELL(0.149 ns) = 5.419 ns; Loc. = LCCOMB_X64_Y2_N0; Fanout = 1; COMB Node = 'Register32bit:inst\|Q\[14\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.567 ns" { Data[14] Register32bit:inst|Q[14]~feeder } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.503 ns Register32bit:inst\|Q\[14\] 3 REG LCFF_X64_Y2_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 5.503 ns; Loc. = LCFF_X64_Y2_N1; Fanout = 1; REG Node = 'Register32bit:inst\|Q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Register32bit:inst|Q[14]~feeder Register32bit:inst|Q[14] } "NODE_NAME" } } { "Register32bit.vhd" "" { Text "C:/Users/cjohnson/Documents/Class Documents/Spring 10/CSE430/Project/cachemoney/trunk/processor/Register32bit.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.085 ns ( 19.72 % ) " "Info: Total cell delay = 1.085 ns ( 19.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.418 ns ( 80.28 % ) " "Info: Total interconnect delay = 4.418 ns ( 80.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { Data[14] Register32bit:inst|Q[14]~feeder Register32bit:inst|Q[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { Data[14] {} Data[14]~combout {} Register32bit:inst|Q[14]~feeder {} Register32bit:inst|Q[14] {} } { 0.000ns 0.000ns 4.418ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { Clock Clock~clkctrl Register32bit:inst|Q[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.701 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register32bit:inst|Q[14] {} } { 0.000ns 0.000ns 0.118ns 1.047ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { Data[14] Register32bit:inst|Q[14]~feeder Register32bit:inst|Q[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { Data[14] {} Data[14]~combout {} Register32bit:inst|Q[14]~feeder {} Register32bit:inst|Q[14] {} } { 0.000ns 0.000ns 4.418ns 0.000ns } { 0.000ns 0.852ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 03 18:48:04 2010 " "Info: Processing ended: Wed Mar 03 18:48:04 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
