// Seed: 4186360473
module module_0 ();
  assign id_1 = id_1;
endmodule
module module_1;
  assign #1 id_1 = id_1;
  module_0 modCall_1 ();
  always_latch id_2 <= $display(id_2, 1 == -1);
  wire id_3, id_4, id_5;
  assign id_2 = -1;
  wire id_6, id_7;
  assign id_6 = id_5;
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    id_22,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input wire id_6,
    input supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    output tri0 id_10,
    input uwire id_11,
    output wand id_12,
    input wand id_13,
    input wor id_14,
    input wire id_15,
    input wor id_16,
    input wor id_17,
    output wand id_18,
    input tri1 id_19,
    output tri id_20
);
  wire id_23;
  assign id_18 = id_22;
  module_0 modCall_1 ();
  wire id_24;
endmodule
