

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Jun  6 19:22:29 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  654417|  654417|  654417|  654417|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  654416|  654416|      5844|          -|          -|   112|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6272 x i216]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25088 x i288]* %output_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "br label %0"   --->   Operation 6 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 0.81>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%row_assign = phi i7 [ 0, %codeRepl ], [ %row, %codeRepl112 ]"   --->   Operation 7 'phi' 'row_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.81ns)   --->   "%icmp_ln300 = icmp eq i7 %row_assign, -16" [resnet50_0.cpp:300]   --->   Operation 8 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)"   --->   Operation 9 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i7 %row_assign, i7 -16)" [resnet50_0.cpp:300]   --->   Operation 10 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.77ns)   --->   "%row = add i7 %row_assign, 1" [resnet50_0.cpp:300]   --->   Operation 11 'add' 'row' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %conv1_.exit2, label %codeRepl112" [resnet50_0.cpp:300]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.2([6272 x i216]* %input_V, [25088 x i288]* %output_V, i7 %row_assign)" [resnet50_0.cpp:300]   --->   Operation 13 'call' <Predicate = (!icmp_ln300)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [resnet50_0.cpp:318]   --->   Operation 14 'ret' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.2([6272 x i216]* %input_V, [25088 x i288]* %output_V, i7 %row_assign)" [resnet50_0.cpp:300]   --->   Operation 15 'call' <Predicate = (!icmp_ln300)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br label %0" [resnet50_0.cpp:300]   --->   Operation 16 'br' <Predicate = (!icmp_ln300)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row') with incoming values : ('row', resnet50_0.cpp:300) [198]  (0.656 ns)

 <State 2>: 0.817ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', resnet50_0.cpp:300) [198]  (0 ns)
	'icmp' operation ('icmp_ln300', resnet50_0.cpp:300) [199]  (0.817 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
