#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Apr  8 18:59:41 2019
# Process ID: 14899
# Current directory: /home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.runs/synth_1/Top.vds
# Journal file: /home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14922 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1303.410 ; gain = 86.883 ; free physical = 3779 ; free virtual = 7664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [/home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.srcs/sources_1/new/Top.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Top' (1#1) [/home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.srcs/sources_1/new/Top.vhd:42]
WARNING: [Synth 8-3331] design Top has unconnected port Color[23]
WARNING: [Synth 8-3331] design Top has unconnected port Color[22]
WARNING: [Synth 8-3331] design Top has unconnected port Color[21]
WARNING: [Synth 8-3331] design Top has unconnected port Color[20]
WARNING: [Synth 8-3331] design Top has unconnected port Color[19]
WARNING: [Synth 8-3331] design Top has unconnected port Color[18]
WARNING: [Synth 8-3331] design Top has unconnected port Color[17]
WARNING: [Synth 8-3331] design Top has unconnected port Color[16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1348.035 ; gain = 131.508 ; free physical = 3784 ; free virtual = 7669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.035 ; gain = 131.508 ; free physical = 3756 ; free virtual = 7642
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1356.039 ; gain = 139.512 ; free physical = 3756 ; free virtual = 7642
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Red_reg' [/home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.srcs/sources_1/new/Top.vhd:46]
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'Green_reg' [/home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.srcs/sources_1/new/Top.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_reg' [/home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.srcs/sources_1/new/Top.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1364.047 ; gain = 147.520 ; free physical = 3780 ; free virtual = 7666
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Top has unconnected port Color[23]
WARNING: [Synth 8-3331] design Top has unconnected port Color[22]
WARNING: [Synth 8-3331] design Top has unconnected port Color[21]
WARNING: [Synth 8-3331] design Top has unconnected port Color[20]
WARNING: [Synth 8-3331] design Top has unconnected port Color[19]
WARNING: [Synth 8-3331] design Top has unconnected port Color[18]
WARNING: [Synth 8-3331] design Top has unconnected port Color[17]
WARNING: [Synth 8-3331] design Top has unconnected port Color[16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3651 ; free virtual = 7537
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3649 ; free virtual = 7536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LD   |    16|
|3     |IBUF |    17|
|4     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    50|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3649 ; free virtual = 7536
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.367 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 1444.375 ; gain = 227.840 ; free physical = 3650 ; free virtual = 7536
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:32 . Memory (MB): peak = 1538.430 ; gain = 334.473 ; free physical = 3612 ; free virtual = 7498
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/daniel/Schreibtisch/VGA/VGA_Decimate/VGA_Decimate.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1562.441 ; gain = 0.000 ; free physical = 3614 ; free virtual = 7501
INFO: [Common 17-206] Exiting Vivado at Mon Apr  8 19:01:32 2019...
