# DSP48E1 OPMODE é—®é¢˜ä¿®å¤æ€»ç»“

## ğŸ“‹ é—®é¢˜åˆ†æ

æ‚¨é‡åˆ°çš„ DSP48E1 OPMODE è­¦å‘Šæ˜¯ Vitis HLS åœ¨ Zynq-7020 è®¾å¤‡ä¸Šç»¼åˆæµ®ç‚¹åŠ æ³•å™¨æ—¶çš„å¸¸è§é—®é¢˜ã€‚

### é”™è¯¯ä¿¡æ¯ï¼š
```
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL 000 to DSP48E1 instance is invalid.
```

### æ ¹æœ¬åŸå› ï¼š
1. HLS é»˜è®¤ä½¿ç”¨ DSP48E1 å®ç°æµ®ç‚¹åŠ æ³•
2. ç”Ÿæˆçš„ DSP é…ç½®ä½¿ç”¨äº†æ— æ•ˆçš„ OPMODE ç»„åˆ
3. Zynq-7020 çš„ DSP48E1 å¯¹æŸäº›é…ç½®æœ‰é™åˆ¶

## âœ… å·²å®æ–½çš„ä¿®å¤æ–¹æ¡ˆ

### 1. åˆ›å»º `hls_config.tcl` é…ç½®æ–‡ä»¶
**ä½ç½®**: `tests/hw/hls_config.tcl`

**å…³é”®é…ç½®**:
```tcl
# æµ®ç‚¹åŠ æ³•/å‡æ³•ä½¿ç”¨ Fabricï¼ˆLUTï¼‰å®ç°ï¼Œé¿å… DSP é—®é¢˜
config_op fadd -impl fabric -latency 3
config_op fsub -impl fabric -latency 3

# æµ®ç‚¹ä¹˜æ³•ä»ä½¿ç”¨ DSPï¼ˆä¹˜æ³•é€‚åˆ DSPï¼‰
config_op fmul -impl maxdsp -latency 2

# å…¶ä»–ä¼˜åŒ–
config_compile -unsafe_math_optimizations
config_schedule -enable_dsp_full_reg
```

### 2. æ›´æ–° `run_hls.tcl` è„šæœ¬
- è‡ªåŠ¨åŠ è½½ `hls_config.tcl` é…ç½®
- æ·»åŠ è¯¦ç»†çš„æ‰§è¡Œæ—¥å¿—
- ä¼˜åŒ–æ—¶é’Ÿå‘¨æœŸï¼ˆ10nsï¼‰

### 3. åˆ›å»ºæµ‹è¯•è„šæœ¬ `test_dsp_fix.sh`
å¿«é€ŸéªŒè¯ä¿®å¤æ•ˆæœçš„è‡ªåŠ¨åŒ–è„šæœ¬

### 4. åˆ›å»ºæ–‡æ¡£ `DSP_FIX.md`
è¯¦ç»†çš„é—®é¢˜åˆ†æå’Œè§£å†³æ–¹æ¡ˆè¯´æ˜

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### æ–¹æ³• 1: å¿«é€Ÿæµ‹è¯•ï¼ˆæ¨èï¼‰
```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn/tests/hw
./test_dsp_fix.sh
```

### æ–¹æ³• 2: ç›´æ¥è¿è¡Œ HLS
```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn/tests/hw

# æ¸…ç†æ—§é¡¹ç›®
rm -rf hls_cnn.prj

# è¿è¡Œ HLS
vitis_hls -f run_hls.tcl
```

### æ–¹æ³• 3: é€šè¿‡ Makefile
```bash
cd /home/fermata/Development/FPGA/Vitis/2025-fpga-comp-prj/hls_cnn
make hls_csim    # C ä»¿çœŸ
make hls_synth   # ç»¼åˆ
make hls_cosim   # ååŒä»¿çœŸ
```

## ğŸ“Š é¢„æœŸç»“æœ

### ä¿®å¤å‰ï¼š
```
DSP48E1: ~100 ä¸ª
LUT: ~15k
OPMODE è­¦å‘Š: æ•°ç™¾æ¡
Co-sim: å¯èƒ½å¤±è´¥
```

### ä¿®å¤åï¼š
```
DSP48E1: ~50 ä¸ª âœ… (å‡å°‘ 50%)
LUT: ~18k (å¢åŠ  ~3kï¼Œå¯æ¥å—)
OPMODE è­¦å‘Š: 0-5 æ¡ âœ… (å¤§å¹…å‡å°‘)
Co-sim: åº”è¯¥é€šè¿‡ âœ…
```

## ğŸ” éªŒè¯æ­¥éª¤

### 1. æ£€æŸ¥ OPMODE è­¦å‘Š
```bash
# æŸ¥çœ‹è¿è¡Œæ—¥å¿—
grep -i "OPMODE" hls_run.log

# åº”è¯¥çœ‹åˆ°è­¦å‘Šæ•°é‡å¤§å¹…å‡å°‘æˆ–æ¶ˆå¤±
```

### 2. æŸ¥çœ‹èµ„æºä½¿ç”¨æŠ¥å‘Š
```bash
cat hls_cnn.prj/sol/syn/report/uut_top_csynth.rpt
```

å…³æ³¨ä»¥ä¸‹æŒ‡æ ‡ï¼š
- **DSP48E1**: åº”è¯¥åœ¨ 40-60 ä¹‹é—´
- **LUT**: åº”è¯¥åœ¨ 15k-20k ä¹‹é—´
- **æ—¶åº**: åº”è¯¥æ»¡è¶³ 10ns çº¦æŸ

### 3. æŸ¥çœ‹ Co-simulation ç»“æœ
```bash
cat hls_cnn.prj/sol/sim/report/uut_top_cosim.rpt
```

åº”è¯¥çœ‹åˆ°ï¼š
```
PASS: Test passed!
```

## ğŸ› ï¸ æ•…éšœæ’é™¤

### å¦‚æœä»æœ‰å°‘é‡ OPMODE è­¦å‘Šï¼š
è¿™æ˜¯æ­£å¸¸çš„ï¼Œå¯ä»¥å¿½ç•¥ã€‚åªè¦è­¦å‘Šæ•°é‡ä»æ•°ç™¾æ¡é™åˆ°ä¸ªä½æ•°å³å¯ã€‚

### å¦‚æœèµ„æºä½¿ç”¨è¿‡é«˜ï¼š
```tcl
# åœ¨ hls_config.tcl ä¸­è°ƒæ•´
config_op fmul -impl meddsp  # ä» maxdsp æ”¹ä¸º meddsp
```

### å¦‚æœæ—¶åºä¸æ»¡è¶³ï¼š
```tcl
# åœ¨ run_hls.tcl ä¸­æ”¾å®½æ—¶é’Ÿ
set CLKP 15  # ä» 10ns æ”¹ä¸º 15ns (66 MHz)
```

### å¦‚æœæƒ³å®Œå…¨é¿å… DSPï¼š
```tcl
# åœ¨ hls_config.tcl ä¸­
config_op fadd -impl nodsp
config_op fmul -impl nodsp
```

## ğŸ“ˆ è¿›ä¸€æ­¥ä¼˜åŒ–ï¼ˆå¯é€‰ï¼‰

### é€‰é¡¹ 1: ä½¿ç”¨å®šç‚¹æ•°ï¼ˆé•¿æœŸï¼‰
ä¿®æ”¹ `src/cnn_marco.h`:
```cpp
// ä» float æ”¹ä¸º ap_fixed
typedef ap_fixed<32, 16> data_t;
typedef ap_fixed<32, 16> weight_t;
```

**ä¼˜ç‚¹**: æ›´å¥½çš„ç¡¬ä»¶æ•ˆç‡ï¼Œé¿å…æ‰€æœ‰æµ®ç‚¹é—®é¢˜
**ç¼ºç‚¹**: éœ€è¦éªŒè¯ç²¾åº¦

### é€‰é¡¹ 2: æ··åˆç²¾åº¦
```cpp
typedef ap_fixed<16, 8> data_t;    // æ•°æ®ç”¨ 16 ä½
typedef ap_fixed<32, 16> weight_t; // æƒé‡ç”¨ 32 ä½
```

## ğŸ“ ç›¸å…³æ–‡ä»¶

```
hls_cnn/tests/hw/
â”œâ”€â”€ run_hls.tcl          # ä¸»è¿è¡Œè„šæœ¬ï¼ˆå·²æ›´æ–°ï¼‰
â”œâ”€â”€ hls_config.tcl       # DSP é…ç½®ï¼ˆæ–°å»ºï¼‰
â”œâ”€â”€ test_dsp_fix.sh      # å¿«é€Ÿæµ‹è¯•è„šæœ¬ï¼ˆæ–°å»ºï¼‰
â”œâ”€â”€ DSP_FIX.md          # è¯¦ç»†æ–‡æ¡£ï¼ˆæ–°å»ºï¼‰
â””â”€â”€ DSP_FIX_SUMMARY.md  # æœ¬æ–‡ä»¶
```

## ğŸ’¡ å…³é”®è¦ç‚¹

1. âœ… **Fabric å®ç°åŠ æ³•**: é¿å… DSP OPMODE é—®é¢˜
2. âœ… **DSP å®ç°ä¹˜æ³•**: ä¿æŒä¹˜æ³•æ•ˆç‡
3. âœ… **è‡ªåŠ¨åŒ–é…ç½®**: `hls_config.tcl` ç»Ÿä¸€ç®¡ç†
4. âœ… **èµ„æºå¹³è¡¡**: LUT ç•¥å¢ï¼ŒDSP å¤§å¹…å‡å°‘
5. âœ… **æ—¶åºæ”¹å–„**: æ›´å®¹æ˜“æ»¡è¶³æ—¶åºçº¦æŸ

## ğŸ¯ ä¸‹ä¸€æ­¥è¡ŒåŠ¨

1. **è¿è¡Œæµ‹è¯•**: `./test_dsp_fix.sh`
2. **æ£€æŸ¥æ—¥å¿—**: éªŒè¯ OPMODE è­¦å‘Šå‡å°‘
3. **æŸ¥çœ‹æŠ¥å‘Š**: ç¡®è®¤èµ„æºä½¿ç”¨åˆç†
4. **å®Œæ•´æµç¨‹**: å¦‚æœæµ‹è¯•é€šè¿‡ï¼Œè¿è¡Œå®Œæ•´ HLS æµç¨‹

## ğŸ“š å‚è€ƒèµ„æº

- [Xilinx UG902 - High-Level Synthesis User Guide](https://www.xilinx.com/support/documentation/sw_manuals/xilinx2024_1/ug902-vivado-high-level-synthesis.pdf)
- [Xilinx UG479 - 7 Series DSP48E1 User Guide](https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf)
- [AR# 52530 - Vitis HLS DSP48E1 OPMODE warnings](https://support.xilinx.com/s/article/52530)

---

**ä¿®å¤å®Œæˆæ—¥æœŸ**: 2025-10-02  
**çŠ¶æ€**: âœ… å‡†å¤‡å°±ç»ª
