INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/ds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ds_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/ds_top_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ds_top_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/freq_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/freq_sel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_sel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/rc_tp_dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rc_tp_dac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/saw_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/sqw_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqw_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/tmp_sine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmp_sine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sources_1/new/tri_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ukallakuri/hardware_design/designs/_N4DDA7-DS/_N4DDA7-DS.srcs/sim_1/new/ds_top_wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ds_top_wrapper_tb
