/*
 * Device Tree file for OpenBlocks AX3-4 board
 *
 * Copyright (C) 2012 Marvell
 *
 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
 *
<<<<<<< HEAD
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

/dts-v1/;
/include/ "armada-xp-mv78260.dtsi"
=======
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 *  a) This file is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This file is distributed in the hope that it will be useful
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
 */

/dts-v1/;
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include "armada-xp-mv78260.dtsi"
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414

/ {
	model = "PlatHome OpenBlocks AX3-4 board";
	compatible = "plathome,openblocks-ax3-4", "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell,armada-370-xp";

	chosen {
<<<<<<< HEAD
		bootargs = "console=ttyS0,115200 earlyprintk";
=======
		stdout-path = "serial0:115200n8";
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
	};

	memory {
		device_type = "memory";
<<<<<<< HEAD
		reg = <0 0x00000000 0 0xC0000000>; /* 3 GB */
	};

	soc {
		ranges = <0          0 0xd0000000 0x100000	/* Internal registers 1MiB */
			  0xe0000000 0 0xe0000000 0x8100000     /* PCIe */
			  0xf0000000 0 0xf0000000 0x8000000     /* Device Bus, NOR 128MiB   */>;

		internal-regs {
			serial@12000 {
				clock-frequency = <250000000>;
				status = "okay";
			};
			serial@12100 {
				clock-frequency = <250000000>;
				status = "okay";
			};
			pinctrl {
				led_pins: led-pins-0 {
					marvell,pins = "mpp49", "mpp51", "mpp53";
					marvell,function = "gpio";
				};
			};
=======
		reg = <0 0x00000000 0 0x40000000>; /* 1 GB soldered on */
	};

	soc {
		ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xd0000000 0x100000
			  MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000
			  MBUS_ID(0x01, 0x2f) 0 0 0xe8000000 0x8000000
			  MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000
			  MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000
			  MBUS_ID(0x0c, 0x04) 0 0 0xd1200000 0x100000>;

		devbus-bootcs {
			status = "okay";

			/* Device Bus parameters are required */

			/* Read parameters */
			devbus,bus-width    = <16>;
			devbus,turn-off-ps  = <60000>;
			devbus,badr-skew-ps = <0>;
			devbus,acc-first-ps = <124000>;
			devbus,acc-next-ps  = <248000>;
			devbus,rd-setup-ps  = <0>;
			devbus,rd-hold-ps   = <0>;

			/* Write parameters */
			devbus,sync-enable = <0>;
			devbus,wr-high-ps  = <60000>;
			devbus,wr-low-ps   = <60000>;
			devbus,ale-wr-ps   = <60000>;

			/* NOR 128 MiB */
			nor@0 {
				compatible = "cfi-flash";
				reg = <0 0x8000000>;
				bank-width = <2>;
			};
		};

		pcie-controller {
			status = "okay";
			/* Internal mini-PCIe connector */
			pcie@1,0 {
				/* Port 0, Lane 0 */
				status = "okay";
			};
		};

		internal-regs {
			rtc@10300 {
				/* No crystal connected to the internal RTC */
				status = "disabled";
			};
			serial@12000 {
				status = "okay";
			};
			serial@12100 {
				status = "okay";
			};

>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
			leds {
				compatible = "gpio-leds";
				pinctrl-names = "default";
				pinctrl-0 = <&led_pins>;

				red_led {
					label = "red_led";
<<<<<<< HEAD
					gpios = <&gpio1 17 1>;
=======
					gpios = <&gpio1 17 GPIO_ACTIVE_LOW>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
					default-state = "off";
				};

				yellow_led {
					label = "yellow_led";
<<<<<<< HEAD
					gpios = <&gpio1 19 1>;
=======
					gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
					default-state = "off";
				};

				green_led {
					label = "green_led";
<<<<<<< HEAD
					gpios = <&gpio1 21 1>;
					default-state = "off";
					linux,default-trigger = "heartbeat";
=======
					gpios = <&gpio1 21 GPIO_ACTIVE_LOW>;
					default-state = "keep";
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
				};
			};

			gpio_keys {
				compatible = "gpio-keys";
				#address-cells = <1>;
				#size-cells = <0>;

				button@1 {
					label = "Init Button";
<<<<<<< HEAD
					linux,code = <116>;
					gpios = <&gpio1 28 0>;
=======
					linux,code = <KEY_POWER>;
					gpios = <&gpio1 28 GPIO_ACTIVE_HIGH>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
				};
			};

			mdio {
				phy0: ethernet-phy@0 {
					reg = <0>;
				};

				phy1: ethernet-phy@1 {
					reg = <1>;
				};

				phy2: ethernet-phy@2 {
					reg = <2>;
				};

				phy3: ethernet-phy@3 {
					reg = <3>;
				};
			};

			ethernet@70000 {
				status = "okay";
				phy = <&phy0>;
				phy-mode = "sgmii";
<<<<<<< HEAD
=======
				buffer-manager = <&bm>;
				bm,pool-long = <0>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
			};
			ethernet@74000 {
				status = "okay";
				phy = <&phy1>;
				phy-mode = "sgmii";
<<<<<<< HEAD
=======
				buffer-manager = <&bm>;
				bm,pool-long = <1>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
			};
			ethernet@30000 {
				status = "okay";
				phy = <&phy2>;
				phy-mode = "sgmii";
<<<<<<< HEAD
=======
				buffer-manager = <&bm>;
				bm,pool-long = <2>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
			};
			ethernet@34000 {
				status = "okay";
				phy = <&phy3>;
				phy-mode = "sgmii";
<<<<<<< HEAD
=======
				buffer-manager = <&bm>;
				bm,pool-long = <3>;
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
			};
			i2c@11000 {
				status = "okay";
				clock-frequency = <400000>;
			};
			i2c@11100 {
				status = "okay";
				clock-frequency = <400000>;

				s35390a: s35390a@30 {
					compatible = "s35390a";
					reg = <0x30>;
				};
			};
			sata@a0000 {
				nr-ports = <2>;
				status = "okay";
			};
<<<<<<< HEAD
			usb@50000 {
				status = "okay";
			};
=======

			/* Front side USB 0 */
			usb@50000 {
				status = "okay";
			};

			/* Front side USB 1 */
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
			usb@51000 {
				status = "okay";
			};

<<<<<<< HEAD
			devbus-bootcs@10400 {
				status = "okay";
				ranges = <0 0xf0000000 0x8000000>; /* @addr 0xf000000, size 0x8000000 */

				/* Device Bus parameters are required */

				/* Read parameters */
				devbus,bus-width    = <16>;
				devbus,turn-off-ps  = <60000>;
				devbus,badr-skew-ps = <0>;
				devbus,acc-first-ps = <124000>;
				devbus,acc-next-ps  = <248000>;
				devbus,rd-setup-ps  = <0>;
				devbus,rd-hold-ps   = <0>;

				/* Write parameters */
				devbus,sync-enable = <0>;
				devbus,wr-high-ps  = <60000>;
				devbus,wr-low-ps   = <60000>;
				devbus,ale-wr-ps   = <60000>;

				/* NOR 128 MiB */
				nor@0 {
					compatible = "cfi-flash";
					reg = <0 0x8000000>;
					bank-width = <2>;
				};
			};

			pcie-controller {
				status = "okay";
				/* Internal mini-PCIe connector */
				pcie@1,0 {
					/* Port 0, Lane 0 */
					status = "okay";
				};
			};
		};
	};
};
=======
			bm@c0000 {
				status = "okay";
			};
		};

		bm-bppi {
			status = "okay";
		};
	};
};

&pinctrl {
	led_pins: led-pins-0 {
		marvell,pins = "mpp49", "mpp51", "mpp53";
		marvell,function = "gpio";
	};
};
>>>>>>> cb99ff2b40d4357e990bd96b2c791860c4b0a414
