
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: duty_reg[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: duty_reg[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ duty_reg[5]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.63    0.01    0.08    0.08 v duty_reg[5]$_SDFFE_PN0P_/Q (DFF_X1)
                                         duty_reg[5] (net)
                  0.01    0.00    0.08 v _271_/A1 (NAND2_X1)
     1    1.75    0.01    0.01    0.09 ^ _271_/ZN (NAND2_X1)
                                         _095_ (net)
                  0.01    0.00    0.09 ^ _272_/B2 (AOI21_X1)
     1    1.20    0.01    0.01    0.11 v _272_/ZN (AOI21_X1)
                                         _013_ (net)
                  0.01    0.00    0.11 v duty_reg[5]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ duty_reg[5]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    5.84    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _191_/A (BUF_X4)
     9   28.68    0.02    0.03    0.23 ^ _191_/Z (BUF_X4)
                                         _028_ (net)
                  0.02    0.00    0.23 ^ _237_/A3 (NAND3_X4)
     1    6.42    0.01    0.02    0.25 v _237_/ZN (NAND3_X4)
                                         _069_ (net)
                  0.01    0.00    0.25 v _238_/A2 (NOR2_X4)
     2    6.32    0.02    0.03    0.28 ^ _238_/ZN (NOR2_X4)
                                         _070_ (net)
                  0.02    0.00    0.28 ^ _247_/A3 (NAND3_X2)
     1    2.64    0.02    0.02    0.31 v _247_/ZN (NAND3_X2)
                                         _077_ (net)
                  0.02    0.00    0.31 v _248_/B (XOR2_X1)
     1    3.18    0.01    0.06    0.37 v _248_/Z (XOR2_X1)
                                         _078_ (net)
                  0.01    0.00    0.37 v _249_/B (AOI211_X2)
     1    1.25    0.03    0.06    0.42 ^ _249_/ZN (AOI211_X2)
                                         _007_ (net)
                  0.03    0.00    0.42 ^ counter[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: counter[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    5.84    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _191_/A (BUF_X4)
     9   28.68    0.02    0.03    0.23 ^ _191_/Z (BUF_X4)
                                         _028_ (net)
                  0.02    0.00    0.23 ^ _237_/A3 (NAND3_X4)
     1    6.42    0.01    0.02    0.25 v _237_/ZN (NAND3_X4)
                                         _069_ (net)
                  0.01    0.00    0.25 v _238_/A2 (NOR2_X4)
     2    6.32    0.02    0.03    0.28 ^ _238_/ZN (NOR2_X4)
                                         _070_ (net)
                  0.02    0.00    0.28 ^ _247_/A3 (NAND3_X2)
     1    2.64    0.02    0.02    0.31 v _247_/ZN (NAND3_X2)
                                         _077_ (net)
                  0.02    0.00    0.31 v _248_/B (XOR2_X1)
     1    3.18    0.01    0.06    0.37 v _248_/Z (XOR2_X1)
                                         _078_ (net)
                  0.01    0.00    0.37 v _249_/B (AOI211_X2)
     1    1.25    0.03    0.06    0.42 ^ _249_/ZN (AOI211_X2)
                                         _007_ (net)
                  0.03    0.00    0.42 ^ counter[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ counter[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.72e-04   3.75e-06   1.94e-06   1.77e-04  87.0%
Combinational          1.07e-05   1.15e-05   4.28e-06   2.65e-05  13.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.82e-04   1.53e-05   6.21e-06   2.04e-04 100.0%
                          89.5%       7.5%       3.0%
