<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE bookmap
  PUBLIC "-//OASIS//DTD DITA BookMap//EN" "bookmap.dtd">
<bookmap xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/"
    class="- map/map bookmap/bookmap " ditaarch:DITAArchVersion="1.2" id="kqb1476970875925"
    xml:lang="en-us">

    <booktitle class="- topic/title bookmap/booktitle ">
        <booklibrary class="- topic/ph bookmap/booklibrary ">
            <filepath class="+ topic/ph sw-d/filepath ">cortex_a76_trm</filepath>
        </booklibrary>
        <mainbooktitle class="- topic/ph bookmap/mainbooktitle "><keyword class="- topic/keyword "
                    ><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword>
            <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm "
                        tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword "
                    >‑A76</keyword></ph> Core </mainbooktitle>
        <booktitlealt class="- topic/ph bookmap/booktitlealt ">Technical Reference
            Manual</booktitlealt>
    </booktitle>
    <bookmeta class="- map/topicmeta bookmap/bookmeta ">
        <searchtitle class="- map/searchtitle ">Arm Cortex-A76 Core Technical Reference
            Manual</searchtitle>
        <shortdesc class="- map/shortdesc ">This Technical Reference Manual is for the <ph
                class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm "
                        tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword "
                    >‑A76</keyword></ph> core. It provides reference documentation and contains
            programming details for registers. It also describes the memory system, the caches, the
            interrupts, and the debug features.</shortdesc>
        <publisherinformation class="- topic/publisher bookmap/publisherinformation ">
            <organization class="- topic/data bookmap/organization "> </organization>
            <published class="- topic/data bookmap/published ">
                <publishtype class="- topic/data bookmap/publishtype " value="final"/>
            </published>
        </publisherinformation>
        <permissions class="- topic/permissions " view="nonconfidential"/>
        <metadata class="- topic/metadata ">
            <keywords class="- topic/keywords ">
                <keyword class="- topic/keyword ">Processors</keyword>
                <keyword class="- topic/keyword ">Application Processor</keyword>
                <keyword class="- topic/keyword ">Cortex-A</keyword>
                <keyword class="- topic/keyword ">Cortex-A76</keyword>
            </keywords>
        </metadata>
        <prodinfo class="- topic/prodinfo ">
            <prodname class="- topic/prodname ">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist ">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400"/>
            </vrmlist>
        </prodinfo>
        <bookid class="- topic/data bookmap/bookid ">
            <bookpartno class="- topic/data bookmap/bookpartno ">100798</bookpartno>


        </bookid>
        <bookchangehistory class="- topic/data bookmap/bookchangehistory ">
            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid ">0000-00</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2016</year>
                    <month class="- topic/ph bookmap/month ">12</month>
                    <day class="- topic/ph bookmap/day ">9</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First draft for r0p0</summary>
                <data class="- topic/data " name="permission" value="confidential"/>
            </bookevent>
            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid ">0000-01</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2017</year>
                    <month class="- topic/ph bookmap/month ">05</month>
                    <day class="- topic/ph bookmap/day ">26</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First release for r0p0</summary>
                <data class="- topic/data " name="permission" value="confidential"/>
            </bookevent>
            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid ">0100-00</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2017</year>
                    <month class="- topic/ph bookmap/month ">10</month>
                    <day class="- topic/ph bookmap/day ">20</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First release for r1p0</summary>
                <data class="- topic/data " name="permission" value="confidential"/>
            </bookevent>
            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid ">0200-00</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2018</year>
                    <month class="- topic/ph bookmap/month ">04</month>
                    <day class="- topic/ph bookmap/day ">13</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First release for r2p0</summary>
                <data class="- topic/data " name="permission" value="confidential"/>
            </bookevent>
            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid ">0300-00</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2018</year>
                    <month class="- topic/ph bookmap/month ">07</month>
                    <day class="- topic/ph bookmap/day ">27</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First release for r3p0</summary>
                <data class="- topic/data " name="permission" value="nonconfidential"/>
            </bookevent>
            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid ">0301-00</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2018</year>
                    <month class="- topic/ph bookmap/month ">11</month>
                    <day class="- topic/ph bookmap/day ">16</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First release for r3p1</summary>
                <data class="- topic/data " name="permission" value="nonconfidential"/>
            </bookevent>


            <bookevent class="- topic/data bookmap/bookevent ">

                <revisionid class="- topic/ph bookmap/revisionid " rev="01">0400-01</revisionid>
                <completed class="- topic/ph bookmap/completed ">
                    <year class="- topic/ph bookmap/year ">2019</year>
                    <month class="- topic/ph bookmap/month ">04</month>
                    <day class="- topic/ph bookmap/day ">30</day>
                </completed>
                <summary class="- topic/ph bookmap/summary ">First draft for r4p0</summary>
                <data class="- topic/data " name="permission" value="nonconfidential"/>
            </bookevent>

        </bookchangehistory>
    </bookmeta>
    <frontmatter class="- map/topicref bookmap/frontmatter " toc="no">
        <topicref chunk="to-content" class="- map/topicref " collection-type="family"
            keys="deb1346331407548" outputclass="frontmatter.intro" href="deb1346331407548.xml"
            toc="no" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Release Information</navtitle>
                <linktext class="- map/linktext ">Release Information</linktext>
                <shortdesc class="- map/shortdesc " translate="yes"/>
                <permissions class="- topic/permissions " view="nonconfidential"/>
            </topicmeta>
            <topicref class="- map/topicref " locktitle="yes" outputclass="release.info"
                href="pet1339776438702.xml" toc="no" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle " translate="yes">Release
                        Information</navtitle>
                    <linktext class="- map/linktext ">Release Information</linktext>
                    <shortdesc class="- map/shortdesc " translate="yes"/>
                    <permissions class="- topic/permissions " view="nonconfidential"/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="deb1332948760711" locktitle="yes"
                outputclass="proprietary.notice" href="deb1332948760711.xml" toc="no"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle " translate="yes">Proprietary
                        Notice</navtitle>
                    <linktext class="- map/linktext ">[ARM STANDARD] Proprietary Notice</linktext>
                    <shortdesc class="- map/shortdesc " translate="yes"/>
                    <permissions class="- topic/permissions " view="nonconfidential"/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="deb1332948806296" locktitle="yes"
                outputclass="confidentiality.status" href="deb1332948806296.xml" toc="no"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle " translate="yes">Confidentiality
                        Status</navtitle>
                    <linktext class="- map/linktext ">[ARM STANDARD] Release Information topic:
                        Confidentiality Status</linktext>
                    <shortdesc class="- map/shortdesc " translate="yes"/>
                    <permissions class="- topic/permissions " view="nonconfidential"/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="deb1332254789611" locktitle="yes"
                outputclass="product.status" href="deb1332254789611.xml" toc="no" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle " translate="yes">Product Status</navtitle>
                    <linktext class="- map/linktext ">Product Status</linktext>
                    <shortdesc class="- map/shortdesc " translate="yes"/>
                    <permissions class="- topic/permissions " view="nonconfidential"/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="pet1343730163542" locktitle="yes"
                outputclass="web.address" href="pet1343730163542.xml" toc="no" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle " translate="yes">Web Address</navtitle>
                    <linktext class="- map/linktext ">Web Address</linktext>
                    <shortdesc class="- map/shortdesc " translate="yes"/>
                    <permissions class="- topic/permissions " view="nonconfidential"/>
                </topicmeta>
            </topicref>
        </topicref>
        <booklists class="- map/topicref bookmap/booklists " toc="no">
            <toc class="- map/topicref bookmap/toc " toc="no"/>
        </booklists>
        <preface class="- map/topicref bookmap/preface " locktitle="yes" toc="yes"
            href="deb1353593789871.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Preface</navtitle>
                <linktext class="- map/linktext ">[ARM STANDARD] Preface wrapper topic</linktext>
                <shortdesc class="- map/shortdesc "/>
                <permissions class="- topic/permissions " view="nonconfidential"/>
            </topicmeta>
            <topicref chunk="to-content" class="- map/topicref " collection-type="family"
                keys="deb1353594352617" locktitle="yes" href="deb1353594352617.xml" toc="yes"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About this book</navtitle>
                    <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: About this
                        book</linktext>
                    <shortdesc class="- map/shortdesc "/>
                    <permissions class="- topic/permissions " view="nonconfidential"/>
                </topicmeta>
                <topicref class="- map/topicref " keys="deb1356102746590"
                    href="deb1356102746590.xml" toc="yes" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Product revision status</navtitle>
                        <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Product
                            revision status</linktext>
                        <shortdesc class="- map/shortdesc "/>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="deb1356102769213"
                    href="deb1356102769213.xml" toc="yes" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Intended audience</navtitle>
                        <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Intended
                            audience</linktext>
                        <shortdesc class="- map/shortdesc "/>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="pgr1331654409682" linking="targetonly"
                    locktitle="yes" outputclass="usingbook.booklist" href="pgr1331654409682.xml"
                    toc="yes" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Using this book</navtitle>
                        <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Using this
                            book</linktext>
                        <shortdesc class="- map/shortdesc "/>
                        <permissions class="- topic/permissions " view="nonconfidential"/>
                    </topicmeta>
                    <topicref class="- map/topicref " keys="deb1356102801769"
                        href="deb1356102801769.xml" linking="targetonly" toc="yes" type="reference">
                        <topicmeta class="- map/topicmeta ">
                            <navtitle class="- topic/navtitle ">Glossary</navtitle>
                            <linktext class="- map/linktext ">[ARM STANDARD] Preface topic:
                                Glossary</linktext>
                            <shortdesc class="- map/shortdesc "/>
                        </topicmeta>
                    </topicref>
                    <topicref class="- map/topicref " keys="dav1330616207535"
                        href="dav1330616207535.xml" linking="targetonly" toc="yes" type="reference">
                        <topicmeta class="- map/topicmeta ">
                            <navtitle class="- topic/navtitle ">Typographic conventions</navtitle>
                            <linktext class="- map/linktext ">[ARM STANDARD] Preface topic:
                                Typographic conventions</linktext>
                            <shortdesc class="- map/shortdesc "/>
                        </topicmeta>
                    </topicref>
                    <topicref class="- map/topicref " keys="dch1378290144351"
                        href="dch1378290144351.xml" linking="targetonly" toc="yes" type="reference">
                        <topicmeta class="- map/topicmeta ">
                            <navtitle class="- topic/navtitle ">Timing diagrams</navtitle>
                            <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Timing
                                diagrams</linktext>
                            <shortdesc class="- map/shortdesc "/>
                        </topicmeta>
                    </topicref>
                    <topicref class="- map/topicref " keys="dav1330616213038"
                        href="dav1330616213038.xml" linking="targetonly" toc="yes" type="concept">
                        <topicmeta class="- map/topicmeta ">
                            <navtitle class="- topic/navtitle ">Signals</navtitle>
                            <linktext class="- map/linktext ">[ARM STANDARD] Preface topic:
                                Signals</linktext>
                            <shortdesc class="- map/shortdesc "/>
                        </topicmeta>
                    </topicref>
                </topicref>
                <topicref class="- map/topicref " keys="ste1361895918258"
                    href="ste1361895918258.xml" toc="yes" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Additional reading</navtitle>
                        <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Additional
                            reading</linktext>
                        <shortdesc class="- map/shortdesc ">Information published by <keyword
                                class="- topic/keyword ">Arm</keyword> and by third
                            parties.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref chunk="to-content" class="- map/topicref " collection-type="family"
                keys="pgr1331716423733" href="pgr1331716423733.xml" toc="yes" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Feedback</navtitle>
                    <linktext class="- map/linktext ">[ARM STANDARD] Preface topic:
                        Feedback</linktext>
                    <shortdesc class="- map/shortdesc "><keyword class="- topic/keyword "
                            >Arm</keyword> welcomes feedback on this product and its
                        documentation.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="pgr1331716502517" locktitle="yes"
                    href="pgr1331716502517.xml" toc="yes" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Feedback on this product</navtitle>
                        <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Feedback on
                            this product</linktext>
                        <shortdesc class="- map/shortdesc "/>
                        <permissions class="- topic/permissions " view="nonconfidential"/>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="pgr1331716880258" locktitle="yes"
                    href="pgr1331716880258.xml" toc="yes" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Feedback on content</navtitle>
                        <linktext class="- map/linktext ">[ARM STANDARD] Preface topic: Feedback on
                            content</linktext>
                        <shortdesc class="- map/shortdesc "/>
                        <permissions class="- topic/permissions " view="nonconfidential"/>
                    </topicmeta>
                </topicref>
            </topicref>
        </preface>
    </frontmatter>


    <part class="- map/topicref bookmap/part " keys="FunctionalDescriptionCorePart"
        href="ste1440579002217.xml" type="reference">
        <topicmeta class="- map/topicmeta ">
            <navtitle class="- topic/navtitle ">Functional description</navtitle>
            <linktext class="- map/linktext ">Functional description</linktext>
            <shortdesc class="- map/shortdesc ">This part describes the main functionality of the
                    <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                            class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                        class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
        </topicmeta>
        <chapter class="- map/topicref bookmap/chapter " keys="IntroductionWrapper"
            href="ste1458815479751.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Introduction</navtitle>
                <linktext class="- map/linktext ">Introduction</linktext>
                <shortdesc class="- map/shortdesc ">This chapter provides an overview of the <ph
                        class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core and its
                    features.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="giq1479805174793.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the core</navtitle>
                    <linktext class="- map/linktext ">About the core</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core is a high-performance and low-power
                            <keyword class="- topic/keyword ">Arm</keyword> product that implements
                        the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph>
                        architecture.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="fjv1477559794375.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Features</navtitle>
                    <linktext class="- map/linktext ">Features</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core includes the following
                        features:</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="ovy1477561541573.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Implementation options</navtitle>
                    <linktext class="- map/linktext ">Implementation options</linktext>
                    <shortdesc class="- map/shortdesc ">All <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> cores in the cluster must have the same
                        build-time configuration options, except for the L2 cache size.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="xdc1477563390075.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Supported standards and
                        specifications</navtitle>
                    <linktext class="- map/linktext ">Supported standards and
                        specifications</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core implements the <ph class="- topic/ph "
                                ><keyword class="- topic/keyword "><tm class="- topic/tm "
                                    tmtype="reg">Arm</tm>v8‑A</keyword></ph> architecture and some
                        architecture extensions. It also supports interconnect, interrupt, timer,
                        debug, and trace architectures.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="geo1442308256055.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Test features</navtitle>
                    <linktext class="- map/linktext ">Test features</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core provides test signals that enable the use
                        of both <term class="- topic/term ">Automatic Test Pattern Generation</term>
                        (ATPG) and <term class="- topic/term ">Memory Built-In Self Test</term>
                        (MBIST) to test the core logic and memory arrays.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="geo1442308323059" href="geo1442308323059.xml"
                type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Design tasks</navtitle>
                    <linktext class="- map/linktext ">Design tasks</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core is delivered as a synthesizable <term
                            class="- topic/term ">Register Transfer Level</term> (RTL) description
                        in Verilog HDL. Before you can use the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core, you must implement it, integrate it, and
                        program it.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="afg1480518533436.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Product revisions</navtitle>
                    <linktext class="- map/linktext ">Product revisions</linktext>
                    <shortdesc class="- map/shortdesc ">This section indicates the first release
                        and, in subsequent releases, describes the differences in functionality
                        between product revisions.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="FunctionalDescriptionWrapper"
            href="joh1440595830860.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Technical overview</navtitle>
                <linktext class="- map/linktext ">Technical overview</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the structure of the <ph
                        class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="aki1477563861415.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Components</navtitle>
                    <linktext class="- map/linktext ">Components</linktext>
                    <shortdesc class="- map/shortdesc "><ph class="- topic/ph ">In a standalone
                            configuration, the core consists of up to four cores and a <keyword
                                class="- topic/keyword ">DSU</keyword> that connects the cores to an
                            external memory system.</ph>
                    </shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="hcr1477567793551.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Instruction fetch</navtitle>
                        <linktext class="- map/linktext ">Instruction fetch</linktext>
                        <shortdesc class="- map/shortdesc ">The instruction fetch unit fetches
                            instructions from the L1 instruction cache and delivers the instruction
                            stream to the instruction decode unit.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="lau1465288959239.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Instruction decode</navtitle>
                        <linktext class="- map/linktext ">Instruction decode</linktext>
                        <shortdesc class="- map/shortdesc ">The instruction decode unit supports the
                            A32, T32, and A64 instruction sets. It also supports Advanced SIMD and
                            floating-point instructions in each instruction set. </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="maq1477568169210.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Register rename</navtitle>
                        <linktext class="- map/linktext ">Register rename</linktext>
                        <shortdesc class="- map/shortdesc ">The register rename unit performs
                            register renaming to facilitate out-of-order execution and dispatches
                            decoded instructions to various issue queues. </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="idi1477568704931.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Instruction issue</navtitle>
                        <linktext class="- map/linktext ">Instruction issue</linktext>
                        <shortdesc class="- map/shortdesc ">The instruction issue unit controls when
                            the decoded instructions are dispatched to the execution pipelines. It
                            includes issue queues for storing instruction pending dispatch to
                            execution pipelines.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="mep1477568873641.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Execution pipeline</navtitle>
                        <linktext class="- map/linktext ">Execution pipeline</linktext>
                        <shortdesc class="- map/shortdesc ">The execution pipeline
                            includes:</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="xzc1477569438604.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">L1 data memory system</navtitle>
                        <linktext class="- map/linktext ">L1 data memory system</linktext>
                        <shortdesc class="- map/shortdesc ">The L1 data memory system executes load
                            and store instructions and encompasses the L1 data side memory system.
                            It also services memory coherency requests.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="lau1465289122817.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">L2 memory system</navtitle>
                        <linktext class="- map/linktext ">L2 memory system</linktext>
                        <shortdesc class="- map/shortdesc ">The L2 memory system services L1
                            instruction and data cache misses from the <ph class="- topic/ph "
                                    ><keyword class="- topic/keyword "><tm class="- topic/tm "
                                        tmtype="reg">Cortex</tm></keyword><keyword
                                    class="- topic/keyword ">‑A76</keyword></ph> core. </shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " keys="geo1444398887275" href="geo1444398887275.xml"
                type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Interfaces</navtitle>
                    <linktext class="- map/linktext ">Interfaces</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core has several interfaces to connect it to a
                        SoC. The <keyword class="- topic/keyword ">DSU</keyword> manages all
                        interfaces.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="geo1444398940287" href="geo1444398940287.xml"
                type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About system control</navtitle>
                    <linktext class="- map/linktext ">About system control</linktext>
                    <shortdesc class="- map/shortdesc ">The system registers control and provide
                        status information for the functions that the core implements.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="geo1444399018839.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the Generic Timer</navtitle>
                    <linktext class="- map/linktext ">About the Generic Timer</linktext>
                    <shortdesc class="- map/shortdesc ">The Generic Timer can schedule events and
                        trigger interrupts that are based on an incrementing counter value. It
                        generates timer events as active-LOW interrupt outputs and event
                        streams.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="joh1441371751333.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Clocks, resets, and input
                    synchronization</navtitle>
                <linktext class="- map/linktext ">Clocks, resets, and input
                    synchronization</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the clocks, resets, and
                    input synchronization of the <ph class="- topic/ph "><keyword
                            class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                            >‑A76</keyword></ph> core.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440596976629.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About clocks, resets, and input
                        synchronization</navtitle>
                    <linktext class="- map/linktext ">About clocks, resets, and input
                        synchronization</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core supports hierarchical clock
                        gating.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1464337928164.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Asynchronous interface</navtitle>
                    <linktext class="- map/linktext ">Asynchronous interface</linktext>
                    <shortdesc class="- map/shortdesc ">Your implementation can include an optional
                        asynchronous interface between the core and the <keyword
                            class="- topic/keyword ">DSU</keyword> top level.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="PowerManagement"
            href="joh1441372674355.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Power management </navtitle>
                <linktext class="- map/linktext ">Power management</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the power domains and the
                    power modes in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="lau1465393370075.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About power management</navtitle>
                    <linktext class="- map/linktext ">About power management</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core provides mechanisms to control both
                        dynamic and static power dissipation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="xod1473422689416" href="xod1473422689416.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Voltage domains</navtitle>
                    <linktext class="- map/linktext ">Voltage domains</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core supports a VCPU voltage domain and a VSYS
                        voltage domain.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="lau1465905803414" href="lau1465905803414.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Power domains</navtitle>
                    <linktext class="- map/linktext ">Power domains</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core contains a core power domain (PDCPU), and
                        a core top-level SYS power domain (PDSYS) where all the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core I/O signals go
                        through.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="cts1473763120148" href="cts1473763120148.xml"
                type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Architectural clock gating modes</navtitle>
                    <linktext class="- map/linktext ">Architectural clock gating modes</linktext>
                    <shortdesc class="- map/shortdesc ">When the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core is in standby mode, it is architecturally
                        clock gated at the top of the clock tree.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="joh1440597046095"
                    href="joh1440597046095.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Core Wait for Interrupt</navtitle>
                        <linktext class="- map/linktext ">Core Wait for Interrupt</linktext>
                        <shortdesc class="- map/shortdesc ">WFI puts the core in a low-power state
                            by disabling most of the clocks in the core, while keeping the core
                            powered up.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="joh1440597048738"
                    href="joh1440597048738.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Core Wait for Event</navtitle>
                        <linktext class="- map/linktext ">Core Wait for Event</linktext>
                        <shortdesc class="- map/shortdesc ">WFE is a feature of the <ph
                                class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph>
                            architecture. It uses a locking mechanism based on events, to put the
                            core in a low-power state by disabling most of the clocks in the core,
                            while keeping the core powered up.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " keys="joh1441894748225" href="joh1441894748225.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Power control</navtitle>
                    <linktext class="- map/linktext ">Power control</linktext>
                    <shortdesc class="- map/shortdesc ">All power mode transitions are performed at
                        the request of the power controller, using a P-Channel interface to
                        communicate with the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="lau1466669109003" href="lau1466669109003.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Core power modes</navtitle>
                    <linktext class="- map/linktext ">Core power modes</linktext>
                    <shortdesc class="- map/shortdesc ">The following figure shows the supported
                        modes for each core domain P-Channel, and the legal transitions between
                        them. </shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="joh1441897107946"
                    href="joh1441897107946.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">On</navtitle>
                        <linktext class="- map/linktext ">On</linktext>
                        <shortdesc class="- map/shortdesc ">In this mode, the core is on and fully
                            operational.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="joh1441900294156"
                    href="joh1441900294156.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Off</navtitle>
                        <linktext class="- map/linktext ">Off</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core supports a full shutdown mode where
                            power can be removed completely and no state is retained.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="joh1441900491084"
                    href="joh1441900491084.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Off (emulated)</navtitle>
                        <linktext class="- map/linktext ">Off (emulated)</linktext>
                        <shortdesc class="- map/shortdesc ">In this mode, all core domain logic and
                            RAMs are kept on. However, core warm reset can be asserted externally to
                            emulate a power off scenario while keeping core debug state and allowing
                            debug access.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="joh1441899604862"
                    href="joh1441899604862.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Core dynamic retention</navtitle>
                        <linktext class="- map/linktext ">Core dynamic retention</linktext>
                        <shortdesc class="- map/shortdesc ">In this mode, all core logic and RAMs
                            are in retention and the core domain is inoperable. The core can be
                            entered into this power mode when it is in WFI or WFE mode. </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="joh1441899904916"
                    href="joh1441899904916.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Debug recovery mode</navtitle>
                        <linktext class="- map/linktext ">Debug recovery mode</linktext>
                        <shortdesc class="- map/shortdesc ">The debug recovery mode can be used to
                            assist debug of external watchdog-triggered reset events.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="xxw1474620333454.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Encoding for power modes</navtitle>
                    <linktext class="- map/linktext ">Encoding for power modes</linktext>
                    <shortdesc class="- map/shortdesc ">The following table shows the encodings for
                        the supported modes for each core domain P-Channel.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="vyz1474288642391.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Power domain states for power
                        modes</navtitle>
                    <linktext class="- map/linktext ">Power domain states for power modes</linktext>
                    <shortdesc class="- map/shortdesc ">The power domains can be controlled
                        independently to give different combinations when powered-up and
                        powered-down.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="joh1443703079810" href="lau1466686034784.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Power up and down sequences</navtitle>
                    <linktext class="- map/linktext ">Power up and down sequences</linktext>
                    <shortdesc class="- map/shortdesc ">The following approach allows taking the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> cores in the cluster in
                        and out of coherence.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1442223924802.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Debug over powerdown</navtitle>
                    <linktext class="- map/linktext ">Debug over powerdown</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core supports debug over powerdown, which
                        allows a debugger to retain its connection with the core even when powered
                        down. This enables debug to continue through powerdown scenarios, rather
                        than having to re-establish a connection each time the core is powered
                        up.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="MMUWrapper"
            href="joh1440666282384.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Memory Management Unit</navtitle>
                <linktext class="- map/linktext ">Memory Management Unit</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the <term
                        class="- topic/term ">Memory Management Unit</term> (MMU) of the <ph
                        class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " navtitle="about the mmu" outputclass="nolist"
                href="ste1440492642242.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the MMU</navtitle>
                    <linktext class="- map/linktext ">About the MMU</linktext>
                    <shortdesc class="- map/shortdesc ">The <term class="- topic/term ">Memory
                            Management Unit</term> (MMU) is responsible for translating addresses of
                        code and data <term class="- topic/term ">Virtual Addresses</term> (VA) to
                            <term class="- topic/term ">Physical Addresses</term> (PAs) in the real
                        system. The MMU also controls memory access permissions, memory ordering,
                        and cache policies for each region of memory.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " navtitle="Main functions"
                    href="xkn1476729556026.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Main functions</navtitle>
                        <linktext class="- map/linktext ">Main functions</linktext>
                        <shortdesc class="- map/shortdesc ">The three main functions of the MMU are
                            to:</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref "
                    navtitle="AAarch32 and AArch64 behavior differences" href="xuo1477579095010.xml"
                    type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">AArch64 behavior</navtitle>
                        <linktext class="- map/linktext ">AArch64 behavior</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core is an Armv8 compliant core that
                            supports execution in AArch64 state. </shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " navtitle="TLB org" href="etz1477585331163.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TLB organization</navtitle>
                    <linktext class="- map/linktext ">TLB organization</linktext>
                    <shortdesc class="- map/shortdesc ">The TLB is a cache of recently executed page
                        translations within the MMU. The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core implements a two-level TLB structure. The
                        TLB stores all page sizes and is responsible for breaking these down in to
                        smaller pages when required for the data or instruction L1 TLB.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " navtitle="instruction micro TLB"
                    href="fbf1477585445698.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Instruction L1 TLB</navtitle>
                        <linktext class="- map/linktext ">Instruction L1 TLB</linktext>
                        <shortdesc class="- map/shortdesc ">The instruction L1 TLB is implemented as
                            a 48-entry fully associative structure. This TLB caches entries at the
                            4KB, 16KB, 64KB, 2MB, and 32MB granularity of VA to PA mapping
                            only.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " navtitle="data micro TLB"
                    href="clm1477585597992.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Data L1 TLB</navtitle>
                        <linktext class="- map/linktext ">Data L1 TLB</linktext>
                        <shortdesc class="- map/shortdesc ">The data L1 TLB is a 48-entry fully
                            associative TLB that is used by load and store operations. The cache
                            entries have 4KB, 16KB, 64KB, 2MB, and 512MB granularity of VA to PA
                            mappings only. </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " navtitle="main TLB" href="blh1477585707279.xml"
                    type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">L2 TLB</navtitle>
                        <linktext class="- map/linktext ">L2 TLB</linktext>
                        <shortdesc class="- map/shortdesc ">The L2 TLB structure is shared by
                            instruction and data. It handles misses from the instruction and data L1
                            TLBs.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " navtitle="TLB match proces"
                href="siy1480519308825.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TLB match process</navtitle>
                    <linktext class="- map/linktext ">TLB match process</linktext>
                    <shortdesc class="- map/shortdesc ">The Armv8-A architecture provides support
                        for multiple maps from the VA space that are translated differently.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="lvk1477657616206" href="lvk1477657616206.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Translation table walks</navtitle>
                    <linktext class="- map/linktext ">Ares Translation table walks</linktext>
                    <shortdesc class="- map/shortdesc ">When the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core generates a memory access, the
                        MMU:</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="fof1473690676831"
                    href="fof1473690676831.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">AArch64 behavior</navtitle>
                        <linktext class="- map/linktext ">AArch64 behavior</linktext>
                        <shortdesc class="- map/shortdesc ">When executing in AArch64 state at a
                            particular Exception level, you can configure the hardware translation
                            table walk to use either the 4KB, 16KB, or 64KB translation granule.
                            Program the Translation Granule bit, TG0, in the appropriate translation
                            control register:</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " navtitle="MMU memory accesses" outputclass="nolist"
                href="coj1473337690216.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MMU memory accesses</navtitle>
                    <linktext class="- map/linktext ">MMU memory accesses</linktext>
                    <shortdesc class="- map/shortdesc ">During a translation table walk, the MMU
                        generates accesses. This section describes the specific behaviors of the
                        core for MMU memory accesses.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " navtitle="Configuring MMU accesses"
                    href="mnh1473691255020.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Configuring MMU accesses</navtitle>
                        <linktext class="- map/linktext ">Configuring MMU accesses</linktext>
                        <shortdesc class="- map/shortdesc "><ph class="- topic/ph ">By programming
                                the IRGN and ORGN bits, you can configure the MMU to perform
                                translation table walks in cacheable or non-cacheable
                            regions:</ph></shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " navtitle="Descriptor hardware update"
                    href="ggb1473691529883.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Descriptor hardware update</navtitle>
                        <linktext class="- map/linktext ">Descriptor hardware update</linktext>
                        <shortdesc class="- map/shortdesc ">The core supports hardware update in
                            AArch64 state using hardware management of the access flag and hardware
                            management of dirty state.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref "
                navtitle="Specific behaviors on aborts and memory attributes" outputclass="nolist"
                href="lau1465225243151.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Specific behaviors on aborts and memory
                        attributes</navtitle>
                    <linktext class="- map/linktext ">Specific behaviors on aborts and memory
                        attributes</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes specific behaviors
                        caused by aborts and also describes memory attributes.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " navtitle="External aborts"
                    href="ksp1473707823413.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External aborts</navtitle>
                        <linktext class="- map/linktext ">External aborts</linktext>
                        <shortdesc class="- map/shortdesc ">External aborts are defined as those
                            that occur in the memory system rather than those that the MMU detects.
                            Normally, external memory aborts are rare. External aborts are caused by
                            errors flagged to the external interface.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " navtitle="Mis-programming contiguous hints"
                    href="fge1473708290149.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Mis-programming contiguous
                            hints</navtitle>
                        <linktext class="- map/linktext ">Mis-programming contiguous
                            hints</linktext>
                        <shortdesc class="- map/shortdesc ">In the case of a mis-programming
                            contiguous hint, when there is a descriptor that contains a set CH bit,
                            all contiguous VAs contained in this block should be included in the
                            input VA address space that is defined for stage 1 by TxSZ for TTBx or
                            for stage 2 by {SL0, T0SZ}.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " navtitle="Memory attributes"
                    href="tzl1473708582320.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Memory attributes</navtitle>
                        <linktext class="- map/linktext ">Memory attributes</linktext>
                        <shortdesc class="- map/shortdesc ">The memory region attributes specified
                            in the TLB entry, or in the descriptor in case of translation table
                            walk, determine if the access is:</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="PageBasedHardwareAttributes"
                    href="smf1554201061027.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Page Based Hardware
                            Attributes</navtitle>
                        <linktext class="- map/linktext ">Page Based Hardware Attributes</linktext>
                        <shortdesc class="- map/shortdesc "><term class="- topic/term ">Page Based
                                Hardware Attributes</term> (PBHA) is an optional, implementation
                            defined feature.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " keys="smf1554201061027" href="smf1554201061027.xml"
                type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Page Based Hardware Attributes</navtitle>
                    <linktext class="- map/linktext ">Page Based Hardware Attributes</linktext>
                    <shortdesc class="- map/shortdesc "><term class="- topic/term ">Page Based
                            Hardware Attributes</term> (PBHA) is an optional, implementation defined
                        feature.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="TRMLevel1MemorySystemWrapper"
            href="joh1440666760590.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Level 1 memory system</navtitle>
                <linktext class="- map/linktext ">Level 1 memory system</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the L1 instruction cache
                    and data cache that make up the L1 memory system.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="ste1440492905695.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the L1 memory system</navtitle>
                    <linktext class="- map/linktext ">About the L1 memory system</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> L1 memory system is designed to enhance core
                        performance and save power.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="tip1476903851664.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">L1 instruction-side memory
                            system</navtitle>
                        <linktext class="- map/linktext ">Ares L1 instruction-side memory
                            system</linktext>
                        <shortdesc class="- map/shortdesc ">The L1 instruction memory system has the
                            following key features:</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="aum1476822476683.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">L1 data-side memory system</navtitle>
                        <linktext class="- map/linktext ">L1 data-side memory system</linktext>
                        <shortdesc class="- map/shortdesc ">The L1 data memory system has the
                            following features:</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="ste1440492912579.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Cache behavior</navtitle>
                    <linktext class="- map/linktext ">Cache behavior</linktext>
                    <shortdesc class="- map/shortdesc ">The <term class="- topic/term "
                            outputclass="archterm">implementation specific</term> features of the
                        instruction and data caches include: </shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="ste1440492918455.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Instruction cache disabled
                            behavior</navtitle>
                        <linktext class="- map/linktext ">Instruction cache disabled
                            behavior</linktext>
                        <shortdesc class="- map/shortdesc ">If the instruction cache is disabled,
                            fetches cannot access any of the instruction cache arrays. An exception
                            is the instruction cache maintenance operations. If the instruction
                            cache is disabled, the instruction cache maintenance operations can
                            still execute normally.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440667084709.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Instruction cache speculative memory
                            accesses</navtitle>
                        <linktext class="- map/linktext ">Instruction cache speculative memory
                            accesses</linktext>
                        <shortdesc class="- map/shortdesc ">Instruction fetches are speculative, as
                            there can be several unresolved branches in the pipeline. There is no
                            execution guarantee. </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440667086980.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Data cache disabled behavior</navtitle>
                        <linktext class="- map/linktext ">Data cache disabled behavior</linktext>
                        <shortdesc class="- map/shortdesc ">If the data cache is disabled, load and
                            store instructions do not access any of the L1 data, L2 cache, and, if
                            present, the <keyword class="- topic/keyword ">DSU</keyword> L3 cache
                            arrays.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="tby1480692375560.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Data cache maintenance
                            considerations</navtitle>
                        <linktext class="- map/linktext ">Data cache maintenance
                            considerations</linktext>
                        <shortdesc class="- map/shortdesc ">DC IVAC operations in AArch64 state are
                            treated as DC CIVAC except for permission checking and watchpoint
                            matching.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="fsw1473248505911.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Data cache coherency</navtitle>
                        <linktext class="- map/linktext ">Data cache coherency</linktext>
                        <shortdesc class="- map/shortdesc ">To maintain data coherency between
                            multiple cores, the <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core uses the MESI protocol.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="lto1473834732563.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Write streaming mode</navtitle>
                        <linktext class="- map/linktext ">Write streaming mode</linktext>
                        <shortdesc class="- map/shortdesc ">A cache line is allocated to the L1 on
                            either a read miss or a write miss.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="lau1466670175367.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">L1 instruction memory system</navtitle>
                    <linktext class="- map/linktext ">L1 instruction memory system</linktext>
                    <shortdesc class="- map/shortdesc ">The L1 instruction side memory system
                        provides an instruction stream to the decoder.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="joh1440667100954.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Program flow prediction</navtitle>
                        <linktext class="- map/linktext ">Program flow prediction</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core contains program flow prediction
                            hardware, also known as branch prediction.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " keys="qth1477902972967" href="qth1477902972967.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">L1 data memory system</navtitle>
                    <linktext class="- map/linktext ">Ares L1 data memory system</linktext>
                    <shortdesc class="- map/shortdesc ">The L1 data cache is organized as a <term
                            class="- topic/term ">Virtually Indexed, Physically Tagged</term> (VIPT)
                        cache featuring four ways.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="xys1477903874395"
                    href="xys1477903874395.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Memory system implementation</navtitle>
                        <linktext class="- map/linktext ">Ares/Enyo Memory system
                            implementation</linktext>
                        <shortdesc class="- map/shortdesc ">This section describes the
                            implementation of the L1 memory system.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440667114315.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Internal exclusive monitor</navtitle>
                        <linktext class="- map/linktext ">Internal exclusive monitor</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core L1 memory system has an internal
                            exclusive monitor.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="ste1440492981297.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Data prefetching</navtitle>
                    <linktext class="- map/linktext ">Data prefetching</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the data prefetching
                        behavior for the <ph class="- topic/ph "><keyword class="- topic/keyword "
                                    ><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="hqk1477922462628.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Direct access to internal memory</navtitle>
                    <linktext class="- map/linktext ">Ares Direct access to internal
                        memory</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core provides a mechanism to read the internal
                        memory that is used by the L1 caches, L2 cache, and TLB structures through
                            <term class="- topic/term " outputclass="archterm">implementation
                            defined</term> system registers. This functionality can be useful when
                        debugging software or hardware issues.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="udn1495216409619.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Encoding for L1 instruction cache tag,
                            L1 instruction cache data, L1 BTB, L1 GHB, L1 TLB instruction, and
                            BPIQ</navtitle>
                        <linktext class="- map/linktext ">Enyo Encoding for L1 instruction cache
                            tag, L1 instruction cache data, L1 BTB, L1 GHB, L1 TLB instruction, and
                            BPIQ</linktext>
                        <shortdesc class="- map/shortdesc ">The following tables show the encoding
                            required to select a given cache line.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="kad1478206372445.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Encoding for L1 data cache tag, L1 data
                            cache data, and L1 TLB data</navtitle>
                        <linktext class="- map/linktext ">Enyo Encoding for L1 data cache tag, L1
                            data cache data, and L1 TLB data</linktext>
                        <shortdesc class="- map/shortdesc ">The core data cache consists of a 4-way
                            set-associative structure.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="fxv1495216846253.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Encoding for the L2 unified
                            cache</navtitle>
                        <linktext class="- map/linktext ">Enyo Encoding for the L2 unified
                            cache</linktext>
                        <shortdesc class="- map/shortdesc ">The following tables show the encoding
                            required to select a given cache line.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="mev1478111638042.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Encoding for the L2 TLB</navtitle>
                        <linktext class="- map/linktext ">Enyo Encoding for the L2 TLB</linktext>
                        <shortdesc class="- map/shortdesc ">The following section describes the
                            encoding for L2 TLB direct accesses. </shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="TRMLevel2MemorySystemWrapper"
            href="joh1440667326187.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Level 2 memory system</navtitle>
                <linktext class="- map/linktext ">Level 2 memory system</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the L2 memory
                    system.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="lpk1477660907882.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the L2 memory system</navtitle>
                    <linktext class="- map/linktext ">About the L2 memory system</linktext>
                    <shortdesc class="- map/shortdesc ">The L2 memory subsystem consists
                        of:</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="ste1440493388169.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the L2 cache</navtitle>
                    <linktext class="- map/linktext ">About the L2 cache</linktext>
                    <shortdesc class="- map/shortdesc ">The integrated L2 cache is the Point of
                        Unification for the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core. It handles both instruction and data
                        requests from the instruction side and data side of each core respectively.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1452093057898.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Support for memory types</navtitle>
                    <linktext class="- map/linktext ">Support for memory types</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core simplifies the coherency logic by
                        downgrading some memory types.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="TRMCacheProtection"
            href="joh1440668840673.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Reliability, Availability, and Serviceability
                    (RAS)</navtitle>
                <linktext class="- map/linktext ">Reliability, Availability, and Serviceability
                    (RAS)</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the RAS features
                    implemented in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1442828422258.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Cache ECC and parity</navtitle>
                    <linktext class="- map/linktext ">Cache ECC and parity</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core implements the RAS extension to the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph>
                        architecture which provides mechanisms for standardized reporting of the
                        errors generated by cache protection mechanisms.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="alj1479748603888.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Cache protection behavior </navtitle>
                    <linktext class="- map/linktext ">Cache protection behavior</linktext>
                    <shortdesc class="- map/shortdesc ">The configuration of the RAS extension that
                        is implemented in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core includes cache protection. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1466521034447.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Uncorrected errors and data
                        poisoning</navtitle>
                    <linktext class="- map/linktext ">Uncorrected errors and data
                        poisoning</linktext>
                    <shortdesc class="- map/shortdesc ">When an error is detected, the correction
                        mechanism is triggered. However, if the error is a 2-bit error in a RAM
                        protected by ECC, then the error is not correctable.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1464251143810.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">RAS error types</navtitle>
                    <linktext class="- map/linktext ">RAS error types</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the RAS error types
                        that are introduced by the RAS extension and supported in the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lkw1477914079778.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Error Synchronization Barrier </navtitle>
                    <linktext class="- map/linktext ">Error Synchronization Barrier</linktext>
                    <shortdesc class="- map/shortdesc ">The <term class="- topic/term ">Error
                            Synchronization Barrier</term> (<codeph class="+ topic/ph pr-d/codeph "
                            >ESB</codeph>) instruction synchronizes unrecoverable system
                        errors.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="mqq1507843200924.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Error recording</navtitle>
                    <linktext class="- map/linktext ">Enyo Error recording</linktext>
                    <shortdesc class="- map/shortdesc ">The component that detects an error is
                        called a node. The <ph class="- topic/ph "><keyword class="- topic/keyword "
                                    ><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core is a node that interacts with the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="tm">DynamIQ</tm> Shared
                                Unit</keyword></ph> node. There is one record per node for the
                        errors detected.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="zgb1477919356258.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Error injection</navtitle>
                    <linktext class="- map/linktext ">Error injection</linktext>
                    <shortdesc class="- map/shortdesc ">To support testing of error handling
                        software, the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core can inject errors
                        in the error detection logic.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="GICWrapper"
            href="ste1440493866830.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Generic Interrupt Controller CPU
                    interface</navtitle>
                <linktext class="- map/linktext ">Generic Interrupt Controller CPU
                    interface</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the <ph
                        class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core implementation of the
                        <keyword class="- topic/keyword ">Arm</keyword>
                    <term class="- topic/term ">Generic Interrupt Controller</term> (GIC) CPU
                    interface.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="xil1477667346785.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the Generic Interrupt Controller CPU
                        interface</navtitle>
                    <linktext class="- map/linktext ">Ares About the GIC CPU interface</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core implements the GIC CPU interface as
                        described in the <keyword class="- topic/keyword "><tm class="- topic/tm "
                                tmtype="reg">Arm</tm></keyword>
                        <term class="- topic/term "> Generic Interrupt Controller Architecture
                            Specification.</term></shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="tai1477667618699.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Bypassing the CPU interface</navtitle>
                    <linktext class="- map/linktext ">Ares Bypassing the GIC CPU
                        interface</linktext>
                    <shortdesc class="- map/shortdesc ">The GIC CPU Interface is always implemented
                        within the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="meg1411648271888"
            href="ste1440514354126.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Advanced SIMD and floating-point
                    support</navtitle>
                <linktext class="- map/linktext ">Advanced SIMD and floating-point
                    support</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the Advanced SIMD and
                    floating-point features and registers in the <ph class="- topic/ph "><keyword
                            class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                            >‑A76</keyword></ph> core. The unit in charge of handling the Advanced
                    SIMD and floating-point features is also referred to as data engine in this
                    manual.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="AboutTheSIMD" href="lau1442502201562.xml"
                type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the Advanced SIMD and floating-point
                        support</navtitle>
                    <linktext class="- map/linktext ">About the Advanced SIMD and floating-point
                        support</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core supports the Advanced SIMD and scalar
                        floating-point instructions in the A64 instruction set and the Advanced SIMD
                        and floating-point instructions in the A32 and T32 instruction
                        sets.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="AccessingTheFeatureIdentificationRegisters"
                href="xgm1477670634579.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Accessing the feature identification
                        registers</navtitle>
                    <linktext class="- map/linktext ">Ares Accessing the feature identification
                        registers</linktext>
                    <shortdesc class="- map/shortdesc ">Software can identify the Advanced SIMD and
                        floating-point features using the feature identification registers in the
                        AArch64 Execution state only.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
    </part>


    <part class="- map/topicref bookmap/part " keys="RegisterDescriptionCorePart"
        href="ste1440593179207.xml" type="reference">
        <topicmeta class="- map/topicmeta ">
            <navtitle class="- topic/navtitle ">Register descriptions</navtitle>
            <linktext class="- map/linktext ">Register descriptions</linktext>
            <shortdesc class="- map/shortdesc ">This part describes the non-debug registers of the
                    <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                            class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                        class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
        </topicmeta>
        <chapter class="- map/topicref bookmap/chapter " keys="Aarch32SystemRegistersWrapper"
            href="ste1440662612911.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch32 system registers</navtitle>
                <linktext class="- map/linktext ">AArch32 system registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the system registers in
                    the AArch32 state.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="Aarch32ArchitecturalSystemRegisterSummary"
                href="uwb1480603100527.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch32 architectural system register
                        summary</navtitle>
                    <linktext class="- map/linktext ">Enyo - AArch32 architectural system register
                        summary</linktext>
                    <shortdesc class="- map/shortdesc ">This chapter identifies the AArch32
                        architectural system registers implemented in the <ph class="- topic/ph "
                                ><keyword class="- topic/keyword "><tm class="- topic/tm "
                                    tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="Aarch64SystemRegistersWrapper"
            href="ste1440662673049.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch64 system registers</navtitle>
                <linktext class="- map/linktext ">AArch64 system registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the system registers in
                    the AArch64 state.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="otn1469698999166.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 registers</navtitle>
                    <linktext class="- map/linktext ">AArch64 registers</linktext>
                    <shortdesc class="- map/shortdesc ">This chapter provides information about the
                        AArch64 system registers with <term class="- topic/term "
                            outputclass="archterm">implementation defined</term> bit fields and
                            <term class="- topic/term " outputclass="archterm">implementation
                            defined</term> registers associated with the core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="yqi1479387756317.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 architectural system register
                        summary</navtitle>
                    <linktext class="- map/linktext ">Enyo/Deimos - AArch64 architectural system
                        register summary</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the AArch64
                        architectural system registers implemented in the <ph class="- topic/ph "
                                ><keyword class="- topic/keyword "><tm class="- topic/tm "
                                    tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="fxr1479387847713.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 implementation defined register
                        summary</navtitle>
                    <linktext class="- map/linktext ">Enyo/Deimos - AArch64 implementation defined
                        register summary</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the AArch64 registers
                        in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core that are
                        implementation defined.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="sbm1479387887957.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 registers by functional
                        group</navtitle>
                    <linktext class="- map/linktext ">Enyo/Deimos - AArch64 registers by functional
                        group</linktext>
                    <shortdesc class="- map/shortdesc ">This section identifies the AArch64
                        registers by their functional groups and applies to the registers in the
                        core that are implementation defined or have micro-architectural bit fields.
                        Reset values are provided for these registers. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ActlrEl1AuxiliaryControlRegisterEl1"
                href="lau1443434506032.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ACTLR_EL1, Auxiliary Control Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">ACTLR_EL1, Auxiliary Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ACTLR_EL1 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for execution at EL1
                        and EL0.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ActlrEl2AuxiliaryControlRegisterEl2"
                href="lau1443434705598.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ACTLR_EL2, Auxiliary Control Register,
                        EL2</navtitle>
                    <linktext class="- map/linktext ">ACTLR_EL2, Auxiliary Control Register,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The ACTLR_EL2 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ActlrEl3AuxiliaryControlRegisterEl3"
                href="lau1443434859896.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ACTLR_EL3, Auxiliary Control Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">ACTLR_EL3, Auxiliary Control Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The ACTLR_EL3 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for EL3.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Afsr0El1AuxiliaryFaultStatusRegister0El1"
                href="lau1443434960248.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AFSR0_EL1, Auxiliary Fault Status Register
                        0, EL1</navtitle>
                    <linktext class="- map/linktext ">AFSR0_EL1, Auxiliary Fault Status Register 0,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">AFSR0_EL1 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> fault status information for exceptions that are taken to
                        EL1. In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core, no additional
                        information is provided for these exceptions. Therefore this register is not
                        used.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Afsr0El2AuxiliaryFaultStatusRegister0El2"
                href="joh1460539432217.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AFSR0_EL2, Auxiliary Fault Status Register
                        0, EL2</navtitle>
                    <linktext class="- map/linktext ">AFSR0_EL2, Auxiliary Fault Status Register 0,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">AFSR0_EL2 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> fault status information for exceptions that are taken to
                        EL2. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Afsr0El3AuxiliaryFaultStatusRegister0El3"
                href="joh1460541921485.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AFSR0_EL3, Auxiliary Fault Status Register
                        0, EL3</navtitle>
                    <linktext class="- map/linktext ">AFSR0_EL3, Auxiliary Fault Status Register 0,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">AFSR0_EL3 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> fault status information for exceptions that are taken to
                        EL3. In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core, no additional
                        information is provided for these exceptions. Therefore this register is not
                        used.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Afsr1El1AuxiliaryFaultStatusRegister1El1"
                href="lau1443434978778.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AFSR1_EL1, Auxiliary Fault Status Register
                        1, EL1</navtitle>
                    <linktext class="- map/linktext ">AFSR1_EL1, Auxiliary Fault Status Register 1,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">AFSR1_EL1 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> fault status information for exceptions that are taken to
                        EL1. <ph class="- topic/ph "> This register is not used in <ph
                                class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph>.</ph></shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Afsr1El2AuxiliaryFaultStatusRegister1El2"
                href="joh1460545106712.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AFSR1_EL2, Auxiliary Fault Status Register
                        1, EL2</navtitle>
                    <linktext class="- map/linktext ">AFSR1_EL2, Auxiliary Fault Status Register 1,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">AFSR1_EL2 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> fault status information for exceptions that are taken to
                        EL2. <ph class="- topic/ph ">This register is not used in the <ph
                                class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core.</ph></shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Afsr1El3AuxiliaryFaultStatusRegister1El3"
                href="joh1460549217620.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AFSR1_EL3, Auxiliary Fault Status Register
                        1, EL3</navtitle>
                    <linktext class="- map/linktext ">AFSR1_EL3, Auxiliary Fault Status Register 1,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">AFSR1_EL3 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> fault status information for exceptions that are taken to
                        EL3. This register is not used in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="AidrEl1AuxiliaryIdRegisterEl1"
                href="iwg1474024439306.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AIDR_EL1, Auxiliary ID Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">AIDR_EL1, Auxiliary ID Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">AIDR_EL1 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> identification information. This register is not used in
                        the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="AmairEl1AuxiliaryMemoryAttributeIndirectionRegisterEl1"
                href="lau1443435020386.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMAIR_EL1, Auxiliary Memory Attribute
                        Indirection Register, EL1</navtitle>
                    <linktext class="- map/linktext ">AMAIR_EL1, Auxiliary Memory Attribute
                        Indirection Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">AMAIR_EL1 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> memory attributes for the memory regions specified by
                        MAIR_EL1. This register is not used in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="AmairEl2AuxiliaryMemoryAttributeIndirectionRegisterEl2"
                href="lau1443435042487.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMAIR_EL2, Auxiliary Memory Attribute
                        Indirection Register, EL2</navtitle>
                    <linktext class="- map/linktext ">AMAIR_EL2, Auxiliary Memory Attribute
                        Indirection Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">AMAIR_EL2 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> memory attributes for the memory regions specified by
                        MAIR_EL2. This register is not used in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="AmairEl3AuxiliaryMemoryAttributeIndirectionRegisterEl3"
                href="lau1443435060354.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMAIR_EL3, Auxiliary Memory Attribute
                        Indirection Register, EL3</navtitle>
                    <linktext class="- map/linktext ">AMAIR_EL3, Auxiliary Memory Attribute
                        Indirection Register, EL3</linktext>
                    <shortdesc class="- map/shortdesc ">AMAIR_EL3 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> memory attributes for the memory regions specified by
                        MAIR_EL3. This register is not used in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="AtcrEl1AuxiliaryTranslationControlRegisterEl1"
                href="tny1472108072714.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle "/>
                    <linktext class="- map/linktext "/>
                    <shortdesc class="- map/shortdesc "/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="AtcrEl2AuxiliaryTranslationControlRegisterEl2"
                href="mvh1472107452815.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle "/>
                    <linktext class="- map/linktext "/>
                    <shortdesc class="- map/shortdesc "/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="AtcrEl3AuxiliaryTranslationControlRegisterEl3"
                href="sds1472108520645.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle "/>
                    <linktext class="- map/linktext "/>
                    <shortdesc class="- map/shortdesc "/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="AtcrEl12AliasToAuxiliaryTranslationControlRegisterEl1"
                href="olf1472106808180.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle "/>
                    <linktext class="- map/linktext "/>
                    <shortdesc class="- map/shortdesc "/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="AvtcrEl2AuxiliaryVirtualizedTranslationControlRegisterEl2"
                href="vqi1472110158664.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle "/>
                    <linktext class="- map/linktext "/>
                    <shortdesc class="- map/shortdesc "/>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CcsidrEl1CacheSizeIdRegisterEl1"
                href="way1460466410970.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CCSIDR_EL1, Cache Size ID Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">CCSIDR_EL1, Cache Size ID Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CCSIDR_EL1 provides information about
                        the architecture of the currently selected cache.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ClidrEl1CacheLevelIdRegisterEl1"
                href="rcp1473770576256.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CLIDR_EL1, Cache Level ID Register, EL1 </navtitle>
                    <linktext class="- map/linktext ">CLIDR_EL1, Cache Level ID Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CLIDR_EL1 identifies the type of cache,
                        or caches, implemented at each level, up to a maximum of seven
                        levels.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="CpacrEl1ArchitecturalFeatureAccessControlRegisterEl1"
                href="dav1465210368714.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPACR_EL1, Architectural Feature Access
                        Control Register, EL1</navtitle>
                    <linktext class="- map/linktext ">CPACR_EL1, Architectural Feature Access
                        Control Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPACR_EL1 controls access to trace
                        functionality and access to registers associated with Advanced SIMD and
                        floating-point execution.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CptrEl2ArchitecturalFeatureTrapRegisterEl2"
                href="lau1443435380910.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPTR_EL2, Architectural Feature Trap
                        Register, EL2</navtitle>
                    <linktext class="- map/linktext ">CPTR_EL2, Architectural Feature Trap Register,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The CPTR_EL2 controls trapping to EL2 for
                        accesses to CPACR, trace functionality and registers associated with
                        Advanced SIMD and floating-point execution. It also controls EL2 access to
                        this functionality.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CptrEl3ArchitecturalFeatureTrapRegisterEl3"
                href="lau1443435456167.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPTR_EL3, Architectural Feature Trap
                        Register, EL3</navtitle>
                    <linktext class="- map/linktext ">CPTR_EL3, Architectural Feature Trap Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The CPTR_EL3 controls trapping to EL3 of
                        access to CPACR_EL1, CPTR_EL2, trace functionality and registers associated
                        with Advanced SIMD and floating-point execution.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpuactlrEl1CpuAuxiliaryControlRegisterEl1"
                href="lau1443435659568.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUACTLR_EL1, CPU Auxiliary Control
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">CPUACTLR_EL1, CPU Auxiliary Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUACTLR_EL1 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Cpuactlr2El1CpuAuxiliaryControlRegister2El1"
                href="ftg1469778004136.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUACTLR2_EL1, CPU Auxiliary Control
                        Register 2, EL1</navtitle>
                    <linktext class="- map/linktext ">CPUACTLR2_EL1, CPU Auxiliary Control Register
                        2, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUACTLR2_EL1 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the core.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Cpuactlr3El1CpuAuxiliaryControlRegister3El1"
                href="dcs1494593701173.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUACTLR3_EL1, CPU Auxiliary Control
                        Register 3, EL1</navtitle>
                    <linktext class="- map/linktext ">CPUACTLR3_EL1, CPU Auxiliary Control Register
                        3, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUACTLR3_EL1 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the core.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpucfrEl1CpuConfigurationRegisterEl1"
                href="joh1460102853477.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUCFR_EL1, CPU Configuration Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">CPUCFR_EL1, CPU Configuration Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUCFR_EL1 provides configuration
                        information for the core. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="CpuectlrEl1CpuExtendedControlRegisterEl1 CpuectlrCpuExtendedControlRegister"
                href="vrj1494872408498.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUECTLR_EL1, CPU Extended Control Register,
                        EL1 </navtitle>
                    <linktext class="- map/linktext ">CPUECTLR_EL1, CPU Extended Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUECTLR_EL1 provides additional <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpupcrEl3CpuPrivateControlRegisterEl3"
                href="etz1494315856829.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUPCR_EL3, CPU Private Control Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">CPUPCR_EL3, CPU Private Control Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUPCR_EL3 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpupmrEl3CpuPrivateMaskRegisterE3"
                href="xcz1494316026689.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUPMR_EL3, CPU Private Mask Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">CPUPMR_EL3, CPU Private Mask Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUPMR_EL3 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpuporEl3CpuPrivateOperationRegisterEl3"
                href="wiw1494315880432.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUPOR_EL3, CPU Private Operation Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">CPUPOR_EL3, CPU Private Operation Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUPOR_EL3 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpuselrEl3CpuPrivateSelectionRegisterEl3"
                href="rrm1494315735139.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUPSELR_EL3, CPU Private Selection
                        Register, EL3</navtitle>
                    <linktext class="- map/linktext ">CPUPSELR_EL3, CPU Private Selection Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUPSELR_EL3 provides <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> configuration and control options for the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CpupwrctlrEl1PowerControlRegisterEl1"
                href="joh1457541801121.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPUPWRCTLR_EL1, Power Control Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">CPUPWRCTLR_EL1, Power Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The CPUPWRCTLR_EL1 provides information
                        about power control support for the core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CsselrEl1CacheSizeSelectionRegisterEl1"
                href="lau1443435521428.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CSSELR_EL1, Cache Size Selection Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">CSSELR_EL1, Cache Size Selection Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">CSSELR_EL1 selects the current Cache Size ID
                        Register (CCSIDR_EL1), by specifying:</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="CtrEl0CacheTypeRegisterEl0"
                href="lau1443435580346.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CTR_EL0, Cache Type Register, EL0</navtitle>
                    <linktext class="- map/linktext ">CTR_EL0, Cache Type Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The CTR_EL0 provides information about the
                        architecture of the caches.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="DczidEl0DataCacheZeroIdRegisterEl0"
                href="lau1443436033950.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">DCZID_EL0, Data Cache Zero ID Register,
                        EL0</navtitle>
                    <linktext class="- map/linktext ">DCZID_EL0, Data Cache Zero ID Register,
                        EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The DCZID_EL0 indicates the block size
                        written with byte values of zero by the <codeph
                            class="+ topic/ph pr-d/codeph ">DC ZVA</codeph> (Data Cache Zero by
                        Address) system instruction.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="DisrEl1DeferredInterruptStatusRegisterEl1"
                href="lau1457099740111.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">DISR_EL1, Deferred Interrupt Status
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">DISR_EL1, Deferred Interrupt Status Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The DISR_EL1 records the SError interrupts
                        consumed by an <codeph class="+ topic/ph pr-d/codeph ">ESB</codeph>
                        instruction. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ErridrEl1ErrorIdRegisterEl1"
                href="joh1445957247614.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERRIDR_EL1, Error ID Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">ERRIDR_EL1, Error ID Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ERRIDR_EL1 defines the number of error
                        record registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ErrselrEl1ErrorRecordSelectRegisterEl1"
                href="joh1445869586820.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERRSELR_EL1, Error Record Select Register,
                        EL1 </navtitle>
                    <linktext class="- map/linktext ">ERRSELR_EL1, Error Record Select Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ERRSELR_EL1 selects which error record
                        should be accessed through the Error Record system registers. This register
                        is not reset on a warm reset.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ErxaddrEl1SelectedErrorRecordAddressRegisterEl1"
                href="lau1456920542757.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXADDR_EL1, Selected Error Record Address
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXADDR_EL1, Selected Error Record Address
                        Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXADDR_EL1 accesses the
                        ERR&lt;n&gt;ADDR address register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ErxctlrEl1SelectedErrorRecordControlRegisterEl1"
                href="lau1456920378552.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXCTLR_EL1, Selected Error Record Control
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXCTLR_EL1, Selected Error Record Control
                        Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXCTLR_EL1 accesses the
                        ERR&lt;n&gt;CTLR control register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ErxfrEl1SelectedErrorRecordFeatureRegisterEl1"
                href="lau1456920298397.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXFR_EL1, Selected Error Record Feature
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXFR_EL1, Selected Error Record Feature
                        Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXFR_EL1 accesses the
                        ERR&lt;n&gt;FR feature register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Erxmisc0El1SelectedErrorRecordMiscellaneousRegister0El1"
                href="lau1456920606253.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXMISC0_EL1, Selected Error Record
                        Miscellaneous Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXMISC0_EL1, Selected Error Record
                        Miscellaneous Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXMISC0_EL1 accesses the
                        ERR&lt;n&gt;MISC0 register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Erxmisc1El1SelectedErrorRecordMiscellaneousRegister1El1"
                href="lau1456920674327.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXMISC1_EL1, Selected Error Record
                        Miscellaneous Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXMISC1_EL1, Selected Error Record
                        Miscellaneous Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXMISC1_EL1 accesses the
                        ERR&lt;n&gt;MISC1 miscellaneous register 1 for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="ErxpfgcdnrEl1SelectedErrorPseudoFaultGenerationCountDownRegisterEl1"
                href="joh1460047172751.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXPFGCDN_EL1, Selected Error Pseudo Fault
                        Generation Count Down Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXPFGCDN_EL1, Selected Error Pseudo Fault
                        Generation Count Down Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXPFGCDN_EL1 accesses the
                        ERR&lt;n&gt;PFGCND register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="ErxpfgctlrEl1SelectedErrorPseudoFaultGenerationControlRegisterEl1"
                href="joh1460039575404.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXPFGCTL_EL1, Selected Error Pseudo Fault
                        Generation Control Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXPFGCTL_EL1, Selected Error Pseudo Fault
                        Generation Control Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXPFGCTL_EL1 accesses the
                        ERR&lt;n&gt;PFGCTL register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="ErxpfgfrEl1SelectedPseudoFaultGenerationFeatureRegisterEl1"
                href="joh1460036786483.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXPFGF_EL1, Selected Pseudo Fault
                        Generation Feature Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXPFGF_EL1, Selected Pseudo Fault Generation
                        Feature Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXPFGF_EL1 accesses the
                        ERR&lt;n&gt;PFGF register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="ErxstatusEl1SelectedErrorRecordPrimaryStatusRegisterEl1"
                href="lau1456920454319.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERXSTATUS_EL1, Selected Error Record Primary
                        Status Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ERXSTATUS_EL1, Selected Error Record Primary
                        Status Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Register ERXSTATUS_EL1 accesses the
                        ERR&lt;n&gt;STATUS primary status register for the error record selected by
                        ERRSELR_EL1.SEL.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="EsrEl1ExceptionSyndromeRegisterEl1"
                href="dav1465221618420.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ESR_EL1, Exception Syndrome Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">ESR_EL1, Exception Syndrome Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ESR_EL1 holds syndrome information for
                        an exception taken to EL1.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="EsrEl2ExceptionSyndromeRegisterEl2"
                href="lau1443436180070.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ESR_EL2, Exception Syndrome Register,
                        EL2</navtitle>
                    <linktext class="- map/linktext ">ESR_EL2, Exception Syndrome Register,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The ESR_EL2 holds syndrome information for
                        an exception taken to EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="EsrEl3ExceptionSyndromeRegisterEl3"
                href="dav1465225143645.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ESR_EL3, Exception Syndrome Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">ESR_EL3, Exception Syndrome Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The ESR_EL3 holds syndrome information for
                        an exception taken to EL3.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="HacrEl2HypAuxiliaryConfigurationRegisterEl2"
                href="lau1443436573879.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">HACR_EL2, Hyp Auxiliary Configuration
                        Register, EL2</navtitle>
                    <linktext class="- map/linktext ">HACR_EL2, Hyp Auxiliary Configuration
                        Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">HACR_EL2 controls trapping to EL2 of <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> aspects of Non-secure EL1 or EL0 operation. This register
                        is not used in the <ph class="- topic/ph "><keyword class="- topic/keyword "
                                    ><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="HcrEl2HypervisorConfigurationRegisterEl2"
                href="lau1443436588351.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">HCR_EL2, Hypervisor Configuration Register,
                        EL2</navtitle>
                    <linktext class="- map/linktext ">HCR_EL2, Hypervisor Configuration Register,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The HCR_EL2 provides configuration control
                        for virtualization, including whether various Non-secure operations are
                        trapped to EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64afr0El1Aarch64AuxiliaryFeatureRegister0El1" href="xmg1473840260163.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64AFR0_EL1, AArch64 Auxiliary Feature
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">ID_AA64AFR0_EL1, AArch64 Auxiliary Feature
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The core does not use this register,
                        ID_AA64AFR0_EL1 is <term class="- topic/term " outputclass="archterm"
                            >RES0</term>.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64afr1El1Aarch64AuxiliaryFeatureRegister1El1" href="nbo1473840335573.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64AFR1_EL1, AArch64 Auxiliary Feature
                        Register 1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64AFR1_EL1, AArch64 Auxiliary Feature
                        Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The core does not use this register,
                        ID_AA64AFR0_EL1 is <term class="- topic/term " outputclass="archterm"
                            >RES0</term>.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdAa64dfr0El1Aarch64DebugFeatureRegister0El1"
                href="lau1443436888356.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64DFR0_EL1, AArch64 Debug Feature
                        Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64DFR0_EL1, AArch64 Debug Feature
                        Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">Provides top-level information about the
                        debug system in AArch64.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdAa64dfr1El1Aarch64DebugFeatureRegister1El1"
                href="upk1473840155926.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64DFR1_EL1, AArch64 Debug Feature
                        Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64DFR1_EL1, AArch64 Debug Feature
                        Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">This register is reserved for future
                        expansion of top level information about the debug system in AArch64 state.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64isar0El1Aarch64InstructionSetAttributeRegister0El1"
                href="geo1449222875800.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64ISAR0_EL1, AArch64 Instruction Set
                        Attribute Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64ISAR0_EL1, AArch64 Instruction Set
                        Attribute Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64ISAR0_EL1 provides information
                        about the instructions implemented in AArch64 state, including the
                        instructions that are provided by the Cryptographic Extension. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64isar1El1Aarch64InstructionSetAttributeRegister1El1"
                href="joh1445355870288.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64ISAR1_EL1, AArch64 Instruction Set
                        Attribute Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64ISAR1_EL1, AArch64 Instruction Set
                        Attribute Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64ISAR1_EL1 provides information
                        about the instructions implemented in AArch64 state.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64mmfr0El1Aarch64MemoryModelFeatureRegister0El1"
                href="lau1443437067853.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64MMFR0_EL1, AArch64 Memory Model
                        Feature Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64MMFR0_EL1, AArch64 Memory Model Feature
                        Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64MMFR0_EL1 provides information
                        about the implemented memory model and memory management support in the
                        AArch64 Execution state.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64mmfr1El1Aarch64MemoryModelFeatureRegister1El1"
                href="joh1445336307712.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64MMFR1_EL1, AArch64 Memory Model
                        Feature Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64MMFR1_EL1, AArch64 Memory Model Feature
                        Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64MMFR1_EL1 provides information
                        about the implemented memory model and memory management support in the
                        AArch64 Execution state.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64mmfr2El1Aarch64MemoryModelFeatureRegister2El1"
                href="joh1445344391305.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64MMFR2_EL1, AArch64 Memory Model
                        Feature Register 2, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64MMFR2_EL1, AArch64 Memory Model Feature
                        Register 2, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64MMFR2_EL1 provides information
                        about the implemented memory model and memory management support in the
                        AArch64 Execution state. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64pfr0El1Aarch64ProcessorFeatureRegister0El1" href="lau1443437525908.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64PFR0_EL1, AArch64 Processor Feature
                        Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64PFR0_EL1, AArch64 Processor Feature
                        Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64PFR0_EL1 provides additional
                        information about implemented core features in AArch64.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdAa64pfr1El1Aarch64ProcessorFeatureRegister1El1" href="erd1531743484728.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AA64PFR1_EL1, AArch64 Processor Feature
                        Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AA64PFR1_EL1, AArch64 Processor Feature
                        Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AA64PFR1_EL1 provides additional
                        information about implemented core features in AArch64.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdAfr0El1Aarch32AuxiliaryFeatureRegister0El1"
                href="lau1443437677599.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_AFR0_EL1, AArch32 Auxiliary Feature
                        Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_AFR0_EL1, AArch32 Auxiliary Feature
                        Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_AFR0_EL1 provides information about
                        the <term class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> features of the PE in AArch32. This register is not used
                        in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdDfr0El1Aarch32DebugFeatureRegister0El1"
                href="lau1443437728306.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_DFR0_EL1, AArch32 Debug Feature Register
                        0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_DFR0_EL1, AArch32 Debug Feature Register 0,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_DFR0_EL1 provides top-level
                        information about the debug system in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar0El1Aarch32InstructionSetAttributeRegister0El1"
                href="lau1443437809604.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR0_EL1, AArch32 Instruction Set
                        Attribute Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR0_EL1, AArch32 Instruction Set
                        Attribute Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR0_EL1 provides information about
                        the instruction sets implemented by the core in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar1El1Aarch32InstructionSetAttributeRegister1El1"
                href="lau1443437895509.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR1_EL1, AArch32 Instruction Set
                        Attribute Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR1_EL1, AArch32 Instruction Set
                        Attribute Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR1_EL1 provides information about
                        the instruction sets implemented by the core in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar2El1Aarch32InstructionSetAttributeRegister2El1"
                href="lau1443445407754.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR2_EL1, AArch32 Instruction Set
                        Attribute Register 2, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR2_EL1, AArch32 Instruction Set
                        Attribute Register 2, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR2_EL1 provides information about
                        the instruction sets implemented by the core in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar3El1Aarch32InstructionSetAttributeRegister3El1"
                href="lau1443445482819.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR3_EL1, AArch32 Instruction Set
                        Attribute Register 3, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR3_EL1, AArch32 Instruction Set
                        Attribute Register 3, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR3_EL1 provides information about
                        the instruction sets implemented by the core in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar4El1Aarch32InstructionSetAttributeRegister4El1"
                href="lau1443445566298.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR4_EL1, AArch32 Instruction Set
                        Attribute Register 4, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR4_EL1, AArch32 Instruction Set
                        Attribute Register 4, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR4_EL1 provides information about
                        the instruction sets implemented by the core in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar5El1Aarch32InstructionSetAttributeRegister5El1"
                href="lau1443445664210.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR5_EL1, AArch32 Instruction Set
                        Attribute Register 5, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR5_EL1, AArch32 Instruction Set
                        Attribute Register 5, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR5_EL1 provides information about
                        the instruction sets that the core implements.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdIsar6El1Aarch32InstructionSetAttributeRegister6El1"
                href="nwd1493817464437.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_ISAR6_EL1, AArch32 Instruction Set
                        Attribute Register 6, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_ISAR6_EL1, AArch32 Instruction Set
                        Attribute Register 6, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_ISAR6_EL1 provides information about
                        the instruction sets that the core implements.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdMmfr0El1Aarch32MemoryModelFeatureRegister0El1 IdMmfr0MemoryModelFeatureRegister0"
                href="lau1443445754052.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_MMFR0_EL1, AArch32 Memory Model Feature
                        Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_MMFR0_EL1, AArch32 Memory Model Feature
                        Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_MMFR0_EL1 provides information about
                        the memory model and memory management support in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdMmfr1El1Aarch32MemoryModelFeatureRegister1El1 IdMmfr1MemoryModelFeatureRegister1"
                href="lau1443445820394.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_MMFR1_EL1, AArch32 Memory Model Feature
                        Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_MMFR1_EL1, AArch32 Memory Model Feature
                        Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_MMFR1_EL1 provides information about
                        the memory model and memory management support in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdMmfr2El1Aarch32MemoryModelFeatureRegister2El1 IdMmfr2MemoryModelFeatureRegister2"
                href="lau1443445885040.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_MMFR2_EL1, AArch32 Memory Model Feature
                        Register 2, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_MMFR2_EL1, AArch32 Memory Model Feature
                        Register 2, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_MMFR2_EL1 provides information about
                        the implemented memory model and memory management support in
                        AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdMmfr3El1Aarch32MemoryModelFeatureRegister3El1"
                href="lau1443445969299.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_MMFR3_EL1, AArch32 Memory Model Feature
                        Register 3, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_MMFR3_EL1, AArch32 Memory Model Feature
                        Register 3, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_MMFR3_EL1 provides information about
                        the memory model and memory management support in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IdMmfr4El1Aarch32MemoryModelFeatureRegister4El1 IdMmfr4MemoryModelFeatureRegister4"
                href="joh1445266072993.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_MMFR4_EL1, AArch32 Memory Model Feature
                        Register 4, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_MMFR4_EL1, AArch32 Memory Model Feature
                        Register 4, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_MMFR4_EL1 provides information about
                        the memory model and memory management support in AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdPfr0El1Aarch32ProcessorFeatureRegister0El1"
                href="lau1443446043975.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_PFR0_EL1, AArch32 Processor Feature
                        Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_PFR0_EL1, AArch32 Processor Feature
                        Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_PFR0_EL1 provides top-level
                        information about the instruction sets supported by the core in
                        AArch32.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdPfr1El1Aarch32ProcessorFeatureRegister1El1"
                href="lau1465368686940.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_PFR1_EL1, AArch32 Processor Feature
                        Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_PFR1_EL1, AArch32 Processor Feature
                        Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_PFR1_EL1 provides information about
                        the programmers model and architecture extensions supported by the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IdPfr2El1Aarch32ProcessorFeatureRegister2El1"
                href="uio1522946473820.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ID_PFR2_EL1, AArch32 Processor Feature
                        Register 2, EL1</navtitle>
                    <linktext class="- map/linktext ">ID_PFR2_EL1, AArch32 Processor Feature
                        Register 2, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ID_PFR2_EL1 provides information about
                        the programmers model and architecture extensions supported by the
                        core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="LorcEl1LoregionControlRegisterEl1"
                href="lau1457001994468.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">LORC_EL1, LORegion Control Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">LORC_EL1, LORegion Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The LORC_EL1 register enables and disables
                        LORegions, and selects the current LORegion descriptor.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="LoridEl1LimitedOrderRegionIdentificationRegisterEl1"
                href="lau1457002069712.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">LORID_EL1, LORegion ID Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">LORID_EL1, LORegion ID Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The LORID_EL1 ID register indicates the
                        supported number of LORegions and LORegion descriptors.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="LornEl1LoregionNumberRegisterEl1"
                href="lau1457001925663.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">LORN_EL1, LORegion Number Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">LORN_EL1, LORegion Number Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The LORN_EL1 register holds the number of
                        the LORegion described in the current LORegion descriptor selected by
                        LORC_EL1.DS.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="MdcrEl3MonitorDebugConfigurationRegisterEl3"
                href="lau1443447162708.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MDCR_EL3, Monitor Debug Configuration
                        Register, EL3</navtitle>
                    <linktext class="- map/linktext ">MDCR_EL3, Monitor Debug Configuration
                        Register, EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The MDCR_EL3 provides configuration options
                        for Security to self-hosted debug.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="MidrEl1MainIdRegisterEl1"
                href="mel1474024504742.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MIDR_EL1, Main ID Register, EL1</navtitle>
                    <linktext class="- map/linktext ">MIDR_EL1, Main ID Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The MIDR_EL1 provides identification
                        information for the core, including an implementer code for the device and a
                        device ID number.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="MpidrEl1MultiprocessorAffinityRegisterEl1"
                href="lau1443447573920.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MPIDR_EL1, Multiprocessor Affinity Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">MPIDR_EL1, Multiprocessor Affinity Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The MPIDR_EL1 provides an additional core
                        identification mechanism for scheduling purposes in a cluster.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ParEl1PhysicalAddressRegisterEl1"
                href="lau1443447647886.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PAR_EL1, Physical Address Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">PAR_EL1, Physical Address Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The PAR_EL1 returns the output address from
                        an address translation instruction that executed successfully, or fault
                        information if the instruction did not execute successfully.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="RevidrEl1RevisionIdRegisterEl1"
                href="lau1443447751652.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">REVIDR_EL1, Revision ID Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">REVIDR_EL1, Revision ID Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The REVIDR_EL1 provides revision
                        information, additional to MIDR_EL1, that identifies minor fixes (errata)
                        which might be present in a specific implementation of the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="RmrEl3ResetManagementRegister"
                href="lau1443447832537.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">RMR_EL3, Reset Management
                        Register</navtitle>
                    <linktext class="- map/linktext ">RMR_EL3, Reset Management Register</linktext>
                    <shortdesc class="- map/shortdesc ">The RMR_EL3 controls the execution state
                        that the core boots into and allows request of a Warm reset.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="RvbarEl3ResetVectorBaseAddressRegisterEl3"
                href="zua1470316645250.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">RVBAR_EL3, Reset Vector Base Address
                        Register, EL3</navtitle>
                    <linktext class="- map/linktext ">RVBAR_EL3, Reset Vector Base Address Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">RVBAR_EL3 contains the <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> address that execution starts from after
                        reset.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="SctlrEl1SystemControlRegisterEl1"
                href="pat1465329960099.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">SCTLR_EL1, System Control Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">SCTLR_EL1, System Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The SCTLR_EL1 provides top-level control of
                        the system, including its memory system, at EL1 and EL0.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="SctlrEl2SystemControlRegisterEl2"
                href="lau1443448134151.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">SCTLR_EL2, System Control Register,
                        EL2</navtitle>
                    <linktext class="- map/linktext ">SCTLR_EL2, System Control Register,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The SCTLR_EL2 provides top-level control of
                        the system, including its memory system at EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="SctlrEl3SystemControlRegisterEl3"
                href="pat1465328816361.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">SCTLR_EL3, System Control Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">SCTLR_EL3, System Control Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The SCTLR_EL3 provides top-level control of
                        the system, including its memory system at EL3. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TcrEl1TranslationControlRegisterEl1"
                href="lau1443448377025.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TCR_EL1, Translation Control Register,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">TCR_EL1, Translation Control Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The TCR_EL1 determines which Translation
                        Base registers define the base address register for a translation table walk
                        required for stage 1 translation of a memory access from EL0 or EL1 and
                        holds cacheability and shareability information.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TcrEl2TranslationControlRegisterEl2"
                href="lau1458646790614.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TCR_EL2, Translation Control Register,
                        EL2</navtitle>
                    <linktext class="- map/linktext ">TCR_EL2, Translation Control Register,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The TCR_EL2 controls translation table walks
                        required for stage 1 translation of a memory access from EL2 and holds
                        cacheability and shareability information.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TcrEl3TranslationControlRegisterEl3"
                href="lau1458646804810.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TCR_EL3, Translation Control Register,
                        EL3</navtitle>
                    <linktext class="- map/linktext ">TCR_EL3, Translation Control Register,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The TCR_EL3 controls translation table walks
                        required for stage 1 translation of memory accesses from EL3 and holds
                        cacheability and shareability information for the accesses.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Ttbr0El1TranslationTableBaseRegister0El1"
                href="lau1458646818196.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TTBR0_EL1, Translation Table Base Register
                        0, EL1</navtitle>
                    <linktext class="- map/linktext ">TTBR0_EL1, Translation Table Base Register 0,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The TTBR0_EL1 holds the base address of
                        translation table 0, and information about the memory it occupies. This is
                        one of the translation tables for the stage 1 translation of memory accesses
                        from modes other than Hyp mode.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Ttbr0El2TranslationTableBaseRegister0El2"
                href="lau1457341284380.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TTBR0_EL2, Translation Table Base Register
                        0, EL2</navtitle>
                    <linktext class="- map/linktext ">TTBR0_EL2, Translation Table Base Register 0,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The TTBR0_EL2 holds the base address of the
                        translation table for the stage 1 translation of memory accesses from
                        EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Ttbr0El3TranslationTableBaseRegister0El3"
                href="lau1458646847626.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TTBR0_EL3, Translation Table Base Register
                        0, EL3 </navtitle>
                    <linktext class="- map/linktext ">TTBR0_EL3, Translation Table Base Register 0,
                        EL3</linktext>
                    <shortdesc class="- map/shortdesc ">The TTBR0_EL3 holds the base address of the
                        translation table for the stage 1 translation of memory accesses from
                        EL3.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Ttbr1El1TranslationTableBaseRegister1El1"
                href="lau1458646831483.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TTBR1_EL1, Translation Table Base Register
                        1, EL1</navtitle>
                    <linktext class="- map/linktext ">TTBR1_EL1, Translation Table Base Register 1,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The TTBR1_EL1 holds the base address of
                        translation table 1, and information about the memory it occupies. This is
                        one of the translation tables for the stage 1 translation of memory accesses
                        at EL0 and EL1.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Ttbr1El2TranslationTableBaseRegister1El2"
                href="lau1457341307460.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TTBR1_EL2, Translation Table Base Register
                        1, EL2</navtitle>
                    <linktext class="- map/linktext ">TTBR1_EL2, Translation Table Base Register 1,
                        EL2</linktext>
                    <shortdesc class="- map/shortdesc ">TTBR1_EL2 has the same format and contents
                        as TTBR1_EL1. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="VdisrEl2VirtualDeferredInterruptStatusRegisterEl2" href="lau1457099519678.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">VDISR_EL2, Virtual Deferred Interrupt Status
                        Register, EL2</navtitle>
                    <linktext class="- map/linktext ">VDISR_EL2, Virtual Deferred Interrupt Status
                        Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The VDISR_EL2 records that a virtual SError
                        interrupt has been consumed by an <codeph class="+ topic/ph pr-d/codeph "
                            >ESB</codeph> instruction executed at Non-secure EL1.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="VdisrEl2AtEl1UsingAarch64"
                    href="jfa1467113128637.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">VDISR_EL2 at EL1 using
                            AArch64</navtitle>
                        <linktext class="- map/linktext ">VDISR_EL2 at EL1 using AArch64</linktext>
                        <shortdesc class="- map/shortdesc ">VDISR_EL2 has a specific format when
                            written at EL1.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref "
                keys="VsesrEl2VirtualSerrorExceptionSyndromeRegisterEl2" href="mnw1478964168395.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">VSESR_EL2, Virtual SError Exception Syndrome
                        Register</navtitle>
                    <linktext class="- map/linktext ">VSESR_EL2, Virtual SError Exception Syndrome
                        Register (Ares Specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The VSESR_EL2 provides the syndrome value
                        reported to software on taking a virtual SError interrupt
                        exception.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="VtcrEl2VirtualizationTranslationControlRegisterEl2"
                href="lau1443449236544.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">VTCR_EL2, Virtualization Translation Control
                        Register, EL2</navtitle>
                    <linktext class="- map/linktext ">VTCR_EL2, Virtualization Translation Control
                        Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The VTCR_EL2 controls the translation table
                        walks required for the stage 2 translation of memory accesses from
                        Non-secure EL0 and EL1.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="VttbrEl2VirtualizationTranslationTableBaseRegisterEl2"
                href="lau1457340777806.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">VTTBR_EL2, Virtualization Translation Table
                        Base Register, EL2</navtitle>
                    <linktext class="- map/linktext ">VTTBR_EL2, Virtualization Translation Table
                        Base Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">VTTBR_EL2 holds the base address of the
                        translation table for the stage 2 translation of memory accesses from
                        Non-secure EL0 and EL1.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="ErrorRegistersWrapper"
            href="jta1469529531483.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Error system registers</navtitle>
                <linktext class="- map/linktext ">Error system registers</linktext>
                <shortdesc class="- map/shortdesc ">
                    <ph class="- topic/ph ">This chapter describes the error registers accessed by
                        the AArch64 error registers.</ph>
                </shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="ErrorSystemRegisterSummary"
                href="joh1440673267089.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Error system register summary</navtitle>
                    <linktext class="- map/linktext ">Error system register summary</linktext>
                    <shortdesc class="- map/shortdesc ">This section identifies the ERR0* core error
                        record registers accessed by the AArch64 ERX* error registers. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Err0addrErrorRecordAddressRegister"
                href="acu1472476116377.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0ADDR, Error Record Address
                        Register</navtitle>
                    <linktext class="- map/linktext ">ERR0ADDR, Error Record Address
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0ADDR stores the address that is
                        associated to an error that is recorded.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Err0ctlrErrorRecordControlRegister"
                href="oey1472473209476.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0CTLR, Error Record Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">ERR0CTLR, Error Record Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0CTLR contains enable bits for the
                        node that writes to this record:</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Err0frErrorRecordFeatureRegister"
                href="gdk1473951932274.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0FR, Error Record Feature
                        Register</navtitle>
                    <linktext class="- map/linktext ">ERR0FR, Error Record Feature
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0FR defines which of the common
                        architecturally defined features are implemented and, of the implemented
                        features, which are software programmable.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Err0misc0ErrorRecordMiscellaneousRegister0"
                href="bke1472476304668.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0MISC0, Error Record Miscellaneous
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">ERR0MISC0, Error Record Miscellaneous Register
                        0</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0MISC0 is an error syndrome register.
                        It contains corrected error counters, information to identify where the
                        error was detected, and other state information not present in the
                        corresponding status and address error record registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Err0misc1ErrorRecordMiscellaneousRegister1"
                href="ajb1472476331389.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0MISC1, Error Record Miscellaneous
                        Register 1</navtitle>
                    <linktext class="- map/linktext ">ERR0MISC1, Error Record Miscellaneous Register
                        1</linktext>
                    <shortdesc class="- map/shortdesc ">This register is unused in the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core and marked as
                            <term class="- topic/term " outputclass="archterm">RES0</term>.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Err0pfgcdnErr0PseudoFaultGenerationCountDownRegister"
                href="lau1457356434204.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0PFGCDN, Error Pseudo Fault Generation
                        Count Down Register</navtitle>
                    <linktext class="- map/linktext ">ERR0PFGCDN, Error Pseudo Fault Generation
                        Count Down Register</linktext>
                    <shortdesc class="- map/shortdesc ">ERR0PFGCDN is the <ph class="- topic/ph "
                                ><keyword class="- topic/keyword "><tm class="- topic/tm "
                                    tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> node register that
                        generates one of the errors that are enabled in the corresponding ERR0PFGCTL
                        register.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Err0pfgctlErr0PseudoFaultGenerationControlRegister"
                href="lau1457351395113.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0PFGCTL, Error Pseudo Fault Generation
                        Control Register</navtitle>
                    <linktext class="- map/linktext ">ERR0PFGCTL, Error Pseudo Fault Generation
                        Control Register</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0PFGCTL is the <ph
                            class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> node register that
                        enables controlled fault generation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Err0pfgfErr0PseudoFaultGenerationFeatureRegister" href="xhe1474455628057.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0PFGF, Error Pseudo Fault Generation
                        Feature Register</navtitle>
                    <linktext class="- map/linktext ">ERR0PFGF, Error Pseudo Fault Generation
                        Feature Register</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0PFGF is the <ph class="- topic/ph "
                                ><keyword class="- topic/keyword "><tm class="- topic/tm "
                                    tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> node register that
                        defines which fault generation features are implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Err0statusErrorRecordPrimaryStatusRegister"
                href="jxr1472474152047.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ERR0STATUS, Error Record Primary Status
                        Register</navtitle>
                    <linktext class="- map/linktext ">ERR0STATUS, Error Record Primary Status
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The ERR0STATUS contains information about
                        the error record.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " keys="GicSystemRegistersWrapper"
            href="ste1440662768724.xml" type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">GIC registers</navtitle>
                <linktext class="- map/linktext ">GIC registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the GIC
                    registers.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="ste1440494027859.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">CPU interface registers</navtitle>
                    <linktext class="- map/linktext ">CPU interface registers</linktext>
                    <shortdesc class="- map/shortdesc ">Each CPU interface block provides the
                        interface for the <ph class="- topic/ph "><keyword class="- topic/keyword "
                                    ><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core that interfaces with a GIC distributor
                        within the system.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PhysicalGicCpuInterfaceSystemRegistersSummary"
                href="lau1467028866637.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 physical GIC CPU interface system
                        register summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 physical GIC CPU interface system
                        register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The following table lists the AArch64
                        physical GIC CPU interface system registers that have <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> bits.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IccInterruptControllerActivePrioritiesGroup0Register0EL1"
                href="pgt1470139323391.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_AP0R0_EL1, Interrupt Controller Active
                        Priorities Group 0 Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ICC_AP0R0_EL1, Interrupt Controller Active
                        Priorities Group 0 Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ICC_AP0R0_EL1 provides information about
                        Group 0 active priorities.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IccInterruptControllerActivePrioritiesGroup1Register0EL1"
                href="zkn1470139413326.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_AP1R0_EL1, Interrupt Controller Active
                        Priorities Group 1 Register 0 EL1</navtitle>
                    <linktext class="- map/linktext ">ICC_AP1R0_EL1, Interrupt Controller Active
                        Priorities Group 1 Register 0 EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ICC_AP1R0_EL1 provides information about
                        Group 1 active priorities.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IccInterruptControllerBinaryPointRegister0EL1"
                href="lau1469181709121.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_BPR0_EL1, Interrupt Controller Binary
                        Point Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ICC_BPR0_EL1, Interrupt Controller Binary
                        Point Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_BPR0_EL1 defines the point at which the
                        priority value fields split into two parts, the group priority field and the
                        subpriority field. The group priority field determines Group 0 interrupt
                        preemption.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IccInterruptControllerBinaryPointRegister1EL1"
                href="lau1469181855355.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_BPR1_EL1, Interrupt Controller Binary
                        Point Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ICC_BPR1_EL1, Interrupt Controller Binary
                        Point Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_BPR1_EL1 defines the point at which the
                        priority value fields split into two parts, the group priority field and the
                        subpriority field. The group priority field determines Group 1 interrupt
                        preemption.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IccCtlrInterruptControllerControlRegisterEL1"
                href="lau1469184261367.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_CTLR_EL1, Interrupt Controller Control
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ICC_CTLR_EL1, Interrupt Controller Control
                        Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_CTLR_EL1 controls aspects of the
                        behavior of the GIC CPU interface and provides information about the
                        features implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IccInterruptControllerControlRegisterEL3"
                href="lau1469184763973.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_CTLR_EL3, Interrupt Controller Control
                        Register, EL3</navtitle>
                    <linktext class="- map/linktext ">ICC_CTLR_EL3, Interrupt Controller Control
                        Register, EL3</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_CTLR_EL3 controls aspects of the
                        behavior of the GIC CPU interface and provides information about the
                        features implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IccInterruptControllerSystemRegisterEnableRegisterEL1"
                href="lau1469184479230.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_SRE_EL1, Interrupt Controller System
                        Register Enable Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ICC_SRE_EL1, Interrupt Controller System
                        Register Enable Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_SRE_EL1 controls whether the System
                        register interface or the memory-mapped interface to the GIC CPU interface
                        is used for EL0 and EL1.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IccInterruptControllerSystemRegisterEnableregisterEL2"
                href="lau1469184656964.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_SRE_EL2, Interrupt Controller System
                        Register Enable register, EL2</navtitle>
                    <linktext class="- map/linktext ">ICC_SRE_EL2, Interrupt Controller System
                        Register Enable register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_SRE_EL2 controls whether the system
                        register interface or the memory-mapped interface to the GIC CPU interface
                        is used for EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IccInterruptControllerSystemRegisterEnableRegisterEL3"
                href="lau1469184828168.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICC_SRE_EL3, Interrupt Controller System
                        Register Enable register, EL3</navtitle>
                    <linktext class="- map/linktext ">ICC_SRE_EL3, Interrupt Controller System
                        Register Enable register, EL3</linktext>
                    <shortdesc class="- map/shortdesc ">ICC_SRE_EL3 controls whether the System
                        register interface or the memory-mapped interface to the GIC CPU interface
                        is used for EL3.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="VirtualGicCpuInterfaceSystemRegistersSummary"
                href="lau1467029066939.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 virtual GIC CPU interface register
                        summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 virtual GIC CPU interface register
                        summary</linktext>
                    <shortdesc class="- map/shortdesc ">The following table describes the AArch64
                        virtual GIC CPU interface system registers that have <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> bits.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IcvInterruptControllerVirtualActivePrioritiesGroup0Register0EL1"
                href="iqh1470139554217.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICV_AP0R0_EL1, Interrupt Controller Virtual
                        Active Priorities Group 0 Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ICV_AP0R0_EL1, Interrupt Controller Virtual
                        Active Priorities Group 0 Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ICV_AP0R0_EL1 register provides
                        information about virtual Group 0 active priorities.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IcvInterruptControllerVirtualActivePrioritiesGroup1Register0EL1"
                href="tpr1470139605772.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICV_AP1R0_EL1, Interrupt Controller Virtual
                        Active Priorities Group 1 Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ICV_AP1R0_EL1, Interrupt Controller Virtual
                        Active Priorities Group 1 Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The ICV_AP1R0_EL1 register provides
                        information about virtual Group 1 active priorities.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IcvInterruptControllerVirtualBinaryPointRegister0EL1"
                href="ism1470217229198.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICV_BPR0_EL1, Interrupt Controller Virtual
                        Binary Point Register 0, EL1</navtitle>
                    <linktext class="- map/linktext ">ICV_BPR0_EL1, Interrupt Controller Virtual
                        Binary Point Register 0, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICV_BPR0_EL1 defines the point at which the
                        priority value fields split into two parts, the group priority field and the
                        subpriority field. The group priority field determines virtual Group 0
                        interrupt preemption.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IcvInterruptControllerVirtualBinaryPointRegister1EL1"
                href="jvp1470217252179.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICV_BPR1_EL1, Interrupt Controller Virtual
                        Binary Point Register 1, EL1</navtitle>
                    <linktext class="- map/linktext ">ICV_BPR1_EL1, Interrupt Controller Virtual
                        Binary Point Register 1, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICV_BPR1_EL1 defines the point at which the
                        priority value fields split into two parts, the group priority field and the
                        subpriority field. The group priority field determines virtual Group 1
                        interrupt preemption.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IcvInterruptControllerVirtualControlRegisterEL1"
                href="lau1469184875468.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICV_CTLR_EL1, Interrupt Controller Virtual
                        Control Register, EL1</navtitle>
                    <linktext class="- map/linktext ">ICV_CTLR_EL1, Interrupt Controller Virtual
                        Control Register, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">ICV_CTLR_EL1 controls aspects of the
                        behavior of the GIC virtual CPU interface and provides information about the
                        features implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="VirtualInterfaceControlSystemRegistersSummary"
                href="lau1467029132174.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 virtual interface control system
                        register summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 virtual interface control system
                        register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The following table lists the AArch64
                        virtual interface control system registers that have <term
                            class="- topic/term " outputclass="archterm">IMPLEMENTATION
                            DEFINED</term> bits.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IchInterruptControllerHypActivePrioritiesGroup0Register0EL1"
                href="qae1470139654006.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICH_AP0R0_EL2, Interrupt Controller Hyp
                        Active Priorities Group 0 Register 0, EL2</navtitle>
                    <linktext class="- map/linktext ">ICH_AP0R0_EL2, Interrupt Controller Hyp Active
                        Priorities Group 0 Register 0, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The ICH_AP0R0_EL2 provides information about
                        Group 0 active priorities for EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IchInterruptControllerHypActivePrioritiesGroup1Register0EL1"
                href="edo1470139751823.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICH_AP1R0_EL2, Interrupt Controller Hyp
                        Active Priorities Group 1 Register 0, EL2</navtitle>
                    <linktext class="- map/linktext ">ICH_AP1R0_EL2, Interrupt Controller Hyp Active
                        Priorities Group 1 Register 0, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">The ICH_AP1R0_EL2 provides information about
                        Group 1 active priorities for EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IchInterruptControllerHypControlRegisterEL2"
                href="lau1469184932288.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICH_HCR_EL2, Interrupt Controller Hyp
                        Control Register, EL2</navtitle>
                    <linktext class="- map/linktext ">ICH_HCR_EL2, Interrupt Controller Hyp Control
                        Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">ICH_HCR_EL2 controls the environment for
                        VMs.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="IchInterruptControllerVirtualMachineControlRegisterEL2"
                href="lau1469184979712.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICH_VMCR_EL2, Interrupt Controller Virtual
                        Machine Control Register, EL2</navtitle>
                    <linktext class="- map/linktext ">ICH_VMCR_EL2, Interrupt Controller Virtual
                        Machine Control Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">ICH_VMCR_EL2 enables the hypervisor to save
                        and restore the virtual machine view of the GIC state.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="IchInterruptControllerVGICTypeRegisterEL2"
                href="lau1469185142151.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ICH_VTR_EL2, Interrupt Controller VGIC Type
                        Register, EL2</navtitle>
                    <linktext class="- map/linktext ">ICH_VTR_EL2, Interrupt Controller VGIC Type
                        Register, EL2</linktext>
                    <shortdesc class="- map/shortdesc ">ICH_VTR_EL2 reports supported GIC
                        virtualization features.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452158501184.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Advanced SIMD and floating-point
                    registers</navtitle>
                <linktext class="- map/linktext ">Advanced SIMD and floating-point
                    registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the Advanced SIMD and
                    floating-point registers.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="lau1442502469232.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 register summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The core has several Advanced SIMD and
                        floating-point system registers in the AArch64 execution state. Each
                        register has a specific purpose, specific usage constraints, configurations,
                        and attributes.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442502503726.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">FPCR, Floating-point Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">FPCR, Floating-point Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The FPCR controls floating-point
                        behavior.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442502526288.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">FPSR, Floating-point Status
                        Register</navtitle>
                    <linktext class="- map/linktext ">FPSR, Floating-point Status
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The FPSR provides floating-point system
                        status information.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442502550390.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MVFR0_EL1, Media and VFP Feature Register 0,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">MVFR0_EL1, Media and VFP Feature Register 0,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The MVFR0_EL1 describes the features
                        provided by the AArch64 Advanced SIMD and floating-point
                        implementation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442502572526.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MVFR1_EL1, Media and VFP Feature Register 1,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">MVFR1_EL1, Media and VFP Feature Register 1,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The MVFR1_EL1 describes the features
                        provided by the AArch64 Advanced SIMD and floating-point
                        implementation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442502600944.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">MVFR2_EL1, Media and VFP Feature Register 2,
                        EL1</navtitle>
                    <linktext class="- map/linktext ">MVFR2_EL1, Media and VFP Feature Register 2,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The MVFR2_EL1 describes the features
                        provided by the AArch64 Advanced SIMD and floating-point
                        implementation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442504225429.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch32 register summary</navtitle>
                    <linktext class="- map/linktext ">AArch32 register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The core has one Advanced SIMD and
                        floating-point system registers in the AArch32 execution state.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1442504290459.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">FPSCR, Floating-Point Status and Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">FPSCR, Floating-Point Status and Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The FPSCR provides floating-point system
                        status information and control.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
    </part>


    <part class="- map/topicref bookmap/part " locktitle="yes" href="ste1452072213886.xml"
        type="reference">
        <topicmeta class="- map/topicmeta ">
            <navtitle class="- topic/navtitle ">Debug descriptions</navtitle>
            <linktext class="- map/linktext ">Debug descriptions</linktext>
            <shortdesc class="- map/shortdesc ">This part describes the debug functionality of the
                    <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                            class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                        class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
        </topicmeta>
        <chapter class="- map/topicref bookmap/chapter " href="ste1440512327672.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Debug</navtitle>
                <linktext class="- map/linktext ">Debug</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the <ph
                        class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core debug registers and
                    shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440673227157.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About debug methods</navtitle>
                    <linktext class="- map/linktext ">About debug methods</linktext>
                    <shortdesc class="- map/shortdesc ">The core is part of a debug system and
                        supports both self-hosted and external debug. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " outputclass="nolist" href="ste1440512493302.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Debug register interfaces</navtitle>
                    <linktext class="- map/linktext ">Debug register interfaces</linktext>
                    <shortdesc class="- map/shortdesc ">The Debug architecture defines a set of
                        debug registers.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="joh1440673246448.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Core interfaces</navtitle>
                        <linktext class="- map/linktext ">Core interfaces</linktext>
                        <shortdesc class="- map/shortdesc ">System register access allows the core
                            to directly access certain debug registers.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " keys="ste1421075214672"
                    href="ste1440512499412.xml" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Breakpoints and watchpoints</navtitle>
                        <linktext class="- map/linktext ">Breakpoints and watchpoints</linktext>
                        <shortdesc class="- map/shortdesc ">The core supports six breakpoints, four
                            watchpoints, and a standard <term class="- topic/term ">Debug
                                Communications Channel</term> (DCC).</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440673249061.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Effects of resets on debug
                            registers</navtitle>
                        <linktext class="- map/linktext ">Effects of resets on debug
                            registers</linktext>
                        <shortdesc class="- map/shortdesc ">The core has the following reset signals
                            that affect the debug registers:</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440673251344.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External access permissions to debug
                            registers</navtitle>
                        <linktext class="- map/linktext ">External access permissions to debug
                            registers</linktext>
                        <shortdesc class="- map/shortdesc ">External access permission to the debug
                            registers is subject to the conditions at the time of the
                            access.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="joh1440673335878.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Debug events</navtitle>
                    <linktext class="- map/linktext ">Debug events</linktext>
                    <shortdesc class="- map/shortdesc ">A debug event can be a software debug event
                        or a halting debug event.</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="joh1440673339043.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Watchpoint debug events</navtitle>
                        <linktext class="- map/linktext ">Watchpoint debug events</linktext>
                        <shortdesc class="- map/shortdesc ">In the <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core, watchpoint debug events are always
                            synchronous. </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440673342015.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Debug OS Lock</navtitle>
                        <linktext class="- map/linktext ">Debug OS Lock</linktext>
                        <shortdesc class="- map/shortdesc ">Debug OS Lock is set by the powerup
                            reset, <keyword class="- topic/keyword " otherprops="g.signal.name"
                                >nCPUPORESET</keyword>. </shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="joh1440673344537.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">External debug interface</navtitle>
                    <linktext class="- map/linktext ">External debug interface</linktext>
                    <shortdesc class="- map/shortdesc ">For information about external debug
                        interface, including debug memory map and debug signals, see the <ph
                            class="- topic/ph "><cite class="- topic/cite "><ph class="- topic/ph ">
                                    <keyword class="- topic/keyword "><tm class="- topic/tm "
                                            tmtype="reg">Arm</tm></keyword>
                                    <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                                class="- topic/tm " tmtype="tm">DynamIQ</tm> Shared
                                            Unit</keyword></ph> Technical Reference
                                Manual</ph></cite></ph>.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1440512807652.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Performance Monitor Unit</navtitle>
                <linktext class="- map/linktext ">Performance Monitor Unit</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the <term
                        class="- topic/term ">Performance Monitor Unit</term> (PMU) and the
                    registers that it uses.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440673858173.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the PMU</navtitle>
                    <linktext class="- map/linktext ">About the PMU</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core includes performance monitors that enable
                        you to gather various statistics on the operation of the core and its memory
                        system during runtime. These provide useful information about the behavior
                        of the core that you can use when debugging or profiling code.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440673861834.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMU functional description</navtitle>
                    <linktext class="- map/linktext ">PMU functional description</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the functionality of
                        the PMU. </shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " keys="ExternalRegisterAccessPermissions"
                    href="ste1440512904834.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External register access
                            permissions</navtitle>
                        <linktext class="- map/linktext ">External register access
                            permissions</linktext>
                        <shortdesc class="- map/shortdesc ">Whether or not access is permitted to a
                            register depends on:</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " keys="PmuEvents" href="tgw1477591342487.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMU events</navtitle>
                    <linktext class="- map/linktext ">PMU events (Ares/Enyo/Deimos
                        Specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The following table shows the events that
                        are generated and the numbers that the PMU uses to reference the events. The
                        table also shows the bit position of each event on the event bus. Event
                        reference numbers that are not listed are reserved.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440673949213.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMU interrupts</navtitle>
                    <linktext class="- map/linktext ">PMU interrupts</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core asserts the <keyword
                            class="- topic/keyword " otherprops="g.signal.name">nPMUIRQ</keyword>
                        signal when the PMU generates an interrupt. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440673951565.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Exporting PMU events</navtitle>
                    <linktext class="- map/linktext ">Exporting PMU events</linktext>
                    <shortdesc class="- map/shortdesc ">Some of the PMU events are exported to the
                        ETM trace unit to be monitored.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="xqn1483519262366.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Activity Monitor Unit</navtitle>
                <linktext class="- map/linktext ">Activity Monitor Unit</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the <term
                        class="- topic/term ">Activity Monitor Unit</term> (AMU). </shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="woi1483519316976.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the AMU</navtitle>
                    <linktext class="- map/linktext ">About the AMU</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core includes activity monitoring. It has
                        features in common with performance monitoring, but is intended for system
                        management use whereas performance monitoring is aimed at user and debug
                        applications. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="bux1483519438536.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Accessing the activity monitors</navtitle>
                    <linktext class="- map/linktext ">Accessing the activity monitors</linktext>
                    <shortdesc class="- map/shortdesc ">The activity monitors can be accessed
                        by:</shortdesc>
                </topicmeta>
                <topicref class="- map/topicref " href="wzf1483522200237.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Access enable bit</navtitle>
                        <linktext class="- map/linktext ">Access enable bit</linktext>
                        <shortdesc class="- map/shortdesc ">The access enable bit for traps on
                            accesses to activity monitor registers is required at EL2 and
                            EL3.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="usa1484060623429.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">System register access</navtitle>
                        <linktext class="- map/linktext ">System register access</linktext>
                        <shortdesc class="- map/shortdesc ">The core implements activity monitoring
                            in AArch64 and the activity monitors can be accessed using the <codeph
                                class="+ topic/ph pr-d/codeph ">MRS</codeph> and <codeph
                                class="+ topic/ph pr-d/codeph ">MSR</codeph> instructions.
                        </shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="bti1483519664126.xml" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External memory-mapped access</navtitle>
                        <linktext class="- map/linktext ">External memory-mapped access</linktext>
                        <shortdesc class="- map/shortdesc ">Activity monitors can also be
                            memory-mapped accessed from the APB debug interface.</shortdesc>
                    </topicmeta>
                </topicref>
            </topicref>
            <topicref class="- map/topicref " href="ljp1483519921466.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMU counters</navtitle>
                    <linktext class="- map/linktext ">AMU counters</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core implements five counters, 0-4. The
                        activity monitor counters, AMEVCNTR0-4, have the following
                        characteristics:</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="AmuEvents" href="nhr1483520074592.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMU events</navtitle>
                    <linktext class="- map/linktext ">AMU events</linktext>
                    <shortdesc class="- map/shortdesc ">The following table describes the counters
                        that are implemented in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core and the mapping to fixed and programmable
                        events.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1440513289627.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Embedded Trace Macrocell</navtitle>
                <linktext class="- map/linktext ">Embedded Trace Macrocell</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the ETM for the <ph
                        class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="mar1332756338078.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">About the ETM</navtitle>
                    <linktext class="- map/linktext ">About the ETM</linktext>
                    <shortdesc class="- map/shortdesc ">The ETM trace unit is a module that performs
                        real-time instruction flow tracing based on the ETMv4 architecture. The ETM
                        is a CoreSight component, and is an integral part of the <keyword
                            class="- topic/keyword ">Arm</keyword> Real-time Debug solution, DS-5
                        Development Studio.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440674598602.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ETM trace unit generation options and
                        resources</navtitle>
                    <linktext class="- map/linktext ">ETM trace unit generation options and
                        resources</linktext>
                    <shortdesc class="- map/shortdesc ">The following table shows the trace
                        generation options implemented in the <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> ETM trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440674602784.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ETM trace unit functional
                        description</navtitle>
                    <linktext class="- map/linktext ">ETM trace unit functional
                        description</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the functionality of
                            <ph class="- topic/ph ">the ETM</ph> trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440674621742.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Resetting the ETM</navtitle>
                    <linktext class="- map/linktext ">Resetting the ETM</linktext>
                    <shortdesc class="- map/shortdesc ">The reset for <ph class="- topic/ph ">the
                            ETM</ph> trace unit is the same as a Cold reset for the core.
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440674624053.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Programming and reading ETM trace unit
                        registers</navtitle>
                    <linktext class="- map/linktext ">Programming and reading ETM trace unit
                        registers</linktext>
                    <shortdesc class="- map/shortdesc ">You program and read the ETM trace unit
                        registers using the Debug APB interface.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440674631854.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ETM trace unit register
                        interfaces</navtitle>
                    <linktext class="- map/linktext ">ETM trace unit register interfaces</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core supports only memory-mapped interface to
                        trace registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="joh1440674845060.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Interaction with the PMU and
                        Debug</navtitle>
                    <linktext class="- map/linktext ">Interaction with the PMU and Debug</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes the interaction with
                        the PMU and the effect of debug double lock on trace register
                        access.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
    </part>


    <part class="- map/topicref bookmap/part " locktitle="yes" href="ste1452072249526.xml"
        type="reference">
        <topicmeta class="- map/topicmeta ">
            <navtitle class="- topic/navtitle ">Debug registers</navtitle>
            <linktext class="- map/linktext ">Debug registers</linktext>
            <shortdesc class="- map/shortdesc ">This part describes the debug registers of the <ph
                    class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm "
                            tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword "
                        >‑A76</keyword></ph> core.</shortdesc>
        </topicmeta>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452075043172.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch32 debug registers</navtitle>
                <linktext class="- map/linktext ">AArch32 debug registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the debug registers in
                    the AArch32 Execution state and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="xwg1477656601388" href="xwg1477656601388.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch32 debug register summary</navtitle>
                    <linktext class="- map/linktext ">AArch32 debug register summary (Ares/Enyo
                        specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The following table summarizes the 32-bit
                        and 64-bit debug control registers that are accessible in the AArch32
                        Execution state from the internal CP14 interface. These registers are
                        accessed by the <codeph class="+ topic/ph pr-d/codeph ">MCR</codeph> and
                            <codeph class="+ topic/ph pr-d/codeph ">MRC</codeph> instructions in the
                        order of CRn, op2, CRm, Op1 or <codeph class="+ topic/ph pr-d/codeph "
                            >MCRR</codeph> and <codeph class="+ topic/ph pr-d/codeph ">MRRC</codeph>
                        instructions in the order of CRm, Op1. </shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452075060088.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch64 debug registers</navtitle>
                <linktext class="- map/linktext ">AArch64 debug registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the debug registers in
                    the AArch64 Execution state and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440673253656.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 debug register summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 debug register summary</linktext>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="DebugBreakpointControlRegisters"
                href="lau1443604138635.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">DBGBCRn_EL1, Debug Breakpoint Control
                        Registers, EL1</navtitle>
                    <linktext class="- map/linktext ">DBGBCRn_EL1, Debug Breakpoint Control
                        Registers, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The DBGBCRn_EL1 holds control information
                        for a breakpoint. Each DBGBVR_EL1 is associated with a DBGBCR_EL1 to form a
                            <term class="- topic/term ">Breakpoint Register Pair</term> (BRP).
                        DBGBVRn_EL1 is associated with DBGBCRn_EL1 to form BRPn. The range of <term
                            class="- topic/term ">n</term> for DBGBCRn_EL1 is 0 to 5.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="DebugClaimTagSetRegister"
                href="joh1440673263737.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">DBGCLAIMSET_EL1, Debug Claim Tag Set
                        Register, EL1</navtitle>
                    <linktext class="- map/linktext ">DBGCLAIMSET_EL1, Debug Claim Tag Set Register,
                        EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The DBGCLAIMSET_EL1 is used by software to
                        set CLAIM bits to 1.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="DebugWatchpointControlRegisters"
                href="lau1443604153577.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">DBGWCRn_EL1, Debug Watchpoint Control
                        Registers, EL1</navtitle>
                    <linktext class="- map/linktext ">DBGWCRn_EL1, Debug Watchpoint Control
                        Registers, EL1</linktext>
                    <shortdesc class="- map/shortdesc ">The DBGWCRn_EL1 holds control information
                        for a watchpoint. Each DBGWCR_EL1 is associated with a DBGWVR_EL1 to form a
                            <term class="- topic/term ">Watchpoint Register Pair</term> (WRP).
                        DBGWCRn_EL1 is associated with DBGWVRn_EL1 to form WRP<term
                            class="- topic/term ">n</term>. The range of <term class="- topic/term "
                            >n</term> for DBGBCRn_EL1 is 0 to 3.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="joh1441366444460.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Memory-mapped debug registers</navtitle>
                <linktext class="- map/linktext ">Memory-mapped debug registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the memory-mapped debug
                    registers and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="MemoryMappedDebugRegisterSummary"
                href="joh1440673283754.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Memory-mapped debug register
                        summary</navtitle>
                    <linktext class="- map/linktext ">Memory-mapped debug register
                        summary</linktext>
                    <shortdesc class="- map/shortdesc ">The following table shows the offset address
                        for the registers that are accessible from the external debug
                        interface.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606317499.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDCIDR0, External Debug Component
                        Identification Register 0</navtitle>
                    <linktext class="- map/linktext ">EDCIDR0, External Debug Component
                        Identification Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The EDCIDR0 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606332515.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDCIDR1, External Debug Component
                        Identification Register 1</navtitle>
                    <linktext class="- map/linktext ">EDCIDR1, External Debug Component
                        Identification Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The EDCIDR1 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606346197.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDCIDR2, External Debug Component
                        Identification Register 2</navtitle>
                    <linktext class="- map/linktext ">EDCIDR2, External Debug Component
                        Identification Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The EDCIDR2 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606367264.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDCIDR3, External Debug Component
                        Identification Register 3</navtitle>
                    <linktext class="- map/linktext ">EDCIDR3, External Debug Component
                        Identification Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The EDCIDR3 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606132096.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDDEVID, External Debug Device ID Register
                        0</navtitle>
                    <linktext class="- map/linktext ">EDDEVID, External Debug Device ID Register
                        0</linktext>
                    <shortdesc class="- map/shortdesc ">The EDDEVID provides extra information for
                        external debuggers about features of the debug implementation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606145293.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDDEVID1, External Debug Device ID Register
                        1</navtitle>
                    <linktext class="- map/linktext ">EDDEVID1, External Debug Device ID Register
                        1</linktext>
                    <shortdesc class="- map/shortdesc ">The EDDEVID1 provides extra information for
                        external debuggers about features of the debug implementation.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606199838.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDPIDR0, External Debug Peripheral
                        Identification Register 0</navtitle>
                    <linktext class="- map/linktext ">EDPIDR0, External Debug Peripheral
                        Identification Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The EDPIDR0 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606244615.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDPIDR1, External Debug Peripheral
                        Identification Register 1</navtitle>
                    <linktext class="- map/linktext ">EDPIDR1, External Debug Peripheral
                        Identification Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The EDPIDR1 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606257755.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDPIDR2, External Debug Peripheral
                        Identification Register 2</navtitle>
                    <linktext class="- map/linktext ">EDPIDR2, External Debug Peripheral
                        Identification Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The EDPIDR2 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606277314.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDPIDR3, External Debug Peripheral
                        Identification Register 3</navtitle>
                    <linktext class="- map/linktext ">EDPIDR3, External Debug Peripheral
                        Identification Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The EDPIDR3 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606290728.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDPIDR4, External Debug Peripheral
                        Identification Register 4</navtitle>
                    <linktext class="- map/linktext ">EDPIDR4, External Debug Peripheral
                        Identification Register 4</linktext>
                    <shortdesc class="- map/shortdesc ">The EDPIDR4 provides information to identify
                        an external debug component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="lau1443606302857.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDPIDRn, External Debug Peripheral
                        Identification Registers 5-7</navtitle>
                    <linktext class="- map/linktext ">EDPIDRn, External Debug Peripheral
                        Identification Registers 5-7</linktext>
                    <shortdesc class="- map/shortdesc ">No information is held in the Peripheral
                        ID5, Peripheral ID6, and Peripheral ID7 Registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="ExternalDebugReserveControlRegister"
                href="pat1464890252201.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">EDRCR, External Debug Reserve Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">EDRCR, External Debug Reserve Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The EDRCR is part of the Debug registers
                        functional group.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452075087151.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch32 PMU registers</navtitle>
                <linktext class="- map/linktext ">AArch32 PMU registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the AArch32 PMU registers
                    and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440673893072.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch32 PMU register summary</navtitle>
                    <linktext class="- map/linktext ">AArch32 PMU register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The PMU counters and their associated
                        control registers are accessible in the AArch32 Execution state from the
                        internal CP15 system register interface with <codeph
                            class="+ topic/ph pr-d/codeph ">MCR</codeph> and <codeph
                            class="+ topic/ph pr-d/codeph ">MRC</codeph> instructions for 32-bit
                        registers and <codeph class="+ topic/ph pr-d/codeph ">MCRR</codeph> and
                            <codeph class="+ topic/ph pr-d/codeph ">MRRC</codeph> for 64-bit
                        registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="fvd1477940426136" href="fvd1477940426136.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCEID0, Performance Monitors Common Event
                        Identification Register 0</navtitle>
                    <linktext class="- map/linktext ">PMCEID0, Performance Monitors Common Event
                        Identification Register 0 (Ares/Enyo Specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCEID0 defines which common
                        architectural and common microarchitectural feature events are
                        implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="dsh1478112495083" href="dsh1478112495083.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCEID1, Performance Monitors Common Event
                        Identification Register 1</navtitle>
                    <linktext class="- map/linktext ">PMCEID1, Performance Monitors Common Event
                        Identification Register 1 (Ares/Enyo Specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCEID1 defines which common
                        architectural and common microarchitectural feature events are
                        implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PmcrPerformanceMonitorsControlRegister"
                href="vwh1474025890586.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCR, Performance Monitors Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMCR, Performance Monitors Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCR provides details of the Performance
                        Monitors implementation, including the number of counters implemented, and
                        configures and controls the counters.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452075099448.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch64 PMU registers</navtitle>
                <linktext class="- map/linktext ">AArch64 PMU registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the AArch64 PMU registers
                    and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440673879510.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 PMU register summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 PMU register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The PMU counters and their associated
                        control registers are accessible in the AArch64 Execution state with <codeph
                            class="+ topic/ph pr-d/codeph ">MRS</codeph> and <codeph
                            class="+ topic/ph pr-d/codeph ">MSR</codeph> instructions.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmceidr0PerformanceMonitorsCommonEventIdentificationRegister0 Pmceidr0El0PerformanceMonitorsCommonEventIdentificationRegister0EL0"
                href="ehx1477942842064.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCEID0_EL0, Performance Monitors Common
                        Event Identification Register 0, EL0</navtitle>
                    <linktext class="- map/linktext ">PMCEID0_EL0, Performance Monitors Common Event
                        Identification Register 0, EL0 (Ares/Enyo specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCEID0_EL0 defines which common
                        architectural and common microarchitectural feature events are
                        implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmceidr1PerformanceMonitorsCommonEventIdentificationRegister1 Pmceidr1El0PerformanceMonitorsCommonEventIdentificationRegister1EL0"
                href="wyw1478113204130.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCEID1_EL0, Performance Monitors Common
                        Event Identification Register 1, EL0</navtitle>
                    <linktext class="- map/linktext ">PMCEID1_EL0, Performance Monitors Common Event
                        Identification Register 1, EL0 (Ares/Enyo Specific)</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCEID1_EL0 defines which common
                        architectural and common microarchitectural feature events are
                        implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PmcrEl0PerformanceMonitorsControlRegisterEL0"
                href="evu1477587576653.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCR_EL0, Performance Monitors Control
                        Register, EL0</navtitle>
                    <linktext class="- map/linktext ">PMCR_EL0, Performance Monitors Control
                        Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCR_EL0 provides details of the
                        Performance Monitors implementation, including the number of counters
                        implemented, and configures and controls the counters.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452075112659.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Memory-mapped PMU registers</navtitle>
                <linktext class="- map/linktext ">Memory-mapped PMU registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the memory-mapped PMU
                    registers and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="joh1440673908507.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Memory-mapped PMU register
                        summary</navtitle>
                    <linktext class="- map/linktext ">Memory-mapped PMU register summary</linktext>
                    <shortdesc class="- map/shortdesc ">There are PMU registers that are accessible
                        through the external debug interface.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PmcrPerformanceMonitorsConfigurationRegister"
                href="lau1443689889680.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCFGR, Performance Monitors Configuration
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMCFGR, Performance Monitors Configuration
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCFGR contains PMU specific
                        configuration data.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmcir0PerformanceMonitorsComponentIdentificationRegister0"
                href="lau1443691157979.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCIDR0, Performance Monitors Component
                        Identification Register 0</navtitle>
                    <linktext class="- map/linktext ">PMCIDR0, Performance Monitors Component
                        Identification Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCIDR0 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmcir1PerformanceMonitorsComponentIdentificationRegister1"
                href="lau1443690906393.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCIDR1, Performance Monitors Component
                        Identification Register 1</navtitle>
                    <linktext class="- map/linktext ">PMCIDR1, Performance Monitors Component
                        Identification Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCIDR1 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmcir2PerformanceMonitorsComponentIdentificationRegister2"
                href="lau1443690983708.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCIDR2, Performance Monitors Component
                        Identification Register 2</navtitle>
                    <linktext class="- map/linktext ">PMCIDR2, Performance Monitors Component
                        Identification Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCIDR2 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmcir3PerformanceMonitorsComponentIdentificationRegister3"
                href="lau1443691250407.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCIDR3, Performance Monitors Component
                        Identification Register 3</navtitle>
                    <linktext class="- map/linktext ">PMCIDR3, Performance Monitors Component
                        Identification Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCIDR3 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmpir0PerformanceMonitorsPeripheralIdentificationRegister0"
                href="lau1443690386394.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPIDR0, Performance Monitors Peripheral
                        Identification Register 0</navtitle>
                    <linktext class="- map/linktext ">PMPIDR0, Performance Monitors Peripheral
                        Identification Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The PMPIDR0 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmpir1PerformanceMonitorsPeripheralIdentificationRegister1"
                href="lau1443690492063.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPIDR1, Performance Monitors Peripheral
                        Identification Register 1</navtitle>
                    <linktext class="- map/linktext ">PMPIDR1, Performance Monitors Peripheral
                        Identification Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The PMPIDR1 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmpir2PerformanceMonitorsPeripheralIdentificationRegister2"
                href="lau1443690586985.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPIDR2, Performance Monitors Peripheral
                        Identification Register 2</navtitle>
                    <linktext class="- map/linktext ">PMPIDR2, Performance Monitors Peripheral
                        Identification Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The PMPIDR2 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmpir3PerformanceMonitorsPeripheralIdentificationRegister3"
                href="lau1443690676556.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPIDR3, Performance Monitors Peripheral
                        Identification Register 3</navtitle>
                    <linktext class="- map/linktext ">PMPIDR3, Performance Monitors Peripheral
                        Identification Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The PMPIDR3 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmpir4PerformanceMonitorsPeripheralIdentificationRegister4"
                href="lau1443690763702.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPIDR4, Performance Monitors Peripheral
                        Identification Register 4</navtitle>
                    <linktext class="- map/linktext ">PMPIDR4, Performance Monitors Peripheral
                        Identification Register 4</linktext>
                    <shortdesc class="- map/shortdesc ">The PMPIDR4 provides information to identify
                        a Performance Monitor component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Pmpir57PerformanceMonitorsPeripheralIdentificationRegister57"
                href="lau1443690858119.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPIDRn, Performance Monitors Peripheral
                        Identification Register 5-7</navtitle>
                    <linktext class="- map/linktext ">PMPIDRn, Performance Monitors Peripheral
                        Identification Register 5-7</linktext>
                    <shortdesc class="- map/shortdesc ">No information is held in the Peripheral
                        ID5, Peripheral ID6, and Peripheral ID7 Registers.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="uyn1473169672870.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">PMU snapshot registers</navtitle>
                <linktext class="- map/linktext ">PMU snapshot registers</linktext>
                <shortdesc class="- map/shortdesc ">PMU snapshot registers are an <term
                        class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term>
                    extension to an <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph>
                    compliant PMU to support an external core monitor that connects to a system
                    profiler.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="ylb1473169716120.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMU snapshot register summary</navtitle>
                    <linktext class="- map/linktext ">PMU snapshot register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The snapshot registers are visible in an
                            <term class="- topic/term " outputclass="archterm">implementation
                            defined</term> region of the PMU external debug interface. Each time the
                        debugger sends a snapshot request, information is collected to see how the
                        code is executed in the different cores.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMPCSSRSnapshotProgramCounterSampleRegister"
                href="jub1473226957585.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMPCSSR, Snapshot Program Counter Sample
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMPCSSR, Snapshot Program Counter Sample
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMPCSSR is an alias for the PCSR
                        register.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMCIDSSRSnapshotCONTEXTIDREL1SampleRegister"
                href="vqc1473172331269.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMCIDSSR, Snapshot CONTEXTIDR_EL1 Sample
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCIDSSR is an alias for the CIDSR
                        register.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMCID2SSRSnapshotCONTEXTIDREL2SampleRegister"
                href="nls1473172127906.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMCID2SSR, Snapshot CONTEXTIDR_EL2 Sample
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCID2SSR is an alias for the CID2SR
                        register.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMSSSRPMUSnapshotStatusRegister"
                href="hia1473229271650.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMSSSR, PMU Snapshot Status
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMSSSR, PMU Snapshot Status
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMSSSR holds status information about
                        the captured counters.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMOVSSRPMUOverflowStatusSnapshotRegister"
                href="vcq1473172538334.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMOVSSR, PMU Overflow Status Snapshot
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMOVSSR, PMU Overflow Status Snapshot
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMOVSSR is a captured copy of
                        PMOVSR.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMCCNTSRPMUCycleCounterSnapshotRegister"
                href="rcc1473170931764.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMCCNTSR, PMU Cycle Counter Snapshot
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMCCNTSR, PMU Cycle Counter Snapshot
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMCCNTSR is a captured copy of
                        PMCCNTR_EL0.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMEVCNTSRnPMUCycleCounterSnapshotRegister"
                href="nvv1473172414952.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMEVCNTSRn, PMU Cycle Counter Snapshot
                        Registers 0-5</navtitle>
                    <linktext class="- map/linktext ">PMEVCNTSRn, PMU Cycle Counter Snapshot
                        Registers 0-5</linktext>
                    <shortdesc class="- map/shortdesc ">The PMEVCNTSRn, are captured copies of
                        PMEVCNTRn_EL0, n is 0-5.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="PMSSCRPMUSnapshotCaptureRegister"
                href="rpf1473227989981.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">PMSSCR, PMU Snapshot Capture
                        Register</navtitle>
                    <linktext class="- map/linktext ">PMSSCR, PMU Snapshot Capture
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The PMSSCR provides a mechanism for software
                        to initiate a sample.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="hfj1483524861838.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">AArch64 AMU registers</navtitle>
                <linktext class="- map/linktext ">AArch64 AMU registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the AArch64 AMU registers
                    and shows examples of how to use them.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="bpu1483524952193.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AArch64 AMU register summary</navtitle>
                    <linktext class="- map/linktext ">AArch64 AMU register summary</linktext>
                    <shortdesc class="- map/shortdesc ">The following table gives a summary of the
                            <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> AMU registers in the
                        AArch64 Execution state.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="amcntenclrel0" href="yoh1483534950148.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMCNTENCLR_EL0, Activity Monitors Count
                        Enable Clear Register, EL0</navtitle>
                    <linktext class="- map/linktext ">AMCNTENCLR_EL0, Activity Monitors Count Enable
                        Clear Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The AMCNTENCLR_EL0 disables the activity
                        monitor counters implemented, AMEVCNTR0-4.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="amcntensetelo" href="lxh1483535755178.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMCNTENSET_EL0, Activity Monitors Count
                        Enable Set Register, EL0</navtitle>
                    <linktext class="- map/linktext ">AMCNTENSET_EL0, Activity Monitors Count Enable
                        Set Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The AMCNTENSET_EL0 enables the activity
                        monitor counters implemented, AMEVCNTRn (n is 0-4).</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="amcfgrel0" href="cxj1483536984411.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMCFGR_EL0, Activity Monitors Configuration
                        Register, EL0</navtitle>
                    <linktext class="- map/linktext ">AMCFGR_EL0, Activity Monitors Configuration
                        Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The AMCFGR_EL0 provides information on the
                        number of activity counters implemented and their size. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="amuserenrel0" href="orf1483602317618.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMUSERENR_EL0, Activity Monitor EL0 Enable
                        access, EL0</navtitle>
                    <linktext class="- map/linktext ">AMUSERENR_EL0, Activity Monitor EL0 Enable
                        access, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The AMUSERENR_EL0 enables or disables EL0
                        access to the activity monitors. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="amxevcntrel0" href="pak1483604323973.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMEVCNTRn_EL0, Activity Monitor Event
                        Counter Register, EL0</navtitle>
                    <linktext class="- map/linktext ">AMEVCNTRn_EL0, Activity Monitor Event Counter
                        Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The activity counters AMEVCNTRn_EL0 are
                        directly accessible in the memory mapped-view. n is 0-4.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="amxevtyperel0" href="xwa1483605345151.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">AMEVTYPERn_EL0, Activity Monitor Event Type
                        Register, EL0</navtitle>
                    <linktext class="- map/linktext ">AMEVTYPERn_EL0, Activity Monitor Event Type
                        Register, EL0</linktext>
                    <shortdesc class="- map/shortdesc ">The activity counters AMEVTYPER_EL0n are
                        directly accessible in the memory mapped view, where n is 0-4.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
        <chapter class="- map/topicref bookmap/chapter " href="ste1452075127598.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">ETM registers</navtitle>
                <linktext class="- map/linktext ">ETM registers</linktext>
                <shortdesc class="- map/shortdesc ">This chapter describes the ETM
                    registers.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="EtmRegisterSummary" href="joh1440674636718.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">ETM register summary</navtitle>
                    <linktext class="- map/linktext ">ETM register summary</linktext>
                    <shortdesc class="- map/shortdesc ">This section summarizes the ETM trace unit
                        registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcacatrnAddressComparatorAccessTypeRegisters07"
                href="lau1443703005538.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCACATRn, Address Comparator Access Type
                        Registers 0-7</navtitle>
                    <linktext class="- map/linktext ">TRCACATRn, Address Comparator Access Type
                        Registers 0-7</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCACATRn control the access for the
                        corresponding address comparators.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcacvrnAddressComparatorValueRegisters07"
                href="lau1443702931501.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCACVRn, Address Comparator Value Registers
                        0-7</navtitle>
                    <linktext class="- map/linktext ">TRCACVRn, Address Comparator Value Registers
                        0-7</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCACVRn indicate the address for the
                        address comparators.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcauthstatusAuthenticationStatusRegister"
                href="lau1443704023626.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCAUTHSTATUS, Authentication Status
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCAUTHSTATUS, Authentication Status
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCAUTHSTATUS indicates the current
                        level of tracing permitted by the system.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcauxctrlAuxiliaryControlRegister"
                href="pat1464966166223.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCAUXCTLR, Auxiliary Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCAUXCTLR, Auxiliary Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCAUXCTLR provides <term
                            class="- topic/term " outputclass="archterm">implementation
                            defined</term> configuration and control options.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcbbctlrBranchBroadcastControlRegister"
                href="lau1443695108725.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCBBCTLR, Branch Broadcast Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCBBCTLR, Branch Broadcast Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCBBCTLR controls how branch
                        broadcasting behaves, and allows branch broadcasting to be enabled for
                        certain memory regions.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcccctlrCycleCountControlRegister"
                href="lau1443695683697.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCCCTLR, Cycle Count Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCCCCTLR, Cycle Count Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCCCTLR sets the threshold value for
                        cycle counting.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccidcctlr0ContextIdComparatorControlRegister0"
                href="lau1443703206624.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCIDCCTLR0, Context ID Comparator Control
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCCIDCCTLR0, Context ID Comparator Control
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCIDCCTLR0 controls the mask value for
                        the context ID comparators.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccidcvr0ContextIdComparatorValueRegister0"
                href="lau1443703072337.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCIDCVR0, Context ID Comparator Value
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCCIDCVR0, Context ID Comparator Value
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCIDCVR0 contains a Context ID
                        value.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccidr0EtmComponentIdentificationRegister0"
                href="lau1443704592612.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCIDR0, ETM Component Identification
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCCIDR0, ETM Component Identification
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCIDR0 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccidr1EtmComponentIdentificationRegister1"
                href="lau1443704606244.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCIDR1, ETM Component Identification
                        Register 1</navtitle>
                    <linktext class="- map/linktext ">TRCCIDR1, ETM Component Identification
                        Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCIDR1 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccidr2EtmComponentIdentificationRegister2"
                href="lau1443704620127.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCIDR2, ETM Component Identification
                        Register 2</navtitle>
                    <linktext class="- map/linktext ">TRCCIDR2, ETM Component Identification
                        Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCIDR2 provides information to
                        identify a CTI component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccidr3EtmComponentIdentificationRegister3"
                href="lau1443704635879.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCIDR3, ETM Component Identification
                        Register 3</navtitle>
                    <linktext class="- map/linktext ">TRCCIDR3, ETM Component Identification
                        Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCIDR3 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcclaimclrClaimTagClearRegister"
                href="lau1443703662502.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCLAIMCLR, Claim Tag Clear
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCCLAIMCLR, Claim Tag Clear
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCLAIMCLR clears bits in the claim tag
                        and determines the current value of the claim tag.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcclaimsetClaimTagSetRegister"
                href="lau1443703599787.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCLAIMSET, Claim Tag Set
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCCLAIMSET, Claim Tag Set Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCLAIMSET sets bits in the claim tag
                        and determines the number of claim tag bits implemented.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccntctlr0CounterControlRegister0"
                href="lau1443696662446.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCNTCTLR0, Counter Control Register
                        0</navtitle>
                    <linktext class="- map/linktext ">TRCCNTCTLR0, Counter Control Register
                        0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCNTCTLR0 controls the
                        counter.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trccntctlr1CounterControlRegister1"
                href="lau1443696720047.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCNTCTLR1, Counter Control Register
                        1</navtitle>
                    <linktext class="- map/linktext ">TRCCNTCTLR1, Counter Control Register
                        1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCNTCTLR1 controls the
                        counter.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrccntrldvrnCounterReloadValueRegisters01"
                href="lau1443696601746.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCNTRLDVRn, Counter Reload Value Registers
                        0-1</navtitle>
                    <linktext class="- map/linktext ">TRCCNTRLDVRn, Counter Reload Value Registers
                        0-1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCNTRLDVRn define the reload value for
                        the counter.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrccntvrnCounterValueRegisters01"
                href="pat1464972464494.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCNTVRn, Counter Value Registers
                        0-1</navtitle>
                    <linktext class="- map/linktext ">TRCCNTVRn, Counter Value Registers
                        0-1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCNTVRn contain the current counter
                        value.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcconfigrTraceConfigurationRegister"
                href="lau1443695039065.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCONFIGR, Trace Configuration
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCCONFIGR, Trace Configuration
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCONFIGR controls the tracing
                        options.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcdevaff0DeviceAffinityRegister0"
                href="lau1443703721336.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCDEVAFF0, Device Affinity Register
                        0</navtitle>
                    <linktext class="- map/linktext ">TRCDEVAFF0, Device Affinity Register
                        0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCDEVAFF0 provides an additional core
                        identification mechanism for scheduling purposes in a cluster. TRCDEVAFF0 is
                        a read-only copy of MPIDR accessible from the external debug
                        interface.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcdevaff1DeviceAffinityRegister1"
                href="lau1443703849852.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCDEVAFF1, Device Affinity Register
                        1</navtitle>
                    <linktext class="- map/linktext ">TRCDEVAFF1, Device Affinity Register
                        1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCDEVAFF1 is a read-only copy of
                        MPIDR_EL1[63:32] as seen from EL3, unaffected by VMPIDR_EL2.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcdevarchDeviceArchitectureRegister"
                href="lau1443704093741.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCDEVARCH, Device Architecture
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCDEVARCH, Device Architecture
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCDEVARCH identifies the ETM trace unit
                        as an ETMv4 component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcdevidDeviceIdRegister"
                href="lau1443704153576.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCDEVID, Device ID Register</navtitle>
                    <linktext class="- map/linktext ">TRCDEVID, Device ID Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCDEVID indicates the capabilities of
                        the ETM trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcdevtypeDeviceTypeRegister"
                href="lau1443704215095.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCDEVTYPE, Device Type Register</navtitle>
                    <linktext class="- map/linktext ">TRCDEVTYPE, Device Type Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCDEVTYPE indicates the type of the
                        component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trceventctl0rEventControl0Register"
                href="lau1443695289016.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCEVENTCTL0R, Event Control 0
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCEVENTCTL0R, Event Control 0
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCEVENTCTL0R controls the tracing of
                        events in the trace stream. The events also drive the external outputs from
                        the ETM trace unit. The events are selected from the Resource
                        Selectors.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trceventctl1rEventControl1Register"
                href="lau1443695387135.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCEVENTCTL1R, Event Control 1
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCEVENTCTL1R, Event Control 1
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCEVENTCTL1R controls the behavior of
                        the events that TRCEVENTCTL0R selects.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcextinselrExternalInputSelectRegister"
                href="lau1443696541551.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCEXTINSELR, External Input Select
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCEXTINSELR, External Input Select
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCEXTINSELR controls the selectors that
                        choose an external input as a resource in the ETM trace unit. You can use
                        the Resource Selectors to access these external input resources.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr0IdRegister0" href="lau1443697792053.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR0, ID Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCIDR0, ID Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR0 returns the tracing capabilities
                        of the ETM trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr1IdRegister1" href="lau1443697865564.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR1, ID Register 1</navtitle>
                    <linktext class="- map/linktext ">TRCIDR1, ID Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR1 returns the base architecture of
                        the trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr2IdRegister2" href="lau1443697930252.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR2, ID Register 2</navtitle>
                    <linktext class="- map/linktext ">TRCIDR2, ID Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR2 returns the maximum size of six
                        parameters in the trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr3IdRegister3" href="lau1443697990859.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR3, ID Register 3</navtitle>
                    <linktext class="- map/linktext ">TRCIDR3, ID Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR3 indicates:</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr4IdRegister4" href="lau1443698265471.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR4, ID Register 4</navtitle>
                    <linktext class="- map/linktext ">TRCIDR4, ID Register 4</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR4 indicates the resources
                        available in the ETM trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr5IdRegister5" href="lau1443698343336.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR5, ID Register 5</navtitle>
                    <linktext class="- map/linktext ">TRCIDR5, ID Register 5</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR5 returns how many resources the
                        trace unit supports.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr8IdRegister8" href="lau1443696847925.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR8, ID Register 8</navtitle>
                    <linktext class="- map/linktext ">TRCIDR8, ID Register 8</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR8 returns the maximum speculation
                        depth of the instruction trace stream.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr9IdRegister9" href="lau1443696910101.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR9, ID Register 9</navtitle>
                    <linktext class="- map/linktext ">TRCIDR9, ID Register 9</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR9 returns the number of P0
                        right-hand keys that the trace unit can use.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr10IdRegister10"
                href="lau1443697458622.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR10, ID Register 10</navtitle>
                    <linktext class="- map/linktext ">TRCIDR10, ID Register 10</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR10 returns the number of P1
                        right-hand keys that the trace unit can use.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr11IdRegister11"
                href="lau1443697529862.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR11, ID Register 11</navtitle>
                    <linktext class="- map/linktext ">TRCIDR11, ID Register 11</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR11 returns the number of special
                        P1 right-hand keys that the trace unit can use.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr12IdRegister12"
                href="lau1443697593841.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR12, ID Register 12</navtitle>
                    <linktext class="- map/linktext ">TRCIDR12, ID Register 12</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR12 returns the number of
                        conditional instruction right-hand keys that the trace unit can
                        use.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcidr13IdRegister13"
                href="lau1443697665125.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIDR13, ID Register 13</navtitle>
                    <linktext class="- map/linktext ">TRCIDR13, ID Register 13</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIDR13 returns the number of special
                        conditional instruction right-hand keys that the trace unit can
                        use.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcimspec0ImplementationSpecificRegister0"
                href="lau1443697727628.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCIMSPEC0, <term class="- topic/term "
                            outputclass="archterm">Implementation Specific</term> Register
                        0</navtitle>
                    <linktext class="- map/linktext ">TRCIMSPEC0, Implementation Specific Register
                        0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCIMSPEC0 shows the presence of any
                            <term class="- topic/term " outputclass="archterm">implementation
                            specific</term> features, and enables any features that are
                        provided.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcitatbidrIntegrationAtbIdentificationRegister"
                href="lau1443703275428.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCITATBIDR, Integration ATB Identification
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCITATBIDR, Integration ATB Identification
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCITATBIDR sets the state of output
                        pins, mentioned in the bit descriptions in this section.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcitctrlIntegrationModeControlRegister"
                href="lau1443703538622.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCITCTRL, Integration Mode Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCITCTRL, Integration Mode Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCITCTRL enables topology detection or
                        integration testing, by putting the ETM trace unit into integration
                        mode.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcitiatbinrIntegrationInstructionAtbInRegister"
                href="lau1443703410360.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCITIATBINR, Integration Instruction ATB In
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCITIATBINR, Integration Instruction ATB In
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCITIATBINR reads the state of the
                        input pins described in this section.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="TrcitiatboutrIntegrationInstructionAtbOutRegister" href="lau1443703477546.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCITIATBOUTR, Integration Instruction ATB
                        Out Register</navtitle>
                    <linktext class="- map/linktext ">TRCITIATBOUTR, Integration Instruction ATB Out
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCITIATBOUTR sets the state of the
                        output pins mentioned in the bit descriptions in this section.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="TrcitidatarIntegrationInstructionAtbDataRegister" href="jus1455877057850.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCITIDATAR, Integration Instruction ATB
                        Data Register</navtitle>
                    <linktext class="- map/linktext ">TRCITIDATAR, Integration Instruction ATB Data
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCITIDATAR sets the state of the
                            <keyword class="- topic/keyword " otherprops="g.signal.name"
                            >ATDATAMn</keyword> output pins shown in the TRCITIDATAR bit assignments
                        table.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrclarSoftwareLockAccessRegister"
                href="lau1443703894407.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCLAR, Software Lock Access
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCLAR, Software Lock Access
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCLAR controls access to registers
                        using the memory-mapped interface, when <keyword class="- topic/keyword "
                            otherprops="g.signal.name">PADDRDBG31</keyword> is LOW. </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrclsrSoftwareLockStatusRegister"
                href="lau1443703960810.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCLSR, Software Lock Status
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCLSR, Software Lock Status
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCLSR determines whether the software
                        lock is implemented, and indicates the current status of the software
                        lock.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcntvrnCounterValueRegisters01"
                href="lau1443696781432.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCCNTVRn, Counter Value Registers
                        0-1</navtitle>
                    <linktext class="- map/linktext ">TRCCNTVRn, Counter Value Registers
                        0-1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCCNTVRn contains the current counter
                        value.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcoslarOsLockAccessRegister"
                href="lau1443702603268.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCOSLAR, OS Lock Access Register</navtitle>
                    <linktext class="- map/linktext ">TRCOSLAR, OS Lock Access Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCOSLAR sets and clears the OS Lock, to
                        lock out external debugger accesses to the ETM trace unit
                        registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcoslsrOsLockStatusRegister"
                href="lau1443702697419.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCOSLSR, OS Lock Status Register</navtitle>
                    <linktext class="- map/linktext ">TRCOSLSR, OS Lock Status Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCOSLSR returns the status of the OS
                        Lock.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcpdcrPowerDownControlRegister"
                href="lau1443702788964.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPDCR, Power Down Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCPDCR, Power Down Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPDCR request to the system power
                        controller to keep the ETM trace unit powered up.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcpdsrPowerDownStatusRegister"
                href="lau1443702874401.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPDSR, Power Down Status
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCPDSR, Power Down Status Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPDSR indicates the power down status
                        of the ETM trace unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcpidr0EtmPeripheralIdentificationRegister0"
                href="lau1443704488946.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPIDR0, ETM Peripheral Identification
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCPIDR0, ETM Peripheral Identification
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPIDR0 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcpidr1EtmPeripheralIdentificationRegister1"
                href="lau1443704505352.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPIDR1, ETM Peripheral Identification
                        Register 1</navtitle>
                    <linktext class="- map/linktext ">TRCPIDR1, ETM Peripheral Identification
                        Register 1</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPIDR1 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcpidr2EtmPeripheralIdentificationRegister2"
                href="lau1443704522482.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPIDR2, ETM Peripheral Identification
                        Register 2</navtitle>
                    <linktext class="- map/linktext ">TRCPIDR2, ETM Peripheral Identification
                        Register 2</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPIDR2 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcpidr3EtmPeripheralIdentificationRegister3"
                href="lau1443704535743.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPIDR3, ETM Peripheral Identification
                        Register 3</navtitle>
                    <linktext class="- map/linktext ">TRCPIDR3, ETM Peripheral Identification
                        Register 3</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPIDR3 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcpidr4EtmPeripheralIdentificationRegister4"
                href="lau1443704548527.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPIDR4, ETM Peripheral Identification
                        Register 4</navtitle>
                    <linktext class="- map/linktext ">TRCPIDR4, ETM Peripheral Identification
                        Register 4</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPIDR4 provides information to
                        identify a trace component.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcpidrnEtmPeripheralIdentificationRegisters57"
                href="lau1443704563281.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPIDRn, ETM Peripheral Identification
                        Registers 5-7</navtitle>
                    <linktext class="- map/linktext ">TRCPIDRn, ETM Peripheral Identification
                        Registers 5-7</linktext>
                    <shortdesc class="- map/shortdesc ">No information is held in the Peripheral
                        ID5, Peripheral ID6, and Peripheral ID7 Registers.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcprgctlrProgrammingControlRegister"
                href="lau1443694852546.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCPRGCTLR, Programming Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCPRGCTLR, Programming Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCPRGCTLR enables the ETM trace
                        unit.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcrsctlrnResourceSelectionControlRegisters216"
                href="lau1443702362625.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCRSCTLRn, Resource Selection Control
                        Registers 2-16</navtitle>
                    <linktext class="- map/linktext ">TRCRSCTLRn, Resource Selection Control
                        Registers 2-16</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCRSCTLRn controls the trace resources.
                        There are eight resource pairs, the first pair is predefined as {0,1,pair=0}
                        and having reserved select registers. This leaves seven pairs to be
                        implemented as programmable selectors.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="TrcseqevrnSequencerStateTransitionControlRegisters02"
                href="lau1443696343445.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSEQEVRn, Sequencer State Transition
                        Control Registers 0-2</navtitle>
                    <linktext class="- map/linktext ">TRCSEQEVRn, Sequencer State Transition Control
                        Registers 0-2</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSEQEVRn defines the sequencer
                        transitions that progress to the next state or backwards to the previous
                        state. The ETM trace unit implements a sequencer state machine with up to
                        four states.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcseqrstevrSequencerResetControlRegister"
                href="lau1443696403857.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSEQRSTEVR, Sequencer Reset Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCSEQRSTEVR, Sequencer Reset Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSEQRSTEVR resets the sequencer to
                        state 0.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcseqstrSequencerStateRegister"
                href="lau1443696466833.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSEQSTR, Sequencer State
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCSEQSTR, Sequencer State Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSEQSTR holds the value of the current
                        state of the sequencer.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcssccr0SingleShotComparatorControlRegister0"
                href="lau1443702461337.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSSCCR0, Single-Shot Comparator Control
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCSSCCR0, Single-Shot Comparator Control
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSSCCR0 controls the single-shot
                        comparator.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcsscsr0SingleShotComparatorStatusRegister0"
                href="lau1443702525834.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSSCSR0, Single-Shot Comparator Status
                        Register 0</navtitle>
                    <linktext class="- map/linktext ">TRCSSCSR0, Single-Shot Comparator Status
                        Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSSCSR0 indicates the status of the
                        single-shot comparator. TRCSSCSR0 is sensitive to instruction
                        addresses.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcstallctlrStallControlRegister"
                href="lau1443695452965.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSTALLCTLR, Stall Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCSTALLCTLR, Stall Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSTALLCTLR enables the ETM trace unit
                        to stall the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core if the ETM trace
                        unit FIFO overflows.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcstatrStatusRegister"
                href="lau1443694956507.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSTATR, Status Register</navtitle>
                    <linktext class="- map/linktext ">TRCSTATR, Status Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSTATR indicates the ETM trace unit
                        status.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcsyncprSynchronizationPeriodRegister"
                href="lau1443695621011.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCSYNCPR, Synchronization Period
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCSYNCPR, Synchronization Period
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCSYNCPR controls how often periodic
                        trace synchronization requests occur.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrctraceidrTraceIdRegister"
                href="lau1443695953595.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCTRACEIDR, Trace ID Register</navtitle>
                    <linktext class="- map/linktext ">TRCTRACEIDR, Trace ID Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCTRACEIDR sets the trace ID for
                        instruction trace.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrctsctlrGlobalTimestampControlRegister"
                href="lau1443695520480.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCTSCTLR, Global Timestamp Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCTSCTLR, Global Timestamp Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCTSCTLR controls the insertion of
                        global timestamps in the trace streams. When the selected event is
                        triggered, the trace unit inserts a global timestamp into the trace streams.
                        The event is selected from one of the Resource Selectors.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcvictlrViewinstMainControlRegister"
                href="lau1443696042367.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCVICTLR, ViewInst Main Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCVICTLR, ViewInst Main Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCVICTLR controls instruction trace
                        filtering.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="TrcviiectlrViewinstIncludeExcludeControlRegister" href="lau1443696192648.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCVIIECTLR, ViewInst Include-Exclude
                        Control Register</navtitle>
                    <linktext class="- map/linktext ">TRCVIIECTLR, ViewInst Include-Exclude Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCVIIECTLR defines the address range
                        comparators that control the ViewInst Include/Exclude control.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="TrcvissctlrViewinstStartStopControlRegister"
                href="lau1443696267441.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCVISSCTLR, ViewInst Start-Stop Control
                        Register</navtitle>
                    <linktext class="- map/linktext ">TRCVISSCTLR, ViewInst Start-Stop Control
                        Register</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCVISSCTLR defines the single address
                        comparators that control the ViewInst Start/Stop logic.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="Trcvmidcvr0VmidComparatorValueRegister0"
                href="pat1466437487351.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCVMIDCVR0, VMID Comparator Value Register
                        0</navtitle>
                    <linktext class="- map/linktext ">TRCVMIDCVR0, VMID Comparator Value Register
                        0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCVMIDCVR0 contains a VMID
                        value.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref "
                keys="Trcvmidcctlr0VirtualContextIdentifierComparatorControlRegister0"
                href="erm1513187212132.xml" type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">TRCVMIDCCTLR0, Virtual context identifier
                        Comparator Control Register 0 </navtitle>
                    <linktext class="- map/linktext ">TRCVMIDCCTLR0, Virtual context identifier
                        Comparator Control Register 0</linktext>
                    <shortdesc class="- map/shortdesc ">The TRCVMIDCCTLR0 contains the Virtual
                        machine identifier mask value for the TRCVMIDCVR0 register.</shortdesc>
                </topicmeta>
            </topicref>
        </chapter>
    </part>


<!-- Appendices -->



    <appendices class="- map/topicref bookmap/appendices " locktitle="yes"
        href="geo1447779518835.xml" type="reference">
        <topicmeta class="- map/topicmeta ">
            <navtitle class="- topic/navtitle ">Appendices</navtitle>
            <linktext class="- map/linktext ">Appendices</linktext>
            <shortdesc class="- map/shortdesc ">This part describes the appendices of the <ph
                    class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm "
                            tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword "
                        >‑A76</keyword></ph> core.</shortdesc>
        </topicmeta>
        <appendix class="- map/topicref bookmap/appendix " href="skn1478611620752.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle "><ph class="- topic/ph "><keyword
                            class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                >Cortex</tm></keyword><keyword class="- topic/keyword "
                            >‑A76</keyword></ph> Core AArch32 UNPREDICTABLE behaviors</navtitle>
                <linktext class="- map/linktext ">Ares/Enyo Core AArch32 UNPREDICTABLE
                    behaviors</linktext>
                <shortdesc class="- map/shortdesc ">This appendix describes the cases in which the
                        <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                            class="- topic/keyword ">‑A76</keyword></ph> core implementation
                    diverges from the preferred behavior described in Armv8 AArch32 <term
                        class="- topic/term " outputclass="archterm">UNPREDICTABLE</term>
                    behaviors.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " href="zsu1423532514184.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Use of R15 by Instruction</navtitle>
                    <linktext class="- map/linktext ">Use of R15 by Instruction</linktext>
                    <shortdesc class="- map/shortdesc ">If the use of R15 as a base register for a
                        load or store is <term class="- topic/term " outputclass="archterm"
                            >unpredictable</term>, the value used by the load or store using R15 as
                        a base register is the <term class="- topic/term ">Program Counter</term>
                        (PC) with its usual offset and, in the case of T32 instructions, with the
                        forced word alignment. In this case, if the instruction specifies Writeback,
                        then the load or store is performed without Writeback.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " href="ohj1490885562644.xml" type="concept">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Load/Store accesses crossing page
                        boundaries</navtitle>
                    <linktext class="- map/linktext ">Load/Store accesses crossing page
                        boundaries</linktext>
                    <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                >‑A76</keyword></ph> core implements a set of behaviors for load or
                        store accesses that cross page boundaries.</shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="tol1478623191718" href="tol1478623191718.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Armv8 Debug UNPREDICTABLE
                        behaviors</navtitle>
                    <linktext class="- map/linktext ">Ares/Enyo Armv8 Debug UNPREDICTABLE
                        behaviors</linktext>
                    <shortdesc class="- map/shortdesc "> This section describes the behavior that
                        the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword
                                class="- topic/keyword ">‑A76</keyword></ph> core implements when:
                    </shortdesc>
                </topicmeta>
            </topicref>
            <topicref class="- map/topicref " keys="lqh1478852129477" href="lqh1478852129477.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Other UNPREDICTABLE behaviors</navtitle>
                    <linktext class="- map/linktext ">Ares/Enyo Other UNPREDICTABLE
                        behaviors</linktext>
                    <shortdesc class="- map/shortdesc ">This section describes other <term
                            class="- topic/term " outputclass="archterm">unpredictable</term>
                        behaviors.</shortdesc>
                </topicmeta>
            </topicref>
        </appendix>
        <appendix class="- map/topicref bookmap/appendix " href="ste1440517945969.xml"
            type="reference">
            <topicmeta class="- map/topicmeta ">
                <navtitle class="- topic/navtitle ">Revisions</navtitle>
                <linktext class="- map/linktext ">Revisions</linktext>
                <shortdesc class="- map/shortdesc ">This appendix describes the technical changes
                    between released issues of this book.</shortdesc>
            </topicmeta>
            <topicref class="- map/topicref " keys="ztr1473529076010" href="dlq1481136247263.xml"
                type="reference">
                <topicmeta class="- map/topicmeta ">
                    <navtitle class="- topic/navtitle ">Revisions</navtitle>
                    <linktext class="- map/linktext ">Enyo Revisions</linktext>
                    <shortdesc class="- map/shortdesc ">This appendix describes the technical
                        changes between released issues of this book </shortdesc>
                </topicmeta>
            </topicref>
        </appendix>
    </appendices>
    
    
    <!-- Backmatter -->
    <backmatter>
        <mapref href="glossaryentries.ditamap" navtitle="Glossary" toc="yes"/>
    </backmatter> 
    
    
    <!-- Relationship tables -->
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="aki1477563861415.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Components</navtitle>
                        <linktext class="- map/linktext ">Components</linktext>
                        <shortdesc class="- map/shortdesc "><ph class="- topic/ph ">In a standalone
                                configuration, the core consists of up to four cores and a <keyword
                                    class="- topic/keyword ">DSU</keyword> that connects the cores
                                to an external memory system.</ph>
                        </shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " href="joh1440666282384.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Memory Management Unit</navtitle>
                        <linktext class="- map/linktext ">Memory Management Unit</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the <term
                                class="- topic/term ">Memory Management Unit</term> (MMU) of the <ph
                                class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440666760590.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Level 1 memory system</navtitle>
                        <linktext class="- map/linktext ">Level 1 memory system</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the L1
                            instruction cache and data cache that make up the L1 memory
                            system.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440667326187.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Level 2 memory system</navtitle>
                        <linktext class="- map/linktext ">Level 2 memory system</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the L2 memory
                            system.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="ste1440493866830.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Generic Interrupt Controller CPU
                            interface</navtitle>
                        <linktext class="- map/linktext ">Generic Interrupt Controller CPU
                            interface</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the <ph
                                class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core implementation of the <keyword
                                class="- topic/keyword ">Arm</keyword>
                            <term class="- topic/term ">Generic Interrupt Controller</term> (GIC)
                            CPU interface.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="ste1440512327672.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Debug</navtitle>
                        <linktext class="- map/linktext ">Debug</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the <ph
                                class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core debug registers and shows examples of
                            how to use them.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="ste1440512807652.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Performance Monitor Unit</navtitle>
                        <linktext class="- map/linktext ">Performance Monitor Unit</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the <term
                                class="- topic/term ">Performance Monitor Unit</term> (PMU) and the
                            registers that it uses.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="ste1440513289627.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Embedded Trace Macrocell</navtitle>
                        <linktext class="- map/linktext ">Embedded Trace Macrocell</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the ETM for the
                                <ph class="- topic/ph "><keyword class="- topic/keyword "><tm
                                        class="- topic/tm " tmtype="reg"
                                    >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="lau1465393370075.xml" linking="sourceonly"
                    toc="no" type="concept">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">About power management</navtitle>
                        <linktext class="- map/linktext ">About power management</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core provides mechanisms to control both
                            dynamic and static power dissipation.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " href="vyz1474288642391.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Power domain states for power
                            modes</navtitle>
                        <linktext class="- map/linktext ">Power domain states for power
                            modes</linktext>
                        <shortdesc class="- map/shortdesc ">The power domains can be controlled
                            independently to give different combinations when powered-up and
                            powered-down.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1441894748225.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Power control</navtitle>
                        <linktext class="- map/linktext ">Power control</linktext>
                        <shortdesc class="- map/shortdesc ">All power mode transitions are performed
                            at the request of the power controller, using a P-Channel interface to
                            communicate with the <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core. </shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>

    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="normal">
                <topicref class="- map/topicref " href="xil1477667346785.xml" linking="normal"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">About the Generic Interrupt Controller
                            CPU interface</navtitle>
                        <linktext class="- map/linktext ">Ares About the GIC CPU
                            interface</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core implements the GIC CPU interface as
                            described in the <keyword class="- topic/keyword "><tm
                                    class="- topic/tm " tmtype="reg">Arm</tm></keyword>
                            <term class="- topic/term "> Generic Interrupt Controller Architecture
                                Specification.</term></shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " href="ste1440662768724.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">GIC registers</navtitle>
                        <linktext class="- map/linktext ">GIC registers</linktext>
                        <shortdesc class="- map/shortdesc ">This chapter describes the GIC
                            registers.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="joh1440673246448.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Core interfaces</navtitle>
                        <linktext class="- map/linktext ">Core interfaces</linktext>
                        <shortdesc class="- map/shortdesc ">System register access allows the core
                            to directly access certain debug registers.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " href="joh1440673344537.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External debug interface</navtitle>
                        <linktext class="- map/linktext ">External debug interface</linktext>
                        <shortdesc class="- map/shortdesc ">For information about external debug
                            interface, including debug memory map and debug signals, see the <ph
                                class="- topic/ph "><cite class="- topic/cite "><ph
                                        class="- topic/ph ">
                                        <keyword class="- topic/keyword "><tm class="- topic/tm "
                                                tmtype="reg">Arm</tm></keyword>
                                        <ph class="- topic/ph "><keyword class="- topic/keyword "
                                                  ><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                                Shared Unit</keyword></ph> Technical Reference
                                        Manual</ph></cite></ph>.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="joh1440673335878.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Debug events</navtitle>
                        <linktext class="- map/linktext ">Debug events</linktext>
                        <shortdesc class="- map/shortdesc ">A debug event can be a software debug
                            event or a halting debug event.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " href="joh1440673344537.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External debug interface</navtitle>
                        <linktext class="- map/linktext ">External debug interface</linktext>
                        <shortdesc class="- map/shortdesc ">For information about external debug
                            interface, including debug memory map and debug signals, see the <ph
                                class="- topic/ph "><cite class="- topic/cite "><ph
                                        class="- topic/ph ">
                                        <keyword class="- topic/keyword "><tm class="- topic/tm "
                                                tmtype="reg">Arm</tm></keyword>
                                        <ph class="- topic/ph "><keyword class="- topic/keyword "
                                                  ><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                                Shared Unit</keyword></ph> Technical Reference
                                        Manual</ph></cite></ph>.</shortdesc>
                    </topicmeta>
                </topicref>
                <topicref class="- map/topicref " href="joh1440596976629.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">About clocks, resets, and input
                            synchronization</navtitle>
                        <linktext class="- map/linktext ">About clocks, resets, and input
                            synchronization</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core supports hierarchical clock
                            gating.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="joh1440673858173.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">About the PMU</navtitle>
                        <linktext class="- map/linktext ">About the PMU</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core includes performance monitors that
                            enable you to gather various statistics on the operation of the core and
                            its memory system during runtime. These provide useful information about
                            the behavior of the core that you can use when debugging or profiling
                            code.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " keyref="PmuEvents" href="tgw1477591342487.xml"
                    linking="targetonly" toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">PMU events</navtitle>
                        <linktext class="- map/linktext ">PMU events (Ares/Enyo/Deimos
                            Specific)</linktext>
                        <shortdesc class="- map/shortdesc ">The following table shows the events
                            that are generated and the numbers that the PMU uses to reference the
                            events. The table also shows the bit position of each event on the event
                            bus. Event reference numbers that are not listed are
                            reserved.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>




    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="joh1440674631854.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">ETM trace unit register
                            interfaces</navtitle>
                        <linktext class="- map/linktext ">ETM trace unit register
                            interfaces</linktext>
                        <shortdesc class="- map/shortdesc ">The <ph class="- topic/ph "><keyword
                                    class="- topic/keyword "><tm class="- topic/tm " tmtype="reg"
                                        >Cortex</tm></keyword><keyword class="- topic/keyword "
                                    >‑A76</keyword></ph> core supports only memory-mapped interface
                            to trace registers.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " href="joh1440673344537.xml" linking="targetonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">External debug interface</navtitle>
                        <linktext class="- map/linktext ">External debug interface</linktext>
                        <shortdesc class="- map/shortdesc ">For information about external debug
                            interface, including debug memory map and debug signals, see the <ph
                                class="- topic/ph "><cite class="- topic/cite "><ph
                                        class="- topic/ph ">
                                        <keyword class="- topic/keyword "><tm class="- topic/tm "
                                                tmtype="reg">Arm</tm></keyword>
                                        <ph class="- topic/ph "><keyword class="- topic/keyword "
                                                  ><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                                Shared Unit</keyword></ph> Technical Reference
                                        Manual</ph></cite></ph>.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
    <reltable class="- map/reltable " title="Related information" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="joh1440674845060.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">Interaction with the PMU and
                            Debug</navtitle>
                        <linktext class="- map/linktext ">Interaction with the PMU and
                            Debug</linktext>
                        <shortdesc class="- map/shortdesc ">This section describes the interaction
                            with the PMU and the effect of debug double lock on trace register
                            access.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " keyref="PmuEvents" href="tgw1477591342487.xml"
                    linking="targetonly" toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">PMU events</navtitle>
                        <linktext class="- map/linktext ">PMU events (Ares/Enyo/Deimos
                            Specific)</linktext>
                        <shortdesc class="- map/shortdesc ">The following table shows the events
                            that are generated and the numbers that the PMU uses to reference the
                            events. The table also shows the bit position of each event on the event
                            bus. Event reference numbers that are not listed are
                            reserved.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
    <reltable class="- map/reltable " title="Performance Monitor Unit" toc="no">
        <relrow class="- map/relrow ">
            <relcell class="- map/relcell " linking="sourceonly">
                <topicref class="- map/topicref " href="joh1440673879510.xml" linking="sourceonly"
                    toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">AArch64 PMU register summary</navtitle>
                        <linktext class="- map/linktext ">AArch64 PMU register summary</linktext>
                        <shortdesc class="- map/shortdesc ">The PMU counters and their associated
                            control registers are accessible in the AArch64 Execution state with
                                <codeph class="+ topic/ph pr-d/codeph ">MRS</codeph> and <codeph
                                class="+ topic/ph pr-d/codeph ">MSR</codeph>
                            instructions.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
            <relcell class="- map/relcell " linking="targetonly">
                <topicref class="- map/topicref " keyref="PmuEvents" href="tgw1477591342487.xml"
                    linking="targetonly" toc="no" type="reference">
                    <topicmeta class="- map/topicmeta ">
                        <navtitle class="- topic/navtitle ">PMU events</navtitle>
                        <linktext class="- map/linktext ">PMU events (Ares/Enyo/Deimos
                            Specific)</linktext>
                        <shortdesc class="- map/shortdesc ">The following table shows the events
                            that are generated and the numbers that the PMU uses to reference the
                            events. The table also shows the bit position of each event on the event
                            bus. Event reference numbers that are not listed are
                            reserved.</shortdesc>
                    </topicmeta>
                </topicref>
            </relcell>
        </relrow>
    </reltable>
</bookmap>
