Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu May 16 16:43:28 2024
| Host         : index-pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file chenillard_control_sets_placed.rpt
| Design       : chenillard
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              21 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | LED[10]_i_1_n_0 | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[11]_i_1_n_0 | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[2]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[13]_i_1_n_0 | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[14]_i_1_n_0 | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[12]_i_1_n_0 | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[1]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[15]_i_1_n_0 | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[3]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[4]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[6]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[7]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[8]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[9]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[5]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | LED[0]_i_1_n_0  | RST_IBUF         |                1 |              1 |
|  CLK_IBUF_BUFG | led_sel         | RST_IBUF         |                2 |              5 |
|  CLK_IBUF_BUFG |                 | RST_IBUF         |                6 |             25 |
+----------------+-----------------+------------------+------------------+----------------+


