
---------- Begin Simulation Statistics ----------
host_inst_rate                                 226018                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380372                       # Number of bytes of host memory used
host_seconds                                    88.49                       # Real time elapsed on the host
host_tick_rate                              254023935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022478                       # Number of seconds simulated
sim_ticks                                 22478292000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4692921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 27787.316138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23802.237760                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4273585                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11652222000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089355                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               419336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            283753                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3227155000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028891                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135582                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 55434.426914                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58300.718465                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2091261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   10886046454                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.085843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              196377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           124180                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4209136971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72197                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 29583.345530                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.054828                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           88823                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2627681500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6980559                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 36605.152813                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 35789.429976                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6364846                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     22538268454                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.088204                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                615713                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             407933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7436291971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029765                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207779                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997029                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000494                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.957449                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.505725                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6980559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 36605.152813                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 35789.429976                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6364846                       # number of overall hits
system.cpu.dcache.overall_miss_latency    22538268454                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.088204                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               615713                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            407933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7436291971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029765                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207779                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167885                       # number of replacements
system.cpu.dcache.sampled_refs                 168909                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.704587                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6427803                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525057629000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72157                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13082483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69395.973154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 67484.716157                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13082185                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20680000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  298                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15454000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             229                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        86125                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56879.065217                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       344500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13082483                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69395.973154                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 67484.716157                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13082185                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20680000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   298                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15454000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              229                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.206069                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            105.507317                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13082483                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69395.973154                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 67484.716157                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13082185                       # number of overall hits
system.cpu.icache.overall_miss_latency       20680000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  298                       # number of overall misses
system.cpu.icache.overall_mshr_hits                68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15454000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             229                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    230                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                105.507317                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13082185                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 72689.282756                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      5766949626                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 79337                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33326                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     80131.811880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 89324.549506                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        14572                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1502792000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.562744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      18754                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    8432                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       922008000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.309728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 10322                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135813                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       77456.353699                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  73098.835876                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         110198                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1984044500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.188605                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        25615                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      8175                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1274697500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.128397                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   17438                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    63440.791078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47568.881686                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2466006990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1849050000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72157                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72157                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.577417                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169139                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        78587.223061                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   79132.042507                       # average overall mshr miss latency
system.l2.demand_hits                          124770                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3486836500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.262323                       # miss rate for demand accesses
system.l2.demand_misses                         44369                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      16607                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2196705500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.164125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    27760                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.248529                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.280998                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4071.901327                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4603.870961                       # Average occupied blocks per context
system.l2.overall_accesses                     169139                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       78587.223061                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  74359.273612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         124770                       # number of overall hits
system.l2.overall_miss_latency             3486836500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.262323                       # miss rate for overall accesses
system.l2.overall_misses                        44369                       # number of overall misses
system.l2.overall_mshr_hits                     16607                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        7963655126                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.633189                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  107097                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.398339                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         31603                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        55180                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       158982                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            87309                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        16493                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          89470                       # number of replacements
system.l2.sampled_refs                         100075                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       8675.772288                       # Cycle average of tags in use
system.l2.total_refs                           157860                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            44421                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31545270                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1655204                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1736162                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51049                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1743135                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1758650                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7513                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       215659                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11778764                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.852214                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.873905                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8851125     75.14%     75.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       735591      6.25%     81.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       576371      4.89%     86.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483912      4.11%     90.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       396282      3.36%     93.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        85656      0.73%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79901      0.68%     95.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       354267      3.01%     98.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       215659      1.83%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11778764                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50942                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6648412                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.341131                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.341131                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1223682                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          113                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7621                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21391452                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6849586                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3647116                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1165152                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58379                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4686411                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4498868                       # DTB hits
system.switch_cpus_1.dtb.data_misses           187543                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3486627                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3301537                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           185090                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199784                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197331                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2453                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1758650                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3077943                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7363781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        40241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             25975167                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        684919                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.131132                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3078046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1662717                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.936810                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12943916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.006747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.178236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8658105     66.89%     66.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580502      4.48%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          48427      0.37%     71.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37610      0.29%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         447123      3.45%     75.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43387      0.34%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         520247      4.02%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         810048      6.26%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1798467     13.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12943916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                467397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1027025                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73033                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.143963                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5972839                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1335811                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7678200                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14143223                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812375                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6237578                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.054574                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14344345                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61817                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        486219                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4862064                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       105522                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1847158                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     16827591                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4637028                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       282538                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15342041                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           38                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1165152                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10400                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       969093                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1565                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64565                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1918171                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       550771                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64565                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        56898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.745639                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.745639                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7669407     49.09%     49.09% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4039      0.03%     49.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865340      5.54%     54.65% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3372      0.02%     54.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.67% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1019332      6.52%     61.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          673      0.00%     61.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4712095     30.16%     91.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350242      8.64%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15624581                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        57626                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003688                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          756      1.31%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          132      0.23%      1.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42997     74.61%     76.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv           16      0.03%     76.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     76.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        13096     22.73%     98.91% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          629      1.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12943916                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.207098                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.847320                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7725341     59.68%     59.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1537523     11.88%     71.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       711614      5.50%     77.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1066721      8.24%     85.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       902129      6.97%     92.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       251461      1.94%     94.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       655536      5.06%     99.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        84098      0.65%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         9493      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12943916                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.165030                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16754558                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15624581                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6673395                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        10310                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3315865                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3077973                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3077943                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984932                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       998264                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4862064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1847158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13411313                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       959350                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21143                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6940728                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       243680                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         9619                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     29544906                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     20908057                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14539481                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3613346                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1165152                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       265339                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7500018                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       456382                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  8087                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
