Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 21 11:53:02 2025
| Host         : sudescmptr running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_control_sets_placed.rpt
| Design       : uart
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            5 |
| Yes          | No                    | No                     |              13 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                           | data_out_valid_i_1_n_0     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | tx_i_1_n_0                |                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                           |                            |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG | rx_bit_index              | rx_bit_index[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | tx_bit_index              | tx_bit_index[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | rx_clk_counter[8]_i_1_n_0 |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | rx_clk_counter[8]_i_1_n_0 | rx_clk_counter[9]_i_1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | data_out[7]_i_1_n_0       | reset_IBUF                 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | rx_clk_counter[8]_i_1_n_0 | rx_clk_counter[15]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | tx_shift_reg              |                            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | tx_sending                | tx_i_1_n_0                 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                           | reset_IBUF                 |                4 |             12 |         3.00 |
+----------------+---------------------------+----------------------------+------------------+----------------+--------------+


