/**
 ******************************************************************************
 * @file           : main.c
 * @author         : Auto-generated by STM32CubeIDE
 * @brief          : Main program body
 ******************************************************************************
 * @attention
 *
 * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
 * All rights reserved.</center></h2>
 *
 * This software component is licensed by ST under BSD 3-Clause license,
 * the "License"; You may not use this file except in compliance with the
 * License. You may obtain a copy of the License at:
 *                        opensource.org/licenses/BSD-3-Clause
 *
 ******************************************************************************
 */


/*
 *  How do GPIO pins interrupt the processor?
 *  Some peripherals deliver their interrupt to the NVIC over the EXTI[0:4] line (EXTernal Interrupt/event controller). Others deliver it directly to NVIC.
 *
 *
 *  PinGroup  SYSCFG_EXTICRx	Line
 *  P[A:I]0   	--MUX0->		EXTI0
 *  P[A:I]1   	--MUX1-> 		EXTI1
 *  P[A:I]2   	--MUX2->		EXTI2
 *  P[A:I]3   	--MUX3->		EXTI3
 *  P[A:I]4   	--MUX4->		EXTI4
 *
 *	Notable Registers to configure EXTI lines:
 *	. Pending Request Register (EXTI_PR)
 *	. Interrupt Mask Register (EXTI_IMR)
 *	. Software Interrupt Event Register (EXTI_SWIER)
 *	. Rising Trigger Selection Register (EXTI_RTSR)
 *	. Falling Trigger Selection Register (EXTI_FTSR)
 *
 *
 *
 *
 *
 */

#include <stdint.h>

#define SRAM_ADDRESS1			0x20000004U

int main(void)
{
    uint32_t value = 0;
    uint32_t volatile *p = (uint32_t*) SRAM_ADDRESS1;

    while(1) {
    	value = *p;
    	if(value) break;
    }

    while(1);

	return 0;
}
