{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492967156838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492967156843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 18:05:56 2017 " "Processing started: Sun Apr 23 18:05:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492967156843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492967156843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492967156843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1492967157162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492967167316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492967167316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492967167318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492967167318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492967167319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492967167319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492967167321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492967167321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492967167371 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_m film_scanner.sv(35) " "Output port \"mtr_m\" at film_scanner.sv(35) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[3..2\] film_scanner.sv(57) " "Output port \"led\[3..2\]\" at film_scanner.sv(57) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nen film_scanner.sv(28) " "Output port \"mtr_nen\" at film_scanner.sv(28) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_step film_scanner.sv(29) " "Output port \"mtr_step\" at film_scanner.sv(29) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nrst film_scanner.sv(30) " "Output port \"mtr_nrst\" at film_scanner.sv(30) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_slp film_scanner.sv(31) " "Output port \"mtr_slp\" at film_scanner.sv(31) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_decay film_scanner.sv(32) " "Output port \"mtr_decay\" at film_scanner.sv(32) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_dir film_scanner.sv(33) " "Output port \"mtr_dir\" at film_scanner.sv(33) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_wr film_scanner.sv(48) " "Output port \"ft_wr\" at film_scanner.sv(48) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_rd film_scanner.sv(49) " "Output port \"ft_rd\" at film_scanner.sv(49) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_siwu film_scanner.sv(51) " "Output port \"ft_siwu\" at film_scanner.sv(51) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_pwrsav film_scanner.sv(52) " "Output port \"ft_pwrsav\" at film_scanner.sv(52) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_nrst film_scanner.sv(53) " "Output port \"ft_nrst\" at film_scanner.sv(53) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492967167373 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "D:/FilmScannerFPGA/film_scanner.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967167429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167433 ""}  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492967167433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492967167483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492967167483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timing ccd_timing:ccd0 " "Elaborating entity \"ccd_timing\" for hierarchy \"ccd_timing:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167486 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ccd_timing.sv(79) " "Verilog HDL assignment warning at ccd_timing.sv(79): truncated value with size 32 to match size of target (12)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ccd_timing.sv(80) " "Verilog HDL assignment warning at ccd_timing.sv(80): truncated value with size 32 to match size of target (12)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(83) " "Verilog HDL assignment warning at ccd_timing.sv(83): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(145) " "Verilog HDL assignment warning at ccd_timing.sv(145): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ccd_timing.sv(278) " "Verilog HDL assignment warning at ccd_timing.sv(278): truncated value with size 32 to match size of target (12)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "ccd_timing.sv(298) " "Verilog HDL warning at ccd_timing.sv(298): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 298 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(370) " "Verilog HDL assignment warning at ccd_timing.sv(370): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(391) " "Verilog HDL assignment warning at ccd_timing.sv(391): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(412) " "Verilog HDL assignment warning at ccd_timing.sv(412): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(433) " "Verilog HDL assignment warning at ccd_timing.sv(433): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167492 "|film_scanner|ccd_timing:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492967167493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167494 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167494 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167495 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167495 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167495 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167495 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167496 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167496 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167496 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167496 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492967167496 "|film_scanner|dac:dac0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492967168531 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[0\] " "bidirectional pin \"ft_bus\[0\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[1\] " "bidirectional pin \"ft_bus\[1\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[2\] " "bidirectional pin \"ft_bus\[2\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[3\] " "bidirectional pin \"ft_bus\[3\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[4\] " "bidirectional pin \"ft_bus\[4\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[5\] " "bidirectional pin \"ft_bus\[5\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[6\] " "bidirectional pin \"ft_bus\[6\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[7\] " "bidirectional pin \"ft_bus\[7\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1492967168546 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1492967168546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nen GND " "Pin \"mtr_nen\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_nen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_step GND " "Pin \"mtr_step\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_step"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst GND " "Pin \"mtr_nrst\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_slp GND " "Pin \"mtr_slp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_slp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay GND " "Pin \"mtr_decay\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_dir GND " "Pin \"mtr_dir\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] GND " "Pin \"mtr_m\[0\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] GND " "Pin \"mtr_m\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] GND " "Pin \"mtr_m\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_wr GND " "Pin \"ft_wr\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|ft_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_rd GND " "Pin \"ft_rd\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|ft_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu GND " "Pin \"ft_siwu\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav GND " "Pin \"ft_pwrsav\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst GND " "Pin \"ft_nrst\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|ft_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492967168632 "|film_scanner|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492967168632 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492967168714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492967169454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492967169604 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169604 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|adc_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nhome " "No output dependent on input pin \"mtr_nhome\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|mtr_nhome"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_clk " "No output dependent on input pin \"ft_clk\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|ft_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_txe " "No output dependent on input pin \"ft_txe\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|ft_txe"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_rxf " "No output dependent on input pin \"ft_rxf\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|ft_rxf"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492967169667 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1492967169667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492967169668 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492967169668 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1492967169668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492967169668 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1492967169668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492967169668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492967169718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 18:06:09 2017 " "Processing ended: Sun Apr 23 18:06:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492967169718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492967169718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492967169718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492967169718 ""}
