#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec  7 20:25:18 2020
# Process ID: 5572
# Current directory: C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.runs/synth_1
# Command line: vivado.exe -log lab9.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab9.tcl
# Log file: C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.runs/synth_1/lab9.vds
# Journal file: C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab9.tcl -notrace
Command: synth_design -top lab9 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5492
WARNING: [Synth 8-2611] redeclaration of ansi port rowA is not allowed [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:358]
WARNING: [Synth 8-2611] redeclaration of ansi port rowB is not allowed [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:358]
WARNING: [Synth 8-2611] redeclaration of ansi port success is not allowed [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:362]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1033.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab9' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:3]
	Parameter S_MAIN_IDLE bound to: 4'b0000 
	Parameter S_MAIN_WAIT bound to: 4'b0001 
	Parameter S_MAIN_START bound to: 4'b0010 
	Parameter S_MAIN_STOP bound to: 4'b0011 
	Parameter INIT_DELAY bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (1#1) [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/LCD_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/debounce.v:21]
WARNING: [Synth 8-689] width (2) of port connection 'btn_output' does not match port width (1) of module 'debounce' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:53]
INFO: [Synth 8-6157] synthesizing module 'md5' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:323]
	Parameter S_MAIN_IDLE bound to: 5'b00000 
	Parameter S_MAIN_RESET bound to: 5'b00001 
	Parameter S_MAIN_MEMSET bound to: 5'b00010 
	Parameter S_MAIN_MEMCPY bound to: 5'b00011 
	Parameter S_MAIN_BREAK_CHUNK bound to: 5'b00100 
	Parameter S_MAIN_INIT_HASH bound to: 5'b00101 
	Parameter S_MAIN_LOOP_1 bound to: 5'b00110 
	Parameter S_MAIN_LOOP_2 bound to: 5'b00111 
	Parameter S_MAIN_LOOP_3 bound to: 5'b01000 
	Parameter S_MAIN_LOOP_4 bound to: 5'b01001 
	Parameter S_MAIN_ADD_CHUNK bound to: 5'b01010 
	Parameter S_MAIN_STORE_HASH bound to: 5'b01011 
	Parameter S_MAIN_COMPARE bound to: 5'b01100 
	Parameter S_MAIN_DECIDE bound to: 5'b01101 
	Parameter S_MAIN_COUNT_UP bound to: 5'b01110 
	Parameter S_MAIN_SHOW bound to: 5'b01111 
	Parameter S_MAIN_BRANCH bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:374]
INFO: [Synth 8-6155] done synthesizing module 'md5' (3#1) [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:323]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:249]
INFO: [Synth 8-6155] done synthesizing module 'lab9' (4#1) [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.379 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1033.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/constrs_1/new/lab9.xdc]
Finished Parsing XDC File [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/constrs_1/new/lab9.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/constrs_1/new/lab9.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab9_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab9_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1127.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1127.566 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1127.566 ; gain = 94.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1127.566 ; gain = 94.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1127.566 ; gain = 94.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'P_reg' in module 'lab9'
WARNING: [Synth 8-327] inferring latch for variable 'P_next_reg' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:376]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_P_next_reg' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:251]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_P_next_reg' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:251]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_MAIN_IDLE |                             0001 |                             0000
             S_MAIN_WAIT |                             0010 |                             0001
            S_MAIN_START |                             0100 |                             0010
             S_MAIN_STOP |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_reg' using encoding 'one-hot' in module 'lab9'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_P_next_reg' [C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.srcs/sources_1/new/lab9.v:251]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1127.566 ; gain = 94.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 40    
	   4 Input   32 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 150   
+---XORs : 
	   2 Input     32 Bit         XORs := 10    
	   3 Input     32 Bit         XORs := 10    
+---Registers : 
	              128 Bit    Registers := 22    
	               32 Bit    Registers := 960   
	                8 Bit    Registers := 430   
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 42    
	   3 Input  128 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 10    
	   2 Input   32 Bit        Muxes := 30    
	   5 Input   32 Bit        Muxes := 10    
	   2 Input    8 Bit        Muxes := 200   
	   2 Input    7 Bit        Muxes := 10    
	  64 Input    4 Bit        Muxes := 10    
	   2 Input    4 Bit        Muxes := 44    
	  13 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  16 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 558   
	   4 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 10    
	  18 Input    1 Bit        Muxes := 10    
	  13 Input    1 Bit        Muxes := 2     
	  69 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 1127.566 ; gain = 94.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 1127.566 ; gain = 94.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1181.457 ; gain = 148.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:40 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   845|
|3     |LUT1   |   161|
|4     |LUT2   |  1565|
|5     |LUT3   |  2151|
|6     |LUT4   |  1206|
|7     |LUT5   |  1540|
|8     |LUT6   |  3679|
|9     |MUXF7  |    20|
|10    |MUXF8  |     2|
|11    |FDRE   |  8632|
|12    |FDSE   |   852|
|13    |LD     |    54|
|14    |IBUF   |     3|
|15    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1191.590 ; gain = 158.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1191.590 ; gain = 64.023
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:01:46 . Memory (MB): peak = 1191.590 ; gain = 158.211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1191.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 921 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1191.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 54 instances were transformed.
  LD => LDCE: 54 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 1191.590 ; gain = 177.852
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab58/Desktop/nctu-digital-circuit-lab-9/lab9/lab9.runs/synth_1/lab9.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab9_utilization_synth.rpt -pb lab9_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 20:27:17 2020...
