Analysis & Synthesis report for fpga
Tue Mar 21 22:21:02 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|current_state
 11. State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state
 12. State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state
 13. State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg
 14. State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg
 15. State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg
 16. State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg
 17. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
 18. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
 19. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg
 20. State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 29. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
 30. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 31. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
 32. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 33. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
 34. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 35. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated
 36. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 37. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated
 38. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 39. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated
 40. Source assignments for sld_signaltap:auto_signaltap_0
 41. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated
 42. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated
 43. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated
 44. Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated
 45. Parameter Settings for User Entity Instance: altpll:altpll_component
 46. Parameter Settings for User Entity Instance: sync_reset:sync_reset_inst
 47. Parameter Settings for User Entity Instance: debounce_switch:debounce_switch_inst
 48. Parameter Settings for User Entity Instance: fpga_core:core_inst
 49. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0
 50. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
 51. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
 52. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
 53. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
 54. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 55. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
 56. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 57. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
 58. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 59. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
 60. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
 61. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
 62. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
 63. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
 64. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo
 65. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
 66. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo
 67. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
 68. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1
 69. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst
 70. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst
 71. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst
 72. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst
 73. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst
 74. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst
 75. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst
 76. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst
 77. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst
 78. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst
 79. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst
 80. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8
 81. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst
 82. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8
 83. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo
 84. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst
 85. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo
 86. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst
 87. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst
 88. Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst
 89. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart
 90. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst
 91. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst
 92. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst
 93. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst
 94. Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst
 95. Parameter Settings for User Entity Instance: altplldram:altplldram_inst|altpll:altpll_component
 96. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 97. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
 98. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
 99. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
100. Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0
101. altpll Parameter Settings by Entity Instance
102. altsyncram Parameter Settings by Entity Instance
103. Port Connectivity Checks: "fpga_core:core_inst|sdram_controller:sdram_ctl"
104. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst"
105. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"
106. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"
107. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst"
108. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"
109. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"
110. Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart"
111. Port Connectivity Checks: "fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst"
112. Port Connectivity Checks: "fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst"
113. Port Connectivity Checks: "fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst"
114. Port Connectivity Checks: "fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"
115. Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst"
116. Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"
117. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1"
118. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"
119. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"
120. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8"
121. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8"
122. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst"
123. Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0"
124. Signal Tap Logic Analyzer Settings
125. Post-Synthesis Netlist Statistics for Top Partition
126. Elapsed Time Per Partition
127. Connections to In-System Debugging Instance "auto_signaltap_0"
128. Analysis & Synthesis Messages
129. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 21 22:21:02 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; fpga                                           ;
; Top-level Entity Name              ; fpga                                           ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,450                                          ;
;     Total combinational functions  ; 2,671                                          ;
;     Dedicated logic registers      ; 2,128                                          ;
; Total registers                    ; 2152                                           ;
; Total pins                         ; 229                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 148,608                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 2                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; fpga               ; fpga               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; sdram_controller.vhdl                                              ; yes             ; User VHDL File                               ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl                                              ;             ;
; axis_uart_v1_0.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis_uart_v1_0.v                                                   ;             ;
; uart_tx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v                                                          ;             ;
; uart_rx.v                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v                                                          ;             ;
; uart_prescaler.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_prescaler.v                                                   ;             ;
; uart_fifo.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v                                                        ;             ;
; axis/sync_reset.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v                                                  ;             ;
; axis/axis_async_fifo_adapter.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v                                     ;             ;
; axis/axis_async_fifo.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v                                             ;             ;
; lib/udp_ip_rx.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_rx.v                                                    ;             ;
; lib/ssio_ddr_in.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in.v                                                  ;             ;
; lib/rgmii_phy_if.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v                                                 ;             ;
; lib/oddr.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v                                                         ;             ;
; lib/lfsr.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/lfsr.v                                                         ;             ;
; lib/ip_eth_rx.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx.v                                                    ;             ;
; lib/iddr.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v                                                         ;             ;
; lib/eth_mac_1g_rgmii_fifo.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v                                        ;             ;
; lib/eth_mac_1g_rgmii.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v                                             ;             ;
; lib/eth_mac_1g.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g.v                                                   ;             ;
; lib/eth_axis_rx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v                                                  ;             ;
; lib/axis_gmii_tx.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v                                                 ;             ;
; lib/axis_gmii_rx.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v                                                 ;             ;
; fpga_core.v                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v                                                        ;             ;
; fpga.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v                                                             ;             ;
; debounce_switch.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/debounce_switch.v                                                  ;             ;
; altplldram.v                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/altplldram.v                                                       ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                                                   ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                               ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                              ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                            ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                            ;             ;
; db/altpll_chi2.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf                                                 ;             ;
; altddio_in.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_in.tdf                                                                               ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ddio.inc                                                                             ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                             ;             ;
; db/ddio_in_b2d.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf                                                 ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf                                                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_lcell.inc                                                                            ;             ;
; db/ddio_out_86d.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_out_86d.tdf                                                ;             ;
; db/ddio_out_c6d.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_out_c6d.tdf                                                ;             ;
; db/altplldram_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                            ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                       ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                          ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                             ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                             ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                   ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                 ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                       ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                               ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                   ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;             ;
; db/altsyncram_8224.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altsyncram_8224.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                 ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                               ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                  ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                          ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                               ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                  ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                 ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                 ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                               ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                                                                   ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                              ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                              ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                              ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                 ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                              ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                      ;             ;
; db/cntr_1fi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_1fi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                            ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                  ; altera_sld  ;
; db/ip/sld5976d85a/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                             ;             ;
; db/altsyncram_40e1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altsyncram_40e1.tdf                                             ;             ;
; db/altsyncram_k6d1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altsyncram_k6d1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                             ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Estimated Total logic elements              ; 3,450                                                     ;
;                                             ;                                                           ;
; Total combinational functions               ; 2671                                                      ;
; Logic element usage by number of LUT inputs ;                                                           ;
;     -- 4 input functions                    ; 1471                                                      ;
;     -- 3 input functions                    ; 474                                                       ;
;     -- <=2 input functions                  ; 726                                                       ;
;                                             ;                                                           ;
; Logic elements by mode                      ;                                                           ;
;     -- normal mode                          ; 2360                                                      ;
;     -- arithmetic mode                      ; 311                                                       ;
;                                             ;                                                           ;
; Total registers                             ; 2152                                                      ;
;     -- Dedicated logic registers            ; 2128                                                      ;
;     -- I/O registers                        ; 48                                                        ;
;                                             ;                                                           ;
; I/O pins                                    ; 229                                                       ;
; Total memory bits                           ; 148608                                                    ;
;                                             ;                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                         ;
;                                             ;                                                           ;
; Total PLLs                                  ; 2                                                         ;
;     -- PLLs                                 ; 2                                                         ;
;                                             ;                                                           ;
; Maximum fan-out node                        ; altpll:altpll_component|altpll_chi2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1138                                                      ;
; Total fan-out                               ; 16844                                                     ;
; Average fan-out                             ; 3.14                                                      ;
+---------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |fpga                                                                                                                                   ; 2671 (1)            ; 2128 (0)                  ; 148608      ; 0            ; 0       ; 0         ; 229  ; 0            ; |fpga                                                                                                                                                                                                                                                                                                                                            ; fpga                              ; work         ;
;    |altpll:altpll_component|                                                                                                            ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altpll:altpll_component                                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;       |altpll_chi2:auto_generated|                                                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altpll:altpll_component|altpll_chi2:auto_generated                                                                                                                                                                                                                                                                                         ; altpll_chi2                       ; work         ;
;    |altplldram:altplldram_inst|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altplldram:altplldram_inst                                                                                                                                                                                                                                                                                                                 ; altplldram                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altplldram:altplldram_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; altpll                            ; work         ;
;          |altplldram_altpll:auto_generated|                                                                                             ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated                                                                                                                                                                                                                                                        ; altplldram_altpll                 ; work         ;
;    |debounce_switch:debounce_switch_inst|                                                                                               ; 71 (71)             ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|debounce_switch:debounce_switch_inst                                                                                                                                                                                                                                                                                                       ; debounce_switch                   ; work         ;
;    |fpga_core:core_inst|                                                                                                                ; 2154 (0)            ; 1539 (0)                  ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst                                                                                                                                                                                                                                                                                                                        ; fpga_core                         ; work         ;
;       |axis_uart_v1_0:axis_uart|                                                                                                        ; 311 (0)             ; 320 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart                                                                                                                                                                                                                                                                                               ; axis_uart_v1_0                    ; work         ;
;          |uart_tx:uart_tx_inst|                                                                                                         ; 311 (207)           ; 320 (32)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst                                                                                                                                                                                                                                                                          ; uart_tx                           ; work         ;
;             |uart_fifo:fifo_sync_inst|                                                                                                  ; 81 (81)             ; 272 (272)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst                                                                                                                                                                                                                                                 ; uart_fifo                         ; work         ;
;             |uart_prescaler:prescaler_inst|                                                                                             ; 23 (23)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst                                                                                                                                                                                                                                            ; uart_prescaler                    ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst0|                                                                                             ; 867 (0)             ; 553 (0)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0                                                                                                                                                                                                                                                                                    ; eth_mac_1g_rgmii_fifo             ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                                                                                              ; 246 (0)             ; 165 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 246 (246)           ; 165 (165)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_k6d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated                                                                                                                                                                      ; altsyncram_k6d1                   ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                                                                                              ; 231 (0)             ; 155 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 231 (231)           ; 155 (155)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_40e1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated                                                                                                                                                                      ; altsyncram_40e1                   ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|                                                                                       ; 390 (22)            ; 233 (22)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                                                                                                                             ; eth_mac_1g_rgmii                  ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                                                                                                ; 338 (0)             ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                                                                                                                                  ; eth_mac_1g                        ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|                                                                                         ; 152 (110)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                                                                                                                                   ; axis_gmii_rx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 42 (42)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|                                                                                         ; 186 (156)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                                                                                                                                   ; axis_gmii_tx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|                                                                                            ; 30 (30)             ; 36 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                                                                                                                              ; rgmii_phy_if                      ; work         ;
;                |oddr:clk_oddr_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                                                                                                                           ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                              ; altddio_out                       ; work         ;
;                      |ddio_out_86d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                                                                                                                                  ; ddio_out_86d                      ; work         ;
;                |oddr:data_oddr_inst|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                                                                                                                          ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                             ; altddio_out                       ; work         ;
;                      |ddio_out_c6d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                                                                                                                                 ; ddio_out_c6d                      ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|                                                                                           ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                                                                                                                                 ; ssio_ddr_in                       ; work         ;
;                   |iddr:data_iddr_inst|                                                                                                 ; 0 (0)               ; 20 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                                                                                                                             ; iddr                              ; work         ;
;                      |altddio_in:altddio_in_inst|                                                                                       ; 0 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                                                                                                                                  ; altddio_in                        ; work         ;
;                         |ddio_in_b2d:auto_generated|                                                                                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated                                                                                                       ; ddio_in_b2d                       ; work         ;
;       |eth_mac_1g_rgmii_fifo:eth_mac_inst1|                                                                                             ; 872 (0)             ; 544 (0)                   ; 73728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1                                                                                                                                                                                                                                                                                    ; eth_mac_1g_rgmii_fifo             ; work         ;
;          |axis_async_fifo_adapter:rx_fifo|                                                                                              ; 246 (0)             ; 164 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 246 (246)           ; 164 (164)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_k6d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated                                                                                                                                                                      ; altsyncram_k6d1                   ; work         ;
;          |axis_async_fifo_adapter:tx_fifo|                                                                                              ; 231 (0)             ; 150 (0)                   ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo                                                                                                                                                                                                                                                    ; axis_async_fifo_adapter           ; work         ;
;             |axis_async_fifo:fifo_inst|                                                                                                 ; 231 (231)           ; 150 (150)                 ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst                                                                                                                                                                                                                          ; axis_async_fifo                   ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;                   |altsyncram_40e1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 36864       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated                                                                                                                                                                      ; altsyncram_40e1                   ; work         ;
;          |eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|                                                                                       ; 395 (22)            ; 230 (22)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst                                                                                                                                                                                                                                             ; eth_mac_1g_rgmii                  ; work         ;
;             |eth_mac_1g:eth_mac_1g_inst|                                                                                                ; 343 (0)             ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst                                                                                                                                                                                                                  ; eth_mac_1g                        ; work         ;
;                |axis_gmii_rx:axis_gmii_rx_inst|                                                                                         ; 155 (110)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst                                                                                                                                                                                   ; axis_gmii_rx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;                |axis_gmii_tx:axis_gmii_tx_inst|                                                                                         ; 188 (157)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst                                                                                                                                                                                   ; axis_gmii_tx                      ; work         ;
;                   |lfsr:eth_crc_8|                                                                                                      ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8                                                                                                                                                                    ; lfsr                              ; work         ;
;             |rgmii_phy_if:rgmii_phy_if_inst|                                                                                            ; 30 (30)             ; 33 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst                                                                                                                                                                                                              ; rgmii_phy_if                      ; work         ;
;                |oddr:clk_oddr_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst                                                                                                                                                                                           ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                              ; altddio_out                       ; work         ;
;                      |ddio_out_86d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated                                                                                                                                  ; ddio_out_86d                      ; work         ;
;                |oddr:data_oddr_inst|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst                                                                                                                                                                                          ; oddr                              ; work         ;
;                   |altddio_out:altddio_out_inst|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst                                                                                                                                                             ; altddio_out                       ; work         ;
;                      |ddio_out_c6d:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated                                                                                                                                 ; ddio_out_c6d                      ; work         ;
;                |ssio_ddr_in:rx_ssio_ddr_inst|                                                                                           ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst                                                                                                                                                                                 ; ssio_ddr_in                       ; work         ;
;                   |iddr:data_iddr_inst|                                                                                                 ; 0 (0)               ; 20 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst                                                                                                                                                             ; iddr                              ; work         ;
;                      |altddio_in:altddio_in_inst|                                                                                       ; 0 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst                                                                                                                                  ; altddio_in                        ; work         ;
;                         |ddio_in_b2d:auto_generated|                                                                                    ; 0 (0)               ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated                                                                                                       ; ddio_in_b2d                       ; work         ;
;       |sdram_controller:sdram_ctl|                                                                                                      ; 104 (104)           ; 122 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl                                                                                                                                                                                                                                                                                             ; sdram_controller                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 320 (2)             ; 379 (18)                  ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 318 (0)             ; 361 (0)                   ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 318 (88)            ; 361 (110)                 ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_8224:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated                                                                                                                                                 ; altsyncram_8224                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 23 (1)              ; 61 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 18 (0)              ; 45 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 18 (0)              ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 70 (9)              ; 55 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1fi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1fi:auto_generated                                                             ; cntr_1fi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync_reset:sync_reset_inst|                                                                                                         ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga|sync_reset:sync_reset_inst                                                                                                                                                                                                                                                                                                                 ; sync_reset                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864 ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864 ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864 ; None ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 4096         ; 9            ; 4096         ; 9            ; 36864 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 9            ; 128          ; 9            ; 1152  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |fpga|altplldram:altplldram_inst                                                                                                                                                                                                                                          ; altplldram.v    ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |fpga|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+---------------------+-----------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+-----------------------+-------------------+---------------------------+-----------------------+--------------------+--------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------+--------------------+
; Name                      ; current_state.Error ; current_state.WaitPre ; current_state.Pre ; current_state.RPre ; current_state.R3 ; current_state.R2 ; current_state.R1 ; current_state.R0 ; current_state.WPre ; current_state.W1 ; current_state.W0 ; current_state.WaitAct ; current_state.Act ; current_state.WaitRefresh ; current_state.Refresh ; current_state.Idle ; current_state.Done ; current_state.WaitModeReg ; current_state.ModeReg ; current_state.WaitInitRef ; current_state.InitRef ; current_state.WaitInitPre ; current_state.InitPre ; current_state.Wait200 ; current_state.Init ;
+---------------------------+---------------------+-----------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+-----------------------+-------------------+---------------------------+-----------------------+--------------------+--------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------+--------------------+
; current_state.Init        ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 0                  ;
; current_state.Wait200     ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 1                     ; 1                  ;
; current_state.InitPre     ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 1                     ; 0                     ; 1                  ;
; current_state.WaitInitPre ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 1                         ; 0                     ; 0                     ; 1                  ;
; current_state.InitRef     ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 1                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.WaitInitRef ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 1                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.ModeReg     ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 1                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.WaitModeReg ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 1                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.Done        ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 1                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.Idle        ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 1                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.Refresh     ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 1                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.WaitRefresh ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 1                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.Act         ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 1                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.WaitAct     ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 1                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.W0          ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 1                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.W1          ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 1                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.WPre        ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.R0          ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.R1          ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.R2          ; 0                   ; 0                     ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.R3          ; 0                   ; 0                     ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.RPre        ; 0                   ; 0                     ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.Pre         ; 0                   ; 0                     ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.WaitPre     ; 0                   ; 1                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
; current_state.Error       ; 1                   ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                  ; 0                ; 0                ; 0                     ; 0                 ; 0                         ; 0                     ; 0                  ; 0                  ; 0                         ; 0                     ; 0                         ; 0                     ; 0                         ; 0                     ; 0                     ; 1                  ;
+---------------------------+---------------------+-----------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+--------------------+------------------+------------------+-----------------------+-------------------+---------------------------+-----------------------+--------------------+--------------------+---------------------------+-----------------------+---------------------------+-----------------------+---------------------------+-----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state                                      ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; Name              ; state.STATE_END ; state.STATE_STOP ; state.STATE_PAR ; state.STATE_BYTE ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0               ; 0                ; 0               ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0               ; 0                ; 0               ; 0                ; 1                 ; 1                ;
; state.STATE_BYTE  ; 0               ; 0                ; 0               ; 1                ; 0                 ; 1                ;
; state.STATE_PAR   ; 0               ; 0                ; 1               ; 0                ; 0                 ; 1                ;
; state.STATE_STOP  ; 0               ; 1                ; 0               ; 0                ; 0                 ; 1                ;
; state.STATE_END   ; 1               ; 0                ; 0               ; 0                ; 0                 ; 1                ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state                                      ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; Name              ; state.STATE_END ; state.STATE_STOP ; state.STATE_PAR ; state.STATE_BYTE ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0               ; 0                ; 0               ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0               ; 0                ; 0               ; 0                ; 1                 ; 1                ;
; state.STATE_BYTE  ; 0               ; 0                ; 0               ; 1                ; 0                 ; 1                ;
; state.STATE_PAR   ; 0               ; 0                ; 1               ; 0                ; 0                 ; 1                ;
; state.STATE_STOP  ; 0               ; 1                ; 0               ; 0                ; 0                 ; 1                ;
; state.STATE_END   ; 1               ; 0                ; 0               ; 0                ; 0                 ; 1                ;
+-------------------+-----------------+------------------+-----------------+------------------+-------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg                                                                                                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg                                                                                                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg                                                                                                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg                                                                                                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; Name                              ; state_reg.STATE_READ_PAYLOAD_LAST ; state_reg.STATE_READ_PAYLOAD ; state_reg.STATE_READ_HEADER ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+
; state_reg.STATE_IDLE              ; 0                                 ; 0                            ; 0                           ; 0                    ; 0                         ;
; state_reg.STATE_READ_HEADER       ; 0                                 ; 0                            ; 1                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD      ; 0                                 ; 1                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_READ_PAYLOAD_LAST ; 1                                 ; 0                            ; 0                           ; 1                    ; 0                         ;
; state_reg.STATE_WAIT_LAST         ; 0                                 ; 0                            ; 0                           ; 1                    ; 1                         ;
+-----------------------------------+-----------------------------------+------------------------------+-----------------------------+----------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg                                 ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; state_reg.STATE_IFG ; state_reg.STATE_WAIT_END ; state_reg.STATE_FCS ; state_reg.STATE_PAD ; state_reg.STATE_LAST ; state_reg.STATE_PAYLOAD ; state_reg.STATE_PREAMBLE ; state_reg.STATE_IDLE ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; state_reg.STATE_IDLE     ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 0                    ;
; state_reg.STATE_PREAMBLE ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 1                        ; 1                    ;
; state_reg.STATE_PAYLOAD  ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 1                       ; 0                        ; 1                    ;
; state_reg.STATE_LAST     ; 0                   ; 0                        ; 0                   ; 0                   ; 1                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_PAD      ; 0                   ; 0                        ; 0                   ; 1                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_FCS      ; 0                   ; 0                        ; 1                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_WAIT_END ; 0                   ; 1                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_IFG      ; 1                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                      ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ; state_reg.STATE_PAYLOAD                                                                                   ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE      ; 0                    ; 0                         ; 0                                                                                                         ;
; state_reg.STATE_PAYLOAD   ; 1                    ; 0                         ; 1                                                                                                         ;
; state_reg.STATE_WAIT_LAST ; 1                    ; 1                         ; 0                                                                                                         ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg                                 ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; state_reg.STATE_IFG ; state_reg.STATE_WAIT_END ; state_reg.STATE_FCS ; state_reg.STATE_PAD ; state_reg.STATE_LAST ; state_reg.STATE_PAYLOAD ; state_reg.STATE_PREAMBLE ; state_reg.STATE_IDLE ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+
; state_reg.STATE_IDLE     ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 0                    ;
; state_reg.STATE_PREAMBLE ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 1                        ; 1                    ;
; state_reg.STATE_PAYLOAD  ; 0                   ; 0                        ; 0                   ; 0                   ; 0                    ; 1                       ; 0                        ; 1                    ;
; state_reg.STATE_LAST     ; 0                   ; 0                        ; 0                   ; 0                   ; 1                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_PAD      ; 0                   ; 0                        ; 0                   ; 1                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_FCS      ; 0                   ; 0                        ; 1                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_WAIT_END ; 0                   ; 1                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
; state_reg.STATE_IFG      ; 1                   ; 0                        ; 0                   ; 0                   ; 0                    ; 0                       ; 0                        ; 1                    ;
+--------------------------+---------------------+--------------------------+---------------------+---------------------+----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                      ; state_reg.STATE_IDLE ; state_reg.STATE_WAIT_LAST ; state_reg.STATE_PAYLOAD                                                                                   ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+
; state_reg.STATE_IDLE      ; 0                    ; 0                         ; 0                                                                                                         ;
; state_reg.STATE_PAYLOAD   ; 1                    ; 0                         ; 1                                                                                                         ;
; state_reg.STATE_WAIT_LAST ; 1                    ; 1                         ; 0                                                                                                         ;
+---------------------------+----------------------+---------------------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_latch_l[4] ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_h[4]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated|input_cell_l[4]  ; no                                                               ; yes                                        ;
; Total number of protected registers is 30                                                                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                      ; Reason for Removal                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[11,12]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|rxd_in                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst|sig_ff[0]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9]                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[11..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[4..22]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_size[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_size[3]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|parity[0..2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[0]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[2..5]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[6..9]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[10]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[11..15]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|stop_bits[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|byte_size[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|byte_size[3]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|parity[0..2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[0]                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[1]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[2..5]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[6..9]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[10]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|prescaler[11..15]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[11..31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_bank_r[0,1]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[4,6..9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dqm[0..2]                                                                                                                      ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dqm[3]                                                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                              ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                               ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                              ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                               ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                              ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                               ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[12]                                              ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]            ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[12]                                               ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[12]   ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                                        ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0] ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[1..15]                                                                                                   ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[0]                                                                ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                                        ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1] ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[12]                                                   ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[12]       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                                        ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2] ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                        ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[3]                                        ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                                  ; Merged with fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg           ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][11]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][12]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][13]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][14]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][15]                                                                            ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][8]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][9]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][11]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][12]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][13]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][14]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][15]                                                                             ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][8]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][9]                                                                              ; Merged with fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_par                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|shift_axis_extra_cycle_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|shift_axis_extra_cycle_reg                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|pre_en                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[0..15]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][10]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[0..7]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[15]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|current_state.W1                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~7                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~8                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~9                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~10                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~2                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~3                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~4                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~5                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg~2                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg~3                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg~2                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg~3                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg~2                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg~3                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg~2                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg~3                                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~2               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~3               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~4               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg~4               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~2               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~3               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg~4               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg~4               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|s_valid                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tlast_reg                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tvalid_reg                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|s_ip_payload_axis_tready_reg                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_hdr_valid_reg                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|s_ip_hdr_ready_reg                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|hdr_ptr_reg[0..2]                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|word_count_reg[0..15]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tlast_reg                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tvalid_reg                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|s_ip_payload_axis_tready_reg                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_hdr_valid_reg                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|s_ip_hdr_ready_reg                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0..2]                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[0..15]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tlast_reg                                                                                                     ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tvalid_reg                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|s_eth_payload_axis_tready_reg                                                                                                        ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_hdr_valid_reg                                                                                                              ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|s_eth_hdr_ready_reg                                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|hdr_ptr_reg[0..5]                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|word_count_reg[0..15]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[0..7]                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|hdr_sum_reg[0..15]                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_ihl_reg[0..3]                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_version_reg[0..3]                                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tlast_reg                                                                                                     ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tvalid_reg                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_payload_axis_tready_reg                                                                                                        ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg                                                                                                              ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_hdr_ready_reg                                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|hdr_ptr_reg[0..5]                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[0..15]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0..7]                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|hdr_sum_reg[0..15]                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_ihl_reg[0..3]                                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_version_reg[0..3]                                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tlast_reg                                                                                                     ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tready_int_reg                                                                                                     ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                        ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[0..15]                                                                                                              ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tlast_reg                                                                                                     ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tready_int_reg                                                                                                     ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg                                                                                                   ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg                                                                                                        ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg                                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[0..15]                                                                                                              ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tlast_reg                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tready_int_reg                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|read_eth_payload_reg                                                                                                             ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|s_axis_tready_reg                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|read_eth_header_reg                                                                                                              ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|ptr_reg[0..3]                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[0..15]                                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[0..7]                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tlast_reg                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tready_int_reg                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg                                                                                                             ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|s_axis_tready_reg                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tvalid_reg                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg                                                                                                              ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|ptr_reg[0..3]                                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[0..15]                                                                                                               ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[0..7]                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_payload_axis_tready_int_reg                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[0..7]                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tready_int_reg                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[0..7]                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[0]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[0]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[1]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[1]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[2]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[2]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[3]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[3]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[4]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[4]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[5]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[5]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[6]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[6]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[7]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[7]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[0]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[1]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[2]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[3]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[4]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[5]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[6]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[7]                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|current_state.Error                                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_IDLE                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_START                                                                                                ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_BYTE                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_PAR                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_STOP                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_END                                                                                                  ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                            ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_IDLE                                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_READ_HEADER                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                            ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_IDLE                                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_HEADER                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                            ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_IDLE                                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_READ_HEADER                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_WAIT_LAST                                                                                                            ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_IDLE                                                                                                                 ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_HEADER                                                                                                          ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD                                                                                                         ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                                                                    ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state.STATE_PAR                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_WAIT_LAST ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg.STATE_WAIT_LAST ; Lost fanout                                                                                                                                             ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|oe_r                                                                                                                                ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|current_state.WPre                                                                           ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[1]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[2]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[3]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[4]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[5]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[6]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[7]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[8]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[9]~en                                                                                                                     ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[10]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[11]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[12]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[13]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[14]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[15]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[16]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[17]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[18]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[19]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[20]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[21]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[22]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[23]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[24]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[25]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[26]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[27]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[28]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[29]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[30]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[31]~en                                                                                                                    ; Merged with fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                              ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[8..14]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                  ;
; Total Number of Removed Registers = 875                                                                                                                                            ;                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|word_count_reg[0]                                                                         ; Lost Fanouts              ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|word_count_reg[1],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|word_count_reg[2],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|word_count_reg[3],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[0],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[1],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[2],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[3],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[4],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[5],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[6],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[0],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[1],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[2],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[3],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[4],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[5],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[6],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[0],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[0],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[1],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[1],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[2],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[2],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[3],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[3],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[4],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[4],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[5],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[5],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[6],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[6]                                                                     ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[0]                                                                         ; Lost Fanouts              ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[1],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[2],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[3],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[0],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[1],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[2],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[3],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[4],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[5],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[6],                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[0],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[1],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[2],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[3],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[4],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[5],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[6],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[0],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[0],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[1],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[1],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[2],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[2],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[3],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[3],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[4],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[4],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[5],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[5],                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[6],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[6]                                                                     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|prescaler[0]                                                          ; Stuck at VCC              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[15],                                ;
;                                                                                                                                         ; due to stuck port data_in ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[14],                                ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[13],                                ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[12],                                ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[11],                                ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[10],                                ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[9],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[8],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[7],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[6],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[5],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[4],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[3],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[2],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[1],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_prescaler:prescaler_inst|cnt[0],                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|s_valid                                                               ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg~2                                                                               ; Lost Fanouts              ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tlast_reg,                                                              ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tvalid_reg,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|s_ip_payload_axis_tready_reg,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_hdr_valid_reg,                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|s_ip_hdr_ready_reg,                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_ihl_reg[0],                                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tlast_reg,                                                         ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tready_int_reg,                                                         ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg,                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg,                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_payload_axis_tvalid_reg,                                                            ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_hdr_valid_reg,                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_payload_axis_tready_int_reg,                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_IDLE,                                                                     ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_READ_HEADER,                                                              ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_READ_PAYLOAD,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                         ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg~2                                                                               ; Lost Fanouts              ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tlast_reg,                                                              ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tvalid_reg,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|s_ip_payload_axis_tready_reg,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_hdr_valid_reg,                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|s_ip_hdr_ready_reg,                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_ihl_reg[0],                                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tlast_reg,                                                         ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tready_int_reg,                                                         ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tvalid_reg,                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|temp_m_udp_payload_axis_tvalid_reg,                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tvalid_reg,                                                            ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_hdr_valid_reg,                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_payload_axis_tready_int_reg,                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_IDLE,                                                                     ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_HEADER,                                                              ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                         ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|rxd_in                                                                ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst|sig_ff[0],                               ;
;                                                                                                                                         ; due to stuck port data_in ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|bit_cnt[0],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|pre_en,                                                               ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[0],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[1],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[2],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[3],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[4],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[5],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[6],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|byte_cnt[7]                                                           ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg~2                                                                               ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tlast_reg,                                                         ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tvalid_reg,                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_hdr_valid_reg,                                                                  ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tlast_reg,                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|read_eth_payload_reg,                                                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|ptr_reg[0],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|ptr_reg[2],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|ptr_reg[3],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_READ_HEADER,                                                              ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_READ_PAYLOAD,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                         ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg~2                                                                               ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tlast_reg,                                                         ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tvalid_reg,                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_hdr_valid_reg,                                                                  ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tlast_reg,                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_payload_reg,                                                                 ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|ptr_reg[0],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|ptr_reg[2],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|ptr_reg[3],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_HEADER,                                                              ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD,                                                             ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_READ_PAYLOAD_LAST                                                         ;
; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|word_count_reg[0]                                                                         ; Lost Fanouts              ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|word_count_reg[1],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|word_count_reg[2],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|word_count_reg[3],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[0],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[1],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[2],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[3],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[4],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_length_reg[5]                                                                        ;
; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[0]                                                                         ; Lost Fanouts              ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[1],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[2],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[3],                                                                        ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[0],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[1],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[2],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[3],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[4],                                                                       ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_length_reg[5]                                                                        ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][10]                                  ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[15],                                                          ;
;                                                                                                                                         ; due to stuck port data_in ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[14],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[13],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[12],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[11],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[10],                                                          ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[9],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[8]                                                            ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|shift_axis_extra_cycle_reg                                                            ; Stuck at GND              ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|s_eth_payload_axis_tready_reg,                                                            ;
;                                                                                                                                         ; due to stuck port data_in ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|s_eth_hdr_ready_reg,                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tready_int_reg,                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|s_axis_tready_reg,                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tvalid_reg,                                                   ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|read_eth_header_reg,                                                                  ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_reg.STATE_IDLE                                                                      ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|shift_axis_extra_cycle_reg                                                            ; Stuck at GND              ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_payload_axis_tready_reg,                                                            ;
;                                                                                                                                         ; due to stuck port data_in ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|s_eth_hdr_ready_reg,                                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tready_int_reg,                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|s_axis_tready_reg,                                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tvalid_reg,                                                   ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|read_eth_header_reg,                                                                  ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_reg.STATE_IDLE                                                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~7                                                               ; Lost Fanouts              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_START,                                                    ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_PAR,                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_END                                                       ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|m_udp_length_reg[7]                                                                       ; Lost Fanouts              ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[7],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[7],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|last_word_data_reg[7]                                                                     ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_length_reg[7]                                                                       ; Lost Fanouts              ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[7],                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|temp_m_ip_payload_axis_tdata_reg[7],                                                      ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|last_word_data_reg[7]                                                                     ;
; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|hdr_ptr_reg[2]                                                                            ; Lost Fanouts              ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|hdr_ptr_reg[1],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|hdr_ptr_reg[0]                                                                            ;
; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[2]                                                                            ; Lost Fanouts              ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[1],                                                                           ;
;                                                                                                                                         ;                           ; fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|hdr_ptr_reg[0]                                                                            ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[24]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[24]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[25]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[25]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[26]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[26]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[27]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[27]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[28]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[28]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[29]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[29]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[30]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[30]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[31]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[31]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[4]                                                                                ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[4]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[7]                                                                                ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[7]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[8]                                                                                ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[8]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[9]                                                                                ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[9]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[21]                                                                               ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_bank_r[0]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[22]                                                                               ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_bank_r[1]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|parity[0]                                                             ; Stuck at GND              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_par                                                                ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[16]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[16]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9] ; Stuck at GND              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9] ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][9] ; Stuck at GND              ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[1][9] ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[11]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[11]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~8                                                               ; Lost Fanouts              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_BYTE                                                      ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state~9                                                               ; Lost Fanouts              ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state.STATE_STOP                                                      ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[12]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[12]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[13]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[13]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|addr_r[6]                                                                                ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[6]                                                                           ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[14]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[14]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[15]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[15]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[17]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[17]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[18]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[18]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[19]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[19]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[20]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[20]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[7]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[7]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[6]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[6]                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[21]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[21]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[4]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[4]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[3]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[3]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[2]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[2]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[1]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[1]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[0]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[0]                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[22]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[22]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[7]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[7]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[5]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|temp_m_eth_payload_axis_tdata_reg[5]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[5]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[5]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[4]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[4]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[3]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[3]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[2]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[2]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[1]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[1]                                                  ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[0]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[0]                                                  ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dat_i_r[23]                                                                              ; Stuck at GND              ; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[23]                                                                            ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                         ;
; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[6]                                                       ; Lost Fanouts              ; fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|temp_m_eth_payload_axis_tdata_reg[6]                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2128  ;
; Number of registers using Synchronous Clear  ; 282   ;
; Number of registers using Synchronous Load   ; 119   ;
; Number of registers using Asynchronous Clear ; 393   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1453  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                      ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sync_reset:sync_reset_inst|sync_reg[3]                                                                                                                                 ; 515     ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                           ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                            ; 16      ;
; sync_reset:sync_reset_inst|sync_reg[2]                                                                                                                                 ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_1                           ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[1]                                                            ; 16      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                        ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]  ; 9       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]  ; 7       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]  ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[0]                            ; 123     ;
; sync_reset:sync_reset_inst|sync_reg[1]                                                                                                                                 ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[16] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[8]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[0]  ; 9       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[24] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rgmii_tx_clk_fall                        ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[12] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[20] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[4]  ; 5       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[28] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[17] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[9]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[1]  ; 9       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[25] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[13] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[21] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[29] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[18] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[10] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[2]  ; 10      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[26] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[14] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[22] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[6]  ; 6       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[30] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[19] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[11] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]  ; 8       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[27] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[15] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[23] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[7]  ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[31] ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 69      ;
; fpga_core:core_inst|sdram_controller:sdram_ctl|dram_dq_r[0]~en                                                                                                         ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[1]                            ; 1       ;
; sync_reset:sync_reset_inst|sync_reg[0]                                                                                                                                 ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 32      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync3_reg                                      ; 86      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|tx_rst_reg[2]                            ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync1_reg                                      ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|m_rst_sync1_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[0]                            ; 60      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync3_reg                                      ; 21      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|rx_rst_reg[1]                            ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|s_rst_sync2_reg                                      ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[4]  ; 4       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[5]  ; 6       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[6]  ; 2       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[1]  ; 10      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[0]  ; 11      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[26] ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[2]  ; 13      ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[25] ; 1       ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[3]  ; 10      ;
; Total number of inverted registers = 176*                                                                                                                              ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                              ; Megafunction                                                                                                                ; Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0..8] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0 ; RAM  ;
; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|m_axis_pipe_reg[0][0..8] ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[5]    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|m_axis_tdata_reg[7]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tail[3]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[7]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[4]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|head[3]                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|init_pre_cntr[0]                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|rfsh_int_cntr[3]                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|m_ip_payload_axis_tdata_reg[2]                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|m_ip_payload_axis_tdata_reg[3]                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|m_eth_payload_axis_tdata_reg[5]                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|m_eth_payload_axis_tdata_reg[2]                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d2          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|gmii_rx_dv_d4          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[31][6]                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|count[4]                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst|cnt[15]                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst|ptr_reg[0]                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst|ptr_reg[2]                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|mii_select_reg                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_1[3]                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|speed_reg[0]                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_1[5]                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[30][0]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[29][5]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[28][1]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[27][3]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[26][4]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[25][0]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[24][2]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[23][2]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[22][4]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[21][4]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[20][0]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[19][7]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[18][1]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[17][4]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[16][7]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[15][4]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[14][7]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[13][2]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[12][6]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[11][5]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[10][1]                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[9][7]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[8][7]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[7][1]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[6][5]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[5][6]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[4][7]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[3][6]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[2][2]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[1][5]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|data[0][3]                                                                           ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[9]                                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                            ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[6]                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[2]                                      ;
; 4:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[6]                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[7]                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_gray_reg[7]                                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[0]                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg[12]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_sync1_reg[10]                                     ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[1]                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_gray_reg[4]                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_reg[0]                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|word_count_reg[3]                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|word_count_reg[12]                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|word_count_reg[5]                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|word_count_reg[1]                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|dram_addr_r[3]                                                                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rx_speed_count_2[1]                                                              ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[12]                                      ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[0]                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[1]                                       ;
; 5:1                ; 13 bits   ; 39 LEs        ; 26 LEs               ; 13 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_sync_gray_reg[10]                                      ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[10]                                            ;
; 6:1                ; 25 bits   ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[3]                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[0]                                        ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_gray_reg[6]                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[5]                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|count_reg[2]                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[4] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_min_count_reg[1] ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[6]                                             ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|wr_ptr_cur_reg[11]                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[3]         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|s_tdata_reg[4]         ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[12]                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|counter[14]                                                                                                   ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[0]       ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|frame_ptr_reg[4]       ;
; 38:1               ; 8 bits    ; 200 LEs       ; 176 LEs              ; 24 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|tx_data[6]                                                                                                    ;
; 261:1              ; 2 bits    ; 348 LEs       ; 12 LEs               ; 336 LEs                ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[0]        ;
; 261:1              ; 2 bits    ; 348 LEs       ; 12 LEs               ; 336 LEs                ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|gmii_txd_reg[0]        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[3]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|crc_state[5]           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[27]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|crc_state[12]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|m_udp_payload_axis_tvalid_int                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst|store_udp_length_0                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|store_last_word                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst|store_udp_length_0                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_next                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|store_ip_length_0                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|store_last_word                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|store_ip_length_1                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|reset_crc              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|update_crc             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|state_reg              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|state_reg              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga|fpga_core:core_inst|sdram_controller:sdram_ctl|next_state.R0                                                                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|rd_ptr_reg                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|state                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst|state_next                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga|fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst|state_next                                                                                                                        ;
; 256:1              ; 3 bits    ; 510 LEs       ; 9 LEs                ; 501 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector2              ;
; 256:1              ; 3 bits    ; 510 LEs       ; 9 LEs                ; 501 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector2              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |fpga|fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state                                                                                                         ;
; 260:1              ; 2 bits    ; 346 LEs       ; 12 LEs               ; 334 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector23             ;
; 260:1              ; 2 bits    ; 346 LEs       ; 12 LEs               ; 334 LEs                ; No         ; |fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|Selector25             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                    ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                   ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                 ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                  ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                        ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                             ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                             ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                    ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                     ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                         ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                   ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                 ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                 ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                  ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_40e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0|altsyncram_k6d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll:altpll_component ;
+-------------------------------+-------------------+------------------+
; Parameter Name                ; Value             ; Type             ;
+-------------------------------+-------------------+------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped          ;
; PLL_TYPE                      ; AUTO              ; Untyped          ;
; LPM_HINT                      ; UNUSED            ; Untyped          ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped          ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped          ;
; SCAN_CHAIN                    ; LONG              ; Untyped          ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped          ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer   ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped          ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped          ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped          ;
; LOCK_HIGH                     ; 1                 ; Untyped          ;
; LOCK_LOW                      ; 1                 ; Untyped          ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped          ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped          ;
; SKIP_VCO                      ; OFF               ; Untyped          ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped          ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped          ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped          ;
; BANDWIDTH                     ; 0                 ; Untyped          ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped          ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped          ;
; DOWN_SPREAD                   ; 0                 ; Untyped          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped          ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                ; Untyped          ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped          ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped          ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer   ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer   ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped          ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped          ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer   ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer   ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK1_PHASE_SHIFT              ; 2000              ; Untyped          ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped          ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped          ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped          ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer   ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped          ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped          ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped          ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped          ;
; DPA_DIVIDER                   ; 0                 ; Untyped          ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped          ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped          ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped          ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped          ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped          ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped          ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped          ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped          ;
; VCO_MIN                       ; 0                 ; Untyped          ;
; VCO_MAX                       ; 0                 ; Untyped          ;
; VCO_CENTER                    ; 0                 ; Untyped          ;
; PFD_MIN                       ; 0                 ; Untyped          ;
; PFD_MAX                       ; 0                 ; Untyped          ;
; M_INITIAL                     ; 0                 ; Untyped          ;
; M                             ; 0                 ; Untyped          ;
; N                             ; 1                 ; Untyped          ;
; M2                            ; 1                 ; Untyped          ;
; N2                            ; 1                 ; Untyped          ;
; SS                            ; 1                 ; Untyped          ;
; C0_HIGH                       ; 0                 ; Untyped          ;
; C1_HIGH                       ; 0                 ; Untyped          ;
; C2_HIGH                       ; 0                 ; Untyped          ;
; C3_HIGH                       ; 0                 ; Untyped          ;
; C4_HIGH                       ; 0                 ; Untyped          ;
; C5_HIGH                       ; 0                 ; Untyped          ;
; C6_HIGH                       ; 0                 ; Untyped          ;
; C7_HIGH                       ; 0                 ; Untyped          ;
; C8_HIGH                       ; 0                 ; Untyped          ;
; C9_HIGH                       ; 0                 ; Untyped          ;
; C0_LOW                        ; 0                 ; Untyped          ;
; C1_LOW                        ; 0                 ; Untyped          ;
; C2_LOW                        ; 0                 ; Untyped          ;
; C3_LOW                        ; 0                 ; Untyped          ;
; C4_LOW                        ; 0                 ; Untyped          ;
; C5_LOW                        ; 0                 ; Untyped          ;
; C6_LOW                        ; 0                 ; Untyped          ;
; C7_LOW                        ; 0                 ; Untyped          ;
; C8_LOW                        ; 0                 ; Untyped          ;
; C9_LOW                        ; 0                 ; Untyped          ;
; C0_INITIAL                    ; 0                 ; Untyped          ;
; C1_INITIAL                    ; 0                 ; Untyped          ;
; C2_INITIAL                    ; 0                 ; Untyped          ;
; C3_INITIAL                    ; 0                 ; Untyped          ;
; C4_INITIAL                    ; 0                 ; Untyped          ;
; C5_INITIAL                    ; 0                 ; Untyped          ;
; C6_INITIAL                    ; 0                 ; Untyped          ;
; C7_INITIAL                    ; 0                 ; Untyped          ;
; C8_INITIAL                    ; 0                 ; Untyped          ;
; C9_INITIAL                    ; 0                 ; Untyped          ;
; C0_MODE                       ; BYPASS            ; Untyped          ;
; C1_MODE                       ; BYPASS            ; Untyped          ;
; C2_MODE                       ; BYPASS            ; Untyped          ;
; C3_MODE                       ; BYPASS            ; Untyped          ;
; C4_MODE                       ; BYPASS            ; Untyped          ;
; C5_MODE                       ; BYPASS            ; Untyped          ;
; C6_MODE                       ; BYPASS            ; Untyped          ;
; C7_MODE                       ; BYPASS            ; Untyped          ;
; C8_MODE                       ; BYPASS            ; Untyped          ;
; C9_MODE                       ; BYPASS            ; Untyped          ;
; C0_PH                         ; 0                 ; Untyped          ;
; C1_PH                         ; 0                 ; Untyped          ;
; C2_PH                         ; 0                 ; Untyped          ;
; C3_PH                         ; 0                 ; Untyped          ;
; C4_PH                         ; 0                 ; Untyped          ;
; C5_PH                         ; 0                 ; Untyped          ;
; C6_PH                         ; 0                 ; Untyped          ;
; C7_PH                         ; 0                 ; Untyped          ;
; C8_PH                         ; 0                 ; Untyped          ;
; C9_PH                         ; 0                 ; Untyped          ;
; L0_HIGH                       ; 1                 ; Untyped          ;
; L1_HIGH                       ; 1                 ; Untyped          ;
; G0_HIGH                       ; 1                 ; Untyped          ;
; G1_HIGH                       ; 1                 ; Untyped          ;
; G2_HIGH                       ; 1                 ; Untyped          ;
; G3_HIGH                       ; 1                 ; Untyped          ;
; E0_HIGH                       ; 1                 ; Untyped          ;
; E1_HIGH                       ; 1                 ; Untyped          ;
; E2_HIGH                       ; 1                 ; Untyped          ;
; E3_HIGH                       ; 1                 ; Untyped          ;
; L0_LOW                        ; 1                 ; Untyped          ;
; L1_LOW                        ; 1                 ; Untyped          ;
; G0_LOW                        ; 1                 ; Untyped          ;
; G1_LOW                        ; 1                 ; Untyped          ;
; G2_LOW                        ; 1                 ; Untyped          ;
; G3_LOW                        ; 1                 ; Untyped          ;
; E0_LOW                        ; 1                 ; Untyped          ;
; E1_LOW                        ; 1                 ; Untyped          ;
; E2_LOW                        ; 1                 ; Untyped          ;
; E3_LOW                        ; 1                 ; Untyped          ;
; L0_INITIAL                    ; 1                 ; Untyped          ;
; L1_INITIAL                    ; 1                 ; Untyped          ;
; G0_INITIAL                    ; 1                 ; Untyped          ;
; G1_INITIAL                    ; 1                 ; Untyped          ;
; G2_INITIAL                    ; 1                 ; Untyped          ;
; G3_INITIAL                    ; 1                 ; Untyped          ;
; E0_INITIAL                    ; 1                 ; Untyped          ;
; E1_INITIAL                    ; 1                 ; Untyped          ;
; E2_INITIAL                    ; 1                 ; Untyped          ;
; E3_INITIAL                    ; 1                 ; Untyped          ;
; L0_MODE                       ; BYPASS            ; Untyped          ;
; L1_MODE                       ; BYPASS            ; Untyped          ;
; G0_MODE                       ; BYPASS            ; Untyped          ;
; G1_MODE                       ; BYPASS            ; Untyped          ;
; G2_MODE                       ; BYPASS            ; Untyped          ;
; G3_MODE                       ; BYPASS            ; Untyped          ;
; E0_MODE                       ; BYPASS            ; Untyped          ;
; E1_MODE                       ; BYPASS            ; Untyped          ;
; E2_MODE                       ; BYPASS            ; Untyped          ;
; E3_MODE                       ; BYPASS            ; Untyped          ;
; L0_PH                         ; 0                 ; Untyped          ;
; L1_PH                         ; 0                 ; Untyped          ;
; G0_PH                         ; 0                 ; Untyped          ;
; G1_PH                         ; 0                 ; Untyped          ;
; G2_PH                         ; 0                 ; Untyped          ;
; G3_PH                         ; 0                 ; Untyped          ;
; E0_PH                         ; 0                 ; Untyped          ;
; E1_PH                         ; 0                 ; Untyped          ;
; E2_PH                         ; 0                 ; Untyped          ;
; E3_PH                         ; 0                 ; Untyped          ;
; M_PH                          ; 0                 ; Untyped          ;
; C1_USE_CASC_IN                ; OFF               ; Untyped          ;
; C2_USE_CASC_IN                ; OFF               ; Untyped          ;
; C3_USE_CASC_IN                ; OFF               ; Untyped          ;
; C4_USE_CASC_IN                ; OFF               ; Untyped          ;
; C5_USE_CASC_IN                ; OFF               ; Untyped          ;
; C6_USE_CASC_IN                ; OFF               ; Untyped          ;
; C7_USE_CASC_IN                ; OFF               ; Untyped          ;
; C8_USE_CASC_IN                ; OFF               ; Untyped          ;
; C9_USE_CASC_IN                ; OFF               ; Untyped          ;
; CLK0_COUNTER                  ; G0                ; Untyped          ;
; CLK1_COUNTER                  ; G0                ; Untyped          ;
; CLK2_COUNTER                  ; G0                ; Untyped          ;
; CLK3_COUNTER                  ; G0                ; Untyped          ;
; CLK4_COUNTER                  ; G0                ; Untyped          ;
; CLK5_COUNTER                  ; G0                ; Untyped          ;
; CLK6_COUNTER                  ; E0                ; Untyped          ;
; CLK7_COUNTER                  ; E1                ; Untyped          ;
; CLK8_COUNTER                  ; E2                ; Untyped          ;
; CLK9_COUNTER                  ; E3                ; Untyped          ;
; L0_TIME_DELAY                 ; 0                 ; Untyped          ;
; L1_TIME_DELAY                 ; 0                 ; Untyped          ;
; G0_TIME_DELAY                 ; 0                 ; Untyped          ;
; G1_TIME_DELAY                 ; 0                 ; Untyped          ;
; G2_TIME_DELAY                 ; 0                 ; Untyped          ;
; G3_TIME_DELAY                 ; 0                 ; Untyped          ;
; E0_TIME_DELAY                 ; 0                 ; Untyped          ;
; E1_TIME_DELAY                 ; 0                 ; Untyped          ;
; E2_TIME_DELAY                 ; 0                 ; Untyped          ;
; E3_TIME_DELAY                 ; 0                 ; Untyped          ;
; M_TIME_DELAY                  ; 0                 ; Untyped          ;
; N_TIME_DELAY                  ; 0                 ; Untyped          ;
; EXTCLK3_COUNTER               ; E3                ; Untyped          ;
; EXTCLK2_COUNTER               ; E2                ; Untyped          ;
; EXTCLK1_COUNTER               ; E1                ; Untyped          ;
; EXTCLK0_COUNTER               ; E0                ; Untyped          ;
; ENABLE0_COUNTER               ; L0                ; Untyped          ;
; ENABLE1_COUNTER               ; L0                ; Untyped          ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped          ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped          ;
; LOOP_FILTER_C                 ; 5                 ; Untyped          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped          ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped          ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped          ;
; VCO_POST_SCALE                ; 0                 ; Untyped          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped          ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped          ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK0                     ; PORT_USED         ; Untyped          ;
; PORT_CLK1                     ; PORT_USED         ; Untyped          ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped          ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped          ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped          ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped          ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped          ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped          ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped          ;
; PORT_ARESET                   ; PORT_USED         ; Untyped          ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped          ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped          ;
; M_TEST_SOURCE                 ; 5                 ; Untyped          ;
; C0_TEST_SOURCE                ; 5                 ; Untyped          ;
; C1_TEST_SOURCE                ; 5                 ; Untyped          ;
; C2_TEST_SOURCE                ; 5                 ; Untyped          ;
; C3_TEST_SOURCE                ; 5                 ; Untyped          ;
; C4_TEST_SOURCE                ; 5                 ; Untyped          ;
; C5_TEST_SOURCE                ; 5                 ; Untyped          ;
; C6_TEST_SOURCE                ; 5                 ; Untyped          ;
; C7_TEST_SOURCE                ; 5                 ; Untyped          ;
; C8_TEST_SOURCE                ; 5                 ; Untyped          ;
; C9_TEST_SOURCE                ; 5                 ; Untyped          ;
; CBXI_PARAMETER                ; altpll_chi2       ; Untyped          ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped          ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped          ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped          ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped          ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped          ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE   ;
+-------------------------------+-------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_reset:sync_reset_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; N              ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce_switch:debounce_switch_inst ;
+----------------+--------+---------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                    ;
+----------------+--------+---------------------------------------------------------+
; WIDTH          ; 22     ; Signed Integer                                          ;
; N              ; 4      ; Signed Integer                                          ;
; RATE           ; 125000 ; Signed Integer                                          ;
+----------------+--------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst ;
+----------------+--------+----------------------------------------+
; Parameter Name ; Value  ; Type                                   ;
+----------------+--------+----------------------------------------+
; TARGET         ; ALTERA ; String                                 ;
+----------------+--------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0 ;
+------------------------+--------+--------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                               ;
+------------------------+--------+--------------------------------------------------------------------+
; TARGET                 ; ALTERA ; String                                                             ;
; IODDR_STYLE            ; IODDR2 ; String                                                             ;
; CLOCK_INPUT_STYLE      ; BUFG   ; String                                                             ;
; USE_CLK90              ; TRUE   ; String                                                             ;
; AXIS_DATA_WIDTH        ; 8      ; Signed Integer                                                     ;
; AXIS_KEEP_ENABLE       ; 0      ; Unsigned Binary                                                    ;
; AXIS_KEEP_WIDTH        ; 1      ; Signed Integer                                                     ;
; ENABLE_PADDING         ; 1      ; Signed Integer                                                     ;
; MIN_FRAME_LENGTH       ; 64     ; Signed Integer                                                     ;
; TX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; TX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; TX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; TX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; TX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; TX_DROP_WHEN_FULL      ; 0      ; Signed Integer                                                     ;
; RX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; RX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; RX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; RX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; RX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; RX_DROP_WHEN_FULL      ; 1      ; Signed Integer                                                     ;
+------------------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                           ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                         ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                         ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                         ;
; USE_CLK90         ; TRUE   ; String                                                                                                         ;
; ENABLE_PADDING    ; 1      ; Signed Integer                                                                                                 ;
; MIN_FRAME_LENGTH  ; 64     ; Signed Integer                                                                                                 ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                          ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                        ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                        ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                        ;
; USE_CLK90         ; TRUE   ; String                                                                                                                                        ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                                                     ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                                                     ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                                                     ;
; WIDTH             ; 5      ; Signed Integer                                                                                                                                                             ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                                                            ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                                                            ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_b2d  ; Untyped                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                              ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                              ;
; WIDTH          ; 1      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_86d ; Untyped                                                                                                                                                                            ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                               ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                               ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_c6d ; Untyped                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 8     ; Signed Integer                                                                                                                             ;
; ENABLE_PADDING    ; 1     ; Signed Integer                                                                                                                             ;
; MIN_FRAME_LENGTH  ; 64    ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_ENABLE ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_WIDTH  ; 16    ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
; RX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                                                               ;
; USER_WIDTH     ; 1     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 8     ; Signed Integer                                                                                                                                                             ;
; ENABLE_PADDING   ; 1     ; Signed Integer                                                                                                                                                             ;
; MIN_FRAME_LENGTH ; 64    ; Signed Integer                                                                                                                                                             ;
; PTP_TS_ENABLE    ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TS_WIDTH     ; 96    ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_ENABLE   ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_WIDTH    ; 16    ; Signed Integer                                                                                                                                                             ;
; USER_WIDTH       ; 1     ; Signed Integer                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                 ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096                             ; Signed Integer                                                                                       ;
; DATA_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; KEEP_ENABLE          ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                      ;
; KEEP_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; LAST_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; ID_ENABLE            ; 0                                ; Signed Integer                                                                                       ;
; ID_WIDTH             ; 8                                ; Signed Integer                                                                                       ;
; DEST_ENABLE          ; 0                                ; Signed Integer                                                                                       ;
; DEST_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; USER_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; USER_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; RAM_PIPELINE         ; 1                                ; Signed Integer                                                                                       ;
; OUTPUT_FIFO_ENABLE   ; 0                                ; Signed Integer                                                                                       ;
; FRAME_FIFO           ; 1                                ; Signed Integer                                                                                       ;
; USER_BAD_FRAME_VALUE ; 1                                ; Unsigned Binary                                                                                      ;
; USER_BAD_FRAME_MASK  ; 1                                ; Unsigned Binary                                                                                      ;
; DROP_OVERSIZE_FRAME  ; 1                                ; Signed Integer                                                                                       ;
; DROP_BAD_FRAME       ; 1                                ; Signed Integer                                                                                       ;
; DROP_WHEN_FULL       ; 0                                ; Signed Integer                                                                                       ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                                                  ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                                  ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                                  ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                                                  ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                                                  ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                                 ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                                 ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                                                  ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                                                  ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1 ;
+------------------------+--------+--------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                               ;
+------------------------+--------+--------------------------------------------------------------------+
; TARGET                 ; ALTERA ; String                                                             ;
; IODDR_STYLE            ; IODDR2 ; String                                                             ;
; CLOCK_INPUT_STYLE      ; BUFG   ; String                                                             ;
; USE_CLK90              ; TRUE   ; String                                                             ;
; AXIS_DATA_WIDTH        ; 8      ; Signed Integer                                                     ;
; AXIS_KEEP_ENABLE       ; 0      ; Unsigned Binary                                                    ;
; AXIS_KEEP_WIDTH        ; 1      ; Signed Integer                                                     ;
; ENABLE_PADDING         ; 1      ; Signed Integer                                                     ;
; MIN_FRAME_LENGTH       ; 64     ; Signed Integer                                                     ;
; TX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; TX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; TX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; TX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; TX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; TX_DROP_WHEN_FULL      ; 0      ; Signed Integer                                                     ;
; RX_FIFO_DEPTH          ; 4096   ; Signed Integer                                                     ;
; RX_FIFO_RAM_PIPELINE   ; 1      ; Signed Integer                                                     ;
; RX_FRAME_FIFO          ; 1      ; Signed Integer                                                     ;
; RX_DROP_OVERSIZE_FRAME ; 1      ; Signed Integer                                                     ;
; RX_DROP_BAD_FRAME      ; 1      ; Signed Integer                                                     ;
; RX_DROP_WHEN_FULL      ; 1      ; Signed Integer                                                     ;
+------------------------+--------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                           ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                         ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                         ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                         ;
; USE_CLK90         ; TRUE   ; String                                                                                                         ;
; ENABLE_PADDING    ; 1      ; Signed Integer                                                                                                 ;
; MIN_FRAME_LENGTH  ; 64     ; Signed Integer                                                                                                 ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                          ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                        ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                        ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                        ;
; USE_CLK90         ; TRUE   ; String                                                                                                                                        ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET            ; ALTERA ; String                                                                                                                                                                     ;
; IODDR_STYLE       ; IODDR2 ; String                                                                                                                                                                     ;
; CLOCK_INPUT_STYLE ; BUFG   ; String                                                                                                                                                                     ;
; WIDTH             ; 5      ; Signed Integer                                                                                                                                                             ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                                                            ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                                                            ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_b2d  ; Untyped                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                              ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                              ;
; WIDTH          ; 1      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                               ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                     ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                     ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                            ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                            ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                            ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                            ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                            ;
; CBXI_PARAMETER         ; ddio_out_86d ; Untyped                                                                                                                                                                            ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TARGET         ; ALTERA ; String                                                                                                                                                               ;
; IODDR_STYLE    ; IODDR2 ; String                                                                                                                                                               ;
; WIDTH          ; 5      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                      ;
; WIDTH                  ; 5            ; Signed Integer                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Stratix      ; Untyped                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_c6d ; Untyped                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 8     ; Signed Integer                                                                                                                             ;
; ENABLE_PADDING    ; 1     ; Signed Integer                                                                                                                             ;
; MIN_FRAME_LENGTH  ; 64    ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_ENABLE ; 0     ; Signed Integer                                                                                                                             ;
; TX_PTP_TAG_WIDTH  ; 16    ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                             ;
; RX_PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                             ;
; TX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
; RX_USER_WIDTH     ; 1     ; Signed Integer                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_ENABLE  ; 0     ; Signed Integer                                                                                                                                                               ;
; PTP_TS_WIDTH   ; 96    ; Signed Integer                                                                                                                                                               ;
; USER_WIDTH     ; 1     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                       ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 8     ; Signed Integer                                                                                                                                                             ;
; ENABLE_PADDING   ; 1     ; Signed Integer                                                                                                                                                             ;
; MIN_FRAME_LENGTH ; 64    ; Signed Integer                                                                                                                                                             ;
; PTP_TS_ENABLE    ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TS_WIDTH     ; 96    ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_ENABLE   ; 0     ; Signed Integer                                                                                                                                                             ;
; PTP_TAG_WIDTH    ; 16    ; Signed Integer                                                                                                                                                             ;
; USER_WIDTH       ; 1     ; Signed Integer                                                                                                                                                             ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8 ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                                                                                                                          ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LFSR_WIDTH        ; 32                               ; Signed Integer                                                                                                                                                ;
; LFSR_POLY         ; 00000100110000010001110110110111 ; Unsigned Binary                                                                                                                                               ;
; LFSR_CONFIG       ; GALOIS                           ; String                                                                                                                                                        ;
; LFSR_FEED_FORWARD ; 0                                ; Signed Integer                                                                                                                                                ;
; REVERSE           ; 1                                ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH        ; 8                                ; Signed Integer                                                                                                                                                ;
; STYLE             ; AUTO                             ; String                                                                                                                                                        ;
+-------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 0     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                                                 ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096                             ; Signed Integer                                                                                       ;
; DATA_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; KEEP_ENABLE          ; 00000000000000000000000000000000 ; Unsigned Binary                                                                                      ;
; KEEP_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; LAST_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; ID_ENABLE            ; 0                                ; Signed Integer                                                                                       ;
; ID_WIDTH             ; 8                                ; Signed Integer                                                                                       ;
; DEST_ENABLE          ; 0                                ; Signed Integer                                                                                       ;
; DEST_WIDTH           ; 8                                ; Signed Integer                                                                                       ;
; USER_ENABLE          ; 1                                ; Signed Integer                                                                                       ;
; USER_WIDTH           ; 1                                ; Signed Integer                                                                                       ;
; RAM_PIPELINE         ; 1                                ; Signed Integer                                                                                       ;
; OUTPUT_FIFO_ENABLE   ; 0                                ; Signed Integer                                                                                       ;
; FRAME_FIFO           ; 1                                ; Signed Integer                                                                                       ;
; USER_BAD_FRAME_VALUE ; 1                                ; Unsigned Binary                                                                                      ;
; USER_BAD_FRAME_MASK  ; 1                                ; Unsigned Binary                                                                                      ;
; DROP_OVERSIZE_FRAME  ; 1                                ; Signed Integer                                                                                       ;
; DROP_BAD_FRAME       ; 1                                ; Signed Integer                                                                                       ;
; DROP_WHEN_FULL       ; 0                                ; Signed Integer                                                                                       ;
+----------------------+----------------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                        ;
; S_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; S_KEEP_ENABLE        ; 0     ; Signed Integer                                                                                        ;
; S_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; M_DATA_WIDTH         ; 8     ; Signed Integer                                                                                        ;
; M_KEEP_ENABLE        ; 0     ; Unsigned Binary                                                                                       ;
; M_KEEP_WIDTH         ; 1     ; Signed Integer                                                                                        ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                        ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                        ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                        ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                        ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                        ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                        ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                        ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                        ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                        ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                       ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                       ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                        ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                        ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; DEPTH                ; 4096  ; Signed Integer                                                                                                                  ;
; DATA_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; KEEP_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; KEEP_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; LAST_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; ID_ENABLE            ; 0     ; Signed Integer                                                                                                                  ;
; ID_WIDTH             ; 8     ; Signed Integer                                                                                                                  ;
; DEST_ENABLE          ; 0     ; Signed Integer                                                                                                                  ;
; DEST_WIDTH           ; 8     ; Signed Integer                                                                                                                  ;
; USER_ENABLE          ; 1     ; Signed Integer                                                                                                                  ;
; USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; RAM_PIPELINE         ; 1     ; Signed Integer                                                                                                                  ;
; OUTPUT_FIFO_ENABLE   ; 0     ; Signed Integer                                                                                                                  ;
; FRAME_FIFO           ; 1     ; Signed Integer                                                                                                                  ;
; USER_BAD_FRAME_VALUE ; 1     ; Unsigned Binary                                                                                                                 ;
; USER_BAD_FRAME_MASK  ; 1     ; Unsigned Binary                                                                                                                 ;
; DROP_OVERSIZE_FRAME  ; 1     ; Signed Integer                                                                                                                  ;
; DROP_BAD_FRAME       ; 1     ; Signed Integer                                                                                                                  ;
; DROP_WHEN_FULL       ; 1     ; Signed Integer                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                       ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                        ;
; KEEP_ENABLE    ; 0     ; Unsigned Binary                                                       ;
; KEEP_WIDTH     ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; BAUD_PRESCALER ; 1085  ; Signed Integer                                                   ;
; PARITY         ; 0     ; Signed Integer                                                   ;
; BYTE_SIZE      ; 8     ; Signed Integer                                                   ;
; STOP_BITS      ; 0     ; Signed Integer                                                   ;
; FIFO_DEPTH     ; 32    ; Signed Integer                                                   ;
; FLOW_CONTROL   ; 0     ; Signed Integer                                                   ;
; DYNAMIC_CONFIG ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; BAUD_PRESCALER ; 1085  ; Signed Integer                                                                        ;
; PARITY         ; 0     ; Signed Integer                                                                        ;
; BYTE_SIZE      ; 8     ; Signed Integer                                                                        ;
; STOP_BITS      ; 0     ; Signed Integer                                                                        ;
; FIFO_DEPTH     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                 ;
; DATA_DEPTH     ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; BAUD_PRESCALER ; 1085  ; Signed Integer                                                                        ;
; PARITY         ; 0     ; Signed Integer                                                                        ;
; BYTE_SIZE      ; 8     ; Signed Integer                                                                        ;
; STOP_BITS      ; 0     ; Signed Integer                                                                        ;
; FIFO_DEPTH     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 17    ; Signed Integer                                                                                                 ;
; DATA_DEPTH     ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ZERO_DELAY     ; TRUE  ; String                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altplldram:altplldram_inst|altpll:altpll_component ;
+-------------------------------+------------------------------+----------------------------------+
; Parameter Name                ; Value                        ; Type                             ;
+-------------------------------+------------------------------+----------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                          ;
; PLL_TYPE                      ; AUTO                         ; Untyped                          ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altplldram ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                          ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                          ;
; LOCK_HIGH                     ; 1                            ; Untyped                          ;
; LOCK_LOW                      ; 1                            ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                          ;
; SKIP_VCO                      ; OFF                          ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                          ;
; BANDWIDTH                     ; 0                            ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                          ;
; DOWN_SPREAD                   ; 0                            ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                          ;
; CLK1_MULTIPLY_BY              ; 133                          ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 133                          ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                          ;
; CLK1_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 50                           ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; -3133                        ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                          ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                          ;
; DPA_DIVIDER                   ; 0                            ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                          ;
; VCO_MIN                       ; 0                            ; Untyped                          ;
; VCO_MAX                       ; 0                            ; Untyped                          ;
; VCO_CENTER                    ; 0                            ; Untyped                          ;
; PFD_MIN                       ; 0                            ; Untyped                          ;
; PFD_MAX                       ; 0                            ; Untyped                          ;
; M_INITIAL                     ; 0                            ; Untyped                          ;
; M                             ; 0                            ; Untyped                          ;
; N                             ; 1                            ; Untyped                          ;
; M2                            ; 1                            ; Untyped                          ;
; N2                            ; 1                            ; Untyped                          ;
; SS                            ; 1                            ; Untyped                          ;
; C0_HIGH                       ; 0                            ; Untyped                          ;
; C1_HIGH                       ; 0                            ; Untyped                          ;
; C2_HIGH                       ; 0                            ; Untyped                          ;
; C3_HIGH                       ; 0                            ; Untyped                          ;
; C4_HIGH                       ; 0                            ; Untyped                          ;
; C5_HIGH                       ; 0                            ; Untyped                          ;
; C6_HIGH                       ; 0                            ; Untyped                          ;
; C7_HIGH                       ; 0                            ; Untyped                          ;
; C8_HIGH                       ; 0                            ; Untyped                          ;
; C9_HIGH                       ; 0                            ; Untyped                          ;
; C0_LOW                        ; 0                            ; Untyped                          ;
; C1_LOW                        ; 0                            ; Untyped                          ;
; C2_LOW                        ; 0                            ; Untyped                          ;
; C3_LOW                        ; 0                            ; Untyped                          ;
; C4_LOW                        ; 0                            ; Untyped                          ;
; C5_LOW                        ; 0                            ; Untyped                          ;
; C6_LOW                        ; 0                            ; Untyped                          ;
; C7_LOW                        ; 0                            ; Untyped                          ;
; C8_LOW                        ; 0                            ; Untyped                          ;
; C9_LOW                        ; 0                            ; Untyped                          ;
; C0_INITIAL                    ; 0                            ; Untyped                          ;
; C1_INITIAL                    ; 0                            ; Untyped                          ;
; C2_INITIAL                    ; 0                            ; Untyped                          ;
; C3_INITIAL                    ; 0                            ; Untyped                          ;
; C4_INITIAL                    ; 0                            ; Untyped                          ;
; C5_INITIAL                    ; 0                            ; Untyped                          ;
; C6_INITIAL                    ; 0                            ; Untyped                          ;
; C7_INITIAL                    ; 0                            ; Untyped                          ;
; C8_INITIAL                    ; 0                            ; Untyped                          ;
; C9_INITIAL                    ; 0                            ; Untyped                          ;
; C0_MODE                       ; BYPASS                       ; Untyped                          ;
; C1_MODE                       ; BYPASS                       ; Untyped                          ;
; C2_MODE                       ; BYPASS                       ; Untyped                          ;
; C3_MODE                       ; BYPASS                       ; Untyped                          ;
; C4_MODE                       ; BYPASS                       ; Untyped                          ;
; C5_MODE                       ; BYPASS                       ; Untyped                          ;
; C6_MODE                       ; BYPASS                       ; Untyped                          ;
; C7_MODE                       ; BYPASS                       ; Untyped                          ;
; C8_MODE                       ; BYPASS                       ; Untyped                          ;
; C9_MODE                       ; BYPASS                       ; Untyped                          ;
; C0_PH                         ; 0                            ; Untyped                          ;
; C1_PH                         ; 0                            ; Untyped                          ;
; C2_PH                         ; 0                            ; Untyped                          ;
; C3_PH                         ; 0                            ; Untyped                          ;
; C4_PH                         ; 0                            ; Untyped                          ;
; C5_PH                         ; 0                            ; Untyped                          ;
; C6_PH                         ; 0                            ; Untyped                          ;
; C7_PH                         ; 0                            ; Untyped                          ;
; C8_PH                         ; 0                            ; Untyped                          ;
; C9_PH                         ; 0                            ; Untyped                          ;
; L0_HIGH                       ; 1                            ; Untyped                          ;
; L1_HIGH                       ; 1                            ; Untyped                          ;
; G0_HIGH                       ; 1                            ; Untyped                          ;
; G1_HIGH                       ; 1                            ; Untyped                          ;
; G2_HIGH                       ; 1                            ; Untyped                          ;
; G3_HIGH                       ; 1                            ; Untyped                          ;
; E0_HIGH                       ; 1                            ; Untyped                          ;
; E1_HIGH                       ; 1                            ; Untyped                          ;
; E2_HIGH                       ; 1                            ; Untyped                          ;
; E3_HIGH                       ; 1                            ; Untyped                          ;
; L0_LOW                        ; 1                            ; Untyped                          ;
; L1_LOW                        ; 1                            ; Untyped                          ;
; G0_LOW                        ; 1                            ; Untyped                          ;
; G1_LOW                        ; 1                            ; Untyped                          ;
; G2_LOW                        ; 1                            ; Untyped                          ;
; G3_LOW                        ; 1                            ; Untyped                          ;
; E0_LOW                        ; 1                            ; Untyped                          ;
; E1_LOW                        ; 1                            ; Untyped                          ;
; E2_LOW                        ; 1                            ; Untyped                          ;
; E3_LOW                        ; 1                            ; Untyped                          ;
; L0_INITIAL                    ; 1                            ; Untyped                          ;
; L1_INITIAL                    ; 1                            ; Untyped                          ;
; G0_INITIAL                    ; 1                            ; Untyped                          ;
; G1_INITIAL                    ; 1                            ; Untyped                          ;
; G2_INITIAL                    ; 1                            ; Untyped                          ;
; G3_INITIAL                    ; 1                            ; Untyped                          ;
; E0_INITIAL                    ; 1                            ; Untyped                          ;
; E1_INITIAL                    ; 1                            ; Untyped                          ;
; E2_INITIAL                    ; 1                            ; Untyped                          ;
; E3_INITIAL                    ; 1                            ; Untyped                          ;
; L0_MODE                       ; BYPASS                       ; Untyped                          ;
; L1_MODE                       ; BYPASS                       ; Untyped                          ;
; G0_MODE                       ; BYPASS                       ; Untyped                          ;
; G1_MODE                       ; BYPASS                       ; Untyped                          ;
; G2_MODE                       ; BYPASS                       ; Untyped                          ;
; G3_MODE                       ; BYPASS                       ; Untyped                          ;
; E0_MODE                       ; BYPASS                       ; Untyped                          ;
; E1_MODE                       ; BYPASS                       ; Untyped                          ;
; E2_MODE                       ; BYPASS                       ; Untyped                          ;
; E3_MODE                       ; BYPASS                       ; Untyped                          ;
; L0_PH                         ; 0                            ; Untyped                          ;
; L1_PH                         ; 0                            ; Untyped                          ;
; G0_PH                         ; 0                            ; Untyped                          ;
; G1_PH                         ; 0                            ; Untyped                          ;
; G2_PH                         ; 0                            ; Untyped                          ;
; G3_PH                         ; 0                            ; Untyped                          ;
; E0_PH                         ; 0                            ; Untyped                          ;
; E1_PH                         ; 0                            ; Untyped                          ;
; E2_PH                         ; 0                            ; Untyped                          ;
; E3_PH                         ; 0                            ; Untyped                          ;
; M_PH                          ; 0                            ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                          ;
; CLK0_COUNTER                  ; G0                           ; Untyped                          ;
; CLK1_COUNTER                  ; G0                           ; Untyped                          ;
; CLK2_COUNTER                  ; G0                           ; Untyped                          ;
; CLK3_COUNTER                  ; G0                           ; Untyped                          ;
; CLK4_COUNTER                  ; G0                           ; Untyped                          ;
; CLK5_COUNTER                  ; G0                           ; Untyped                          ;
; CLK6_COUNTER                  ; E0                           ; Untyped                          ;
; CLK7_COUNTER                  ; E1                           ; Untyped                          ;
; CLK8_COUNTER                  ; E2                           ; Untyped                          ;
; CLK9_COUNTER                  ; E3                           ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                          ;
; M_TIME_DELAY                  ; 0                            ; Untyped                          ;
; N_TIME_DELAY                  ; 0                            ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                          ;
; VCO_POST_SCALE                ; 0                            ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                          ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                          ;
; CBXI_PARAMETER                ; altplldram_altpll            ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                   ;
+-------------------------------+------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                     ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                            ; Type           ;
+-------------------------------------------------+--------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                    ; String         ;
; sld_node_info                                   ; 805334528                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                ; Signed Integer ;
; sld_data_bits                                   ; 9                                                ; Untyped        ;
; sld_trigger_bits                                ; 9                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                ; Untyped        ;
; sld_sample_depth                                ; 128                                              ; Untyped        ;
; sld_segment_size                                ; 128                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                             ; String         ;
; sld_inversion_mask_length                       ; 48                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 9                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40e1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40e1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_k6d1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 9                    ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_k6d1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 2                                                  ;
; Entity Instance               ; altpll:altpll_component                            ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; altplldram:altplldram_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                      ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
; Entity Instance                           ; fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 9                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|sdram_controller:sdram_ctl"                                                                          ;
+---------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity         ; Details                                                                                                 ;
+---------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; addr_i        ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 23 elements in the same dimension ;
; dat_i[31..11] ; Input  ; Info             ; Stuck at GND                                                                                            ;
; dat_o[31..11] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+---------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------+
; rise ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst"                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; s_axis_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_full   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_empty  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; s_axis_config_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_axis_config_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst"         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; half ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst"                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst"                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; s_axis_config_tvalid ; Input  ; Info     ; Stuck at GND                                                                        ;
; s_axis_config_tready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ctsn                 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|axis_uart_v1_0:axis_uart"                                                                                                                          ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_config_tdata  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; s_axis_config_tvalid ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; s_axis_config_tready ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; s_axis_tdata         ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "s_axis_tdata[15..8]" will be connected to GND. ;
; s_axis_tready        ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tdata         ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tuser         ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tvalid        ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; m_axis_tready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; rx                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
; rts                  ; Output ; Info     ; Explicitly unconnected                                                                                                                                 ;
; cts                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                                 ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_ip_rx:udp1_ip_rx_inst"                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m_udp_hdr_valid                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_dest_mac                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_src_mac                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_type                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_version                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ihl                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_dscp                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ecn                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_length                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_identification             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_flags                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_fragment_offset            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ttl                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_protocol                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_header_checksum            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_source_ip                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_dest_ip                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_source_port               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_dest_port                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_length                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_checksum                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tdata        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tvalid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tlast        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tuser        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy                            ; Output ; Info     ; Explicitly unconnected                                                              ;
; error_header_early_termination  ; Output ; Info     ; Explicitly unconnected                                                              ;
; error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst"                                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m_udp_hdr_valid                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_dest_mac                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_src_mac                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_eth_type                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_version                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ihl                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_dscp                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ecn                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_length                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_identification             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_flags                      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_fragment_offset            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_ttl                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_protocol                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_header_checksum            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_source_ip                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_ip_dest_ip                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_source_port               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_dest_port                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_length                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_checksum                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tdata        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tvalid       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tlast        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; m_udp_payload_axis_tuser        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busy                            ; Output ; Info     ; Explicitly unconnected                                                              ;
; error_header_early_termination  ; Output ; Info     ; Explicitly unconnected                                                              ;
; error_payload_early_termination ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|ip_eth_rx:ip1_eth_rx_inst"    ;
+---------------------------------+--------+----------+------------------------+
; Port                            ; Type   ; Severity ; Details                ;
+---------------------------------+--------+----------+------------------------+
; busy                            ; Output ; Info     ; Explicitly unconnected ;
; error_header_early_termination  ; Output ; Info     ; Explicitly unconnected ;
; error_payload_early_termination ; Output ; Info     ; Explicitly unconnected ;
; error_invalid_header            ; Output ; Info     ; Explicitly unconnected ;
; error_invalid_checksum          ; Output ; Info     ; Explicitly unconnected ;
+---------------------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst"    ;
+---------------------------------+--------+----------+------------------------+
; Port                            ; Type   ; Severity ; Details                ;
+---------------------------------+--------+----------+------------------------+
; busy                            ; Output ; Info     ; Explicitly unconnected ;
; error_header_early_termination  ; Output ; Info     ; Explicitly unconnected ;
; error_payload_early_termination ; Output ; Info     ; Explicitly unconnected ;
; error_invalid_header            ; Output ; Info     ; Explicitly unconnected ;
; error_invalid_checksum          ; Output ; Info     ; Explicitly unconnected ;
+---------------------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx1_inst"                                                                                                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tready                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; busy                           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_axis_tkeep                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_eth_payload_axis_tkeep       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst"                                                                                                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tready                  ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; busy                           ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; error_header_early_termination ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; s_axis_tkeep                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; m_eth_payload_axis_tkeep       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1"                                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_fcs   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; speed              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ifg_delay          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ifg_delay[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ifg_delay[7..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ifg_delay[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; tx_axis_tkeep      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rx_axis_tkeep      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tx_error_underflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo"                                                                                                          ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tkeep        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tkeep[0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tready       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; s_status_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo"                                                                                                          ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s_axis_tid          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tid[7..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; s_axis_tdest        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; s_axis_tdest[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; m_axis_tkeep        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tid          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_axis_tdest        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; m_status_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst|lfsr:eth_crc_8" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst"                                   ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_clk_enable        ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; tx_ptp_ts            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_ptp_ts            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_axis_ptp_ts       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_axis_ptp_ts_tag   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_axis_ptp_ts_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_start_packet      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_start_packet      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0"                                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; tx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_error_bad_fcs   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_overflow   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_bad_frame  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; rx_fifo_good_frame ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; speed              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; ifg_delay          ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ifg_delay[3..2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; ifg_delay[7..4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; ifg_delay[1..0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; tx_axis_tkeep      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; rx_axis_tkeep      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tx_error_underflow ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 9                   ; 9                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 231                         ;
; cycloneiii_ddio_out   ; 12                          ;
; cycloneiii_ff         ; 1659                        ;
;     CLR               ; 86                          ;
;     CLR SCLR          ; 24                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 922                         ;
;     ENA CLR           ; 87                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 115                         ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 12                          ;
;     SCLR              ; 83                          ;
;     SCLR SLD          ; 4                           ;
;     SLD               ; 1                           ;
;     plain             ; 285                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 2230                        ;
;     arith             ; 238                         ;
;         2 data inputs ; 234                         ;
;         3 data inputs ; 4                           ;
;     normal            ; 1992                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 335                         ;
;         3 data inputs ; 343                         ;
;         4 data inputs ; 1284                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                            ; Details ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                     ; N/A     ;
; KEY[0]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                       ; N/A     ;
; KEY[0]                                                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                       ; N/A     ;
; UART_TXD                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out                                    ; N/A     ;
; UART_TXD                                                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out                                    ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tready~0_wirecell ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|s_axis_tready                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst|tready~0_wirecell ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out                                    ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|tx                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out                                    ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|gnd                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; auto_signaltap_0|vcc                                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                          ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~12                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~13                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~14                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|state~15                                   ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out                                    ; N/A     ;
; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|txd_out                                    ; N/A     ;
+----------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Mar 21 22:20:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sdram_controller.vhdl
    Info (12022): Found design unit 1: sdram_controller-behavioural File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 72
    Info (12023): Found entity 1: sdram_controller File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file axis_uart_v1_0.v
    Info (12023): Found entity 1: axis_uart_v1_0 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis_uart_v1_0.v Line: 22
Warning (10335): Unrecognized synthesis attribute "IOB" at uart_tx.v(80) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 22
Warning (10335): Unrecognized synthesis attribute "IOB" at uart_rx.v(90) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 90
Warning (10335): Unrecognized synthesis attribute "IOB" at uart_rx.v(91) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 91
Info (12021): Found 2 design units, including 2 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 22
    Info (12023): Found entity 2: edge_detect File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file uart_prescaler.v
    Info (12023): Found entity 1: uart_prescaler File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_prescaler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 22
Warning (10335): Unrecognized synthesis attribute "srl_style" at axis/sync_reset.v(46) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file axis/sync_reset.v
    Info (12023): Found entity 1: sync_reset File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file axis/priority_encoder.v
    Info (12023): Found entity 1: priority_encoder File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/priority_encoder.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/ll_axis_bridge.v
    Info (12023): Found entity 1: ll_axis_bridge File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/ll_axis_bridge.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_tap.v
    Info (12023): Found entity 1: axis_tap File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_tap.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_switch.v
    Info (12023): Found entity 1: axis_switch File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_stat_counter.v
    Info (12023): Found entity 1: axis_stat_counter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_stat_counter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_srl_register.v
    Info (12023): Found entity 1: axis_srl_register File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_srl_register.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_srl_fifo.v
    Info (12023): Found entity 1: axis_srl_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_srl_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_register.v
    Info (12023): Found entity 1: axis_register File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_register.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_rate_limit.v
    Info (12023): Found entity 1: axis_rate_limit File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_rate_limit.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_ram_switch.v
    Info (12023): Found entity 1: axis_ram_switch File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_pipeline_register.v
    Info (12023): Found entity 1: axis_pipeline_register File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_register.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(95) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 95
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(97) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 97
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(99) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 99
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(101) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 101
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(103) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 103
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(105) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 105
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(107) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 107
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_pipeline_fifo.v(109) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 109
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(185) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 185
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(187) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 187
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(189) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 189
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(191) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 191
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(193) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 193
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_pipeline_fifo.v(195) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 195
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_pipeline_fifo.v
    Info (12023): Found entity 1: axis_pipeline_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_mux.v
    Info (12023): Found entity 1: axis_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_ll_bridge.v
    Info (12023): Found entity 1: axis_ll_bridge File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ll_bridge.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust_fifo.v
    Info (12023): Found entity 1: axis_frame_length_adjust_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_length_adjust_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_length_adjust.v
    Info (12023): Found entity 1: axis_frame_length_adjust File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_length_adjust.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_len.v
    Info (12023): Found entity 1: axis_frame_len File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_len.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_frame_join.v
    Info (12023): Found entity 1: axis_frame_join File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_fifo_adapter.v
    Info (12023): Found entity 1: axis_fifo_adapter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_fifo.v(168) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 168
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(343) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 343
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(345) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 345
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(347) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 347
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(349) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 349
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(351) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 351
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_fifo.v(353) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 353
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_fifo.v
    Info (12023): Found entity 1: axis_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_demux.v
    Info (12023): Found entity 1: axis_demux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_crosspoint.v
    Info (12023): Found entity 1: axis_crosspoint File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_crosspoint.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_cobs_encode.v
    Info (12023): Found entity 1: axis_cobs_encode File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_cobs_encode.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_cobs_decode.v
    Info (12023): Found entity 1: axis_cobs_decode File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_cobs_decode.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_broadcast.v
    Info (12023): Found entity 1: axis_broadcast File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_broadcast.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_async_fifo_adapter.v
    Info (12023): Found entity 1: axis_async_fifo_adapter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 34
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(175) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 175
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(177) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 177
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(179) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 179
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(181) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 181
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(186) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 186
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(188) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 188
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(190) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 190
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(192) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 192
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(194) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 194
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(197) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 197
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(199) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 199
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(201) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 201
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(203) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 203
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(205) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 205
Warning (10335): Unrecognized synthesis attribute "SHREG_EXTRACT" at axis/axis_async_fifo.v(207) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 207
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at axis/axis_async_fifo.v(214) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 214
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(651) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 651
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(653) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 653
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(655) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 655
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(657) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 657
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(659) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 659
Warning (10335): Unrecognized synthesis attribute "ram_style" at axis/axis_async_fifo.v(661) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 661
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_async_fifo.v
    Info (12023): Found entity 1: axis_async_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_arb_mux.v
    Info (12023): Found entity 1: axis_arb_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/axis_adapter.v
    Info (12023): Found entity 1: axis_adapter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file axis/arbiter.v
    Info (12023): Found entity 1: arbiter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/arbiter.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_interleave.v
    Info (12023): Found entity 1: xgmii_interleave File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_interleave.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_deinterleave.v
    Info (12023): Found entity 1: xgmii_deinterleave File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_deinterleave.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_baser_enc_64.v
    Info (12023): Found entity 1: xgmii_baser_enc_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_baser_enc_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/xgmii_baser_dec_64.v
    Info (12023): Found entity 1: xgmii_baser_dec_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/xgmii_baser_dec_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_mux.v
    Info (12023): Found entity 1: udp_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_tx_64.v
    Info (12023): Found entity 1: udp_ip_tx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_tx.v
    Info (12023): Found entity 1: udp_ip_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_rx_64.v
    Info (12023): Found entity 1: udp_ip_rx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_ip_rx.v
    Info (12023): Found entity 1: udp_ip_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_ip_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_demux.v
    Info (12023): Found entity 1: udp_demux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_complete_64.v
    Info (12023): Found entity 1: udp_complete_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_complete_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_complete.v
    Info (12023): Found entity 1: udp_complete File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_complete.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen_64.v
    Info (12023): Found entity 1: udp_checksum_gen_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_checksum_gen.v
    Info (12023): Found entity 1: udp_checksum_gen File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_arb_mux.v
    Info (12023): Found entity 1: udp_arb_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp_64.v
    Info (12023): Found entity 1: udp_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/udp.v
    Info (12023): Found entity 1: udp File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out_diff.v
    Info (12023): Found entity 1: ssio_sdr_out_diff File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_out_diff.v Line: 34
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/ssio_sdr_out.v(66) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_out.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_out.v
    Info (12023): Found entity 1: ssio_sdr_out File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_out.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in_diff.v
    Info (12023): Found entity 1: ssio_sdr_in_diff File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_in_diff.v Line: 34
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/ssio_sdr_in.v(156) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_in.v Line: 156
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_sdr_in.v
    Info (12023): Found entity 1: ssio_sdr_in File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_sdr_in.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out_diff.v
    Info (12023): Found entity 1: ssio_ddr_out_diff File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_out_diff.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_out.v
    Info (12023): Found entity 1: ssio_ddr_out File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_out.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in_diff.v
    Info (12023): Found entity 1: ssio_ddr_in_diff File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in_diff.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ssio_ddr_in.v
    Info (12023): Found entity 1: ssio_ddr_in File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/rgmii_phy_if.v
    Info (12023): Found entity 1: rgmii_phy_if File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_ts_extract.v
    Info (12023): Found entity 1: ptp_ts_extract File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_ts_extract.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_tag_insert.v
    Info (12023): Found entity 1: ptp_tag_insert File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_tag_insert.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_perout.v
    Info (12023): Found entity 1: ptp_perout File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_perout.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock_cdc.v(169) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 169
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock_cdc.v(171) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 171
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock_cdc.v(173) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 173
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_clock_cdc.v
    Info (12023): Found entity 1: ptp_clock_cdc File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 34
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(146) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v Line: 146
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(148) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v Line: 148
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(150) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v Line: 150
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at lib/ptp_clock.v(152) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v Line: 152
Info (12021): Found 1 design units, including 1 entities, in source file lib/ptp_clock.v
    Info (12023): Found entity 1: ptp_clock File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/oddr.v
    Info (12023): Found entity 1: oddr File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 34
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/mii_phy_if.v(87) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/mii_phy_if.v Line: 87
Warning (10335): Unrecognized synthesis attribute "IOB" at lib/mii_phy_if.v(89) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/mii_phy_if.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file lib/mii_phy_if.v
    Info (12023): Found entity 1: mii_phy_if File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/mii_phy_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/lfsr.v
    Info (12023): Found entity 1: lfsr File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/lfsr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_mux.v
    Info (12023): Found entity 1: ip_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_tx_64.v
    Info (12023): Found entity 1: ip_eth_tx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_tx.v
    Info (12023): Found entity 1: ip_eth_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_rx_64.v
    Info (12023): Found entity 1: ip_eth_rx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_eth_rx.v
    Info (12023): Found entity 1: ip_eth_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_demux.v
    Info (12023): Found entity 1: ip_demux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_complete_64.v
    Info (12023): Found entity 1: ip_complete_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_complete_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_complete.v
    Info (12023): Found entity 1: ip_complete File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_complete.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_arb_mux.v
    Info (12023): Found entity 1: ip_arb_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip_64.v
    Info (12023): Found entity 1: ip_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/ip.v
    Info (12023): Found entity 1: ip File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/iddr.v
    Info (12023): Found entity 1: iddr File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/gmii_phy_if.v
    Info (12023): Found entity 1: gmii_phy_if File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/gmii_phy_if.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_tx_if.v(109) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx_if.v Line: 109
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_tx_if.v(111) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx_if.v Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx_if.v
    Info (12023): Found entity 1: eth_phy_10g_tx_if File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_tx.v
    Info (12023): Found entity 1: eth_phy_10g_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_watchdog.v
    Info (12023): Found entity 1: eth_phy_10g_rx_watchdog File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_watchdog.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_rx_if.v(113) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_if.v Line: 113
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_phy_10g_rx_if.v(115) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_if.v Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_if.v
    Info (12023): Found entity 1: eth_phy_10g_rx_if File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_if.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_frame_sync.v
    Info (12023): Found entity 1: eth_phy_10g_rx_frame_sync File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_frame_sync.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx_ber_mon.v
    Info (12023): Found entity 1: eth_phy_10g_rx_ber_mon File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_ber_mon.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g_rx.v
    Info (12023): Found entity 1: eth_phy_10g_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_phy_10g.v
    Info (12023): Found entity 1: eth_phy_10g File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mux.v
    Info (12023): Found entity 1: eth_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_tx.v
    Info (12023): Found entity 1: eth_mac_phy_10g_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_rx.v
    Info (12023): Found entity 1: eth_mac_phy_10g_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g_fifo.v
    Info (12023): Found entity 1: eth_mac_phy_10g_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_phy_10g.v
    Info (12023): Found entity 1: eth_mac_phy_10g File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_mii_fifo.v
    Info (12023): Found entity 1: eth_mac_mii_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_mii_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_mii.v
    Info (12023): Found entity 1: eth_mac_mii File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_mii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_10g_fifo.v
    Info (12023): Found entity 1: eth_mac_10g_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_10g_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_10g.v
    Info (12023): Found entity 1: eth_mac_10g File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_10g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_rgmii_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_rgmii.v(112) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 112
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_rgmii.v(119) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 119
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_rgmii.v(133) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_rgmii.v
    Info (12023): Found entity 1: eth_mac_1g_rgmii File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_gmii_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii_fifo.v Line: 34
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_gmii.v(112) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v Line: 112
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_gmii.v(119) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v Line: 119
Warning (10335): Unrecognized synthesis attribute "srl_style" at lib/eth_mac_1g_gmii.v(133) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_gmii.v
    Info (12023): Found entity 1: eth_mac_1g_gmii File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_gmii.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g_fifo.v
    Info (12023): Found entity 1: eth_mac_1g_fifo File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_fifo.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_mac_1g.v
    Info (12023): Found entity 1: eth_mac_1g File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_demux.v
    Info (12023): Found entity 1: eth_demux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_demux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_axis_tx.v
    Info (12023): Found entity 1: eth_axis_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_axis_rx.v
    Info (12023): Found entity 1: eth_axis_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/eth_arb_mux.v
    Info (12023): Found entity 1: eth_arb_mux File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_arb_mux.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_64.v
    Info (12023): Found entity 1: axis_xgmii_tx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_tx_32.v
    Info (12023): Found entity 1: axis_xgmii_tx_32 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_32.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_64.v
    Info (12023): Found entity 1: axis_xgmii_rx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_xgmii_rx_32.v
    Info (12023): Found entity 1: axis_xgmii_rx_32 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_rx_32.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_gmii_tx.v
    Info (12023): Found entity 1: axis_gmii_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_gmii_rx.v
    Info (12023): Found entity 1: axis_gmii_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert_64.v
    Info (12023): Found entity 1: axis_eth_fcs_insert_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_insert_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_insert.v
    Info (12023): Found entity 1: axis_eth_fcs_insert File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_insert.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check_64.v
    Info (12023): Found entity 1: axis_eth_fcs_check_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_check_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs_check.v
    Info (12023): Found entity 1: axis_eth_fcs_check File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs_check.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_eth_fcs.v
    Info (12023): Found entity 1: axis_eth_fcs File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_eth_fcs.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_baser_tx_64.v
    Info (12023): Found entity 1: axis_baser_tx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_tx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/axis_baser_rx_64.v
    Info (12023): Found entity 1: axis_baser_rx_64 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_rx_64.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp_eth_tx.v
    Info (12023): Found entity 1: arp_eth_tx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp_eth_rx.v
    Info (12023): Found entity 1: arp_eth_rx File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp_cache.v
    Info (12023): Found entity 1: arp_cache File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_cache.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lib/arp.v
    Info (12023): Found entity 1: arp File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file sync_signal.v
    Info (12023): Found entity 1: sync_signal File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sync_signal.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file hex_display.v
    Info (12023): Found entity 1: hex_display File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/hex_display.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file fpga_core.v
    Info (12023): Found entity 1: fpga_core File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file fpga.v
    Info (12023): Found entity 1: fpga File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file debounce_switch.v
    Info (12023): Found entity 1: debounce_switch File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/debounce_switch.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file altplldram.v
    Info (12023): Found entity 1: altplldram File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/altplldram.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/priority_encoder.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/priority_encoder.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(116): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v Line: 116
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(117): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v Line: 117
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(119): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v Line: 119
Warning (10222): Verilog HDL Parameter Declaration warning at axis_switch.v(120): Parameter Declaration in module "axis_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_switch.v Line: 120
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(144): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 144
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(145): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 145
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(147): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 147
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(148): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 148
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(151): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 151
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(152): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 152
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(155): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 155
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(156): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 156
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(158): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 158
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(159): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 159
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(161): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 161
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(162): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 162
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(163): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 163
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(164): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 164
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(165): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 165
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(167): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 167
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(168): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 168
Warning (10222): Verilog HDL Parameter Declaration warning at axis_ram_switch.v(170): Parameter Declaration in module "axis_ram_switch" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_ram_switch.v Line: 170
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(93): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(94): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 94
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(97): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(98): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 98
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(100): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 100
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(102): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 102
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(103): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 103
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(105): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 105
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(106): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 106
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(108): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 108
Warning (10222): Verilog HDL Parameter Declaration warning at axis_adapter.v(109): Parameter Declaration in module "axis_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_adapter.v Line: 109
Warning (10222): Verilog HDL Parameter Declaration warning at axis_pipeline_fifo.v(88): Parameter Declaration in module "axis_pipeline_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_pipeline_fifo.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at axis_mux.v(92): Parameter Declaration in module "axis_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_mux.v Line: 92
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo.v(121): Parameter Declaration in module "axis_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 121
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo.v(123): Parameter Declaration in module "axis_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo.v Line: 123
Warning (10222): Verilog HDL Parameter Declaration warning at axis_frame_join.v(78): Parameter Declaration in module "axis_frame_join" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v Line: 78
Warning (10222): Verilog HDL Parameter Declaration warning at axis_frame_join.v(80): Parameter Declaration in module "axis_frame_join" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at axis_frame_join.v(81): Parameter Declaration in module "axis_frame_join" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_frame_join.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(127): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 127
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(128): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 128
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(131): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 131
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(132): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 132
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(134): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 134
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(136): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 136
Warning (10222): Verilog HDL Parameter Declaration warning at axis_fifo_adapter.v(137): Parameter Declaration in module "axis_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_fifo_adapter.v Line: 137
Warning (10222): Verilog HDL Parameter Declaration warning at axis_demux.v(97): Parameter Declaration in module "axis_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_demux.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at axis_demux.v(99): Parameter Declaration in module "axis_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_demux.v Line: 99
Warning (10222): Verilog HDL Parameter Declaration warning at axis_crosspoint.v(93): Parameter Declaration in module "axis_crosspoint" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_crosspoint.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at axis_broadcast.v(88): Parameter Declaration in module "axis_broadcast" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_broadcast.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(131): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 131
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(132): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 132
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(135): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 135
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(136): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 136
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(138): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 138
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(140): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 140
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(141): Parameter Declaration in module "axis_async_fifo_adapter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 141
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo.v(125): Parameter Declaration in module "axis_async_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 125
Warning (10222): Verilog HDL Parameter Declaration warning at axis_async_fifo.v(127): Parameter Declaration in module "axis_async_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 127
Warning (10222): Verilog HDL Parameter Declaration warning at axis_arb_mux.v(96): Parameter Declaration in module "axis_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_arb_mux.v Line: 96
Warning (10222): Verilog HDL Parameter Declaration warning at axis_arb_mux.v(98): Parameter Declaration in module "axis_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_arb_mux.v Line: 98
Warning (10222): Verilog HDL Parameter Declaration warning at udp_mux.v(126): Parameter Declaration in module "udp_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_mux.v Line: 126
Warning (10222): Verilog HDL Parameter Declaration warning at udp_demux.v(127): Parameter Declaration in module "udp_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_demux.v Line: 127
Warning (10222): Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module "ip_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_arb_mux.v Line: 116
Warning (10222): Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module "eth_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_arb_mux.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module "arp_eth_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_rx.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v Line: 85
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module "arp_eth_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/arp_eth_tx.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at lfsr.v(355): Parameter Declaration in module "lfsr" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/lfsr.v Line: 355
Warning (10222): Verilog HDL Parameter Declaration warning at udp_checksum_gen_64.v(145): Parameter Declaration in module "udp_checksum_gen_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen_64.v Line: 145
Warning (10222): Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module "udp_checksum_gen" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_checksum_gen.v Line: 143
Warning (10222): Verilog HDL Parameter Declaration warning at udp_arb_mux.v(124): Parameter Declaration in module "udp_arb_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/udp_arb_mux.v Line: 124
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(81): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(83): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(84): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 84
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(86): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 86
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(87): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 87
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(89): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(90): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock_cdc.v(519): Parameter Declaration in module "ptp_clock_cdc" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock_cdc.v Line: 519
Warning (10222): Verilog HDL Parameter Declaration warning at ptp_clock.v(97): Parameter Declaration in module "ptp_clock" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ptp_clock.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module "ip_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_mux.v Line: 118
Warning (10222): Verilog HDL Parameter Declaration warning at ip_demux.v(119): Parameter Declaration in module "ip_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_demux.v Line: 119
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_watchdog.v(71): Parameter Declaration in module "eth_phy_10g_rx_watchdog" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_watchdog.v Line: 71
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(56): Parameter Declaration in module "eth_phy_10g_rx_frame_sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_frame_sync.v Line: 56
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_frame_sync.v(57): Parameter Declaration in module "eth_phy_10g_rx_frame_sync" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_frame_sync.v Line: 57
Warning (10222): Verilog HDL Parameter Declaration warning at eth_phy_10g_rx_ber_mon.v(62): Parameter Declaration in module "eth_phy_10g_rx_ber_mon" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_phy_10g_rx_ber_mon.v Line: 62
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module "eth_mux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mux.v Line: 92
Warning (10222): Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(90): Parameter Declaration in module "axis_baser_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_tx_64.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at axis_baser_tx_64.v(91): Parameter Declaration in module "axis_baser_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_baser_tx_64.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mac_phy_10g_fifo.v(154): Parameter Declaration in module "eth_mac_phy_10g_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_phy_10g_fifo.v Line: 154
Warning (10222): Verilog HDL Parameter Declaration warning at axis_gmii_tx.v(91): Parameter Declaration in module "axis_gmii_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at eth_mac_10g_fifo.v(138): Parameter Declaration in module "eth_mac_10g_fifo" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_10g_fifo.v Line: 138
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(90): Parameter Declaration in module "axis_xgmii_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_64.v Line: 90
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_64.v(91): Parameter Declaration in module "axis_xgmii_tx_64" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_64.v Line: 91
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(88): Parameter Declaration in module "axis_xgmii_tx_32" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_32.v Line: 88
Warning (10222): Verilog HDL Parameter Declaration warning at axis_xgmii_tx_32.v(89): Parameter Declaration in module "axis_xgmii_tx_32" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_xgmii_tx_32.v Line: 89
Warning (10222): Verilog HDL Parameter Declaration warning at eth_demux.v(93): Parameter Declaration in module "eth_demux" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_demux.v Line: 93
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v Line: 79
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v Line: 81
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module "eth_axis_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_tx.v Line: 83
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 80
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 82
Warning (10222): Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module "eth_axis_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 84
Info (12127): Elaborating entity "fpga" for the top level hierarchy
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll_component" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 208
Info (12130): Elaborated megafunction instantiation "altpll:altpll_component" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 208
Info (12133): Instantiated megafunction "altpll:altpll_component" with the following parameter: File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 208
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "2000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf
    Info (12023): Found entity 1: altpll_chi2 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altpll_chi2.tdf Line: 28
Info (12128): Elaborating entity "altpll_chi2" for hierarchy "altpll:altpll_component|altpll_chi2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sync_reset" for hierarchy "sync_reset:sync_reset_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 217
Info (12128): Elaborating entity "debounce_switch" for hierarchy "debounce_switch:debounce_switch_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 235
Info (12128): Elaborating entity "fpga_core" for hierarchy "fpga_core:core_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 304
Warning (10034): Output port "ledg[8]" at fpga_core.v(56) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 56
Warning (10034): Output port "hex0" at fpga_core.v(58) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 58
Warning (10034): Output port "hex1" at fpga_core.v(59) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 59
Warning (10034): Output port "hex2" at fpga_core.v(60) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 60
Warning (10034): Output port "hex3" at fpga_core.v(61) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 61
Warning (10034): Output port "hex4" at fpga_core.v(62) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 62
Warning (10034): Output port "hex5" at fpga_core.v(63) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 63
Warning (10034): Output port "hex6" at fpga_core.v(64) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 64
Warning (10034): Output port "hex7" at fpga_core.v(65) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 65
Info (12128): Elaborating entity "eth_mac_1g_rgmii_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 358
Info (12128): Elaborating entity "eth_mac_1g_rgmii" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 248
Warning (10230): Verilog HDL assignment warning at eth_mac_1g_rgmii.v(150): truncated value with size 32 to match size of target (7) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 150
Warning (10230): Verilog HDL assignment warning at eth_mac_1g_rgmii.v(153): truncated value with size 32 to match size of target (2) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 153
Info (12128): Elaborating entity "rgmii_phy_if" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at rgmii_phy_if.v(112): object "rgmii_tx_clk_rise" assigned a value but never read File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 112
Warning (10230): Verilog HDL assignment warning at rgmii_phy_if.v(129): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 129
Warning (10230): Verilog HDL assignment warning at rgmii_phy_if.v(144): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 144
Info (12128): Elaborating entity "ssio_ddr_in" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 103
Info (12128): Elaborating entity "iddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ssio_ddr_in.v Line: 147
Info (12128): Elaborating entity "altddio_in" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v Line: 129
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v Line: 129
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst" with the following parameter: File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/iddr.v Line: 129
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf
    Info (12023): Found entity 1: ddio_in_b2d File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_in_b2d.tdf Line: 25
Info (12128): Elaborating entity "ddio_in_b2d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|ssio_ddr_in:rx_ssio_ddr_inst|iddr:data_iddr_inst|altddio_in:altddio_in_inst|ddio_in_b2d:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_in.tdf Line: 85
Info (12128): Elaborating entity "oddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 222
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 119
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 119
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst" with the following parameter: File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 119
    Info (12134): Parameter "WIDTH" = "1"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
    Info (12134): Parameter "OE_REG" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf
    Info (12023): Found entity 1: ddio_out_86d File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_out_86d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_86d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:clk_oddr_inst|altddio_out:altddio_out_inst|ddio_out_86d:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "oddr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/rgmii_phy_if.v Line: 234
Info (12128): Elaborating entity "altddio_out" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 119
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 119
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst" with the following parameter: File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/oddr.v Line: 119
    Info (12134): Parameter "WIDTH" = "5"
    Info (12134): Parameter "POWER_UP_HIGH" = "OFF"
    Info (12134): Parameter "OE_REG" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf
    Info (12023): Found entity 1: ddio_out_c6d File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ddio_out_c6d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_c6d" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst|oddr:data_oddr_inst|altddio_out:altddio_out_inst|ddio_out_c6d:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "eth_mac_1g" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii.v Line: 248
Info (12128): Elaborating entity "axis_gmii_rx" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g.v Line: 135
Warning (10230): Verilog HDL assignment warning at axis_gmii_rx.v(140): truncated value with size 97 to match size of target (1) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v Line: 140
Info (12128): Elaborating entity "lfsr" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_rx.v Line: 160
Info (12128): Elaborating entity "axis_gmii_tx" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g.v Line: 167
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(152): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 152
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(223): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 223
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(239): truncated value with size 32 to match size of target (8) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 239
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(274): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 274
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(312): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 312
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(332): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 332
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(343): truncated value with size 32 to match size of target (8) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 343
Warning (10270): Verilog HDL Case Statement warning at axis_gmii_tx.v(345): incomplete case statement has no default case item File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 345
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(364): truncated value with size 32 to match size of target (8) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 364
Warning (10230): Verilog HDL assignment warning at axis_gmii_tx.v(386): truncated value with size 32 to match size of target (8) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/axis_gmii_tx.v Line: 386
Info (12128): Elaborating entity "axis_async_fifo_adapter" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 299
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(212): object "mem_read_data_valid_reg" assigned a value but never read File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 212
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 395
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 565
Info (12128): Elaborating entity "axis_async_fifo_adapter" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Info (12128): Elaborating entity "axis_async_fifo" for hierarchy "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo_adapter.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at axis_async_fifo.v(212): object "mem_read_data_valid_reg" assigned a value but never read File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 212
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(381): truncated value with size 32 to match size of target (13) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 381
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(395): truncated value with size 32 to match size of target (13) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 395
Warning (10230): Verilog HDL assignment warning at axis_async_fifo.v(565): truncated value with size 32 to match size of target (13) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/axis_async_fifo.v Line: 565
Info (12128): Elaborating entity "eth_axis_rx" for hierarchy "fpga_core:core_inst|eth_axis_rx:eth_axis_rx0_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 434
Warning (10036): Verilog HDL or VHDL warning at eth_axis_rx.v(133): object "shift_axis_tvalid" assigned a value but never read File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 133
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(126): truncated value with size 64 to match size of target (8) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 126
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(127): truncated value with size 8 to match size of target (1) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 127
Warning (10230): Verilog HDL assignment warning at eth_axis_rx.v(213): truncated value with size 32 to match size of target (4) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_axis_rx.v Line: 213
Info (12128): Elaborating entity "ip_eth_rx" for hierarchy "fpga_core:core_inst|ip_eth_rx:ip0_eth_rx_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 507
Warning (10230): Verilog HDL assignment warning at ip_eth_rx.v(282): truncated value with size 16 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx.v Line: 282
Warning (10230): Verilog HDL assignment warning at ip_eth_rx.v(298): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx.v Line: 298
Warning (10270): Verilog HDL Case Statement warning at ip_eth_rx.v(311): incomplete case statement has no default case item File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/ip_eth_rx.v Line: 311
Info (12128): Elaborating entity "udp_ip_rx" for hierarchy "fpga_core:core_inst|udp_ip_rx:udp0_ip_rx_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 616
Info (12128): Elaborating entity "axis_uart_v1_0" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 702
Info (12128): Elaborating entity "uart_tx" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis_uart_v1_0.v Line: 76
Warning (10230): Verilog HDL assignment warning at uart_tx.v(88): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 88
Warning (10230): Verilog HDL assignment warning at uart_tx.v(89): truncated value with size 32 to match size of target (3) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 89
Warning (10230): Verilog HDL assignment warning at uart_tx.v(90): truncated value with size 32 to match size of target (4) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 90
Warning (10230): Verilog HDL assignment warning at uart_tx.v(91): truncated value with size 32 to match size of target (1) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart_tx.v(173): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 173
Warning (10230): Verilog HDL assignment warning at uart_tx.v(193): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 193
Info (10264): Verilog HDL Case Statement information at uart_tx.v(228): all case item expressions in this case statement are onehot File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 228
Info (10264): Verilog HDL Case Statement information at uart_tx.v(226): all case item expressions in this case statement are onehot File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 226
Info (12128): Elaborating entity "uart_fifo" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_fifo:fifo_sync_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 261
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(96): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(97): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 97
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(101): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(103): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 103
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(108): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 108
Info (12128): Elaborating entity "uart_prescaler" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_tx:uart_tx_inst|uart_prescaler:prescaler_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_tx.v Line: 269
Warning (10230): Verilog HDL assignment warning at uart_prescaler.v(47): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_prescaler.v Line: 47
Info (12128): Elaborating entity "uart_rx" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis_uart_v1_0.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(68): object "stop_bits" assigned a value but never read File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 68
Warning (10036): Verilog HDL or VHDL warning at uart_rx.v(91): object "rtsn_out" assigned a value but never read File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 91
Warning (10230): Verilog HDL assignment warning at uart_rx.v(101): truncated value with size 32 to match size of target (16) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_rx.v(102): truncated value with size 32 to match size of target (3) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 102
Warning (10230): Verilog HDL assignment warning at uart_rx.v(103): truncated value with size 32 to match size of target (4) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 103
Warning (10230): Verilog HDL assignment warning at uart_rx.v(104): truncated value with size 32 to match size of target (1) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 104
Warning (10240): Verilog HDL Always Construct warning at uart_rx.v(144): inferring latch(es) for variable "bit_rec", which holds its previous value in one or more paths through the always construct File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 144
Warning (10230): Verilog HDL assignment warning at uart_rx.v(194): truncated value with size 32 to match size of target (8) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 194
Info (10264): Verilog HDL Case Statement information at uart_rx.v(239): all case item expressions in this case statement are onehot File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 239
Info (10264): Verilog HDL Case Statement information at uart_rx.v(236): all case item expressions in this case statement are onehot File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 236
Warning (10034): Output port "rtsn" at uart_rx.v(45) has no driver File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 45
Info (10041): Inferred latch for "bit_rec" at uart_rx.v(144) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 144
Info (12128): Elaborating entity "uart_fifo" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|uart_fifo:fifo_sync_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 277
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(96): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 96
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(97): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 97
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(101): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 101
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(103): truncated value with size 32 to match size of target (6) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 103
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(107): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart_fifo.v(108): truncated value with size 32 to match size of target (5) File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_fifo.v Line: 108
Info (12128): Elaborating entity "edge_detect" for hierarchy "fpga_core:core_inst|axis_uart_v1_0:axis_uart|uart_rx:uart_rx_inst|edge_detect:edge_detect_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/uart_rx.v Line: 295
Info (12128): Elaborating entity "sdram_controller" for hierarchy "fpga_core:core_inst|sdram_controller:sdram_ctl" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga_core.v Line: 731
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(225): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 225
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(232): signal "wait200_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 232
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(238): signal "trp_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 238
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(244): signal "trc_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 244
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(245): signal "init_pre_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 245
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(253): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 253
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(259): signal "do_refresh" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 259
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(260): signal "stb_i_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 260
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(266): signal "trc_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 266
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(272): signal "trcd_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 272
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(273): signal "we_i_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 273
Warning (10492): VHDL Process Statement warning at sdram_controller.vhdl(300): signal "trp_cntr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/sdram_controller.vhdl Line: 300
Info (12128): Elaborating entity "altplldram" for hierarchy "altplldram:altplldram_inst" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 312
Info (12128): Elaborating entity "altpll" for hierarchy "altplldram:altplldram_inst|altpll:altpll_component" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/altplldram.v Line: 108
Info (12130): Elaborated megafunction instantiation "altplldram:altplldram_inst|altpll:altpll_component" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/altplldram.v Line: 108
Info (12133): Instantiated megafunction "altplldram:altplldram_inst|altpll:altpll_component" with the following parameter: File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/altplldram.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "133"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "133"
    Info (12134): Parameter "clk1_phase_shift" = "-3133"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altplldram"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altplldram_altpll.v
    Info (12023): Found entity 1: altplldram_altpll File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altplldram_altpll.v Line: 31
Info (12128): Elaborating entity "altplldram_altpll" for hierarchy "altplldram:altplldram_inst|altpll:altpll_component|altplldram_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12020): Port "s_axis_tdest" on the entity instantiation of "rx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Warning (12020): Port "s_axis_tid" on the entity instantiation of "rx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Warning (12020): Port "s_axis_tkeep" on the entity instantiation of "rx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 350
Warning (12020): Port "s_axis_tdest" on the entity instantiation of "tx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 299
Warning (12020): Port "s_axis_tid" on the entity instantiation of "tx_fifo" is connected to a signal of width 32. The formal width of the signal in the module is 8.  The extra bits will be ignored. File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/lib/eth_mac_1g_rgmii_fifo.v Line: 299
Warning (12030): Port "clk" on the entity instantiation of "altpll_component" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 208
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8224.tdf
    Info (12023): Found entity 1: altsyncram_8224 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altsyncram_8224.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf
    Info (12023): Found entity 1: cntr_1fi File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_1fi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.21.22:20:44 Progress: Loading sld5976d85a/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/ip/sld5976d85a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (276027): Inferred dual-clock RAM node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst0|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40e1.tdf
    Info (12023): Found entity 1: altsyncram_40e1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altsyncram_40e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst1|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k6d1.tdf
    Info (12023): Found entity 1: altsyncram_k6d1 File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/db/altsyncram_k6d1.tdf Line: 28
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/axis/sync_reset.v Line: 55
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 45
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 45
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 45
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 45
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 46
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 47
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 48
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 49
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 50
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 51
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 52
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 53
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 54
    Warning (13410): Pin "GPIO[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[2]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[3]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[5]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[7]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[8]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[9]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[10]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[11]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[12]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[13]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[14]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[15]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[16]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[17]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[18]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[19]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[20]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[21]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[22]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[23]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[24]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[25]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[26]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[27]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[28]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[29]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[30]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[31]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[32]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[33]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[34]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "GPIO[35]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 55
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 81
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 82
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 82
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 84
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 383 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 51 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 43
    Warning (15610): No output dependent on input pin "ENET0_INT_N" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 67
    Warning (15610): No output dependent on input pin "ENET1_INT_N" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 76
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.v Line: 79
Info (21057): Implemented 3803 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 41 input pins
    Info (21059): Implemented 160 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 3510 logic cells
    Info (21064): Implemented 45 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 390 warnings
    Info: Peak virtual memory: 4929 megabytes
    Info: Processing ended: Tue Mar 21 22:21:02 2023
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/hlee884/OneDrive - Georgia Institute of Technology/Documents/ethernet-port/fpga.map.smsg.


