# GPIO 0
# CH1
set_property -dict {PACKAGE_PIN AP24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[0]}] ;# FMC_HPC_LA00_P_CC
set_property -dict {PACKAGE_PIN G35  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[1]}] ;# FMC_HPC_LA17_P_CC
set_property -dict {PACKAGE_PIN AR24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[2]}] ;# FMC_HPC_LA00_N_CC
set_property -dict {PACKAGE_PIN G36  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[3]}] ;# FMC_HPC_LA17_N_CC
set_property -dict {PACKAGE_PIN AP25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[4]}] ;# FMC_HPC_LA01_P_CC
set_property -dict {PACKAGE_PIN E34  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[5]}] ;# FMC_HPC_LA18_P_CC
set_property -dict {PACKAGE_PIN AP26 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[6]}] ;# FMC_HPC_LA01_N_CC
set_property -dict {PACKAGE_PIN D34  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[7]}] ;# FMC_HPC_LA18_N_CC
set_property -dict {PACKAGE_PIN AW26 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[8]}] ;# FMC_HPC_LA02_P
set_property -dict {PACKAGE_PIN C38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[9]}] ;# FMC_HPC_LA19_P
set_property -dict {PACKAGE_PIN AW27 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[10]}] ;# FMC_HPC_LA02_N
set_property -dict {PACKAGE_PIN C39  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[11]}] ;# FMC_HPC_LA19_N
set_property -dict {PACKAGE_PIN AK24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[12]}] ;# FMC_HPC_LA03_P
set_property -dict {PACKAGE_PIN J32  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[13]}] ;# FMC_HPC_LA20_P
set_property -dict {PACKAGE_PIN AK25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[14]}] ;# FMC_HPC_LA03_N
set_property -dict {PACKAGE_PIN H33  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[15]}] ;# FMC_HPC_LA20_N
set_property -dict {PACKAGE_PIN AR25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[16]}] ;# FMC_HPC_LA04_P
set_property -dict {PACKAGE_PIN B33  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[17]}] ;# FMC_HPC_LA21_P
set_property -dict {PACKAGE_PIN AT25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[18]}] ;# FMC_HPC_LA04_N
set_property -dict {PACKAGE_PIN B34  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[19]}] ;# FMC_HPC_LA21_N
set_property -dict {PACKAGE_PIN AJ25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[20]}] ;# FMC_HPC_LA05_P
set_property -dict {PACKAGE_PIN H38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[21]}] ;# FMC_HPC_LA22_P
set_property -dict {PACKAGE_PIN AJ26 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[22]}] ;# FMC_HPC_LA05_N
set_property -dict {PACKAGE_PIN H39  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[23]}] ;# FMC_HPC_LA22_N
set_property -dict {PACKAGE_PIN AH22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[24]}] ;# FMC_HPC_LA06_P
set_property -dict {PACKAGE_PIN F38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[25]}] ;# FMC_HPC_LA23_P
set_property -dict {PACKAGE_PIN AJ22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[26]}] ;# FMC_HPC_LA06_N
set_property -dict {PACKAGE_PIN E38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[27]}] ;# FMC_HPC_LA23_N
set_property -dict {PACKAGE_PIN AW24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[28]}] ;# FMC_HPC_LA07_P
set_property -dict {PACKAGE_PIN AR22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[29]}] ;# FMC_HPC_LA24_P
set_property -dict {PACKAGE_PIN AW25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[30]}] ;# FMC_HPC_LA07_N
set_property -dict {PACKAGE_PIN AT22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_00_io_tri_io[31]}] ;# FMC_HPC_LA24_N

# CH2
set_property -dict {PACKAGE_PIN AL25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[0]}] ;# FMC_HPC_LA08_P
set_property -dict {PACKAGE_PIN C37  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[1]}] ;# FMC_HPC_LA25_P
set_property -dict {PACKAGE_PIN AM25 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[2]}] ;# FMC_HPC_LA08_N
set_property -dict {PACKAGE_PIN B38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[3]}] ;# FMC_HPC_LA25_N
set_property -dict {PACKAGE_PIN AL22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[4]}] ;# FMC_HPC_LA09_P
set_property -dict {PACKAGE_PIN A37  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[5]}] ;# FMC_HPC_LA26_P
set_property -dict {PACKAGE_PIN AL23 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[6]}] ;# FMC_HPC_LA09_N
set_property -dict {PACKAGE_PIN A38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[7]}] ;# FMC_HPC_LA26_N
set_property -dict {PACKAGE_PIN AG22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[8]}] ;# FMC_HPC_LA10_P
set_property -dict {PACKAGE_PIN E39  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[9]}] ;# FMC_HPC_LA27_P
set_property -dict {PACKAGE_PIN AG23 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[10]}] ;# FMC_HPC_LA10_N
set_property -dict {PACKAGE_PIN D39  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[11]}] ;# FMC_HPC_LA27_N
set_property -dict {PACKAGE_PIN H36  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[12]}] ;# FMC_HPC_LA11_P
set_property -dict {PACKAGE_PIN E35  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[13]}] ;# FMC_HPC_LA28_P
set_property -dict {PACKAGE_PIN H37  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[14]}] ;# FMC_HPC_LA11_N
set_property -dict {PACKAGE_PIN D35  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[15]}] ;# FMC_HPC_LA28_N
set_property -dict {PACKAGE_PIN AH24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[16]}] ;# FMC_HPC_LA12_P
set_property -dict {PACKAGE_PIN E32  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[17]}] ;# FMC_HPC_LA29_P
set_property -dict {PACKAGE_PIN AJ24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[18]}] ;# FMC_HPC_LA12_N
set_property -dict {PACKAGE_PIN E33  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[19]}] ;# FMC_HPC_LA29_N
set_property -dict {PACKAGE_PIN H31  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[20]}] ;# FMC_HPC_LA13_P
set_property -dict {PACKAGE_PIN AK22 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[21]}] ;# FMC_HPC_LA30_P
set_property -dict {PACKAGE_PIN H32  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[22]}] ;# FMC_HPC_LA13_N
set_property -dict {PACKAGE_PIN AK23 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[23]}] ;# FMC_HPC_LA30_N
set_property -dict {PACKAGE_PIN G38  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[24]}] ;# FMC_HPC_LA14_P
set_property -dict {PACKAGE_PIN A32  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[25]}] ;# FMC_HPC_LA31_P
set_property -dict {PACKAGE_PIN G39  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[26]}] ;# FMC_HPC_LA14_N
set_property -dict {PACKAGE_PIN A33  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[27]}] ;# FMC_HPC_LA31_N
set_property -dict {PACKAGE_PIN F37  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[28]}] ;# FMC_HPC_LA15_P
set_property -dict {PACKAGE_PIN G33  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[29]}] ;# FMC_HPC_LA32_P
set_property -dict {PACKAGE_PIN E37  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[30]}] ;# FMC_HPC_LA15_N
set_property -dict {PACKAGE_PIN G34  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_01_io_tri_io[31]}] ;# FMC_HPC_LA32_N

# GPIO 1
# CH 1
set_property -dict {PACKAGE_PIN AM23 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_10_io_tri_io[0]}] ;# FMC_HPC_LA16_P
set_property -dict {PACKAGE_PIN D32  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_10_io_tri_io[1]}] ;# FMC_HPC_LA33_P
set_property -dict {PACKAGE_PIN AM24 IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_10_io_tri_io[2]}] ;# FMC_HPC_LA16_N
set_property -dict {PACKAGE_PIN C32  IOSTANDARD LVCMOS18 PULLUP true DRIVE 2} [get_ports {fmc_gpio_10_io_tri_io[3]}] ;# FMC_HPC_LA33_N

# XCVR
set_property PACKAGE_PIN W12 [get_ports ref_clk_fmc_0_p]
create_clock -name ref_clk_0 -period 3.20 [get_ports ref_clk_fmc_0_p]

set_property PACKAGE_PIN V10 [get_ports ref_clk_fmc_1_p]
create_clock -name ref_clk_0 -period 3.20 [get_ports ref_clk_fmc_1_p]

set_property PACKAGE_PIN AH10 [get_ports ref_clk_1_p]
create_clock -name ref_clk_1 -period 10.00 [get_ports ref_clk_1_p]

set_property -dict {PACKAGE_PIN  AD10} [get_ports ad9545_clk_in_0_p]
set_property -dict {PACKAGE_PIN  U12 } [get_ports ad9545_clk_in_1_p]
set_property -dict {PACKAGE_PIN  AB10} [get_ports hmc_clk_in_0_p]
set_property -dict {PACKAGE_PIN  T10 } [get_ports hmc_clk_in_1_p]

set_property -dict {PACKAGE_PIN  AN16 IOSTANDARD LVDS} [get_ports pcie_ref_clk_out_p]
#set_property -dict {PACKAGE_PIN  AP16 IOSTANDARD LVDS} [get_ports pcie_ref_clk_out_n]

set_property PACKAGE_PIN J4 [get_ports rx_p_0]
set_property PACKAGE_PIN AD2 [get_ports {rx_p_1[0]}]
set_property PACKAGE_PIN AC4 [get_ports {rx_p_1[1]}]
set_property PACKAGE_PIN AB2 [get_ports {rx_p_1[2]}]
set_property PACKAGE_PIN AA4 [get_ports {rx_p_1[3]}]
set_property PACKAGE_PIN W4 [get_ports {rx_p_2[0]}]
set_property PACKAGE_PIN Y2 [get_ports {rx_p_2[1]}]
set_property PACKAGE_PIN V2 [get_ports {rx_p_2[2]}]
set_property PACKAGE_PIN U4 [get_ports {rx_p_2[3]}]
set_property PACKAGE_PIN T2 [get_ports {rx_p_2[4]}]
set_property PACKAGE_PIN R4 [get_ports {rx_p_2[5]}]
set_property PACKAGE_PIN P2 [get_ports {rx_p_2[6]}]
set_property PACKAGE_PIN N4 [get_ports {rx_p_2[7]}]
set_property PACKAGE_PIN M2 [get_ports {rx_p_2[8]}]
set_property PACKAGE_PIN L4 [get_ports {rx_p_2[9]}]
set_property PACKAGE_PIN AM2 [get_ports {rx_p_3[0]}]
set_property PACKAGE_PIN AL4 [get_ports {rx_p_3[1]}]
set_property PACKAGE_PIN AK2 [get_ports {rx_p_3[2]}]
set_property PACKAGE_PIN AJ4 [get_ports {rx_p_3[3]}]
set_property PACKAGE_PIN AH2 [get_ports {rx_p_3[4]}]
set_property PACKAGE_PIN AG4 [get_ports {rx_p_3[5]}]
set_property PACKAGE_PIN AF2 [get_ports {rx_p_3[6]}]
set_property PACKAGE_PIN AE4 [get_ports {rx_p_3[7]}]

# PL DDR
set_property -dict {PACKAGE_PIN F27 IOSTANDARD LVDS} [get_ports ddr4_ref_0_clk_p]

set_property PACKAGE_PIN C31 [get_ports {ddr4_rtl_0_adr[0]}]
set_property PACKAGE_PIN B31 [get_ports {ddr4_rtl_0_adr[1]}]
set_property PACKAGE_PIN A27 [get_ports {ddr4_rtl_0_adr[2]}]
set_property PACKAGE_PIN A28 [get_ports {ddr4_rtl_0_adr[3]}]
set_property PACKAGE_PIN A30 [get_ports {ddr4_rtl_0_adr[4]}]
set_property PACKAGE_PIN A31 [get_ports {ddr4_rtl_0_adr[5]}]
set_property PACKAGE_PIN C28 [get_ports {ddr4_rtl_0_adr[6]}]
set_property PACKAGE_PIN C29 [get_ports {ddr4_rtl_0_adr[7]}]
set_property PACKAGE_PIN B29 [get_ports {ddr4_rtl_0_adr[8]}]
set_property PACKAGE_PIN B30 [get_ports {ddr4_rtl_0_adr[9]}]
set_property PACKAGE_PIN C27 [get_ports {ddr4_rtl_0_adr[10]}]
set_property PACKAGE_PIN B28 [get_ports {ddr4_rtl_0_adr[11]}]
set_property PACKAGE_PIN F30 [get_ports {ddr4_rtl_0_adr[12]}]
set_property PACKAGE_PIN F31 [get_ports {ddr4_rtl_0_adr[13]}]
set_property PACKAGE_PIN E29 [get_ports {ddr4_rtl_0_adr[14]}]
set_property PACKAGE_PIN D29 [get_ports {ddr4_rtl_0_adr[15]}]
set_property PACKAGE_PIN E30 [get_ports {ddr4_rtl_0_adr[16]}]
set_property PACKAGE_PIN G30 [get_ports {ddr4_rtl_0_dq[0]}]
set_property PACKAGE_PIN F26 [get_ports {ddr4_rtl_0_dq[1]}]
set_property PACKAGE_PIN H28 [get_ports {ddr4_rtl_0_dq[2]}]
set_property PACKAGE_PIN G26 [get_ports {ddr4_rtl_0_dq[3]}]
set_property PACKAGE_PIN H29 [get_ports {ddr4_rtl_0_dq[4]}]
set_property PACKAGE_PIN J27 [get_ports {ddr4_rtl_0_dq[5]}]
set_property PACKAGE_PIN G31 [get_ports {ddr4_rtl_0_dq[6]}]
set_property PACKAGE_PIN J26 [get_ports {ddr4_rtl_0_dq[7]}]
set_property PACKAGE_PIN M25 [get_ports {ddr4_rtl_0_dq[8]}]
set_property PACKAGE_PIN L27 [get_ports {ddr4_rtl_0_dq[9]}]
set_property PACKAGE_PIN J25 [get_ports {ddr4_rtl_0_dq[10]}]
set_property PACKAGE_PIN K28 [get_ports {ddr4_rtl_0_dq[11]}]
set_property PACKAGE_PIN L25 [get_ports {ddr4_rtl_0_dq[12]}]
set_property PACKAGE_PIN J29 [get_ports {ddr4_rtl_0_dq[13]}]
set_property PACKAGE_PIN K25 [get_ports {ddr4_rtl_0_dq[14]}]
set_property PACKAGE_PIN L28 [get_ports {ddr4_rtl_0_dq[15]}]
set_property PACKAGE_PIN M18 [get_ports {ddr4_rtl_0_dq[16]}]
set_property PACKAGE_PIN L15 [get_ports {ddr4_rtl_0_dq[17]}]
set_property PACKAGE_PIN L18 [get_ports {ddr4_rtl_0_dq[18]}]
set_property PACKAGE_PIN M16 [get_ports {ddr4_rtl_0_dq[19]}]
set_property PACKAGE_PIN N19 [get_ports {ddr4_rtl_0_dq[20]}]
set_property PACKAGE_PIN M15 [get_ports {ddr4_rtl_0_dq[21]}]
set_property PACKAGE_PIN N18 [get_ports {ddr4_rtl_0_dq[22]}]
set_property PACKAGE_PIN N16 [get_ports {ddr4_rtl_0_dq[23]}]
set_property PACKAGE_PIN K17 [get_ports {ddr4_rtl_0_dq[24]}]
set_property PACKAGE_PIN G16 [get_ports {ddr4_rtl_0_dq[25]}]
set_property PACKAGE_PIN H18 [get_ports {ddr4_rtl_0_dq[26]}]
set_property PACKAGE_PIN H17 [get_ports {ddr4_rtl_0_dq[27]}]
set_property PACKAGE_PIN J17 [get_ports {ddr4_rtl_0_dq[28]}]
set_property PACKAGE_PIN H16 [get_ports {ddr4_rtl_0_dq[29]}]
set_property PACKAGE_PIN H19 [get_ports {ddr4_rtl_0_dq[30]}]
set_property PACKAGE_PIN J16 [get_ports {ddr4_rtl_0_dq[31]}]
set_property PACKAGE_PIN H26 [get_ports {ddr4_rtl_0_dqs_t[0]}]
set_property PACKAGE_PIN M26 [get_ports {ddr4_rtl_0_dqs_t[1]}]
set_property PACKAGE_PIN L17 [get_ports {ddr4_rtl_0_dqs_t[2]}]
set_property PACKAGE_PIN K19 [get_ports {ddr4_rtl_0_dqs_t[3]}]
set_property PACKAGE_PIN D30 [get_ports {ddr4_rtl_0_ba[0]}]
set_property PACKAGE_PIN D26 [get_ports {ddr4_rtl_0_ba[1]}]
set_property PACKAGE_PIN D27 [get_ports {ddr4_rtl_0_bg[0]}]
set_property PACKAGE_PIN E27 [get_ports {ddr4_rtl_0_ck_t[0]}]
set_property PACKAGE_PIN D31 [get_ports {ddr4_rtl_0_odt[0]}]
set_property PACKAGE_PIN G28 [get_ports {ddr4_rtl_0_dm_n[0]}]
set_property PACKAGE_PIN K29 [get_ports {ddr4_rtl_0_dm_n[1]}]
set_property PACKAGE_PIN N14 [get_ports {ddr4_rtl_0_dm_n[2]}]
set_property PACKAGE_PIN K15 [get_ports {ddr4_rtl_0_dm_n[3]}]
set_property PACKAGE_PIN G29 [get_ports {ddr4_rtl_0_cs_n[0]}]
set_property PACKAGE_PIN J30 [get_ports ddr4_rtl_0_act_n]
set_property PACKAGE_PIN K30 [get_ports {ddr4_rtl_0_cke[0]}]

set_property PACKAGE_PIN M14 [get_ports ddr4_rtl_0_reset_n]
set_property -dict {PACKAGE_PIN K18 IOSTANDARD LVCMOS12} [get_ports ddr4_rtl_0_alert_n]
set_property -dict {PACKAGE_PIN K27 IOSTANDARD LVCMOS12} [get_ports ddr4_rtl_0_par]