Saraju P. Mohanty , Ramakrishna Velagapudi , Elias Kougianos, Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Alberto A. Del Barrio , Seda Ogrenci Memik , MaríA C. Molina , José M. MendíAs , RomáN Hermida, A fragmentation aware High-Level Synthesis flow for low power heterogenous datapaths, Integration, the VLSI Journal, v.46 n.2, p.119-130, March, 2013
Saraju P. Mohanty , Mahadevan Gomathisankaran , Elias Kougianos, Variability-aware architecture level optimization techniques for robust nanoscale chip design, Computers and Electrical Engineering, v.40 n.1, p.168-193, January, 2014
Deniz Dal , Nazanin Mansouri, Power optimization with power islands synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.7, p.1025-1037, July 2009
