# RISC-V Processor Leaderboard

This is a leaderboard for implementing 5-stage pipelined RISC-V (RV32I) processors in undergraduate computer architecture courses.

The leaderboard can be accessed [here](https://unarylab.github.io/comparch_leaderboard-RISC-V/).


# Contributor
The project was set up by Daniel Price in Spring 2026, during his PhD study in the UnaryLab.
