Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/csmajs/mcole004/control_unit/hig_level_tb_isim_beh.exe -prj /home/csmajs/mcole004/control_unit/hig_level_tb_beh.prj work.hig_level_tb 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/csmajs/mcole004/control_unit/control_unit.vhd" into library work
Parsing VHDL file "/home/csmajs/mcole004/control_unit/alu_control.vhd" into library work
Parsing VHDL file "/home/csmajs/mcole004/control_unit/hig_level_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94260 KB
Fuse CPU Usage: 2300 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavioral of entity alu_control [alu_control_default]
Compiling architecture behavior of entity hig_level_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/csmajs/mcole004/control_unit/hig_level_tb_isim_beh.exe
Fuse Memory Usage: 1182292 KB
Fuse CPU Usage: 2370 ms
GCC CPU Usage: 390 ms
