// Seed: 451263617
module module_0 (
    output wor   id_0,
    input  tri1  id_1,
    input  uwire id_2
    , id_5,
    output tri0  id_3
    , id_6
);
  initial begin : LABEL_0
    {-1, id_1} <= -1;
  end
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wand id_7,
    input supply1 id_8
);
  wire [-1 : -1] id_10 = 1;
  wand id_11 = -1;
  always @(*);
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_0
  );
endmodule
