uvmf:
  interfaces:
    soc_ifc_ctrl:
      clock: clk
      reset: dummy
      reset_assertion_level: 'False'

      config_constraints: []
      config_vars: []

      hdl_typedefs: []
      hvl_typedefs: []

#      parameters:
#      - name: AHB_ADDR_WIDTH
#        type: int
#        value: '32'
#      - name: AHB_DATA_WIDTH
#        type: int
#        value: '32'

      response_info:
        data: []
        operation: 1'b0

      ports:
#      # Clock
#      - name: clk
#        dir: output
#        width: '1'
      #SoC boot signals
      - name: cptra_pwrgood
        dir: output
        width: '1'
      - name: cptra_rst_b
        dir: output
        width: '1'

      #Obfuscated UDS and FE
      - name: cptra_obf_key
        dir: output
        width: ["8","32"]

      - name: generic_input_wires
        dir: output
        width: '64'

      - name: clear_obf_secrets
        dir: output
        width: '1'

      - name: iccm_axs_blocked
        dir: output
        width: '1'

      transaction_constraints:
      - name: wait_cycles_c
        value: '{ wait_cycles dist {[1:25] := 80, [25:100] := 15, [100:500] := 5}; }'
      - name: generic_tie_zero_c
        value: "{ generic_input_val == 64'h0; }"

      transaction_vars:
      - name: cptra_obf_key_rand
        type: bit [7:0] [31:0]
        iscompare: 'True'
        isrand: 'True'
      - name: set_pwrgood
        type: bit
        iscompare: 'False'
        isrand: 'False'
      - name: assert_rst
        type: bit
        iscompare: 'False'
        isrand: 'False'
      - name: wait_cycles
        type: 'int unsigned'
        iscompare: 'False'
        isrand: 'True'
      - name: generic_input_val
        type: bit [63:0]
        iscompare: 'False'
        isrand: 'True'
      - name: assert_clear_secrets
        type: bit
        iscompare: 'False'
        isrand: 'False'
      - name: iccm_axs_blocked
        type: bit
        iscompare: 'False'
        isrand: 'False'
