<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='47' type='unsigned int llvm::RegisterBank::getID() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/RegisterBank.h' l='46'>/// Get the identifier of this register bank.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='91' u='c' c='_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='269' u='c' c='_ZL18hashPartialMappingjjPKN4llvm12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='464' u='c' c='_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='474' u='c' c='_ZL24getRegClassForTypeOnBankN4llvm3LLTERKNS_12RegisterBankERKNS_16RegisterBankInfoEb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='494' u='c' c='_ZL21getMinClassForRegBankRKN4llvm12RegisterBankEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='555' u='c' c='_ZL20getMinSizeForRegBankRKN4llvm12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1030' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector10emitSelectEN4llvm8RegisterES2_S2_NS1_9AArch64CC8CondCodeERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1959' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2333' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2355' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2606' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2684' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2727' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2794' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2794' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2800' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2834' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2867' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2874' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2942' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3146' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3638' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector17selectMergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3776' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectExtractEltERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3835' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3837' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4007' u='c' c='_ZL21getInsertVecEltOpInfoRKN4llvm12RegisterBankEj'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4673' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector14emitLaneInsertEN4llvm8OptionalINS1_8RegisterEEES3_S3_jRKNS1_12RegisterBankERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4961' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4970' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='6005' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector11processPHIsERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='613' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='613' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='632' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64RegisterBankInfo.cpp' l='632' u='c' c='_ZNK4llvm23AArch64RegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='688' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='711' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='734' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='750' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='766' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='789' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='812' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='835' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrERKSt5arrayIPKNS_14MachineOperandELm3EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='85' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector5isVCCENS_8RegisterERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='272' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='273' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='276' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectG_AND_OR_XORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='299' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_ADD_SUBERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='588' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector26selectG_BUILD_VECTOR_TRUNCERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1123' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector19selectRelocConstantERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1145' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector21selectGroupStaticSizeERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1313' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectDSGWSIntrinsicERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1833' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector13selectG_TRUNCERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1998' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2022' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_SZA_EXTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2097' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2100' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector16selectG_CONSTANTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2169' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector12selectG_FNEGERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2214' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector12selectG_FABSERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2280' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15getAddrModeInfoERKNS_12MachineInstrERKNS_19MachineRegisterInfoERNS_15SmallVectorImplINS0_7GEPInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2291' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector6isSGPRENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2452' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectG_GLOBAL_VALUEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2471' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15selectG_PTRMASKERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2602' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2624' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2639' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector26selectG_EXTRACT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2684' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2698' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2705' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2716' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector25selectG_INSERT_VECTOR_ELTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2789' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector22selectG_SHUFFLE_VECTORERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='3177' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector18selectVOP3ModsImplERNS_14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4010' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector15shouldUseAddr64ENS0_16MUBUFAddressDataE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4050' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4052' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='4065' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector21selectMUBUFAddr64ImplERNS_14MachineOperandERNS_8RegisterES4_S4_Rl'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='215' u='c' c='_ZL20isVectorRegisterBankRKN4llvm12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='223' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='224' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='236' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='238' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='239' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='243' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='244' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo8copyCostERKNS_12RegisterBankES3_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1066' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24collectWaterfallOperandsERNS_8SmallSetINS_8RegisterELj4ESt4lessIS2_EEERNS_12MachineInstrERNS_19MachineRegisterInfoENS_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2576' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3161' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo14getMappingTypeERKNS_19MachineRegisterInfoERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3178' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo13isSALUMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3302' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo21getValueMappingForPtrERKNS_19MachineRegisterInfoENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3357' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo12getRegBankIDENS_8RegisterERKNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3460' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3467' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3473' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3510' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3755' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3767' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3979' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='3980' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2119' u='c' c='_ZNK4llvm14SIRegisterInfo24getRegClassForSizeOnBankEjRKNS_12RegisterBankERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='197' u='c' c='_ZL13guessRegClassjRN4llvm19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='518' u='c' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector8validRegERN4llvm19MachineRegisterInfoEjjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='922' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='947' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='947' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='953' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1017' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1017' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1024' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='1087' u='c' c='_ZN12_GLOBAL__N_122ARMInstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='97' u='c' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector11isRegInGprbEN4llvm8RegisterERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='102' u='c' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector11isRegInFprbEN4llvm8RegisterERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='171' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='181' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector11getRegClassEN4llvm3LLTERKNS1_12RegisterBankE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='245' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='246' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='281' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='282' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='405' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='408' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='411' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='413' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='421' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='423' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14getLoadStoreOpERKN4llvm3LLTERKNS1_12RegisterBankEjNS1_5AlignE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='643' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector14selectConstantERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='722' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='722' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='740' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector21selectTruncOrPtrToIntERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='866' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectAnyextERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1492' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector12selectDivRemERN4llvm12MachineInstrERNS1_19MachineRegisterInfoERNS1_15MachineFunctionE'/>
