<profile>

<section name = "Vivado HLS Report for 'reconstruct_complex_s'" level="0">
<item name = "Date">Sun Jul 31 13:36:10 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">dnn</item>
<item name = "Solution">wordlength_opt</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.775, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">55, 55, 55, 55, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- reconstruction">53, 53, 3, 1, 1, 52, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 60, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 104, 18, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 57, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DNN_wlo_hptosp_16cux_U411">DNN_wlo_hptosp_16cux, 0, 0, 52, 9, 0</column>
<column name="DNN_wlo_hptosp_16cux_U412">DNN_wlo_hptosp_16cux, 0, 0, 52, 9, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln542_fu_125_p2">+, 0, 0, 15, 7, 6</column>
<column name="i_fu_110_p2">+, 0, 0, 15, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln537_fu_104_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="tmp_last_V_fu_136_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DNN_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_0_reg_85">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_0_reg_85">6, 0, 6, 0</column>
<column name="icmp_ln537_reg_159">1, 0, 1, 0</column>
<column name="icmp_ln537_reg_159_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_178">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_178_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, reconstruct_complex_, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reconstruct_complex_, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reconstruct_complex_, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reconstruct_complex_, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reconstruct_complex_, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reconstruct_complex_, return value</column>
<column name="y_L3_address0">out, 7, ap_memory, y_L3, array</column>
<column name="y_L3_ce0">out, 1, ap_memory, y_L3, array</column>
<column name="y_L3_q0">in, 16, ap_memory, y_L3, array</column>
<column name="y_L3_address1">out, 7, ap_memory, y_L3, array</column>
<column name="y_L3_ce1">out, 1, ap_memory, y_L3, array</column>
<column name="y_L3_q1">in, 16, ap_memory, y_L3, array</column>
<column name="DNN_out_TDATA">out, 64, axis, DNN_out_V_data, pointer</column>
<column name="DNN_out_TREADY">in, 1, axis, DNN_out_V_data, pointer</column>
<column name="DNN_out_TVALID">out, 1, axis, DNN_out_V_last_V, pointer</column>
<column name="DNN_out_TLAST">out, 1, axis, DNN_out_V_last_V, pointer</column>
</table>
</item>
</section>
</profile>
