//  Precision RTL Synthesis 2013a.9 (Production Release) Thu Aug  8 04:05:44 PDT 2013
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2013, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows 7 stuart@SHDL-1 Service Pack 1 6.01.7601 x86
//  
//  Start time Thu Feb 06 10:16:10 2014

***************************************************************
Device Utilization for v50bg256
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               19      180      10.56%
Global Buffers                    0       4         0.00%
LUTs                              10      1536      0.65%
CLB Slices                        5       768       0.65%
Dffs or Latches                   0       1536      0.00%
Block RAMs                        0       8         0.00%
---------------------------------------------------------------

*************************************************

Library: work    Cell: decoder    View: INTERFACE

*************************************************

  Cell    Library  References     Total Area

 IBUF    xcv    16 x
 LUT2    xcv     2 x      1      2 LUTs
 LUT4    xcv     8 x      1      8 LUTs
 OBUF    xcv     3 x

 Number of ports :                      19
 Number of nets :                       45
 Number of instances :                  29
 Number of references to this view :     0

Total accumulated area : 
 Number of LUTs :                       10
 Number of gates :                      11
 Number of accumulated instances :      29


*****************************
 IO Register Mapping Report
*****************************
Design: work.decoder.INTERFACE

+-------------+-----------+----------+----------+----------+
| Port        | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-------------+-----------+----------+----------+----------+
| data(15)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(14)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(13)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(12)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(11)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(10)    | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(9)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(8)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(7)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(6)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(5)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(4)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(3)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(2)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(1)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| data(0)     | Input     |          |          |          |
+-------------+-----------+----------+----------+----------+
| sel1        | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
| sel2        | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
| sel3        | Output    |          |          |          |
+-------------+-----------+----------+----------+----------+
Total registers mapped: 0
