# ğŸ” JK Flip-Flop â€“ Behavioral vs Synthesizable Verilog Design

## ğŸ“š Description

This project implements a **JK Flip-Flop** using two modeling styles in Verilog:

- ğŸ§  **Behavioral Modeling (`jk_beh.v`)** â€“ For simulation and learning purposes
- âš™ï¸ **RTL Modeling (`jk_rtl.v`)** â€“ Synthesizable and hardware-friendly

Testbench (`tb_jk.v`) is used to verify both models via **Vivado simulations**. Output waveforms and schematics help analyze behavior and synthesis readiness.

---

## ğŸ”§ Files Included

| File              | Description                             |
|-------------------|-----------------------------------------|
| `jk_beh.v`        | Behavioral (non-synthesizable) Verilog  |
| `jk_rtl.v`        | RTL (synthesizable) Verilog             |
| `tb_jk.v`         | Testbench for both models               |
| `waveform_*.png`  | Vivado simulation output                |
| `schematic_*.png` | RTL schematic from Vivado               |

---

## ğŸ§ª Simulation Results

### âœ… Behavioral Model â€“ Waveform

![Behavioral Waveform](sim/waveform.png)

> **Interpretation**: Behavioral modeling captures abstract control logic, suitable for quick simulation but may not synthesize.
> Minimal or incorrect synthesis result â€“ highlights non-synthesizable constructs like `assign` to `reg`.

### âœ… RTL Model â€“ Waveform

![RTL Waveform](sim/waveform.png)

> **Interpretation**: RTL model aligns with clock-triggered flip-flop behavior, enabling accurate timing and synthesis.

---

## ğŸ§© RTL Schematic Views

### ğŸ”¬ RTL Schematic (from Vivado)

![RTL Schematic](schematic/rtl_schematic.png)
> Real flip-flop structure visible â€“ confirms synthesis compatibility.


### ğŸ§® Gate Level Schematic

![Gate Level Schematic](schematic/synth_gatelevel_schematic.png)
> Synthesized Gate Level schematic consisting of buffers, LUTs , reg etc.

---

## ğŸ“Œ Major Learnings

### âœ… Synthesizable vs Non-Synthesizable Modeling in Verilog

| Concept                  | Behavioral (`jk_beh.v`)              | RTL (`jk_rtl.v`)                    |
|--------------------------|--------------------------------------|-------------------------------------|
| Reset Handling           | `assign/deassign` (non-synthesizable) | Async reset using `if (!rst)` logic |
| Output Drive             | `assign` on `reg`                    | Procedural `always` block           |
| Synthesis Result         | Fails or gives warning               | Clean RTL schematic                 |
| Use Case                 | Functional simulation only           | Simulation + Synthesis              |

**ğŸ’¡ Key Insight**:  
If you **cannot represent it with gates or flip-flops**, it is *not synthesizable*. Behavioral constructs (like `assign` to a `reg`, or `deassign`) are simulation-only and **do not map to real hardware**. RTL modeling uses only `always` blocks and conditional logic â€“ matching real hardware behavior.

---

## ğŸ” Tools Used

- ğŸ› ï¸ Vivado 2023.x
- ğŸ§ª Verilog Simulation
- ğŸ“‰ Timing-aware RTL Schematic
- ğŸ’¡ Synthesizability Analysis

---

## ğŸ“Œ Skills & Industry Alignment

- âœ… Clarity on HDL modeling levels (Behavioral vs RTL)
- âœ… Hands-on Vivado usage for simulation and synthesis
- âœ… Awareness of hardware-mappable logic constructs
- âœ… GitHub-based presentation for visibility and portfolio

---

## ğŸ“ Future Scope

- ğŸ”„ Extend with **D, T, and SR Flip-Flops**
- ğŸ§  Add **state machines (FSMs)** using synthesizable RTL
- ğŸ“ˆ Include **timing analysis reports** (Slack, setup/hold)
- ğŸ“‚ Build a **Modular Digital Blocks Library**

---

## ğŸ“¬ Connect With Me

I'm an aspiring VLSI engineer documenting my learning journey for deeper understanding and job readiness. Connect or give feedback!

ğŸ“Œ [LinkedIn](https://linkedin.com/in/pranav-indurkar213)  
ğŸ“§ pranavindurkar111@gmail.com  

