// Copyright 2022 OpenHW Group
// Solderpad Hardware License, Version 2.1, see LICENSE.md for details.
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

#ifndef _COREV_MCU_H_
#define _COREV_MCU_H_

#ifdef __cplusplus
extern "C" {
#endif // __cplusplus

#define MEMORY_BANKS 1

#define MEM_START_ADDRESS 0x0000000000000000
#define MEM_SIZE 0x0000000000010000
#define MEM_END_ADDRESS (MEM_START_ADDRESS + MEM_SIZE)

#define DEBUG_MODULE_START_ADDRESS 0x0000000000010000
#define DEBUG_MODULE_SIZE 0x0000000000010000
#define DEBUG_MODULE_END_ADDRESS (DEBUG_MODULE_START_ADDRESS + DEBUG_MODULE_SIZE)

#define PERIPHERALS_START_ADDRESS 0x0000000000020000
#define PERIPHERALS_SIZE 0x0000000010000000
#define PERIPHERALS_END_ADDRESS (PERIPHERALS_START_ADDRESS + PERIPHERALS_SIZE)

#define EXT_SLAVE_START_ADDRESS 0x0000000010020000
#define EXT_SLAVE_SIZE 0x0000000000010000
#define EXT_SLAVE_END_ADDRESS (EXT_SLAVE_START_ADDRESS + EXT_SLAVE_SIZE)

#define SOC_CTRL_BASE_ADDRESS (PERIPHERALS_START_ADDRESS + 0x0000000000000000)
#define SOC_CTRL_SIZE 0x0000000000001000
#define SOC_CTRL_END_ADDRESS (SOC_CTRL_BASE_ADDRESS + SOC_CTRL_SIZE)

#define BOOTROM_BASE_ADDRESS (PERIPHERALS_START_ADDRESS + 0x0000000000010000)
#define BOOTROM_SIZE 0x0000000000010000
#define BOOTROM_END_ADDRESS (BOOTROM_BASE_ADDRESS + BOOTROM_SIZE)

#define FAST_INTR_CTRL_BASE_ADDRESS (PERIPHERALS_START_ADDRESS + 0x0000000000020000)
#define FAST_INTR_CTRL_SIZE 0x0000000000001000
#define FAST_INTR_CTRL_END_ADDRESS (FAST_INTR_CTRL_BASE_ADDRESS + FAST_INTR_CTRL_SIZE)

#define UART_BASE_ADDRESS (PERIPHERALS_START_ADDRESS + 0x0000000000030000)
#define UART_SIZE 0x0000000000001000
#define UART_END_ADDRESS (UART_BASE_ADDRESS + UART_SIZE)

#define EXT_PERIPHERAL_BASE_ADDRESS (PERIPHERALS_START_ADDRESS + 0x0000000000040000)
#define EXT_PERIPHERAL_SIZE 0x0000000000001000
#define EXT_PERIPHERAL_END_ADDRESS (EXT_PERIPHERAL_BASE_ADDRESS + EXT_PERIPHERAL_SIZE)

#ifdef __cplusplus
} // extern "C"
#endif // __cplusplus

#endif // _COREV_MCU_H_
