var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[4.44093, 2.71285, 1.96064, 2.57384, 0], "total":[22314, 38209, 183, 0, 206], "name":"Kernel System", "max_resources":[974400, 1948800, 7110, 4510, 48720], "children":[{"name":"Board interface", "type":"resource", "data":[13132, 20030, 112, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe resources", "type":"group", "children":[{"name":"Pipe (_pipe0_0)", "type":"resource", "data":[11, 486, 0, 0, 8], "details":[{"type":"text", "text":"Pipe is implemented 160 bits wide by 16 deep."}, {"type":"brief", "text":"160b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe1_0)", "type":"resource", "data":[11, 582, 0, 0, 10], "details":[{"type":"text", "text":"Pipe is implemented 192 bits wide by 16 deep."}, {"type":"brief", "text":"192b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe2_0A)", "type":"resource", "data":[11, 582, 0, 0, 10], "details":[{"type":"text", "text":"Pipe is implemented 192 bits wide by 16 deep."}, {"type":"brief", "text":"192b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe2_0B)", "type":"resource", "data":[11, 582, 0, 0, 10], "details":[{"type":"text", "text":"Pipe is implemented 192 bits wide by 16 deep."}, {"type":"brief", "text":"192b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe2_0C)", "type":"resource", "data":[11, 582, 0, 0, 10], "details":[{"type":"text", "text":"Pipe is implemented 192 bits wide by 16 deep."}, {"type":"brief", "text":"192b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe3_0)", "type":"resource", "data":[11, 390, 0, 0, 7], "details":[{"type":"text", "text":"Pipe is implemented 128 bits wide by 24 deep."}, {"type":"brief", "text":"128b wide by 24 deep."}, {"type":"text", "text":"Requested depth was 4."}, {"type":"text", "text":"Pipe depth was changed for the following reasons:", "details":[{"type":"text", "text":"instruction scheduling requirements"}, {"type":"text", "text":"nature of underlying FIFO implementation"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe6)", "type":"resource", "data":[23, 652, 0, 0, 0], "details":[{"type":"text", "text":"Pipe is implemented 128 bits wide by 4 deep."}, {"type":"brief", "text":"128b wide by 4 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe_selA_0)", "type":"resource", "data":[11, 102, 0, 0, 2], "details":[{"type":"text", "text":"Pipe is implemented 32 bits wide by 16 deep."}, {"type":"brief", "text":"32b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe_selMA)", "type":"resource", "data":[11, 102, 0, 0, 2], "details":[{"type":"text", "text":"Pipe is implemented 32 bits wide by 16 deep."}, {"type":"brief", "text":"32b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}, {"name":"Pipe (_pipe_selU_0)", "type":"resource", "data":[11, 102, 0, 0, 2], "details":[{"type":"text", "text":"Pipe is implemented 32 bits wide by 16 deep."}, {"type":"brief", "text":"32b wide by 16 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"name":"testInputSrcTask", "compute_units":1, "type":"function", "total_percent":[0.289371, 0.146449, 0.150965, 0.2391, 0], "total_kernel_resources":[1027, 2942, 17, 0, 20], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Private Variable: \\n - \'i\' (main.cpp:290)", "type":"resource", "data":[32, 98, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":290}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 17 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 17 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'r\' (main.cpp:289)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":289}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"testInputSrcTask.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"testInputSrcTask.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 12, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[52, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:289", "type":"resource", "data":[52, 9, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:289", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"testInputSrcTask.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[98, 294, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[98, 294, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[114, 108, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 7, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:289", "type":"resource", "data":[49, 67, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]]}, {"name":"handler.hpp:1211 > main.cpp:290", "type":"resource", "data":[58, 34, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[114, 196, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:290", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:298", "type":"resource", "data":[504, 2098, 15, 0, 7], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":298}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[504, 2098, 15, 0, 7], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:317", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":317}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:322 > \\npipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":322}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"testInputSrcTask.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1215", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]]}]}]}]}, {"name":"MakeUniqueTask0", "compute_units":1, "type":"function", "total_percent":[0.0393604, 0.0342775, 0.00954434, 0, 0], "total_kernel_resources":[134, 186, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"MakeUniqueTask0.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[12, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:38", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]]}, {"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:40 > pipes.hpp:68", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":40}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:36 > pipes.hpp:69", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":36}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MakeUniqueTask0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 15, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:38", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]]}, {"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:40", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":40}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[91, 153, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:38", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:40 > pipes.hpp:69", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":40}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:56 > pipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":356}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":56}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"MapKeyTask0", "compute_units":1, "type":"function", "total_percent":[0.18608, 0.138342, 0.0632697, 0, 0], "total_kernel_resources":[1028, 1233, 0, 0, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"MapKeyTask0.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:69", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]]}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:72 > pipes.hpp:68", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":72}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]]}]}]}, {"name":"MapKeyTask0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[128, 625, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[128, 625, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[300, 361, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:69", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]]}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:72", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":72}]]}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:125", "type":"resource", "data":[46.6667, 21.3333, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]]}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:130", "type":"resource", "data":[168, 160, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]]}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:138", "type":"resource", "data":[54.6667, 149.333, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]]}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:150", "type":"resource", "data":[14.6667, 21.3333, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[92, 154, 0, 0, 10], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:72 > pipes.hpp:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":72}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87", "type":"resource", "data":[2.33333, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.33333, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:125", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":125}]], "children":[{"name":"8-bit Select", "type":"resource", "count":5, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:129", "type":"resource", "data":[214, 25, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":129}]], "children":[{"name":"16-bit Select", "type":"resource", "count":12, "data":[160, 24, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[44, 1, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":12, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:130", "type":"resource", "data":[67.3333, 16.5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":130}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.33333, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":4, "data":[2, 0.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 16, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:138", "type":"resource", "data":[184.333, 41.5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":138}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.33333, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":8, "data":[6, 1.5, 0, 0, 0]}, {"name":"16-bit Select", "type":"resource", "count":8, "data":[96, 24, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[64, 16, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":13, "data":[17, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:150", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":87}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":150}]], "children":[{"name":"8-bit Select", "type":"resource", "count":5, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:106 > pipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":365}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":106}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"TraiageMappingTask0", "compute_units":1, "type":"function", "total_percent":[0.0680316, 0.0590107, 0.0166769, 0, 0], "total_kernel_resources":[215, 325, 0, 0, 18], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"TraiageMappingTask0.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:115", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]]}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:117 > pipes.hpp:68", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":117}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":68}]]}]}]}, {"name":"TraiageMappingTask0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 15, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 15, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[16, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:115", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]]}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:116", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":116}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[160, 290, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:115", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:117 > pipes.hpp:69", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":117}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:124", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":124}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:136 > pipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":136}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:138 > pipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":370}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":138}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"AggregateTask0", "compute_units":1, "type":"function", "total_percent":[0.406107, 0.31291, 0.12967, 0.0562588, 0], "total_kernel_resources":[2829, 2527, 4, 0, 11], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'TempData\' (pipes.hpp:30)\\n - \'__deferredIdx\' (stages.h:155)\\n - \'iBundle\' (stages.h:175)", "type":"resource", "data":[8, 32, 0, 0, 0], "debug":[[{"filename":"pipes.hpp", "line":30}], [{"filename":"stages.h", "line":155}], [{"filename":"stages.h", "line":175}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width"}]}, {"name":"Coalesced Private Variables: \\n - \'TempData\' (pipes.hpp:30)\\n - \'iBundle\' (stages.h:175)\\n - \'update\' (core.h:253)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"core.h", "line":253}], [{"filename":"pipes.hpp", "line":30}], [{"filename":"stages.h", "line":175}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'__deferred\' (stages.h:155)\\n - \'update\' (core.h:253)", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"core.h", "line":253}], [{"filename":"stages.h", "line":155}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width"}]}, {"name":"Coalesced Private Variables: \\n - \'done_\' (stages.h:164)\\n - \'done\' (stages.h:163)", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"stages.h", "line":163}], [{"filename":"stages.h", "line":164}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 1 bit"}, {"type":"brief", "text":"Register,\\n1 reg, 1 width"}]}, {"name":"Private Variable: \\n - \'__deferred\' (stages.h:155)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"stages.h", "line":155}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'__deferredIdx\' (stages.h:155)", "type":"resource", "data":[8, 32, 0, 0, 0], "debug":[[{"filename":"stages.h", "line":155}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width"}]}, {"name":"Private Variable: \\n - \'done__\' (stages.h:165)", "type":"resource", "data":[8, 16, 0, 0, 0], "debug":[[{"filename":"stages.h", "line":165}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 8 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 8 width"}]}, {"name":"Private Variable: \\n - \'update\' (core.h:253)", "type":"resource", "data":[40, 128, 0, 0, 0], "debug":[[{"filename":"core.h", "line":253}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 64 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 64 width"}]}, {"name":"stages.h:155 (__table)", "type":"resource", "data":[0, 0, 4, 0, 0], "debug":[[{"filename":"stages.h", "line":155}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"64 bytes", "Implemented size":"64 bytes", "Memory Usage":"4 RAMs", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"4 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 64 bytes, implemented size 64 bytes, stall-free, 3 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"FPGA Optimization Guide : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n64B requested,\\n64B implemented."}]}, {"name":"AggregateTask0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 69, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:158 > pipes.hpp:69", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":158}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]]}]}, {"name":"Feedback", "type":"resource", "data":[12, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:159", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":159}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:183 > pipes.hpp:30", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":183}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":30}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[212, 5, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[208, 5, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:158 > pipes.hpp:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":158}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"AggregateTask0.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 352, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 288, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:263", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:264", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:270", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[289, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":5, "data":[160, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":2, "data":[128, 0, 0, 0, 0]}, {"name":"llvm.fpga.fanout", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:263", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "children":[{"name":"16-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:264", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:270", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "children":[{"name":"16-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"AggregateTask0.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 25, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:161 > core.h:226", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":161}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:161 > core.h:233", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":161}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":233}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"155"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}]}]}, {"name":"AggregateTask0.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[10, 609, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10, 384, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:169", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:183 > pipes.hpp:32", "type":"resource", "data":[0, 48, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":183}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:263", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:264", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:284", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":284}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:131", "type":"resource", "data":[0, 64, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":287}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]]}]}, {"name":"Feedback", "type":"resource", "data":[481, 361, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[209, 224, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:165", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":165}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:169", "type":"resource", "data":[64, 137, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:180", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":180}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:263", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:264", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:270", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:295", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[186, 3, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[22, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"llvm.fpga.fanout", "type":"resource", "count":3, "data":[3, 3, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:169", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:183 > pipes.hpp:31", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":183}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":31}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:183 > pipes.hpp:32", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":183}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:190", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":190}]], "children":[{"name":"8-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:256", "type":"resource", "data":[2, 0.5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":256}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:263", "type":"resource", "data":[22, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":263}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"16-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:264", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":264}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:269", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":269}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:270", "type":"resource", "data":[23, 1.5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":270}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":2, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 1, 0, 0, 0]}, {"name":"16-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:276", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":276}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:283", "type":"resource", "data":[41, 8, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "children":[{"name":"32-bit Select", "type":"resource", "count":4, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[9, 8, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"155"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:131", "type":"resource", "data":[256, 64, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":287}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "children":[{"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[192, 64, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:134", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":287}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:137", "type":"resource", "data":[48, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":287}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":137}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:141", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":287}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:144", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":287}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:295", "type":"resource", "data":[162, 56, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":192}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 32, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":1, "data":[64, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"155"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:195", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":195}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"AggregateTask0.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[44, 220, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[44, 220, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[81, 137, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:203", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":203}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:206 > core.h:326", "type":"resource", "data":[359, 178, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":206}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "children":[{"name":"1-bit Select", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[100, 178, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"155"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:206 > core.h:327", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":206}, {"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":327}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:209 > pipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":376}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":209}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"MergeAndAggregateTask", "compute_units":1, "type":"function", "total_percent":[0.470604, 0.353243, 0.15743, 0.225035, 0], "total_kernel_resources":[2502, 3068, 16, 0, 47], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Private Variable: \\n - \'grp\' (stages.h:365)", "type":"resource", "data":[16, 40, 0, 0, 0], "debug":[[{"filename":"stages.h", "line":365}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits"}, {"type":"text", "text":"1 register of width 16 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 16 width"}]}, {"name":"stages.h:258 (table)", "type":"resource", "data":[0, 0, 16, 0, 0], "debug":[[{"filename":"stages.h", "line":258}]], "details":[{"type":"table", "Private memory":"Potentially inefficient configuration", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Memory Usage":"16 RAMs", "Number of banks":"8 (banked on bits 3, 4, 5)", "Bank width":"64 bits", "Bank depth":"2 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, <b>stallable</b>, 8 reads and 7 writes. ", "details":[{"type":"text", "text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension."}]}, {"type":"text", "text":"Banked on bits 3, 4, 5 into 8 separate banks."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"FPGA Optimization Guide : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}]}]}, {"type":"brief", "text":"Potentially inefficient configuration,\\n128B requested,\\n128B implemented."}]}, {"name":"MergeAndAggregateTask.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:222", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:134", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]]}]}, {"name":"Feedback", "type":"resource", "data":[12, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:263", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:216", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":216}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[115, 7, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":6, "data":[114, 6, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:261 > pipes.hpp:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":261}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:222", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:134", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[25, 181, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[25, 101, 0, 0, 1]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:219", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:222", "type":"resource", "data":[0, 77, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:223", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 25, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:218", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:219", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:220", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":220}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:222", "type":"resource", "data":[53, 82, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:223", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:224", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[13, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[13, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 7, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:263", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:365", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":365}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[66, 114, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:263", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:366", "type":"resource", "data":[84, 146, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "children":[{"name":"Load", "type":"resource", "count":2, "data":[84, 146, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:368", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":368}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:374 > pipes.hpp:85", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":374}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[21, 210, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[21, 186, 0, 0, 4]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:272", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:273", "type":"resource", "data":[0, 8, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[141, 267, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:272", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "children":[{"name":"1-bit Select", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:273", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "children":[{"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:275", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:222", "type":"resource", "data":[74, 73, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[42, 73, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:223", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:131", "type":"resource", "data":[192, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[160, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:134", "type":"resource", "data":[96, 32, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:141", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:144", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:147", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":147}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:226", "type":"resource", "data":[87, 337, 0, 0, 5], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[87, 337, 0, 0, 5], "details":[{"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:237", "type":"resource", "data":[123, 361, 0, 0, 5], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":2, "data":[122, 361, 0, 0, 5], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Store uses a Pipelined LSU"}, {"type":"brief", "text":"Pipelined LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}, {"type":"text", "text":"Stallable write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:317", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":317}]], "children":[{"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B13", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[15, 195, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[15, 179, 0, 0, 4]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:331", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[13, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:331", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:222", "type":"resource", "data":[75, 73, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[42, 73, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:131", "type":"resource", "data":[192, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":131}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":5, "data":[160, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:134", "type":"resource", "data":[96, 32, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":134}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:141", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":141}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:144", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":144}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:147", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":225}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":147}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:226", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:237", "type":"resource", "data":[133, 48, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 25, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:265", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":265}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:267", "type":"resource", "data":[68, 48, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "children":[{"name":"Store", "type":"resource", "count":2, "data":[68, 48, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 132, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:272", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:273", "type":"resource", "data":[0, 8, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:277", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":277}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:287 > pipes.hpp:32", "type":"resource", "data":[0, 105, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":287}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:218", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:272", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":272}]], "children":[{"name":"16-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:273", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":273}]], "children":[{"name":"8-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:287 > pipes.hpp:32", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":287}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Non-Blocking Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:218", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[25, 181, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[25, 101, 0, 0, 1]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:219", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:222", "type":"resource", "data":[0, 78, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 25, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:218", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:219", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "children":[{"name":"32-bit Select", "type":"resource", "count":3, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:220", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":220}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:222", "type":"resource", "data":[53, 82, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[52, 82, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"stages.h", "line":"258"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:223", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":223}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:224", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":313}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":224}]], "children":[{"name":"1-bit Select", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"MergeAndAggregateTask.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 212, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 98, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:331", "type":"resource", "data":[0, 16, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:337 > pipes.hpp:69", "type":"resource", "data":[0, 96, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":337}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]]}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:218", "type":"resource", "data":[0, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":360}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 16, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:331", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "children":[{"name":"16-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:337 > pipes.hpp:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":442}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":337}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"ReadoutTask", "compute_units":1, "type":"function", "total_percent":[0.277593, 0.120998, 0.159739, 0.2391, 0], "total_kernel_resources":[859, 3113, 17, 0, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Private Variable: \\n - \'grp\' (main.cpp:455)", "type":"resource", "data":[16, 40, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":455}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits"}, {"type":"text", "text":"1 register of width 16 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 16 width"}]}, {"name":"Private Variable: \\n - \'r\' (main.cpp:452)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"main.cpp", "line":452}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"ReadoutTask.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}]}, {"name":"ReadoutTask.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4, 12, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4, 12, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[52, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:452", "type":"resource", "data":[52, 9, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[30, 42, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:452", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"ReadoutTask.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[105, 341, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[105, 341, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[85, 75, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 7, 0, 0, 0]}, {"name":"handler.hpp:1211 > main.cpp:452", "type":"resource", "data":[9, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]]}, {"name":"handler.hpp:1211 > main.cpp:455", "type":"resource", "data":[29, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]]}, {"name":"handler.hpp:1211 > main.cpp:464", "type":"resource", "data":[40, 64, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[148, 252, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:455", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:456 > \\npipes.hpp:69", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":456}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "children":[{"name":"Pipe Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:464", "type":"resource", "data":[386, 2260, 17, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[354, 2260, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"ReadoutTask.B4", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1215", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]]}]}]}]}, {"name":"AggFuncSelectTask", "compute_units":1, "type":"function", "total_percent":[0.0833506, 0.0619869, 0.0283251, 0.21097, 0], "total_kernel_resources":[464, 552, 15, 0, 7], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"AggFuncSelectTask.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[62, 55, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"handler.hpp:1211 > main.cpp:169 > \\npipes.hpp:81", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":169}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":81}]]}, {"name":"handler.hpp:1215", "type":"resource", "data":[55, 53, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[53, 81, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1211 > main.cpp:169 > \\npipes.hpp:85", "type":"resource", "data":[341, 412, 15, 0, 2], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":169}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[336, 410, 15, 0, 2], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Pipe Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:170 > \\npipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":170}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1211 > main.cpp:183 > \\npipes.hpp:85", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1211}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":183}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "children":[{"name":"Pipe Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"handler.hpp:1215", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1215}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"data":[13132,20030,112,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,486,0,0,8],"details":[{"text":"Pipe is implemented 160 bits wide by 16 deep.","type":"text"},{"text":"160b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe0_0)","type":"resource"},{"data":[11,582,0,0,10],"details":[{"text":"Pipe is implemented 192 bits wide by 16 deep.","type":"text"},{"text":"192b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe1_0)","type":"resource"},{"data":[11,582,0,0,10],"details":[{"text":"Pipe is implemented 192 bits wide by 16 deep.","type":"text"},{"text":"192b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe2_0A)","type":"resource"},{"data":[11,582,0,0,10],"details":[{"text":"Pipe is implemented 192 bits wide by 16 deep.","type":"text"},{"text":"192b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe2_0B)","type":"resource"},{"data":[11,582,0,0,10],"details":[{"text":"Pipe is implemented 192 bits wide by 16 deep.","type":"text"},{"text":"192b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe2_0C)","type":"resource"},{"data":[11,390,0,0,7],"details":[{"text":"Pipe is implemented 128 bits wide by 24 deep.","type":"text"},{"text":"128b wide by 24 deep.","type":"brief"},{"text":"Requested depth was 4.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"},{"text":"nature of underlying FIFO implementation","type":"text"}],"text":"Pipe depth was changed for the following reasons:","type":"text"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe3_0)","type":"resource"},{"data":[23,652,0,0,0],"details":[{"text":"Pipe is implemented 128 bits wide by 4 deep.","type":"text"},{"text":"128b wide by 4 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe6)","type":"resource"},{"data":[11,102,0,0,2],"details":[{"text":"Pipe is implemented 32 bits wide by 16 deep.","type":"text"},{"text":"32b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe_selA_0)","type":"resource"},{"data":[11,102,0,0,2],"details":[{"text":"Pipe is implemented 32 bits wide by 16 deep.","type":"text"},{"text":"32b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe_selMA)","type":"resource"},{"data":[11,102,0,0,2],"details":[{"text":"Pipe is implemented 32 bits wide by 16 deep.","type":"text"},{"text":"32b wide by 16 deep.","type":"brief"},{"links":[{"guide":"FPGA Optimization Guide : Pipes","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}],"text":"See %L for more information","type":"text"}],"name":"Pipe (_pipe_selU_0)","type":"resource"}],"data":[122,4162,0,0,61],"name":"Pipe resources","type":"group"},{"children":[{"data":[323,365,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[32,98,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 17 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 17 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (main.cpp:290)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'r\' (main.cpp:289)","type":"resource"},{"children":[{"count":2,"data":[102,306,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"}],"data":[135,306,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":289}]],"name":"handler.hpp:1211 > main.cpp:289","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":290}]],"name":"handler.hpp:1211 > main.cpp:290","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[504,2098,15,0,7],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"}],"data":[504,2098,15,0,7],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":298}]],"name":"handler.hpp:1211 > main.cpp:298","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":317}]],"name":"handler.hpp:1211 > main.cpp:317","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":322},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:322 > \\npipes.hpp:85","replace_name":true,"type":"resource"}],"data":[521,2101,15,0,7],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1027,2942,17,0,20],"debug":[[{"filename":"main.cpp","line":289}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"testInputSrcTask","total_kernel_resources":[1027,2942,17,0,20],"total_percent":[0.289371,0.146449,0.150965,0.2391,0],"type":"function"},{"children":[{"data":[119,169,0,0,10],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":356},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":36},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:36 > pipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":356},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":38}]],"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:38","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[4,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":356},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":40},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:40 > pipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":356},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":56},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:356 > \\nstages.h:56 > pipes.hpp:85","replace_name":true,"type":"resource"}],"data":[10,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[5,15,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[5,15,0,0,0],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[134,186,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"MakeUniqueTask0","total_kernel_resources":[134,186,0,0,10],"total_percent":[0.0393604,0.0342775,0.00954434,0,0],"type":"function"},{"children":[{"data":[405,522,0,0,10],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":"1","data":[128,625,0,0,6],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[128,625,0,0,6],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":69}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:69","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":72},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:72 > pipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[2.33333,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":87}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87","replace_name":true,"type":"resource"},{"children":[{"count":5,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":87},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":125}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:125","replace_name":true,"type":"resource"},{"children":[{"count":12,"data":[160,24,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Select","type":"resource"},{"count":4,"data":[44,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":12,"data":[10,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[214,25,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":87},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":129}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:129","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[2,0.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":4,"data":[64,16,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67.3333,16.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":87},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":130}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:130","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[1.33333,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[6,1.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":8,"data":[96,24,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Select","type":"resource"},{"count":4,"data":[64,16,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"},{"count":13,"data":[17,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[184.333,41.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":87},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":138}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:138","replace_name":true,"type":"resource"},{"children":[{"count":5,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":87},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":150}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:87 > core.h:150","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":365},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":106},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:365 > \\nstages.h:106 > pipes.hpp:85","replace_name":true,"type":"resource"}],"data":[494.99963,86,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1027.99963,1233,0,0,16],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"MapKeyTask0","total_kernel_resources":[1028,1233,0,0,16],"total_percent":[0.18608,0.138342,0.0632697,0,0],"type":"function"},{"children":[{"data":[189,306,0,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"count":"1","data":[5,15,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"}],"data":[6,15,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":370},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":115}]],"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:115","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[4,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":370},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":117},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:117 > pipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":370},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":124}]],"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:124","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":370},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":136},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:136 > pipes.hpp:85","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":370},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":138},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:370 > \\nstages.h:138 > pipes.hpp:85","replace_name":true,"type":"resource"}],"data":[20,4,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","replace_name":"true","type":"resource"}],"compute_units":1,"data":[215,325,0,0,18],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"TraiageMappingTask0","total_kernel_resources":[215,325,0,0,18],"total_percent":[0.0680316,0.0590107,0.0166769,0,0],"type":"function"},{"children":[{"data":[627,556,0,0,11],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[8,32,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 bits","type":"text"},{"text":"Register,\\n1 reg, 16 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'TempData\' (pipes.hpp:30)\\n - \'__deferredIdx\' (stages.h:155)\\n - \'iBundle\' (stages.h:175)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'TempData\' (pipes.hpp:30)\\n - \'iBundle\' (stages.h:175)\\n - \'update\' (core.h:253)","type":"resource"},{"data":[8,2,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit","type":"text"},{"text":"Register,\\n1 reg, 1 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'__deferred\' (stages.h:155)\\n - \'update\' (core.h:253)","type":"resource"},{"data":[8,2,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 1 bit","type":"text"},{"text":"Register,\\n1 reg, 1 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'done_\' (stages.h:164)\\n - \'done\' (stages.h:163)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'__deferred\' (stages.h:155)","type":"resource"},{"data":[8,32,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 bits","type":"text"},{"text":"Register,\\n1 reg, 16 width","type":"brief"}],"name":"Private Variable: \\n - \'__deferredIdx\' (stages.h:155)","type":"resource"},{"data":[8,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 8 bits","type":"text"},{"text":"Register,\\n1 reg, 8 width","type":"brief"}],"name":"Private Variable: \\n - \'done__\' (stages.h:165)","type":"resource"},{"data":[40,128,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 64 bits","type":"text"},{"text":"Register,\\n1 reg, 64 width","type":"brief"}],"name":"Private Variable: \\n - \'update\' (core.h:253)","type":"resource"},{"data":[0,0,4,0,0],"details":[{"Additional information":[{"text":"Requested size 64 bytes, implemented size 64 bytes, stall-free, 3 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"4 words","Bank width":"128 bits","Implemented size":"64 bytes","Memory Usage":"4 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"FPGA Optimization Guide : Kernel Memory","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"64 bytes","type":"table"},{"text":"Stall-free,\\n64B requested,\\n64B implemented.","type":"brief"}],"name":"stages.h:155 (__table)","type":"resource"},{"children":[{"count":5,"data":[55,962,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":10,"data":[230,5,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[192,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"},{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[746,971,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[1,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":158},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:158 > pipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Select","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[38,33,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":263}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:263","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[64,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":264}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:264","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,16,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[5,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[39,17.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":270}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:270","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":161},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":226}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:161 > core.h:226","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":161},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":233}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:161 > core.h:233","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Integer Compare","type":"resource"}],"data":[6,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":169}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:169","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,48,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[1,48,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":183},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:183 > pipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":284}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:284","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[192,64,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[256,128,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":287},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":131}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:131","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":183},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":31}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:183 > pipes.hpp:31","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":190}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:190","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Xor","type":"resource"}],"data":[2,0.5,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":256}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:256","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":269}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:269","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":276}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:276","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"}],"data":[41,8,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":283}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:283","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":287},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":134}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:134","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[48,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":287},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":137}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:137","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":287},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":141}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:141","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":287},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":144}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:287 > \\nmain.cpp:144","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[64,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[64,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"64-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[162,56,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":192},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":295}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:192 > core.h:295","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":195}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:195","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":203}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:203","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[100,178,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"}],"data":[359,178,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":206},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":326}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:206 > core.h:326","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":206},{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h","line":327}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:206 > core.h:327","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":376},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":209},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:376 > \\nstages.h:209 > pipes.hpp:85","replace_name":true,"type":"resource"}],"data":[1360,660,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","type":"resource"}],"compute_units":1,"data":[2829,2527,4,0,11],"debug":[[{"filename":"pipes.hpp","line":30}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"AggregateTask0","total_kernel_resources":[2829,2527,4,0,11],"total_percent":[0.406107,0.31291,0.12967,0.0562588,0],"type":"function"},{"children":[{"data":[363,513,0,0,27],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[16,40,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 16 bits","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 16 width","type":"brief"}],"name":"Private Variable: \\n - \'grp\' (stages.h:365)","type":"resource"},{"data":[0,0,16,0,0],"details":[{"Additional information":[{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}],"text":"Requested size 128 bytes, implemented size 128 bytes, <b>stallable</b>, 8 reads and 7 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5 into 8 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"64 bits","Implemented size":"128 bytes","Memory Usage":"16 RAMs","Number of banks":"8 (banked on bits 3, 4, 5)","Number of private copies":"1","Number of replicates":"1","Private memory":"Potentially inefficient configuration","Reference":[{"links":[{"guide":"FPGA Optimization Guide : Kernel Memory","link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","type":"table"},{"text":"Potentially inefficient configuration,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"stages.h:258 (table)","type":"resource"},{"children":[{"count":9,"data":[100,736,0,0,10],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"},{"count":10,"data":[138,6,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[241,743,0,0,10],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":2,"data":[0,79,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[94,155,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"}],"data":[128,234,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":222}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:222","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[64,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[97,33,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":134}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:134","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":261},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:261 > pipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":3,"data":[6,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[6,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":219}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:219","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,77,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[94,155,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[128,232,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":222}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:222","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":223}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:223","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":"1","data":[0,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"}],"data":[1,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":218}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:218","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":220}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:220","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":224}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:224","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":263}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:263","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[84,146,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"}],"data":[84,146,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":366}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:366","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":368}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:368","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":374},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:374 > pipes.hpp:85","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Select","type":"resource"}],"data":[18,33,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":272}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:272","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,16,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":273}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:273","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[5,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":275}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:275","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":223}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:223","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[192,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":131}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:131","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":141}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:141","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":144}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:144","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":147}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:225 > \\nmain.cpp:147","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[87,337,0,0,5],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[87,337,0,0,5],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":226}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:226","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[122,361,0,0,5],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[123,361,0,0,5],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":237}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:237","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"8-bit Select","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":317}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:317","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Select","type":"resource"}],"data":[35,33,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":331}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:331","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[192,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":131}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:131","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[64,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[96,32,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":134}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:134","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":141}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:141","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":144}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:144","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":225},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":147}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:225 > \\nmain.cpp:147","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":226}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:226","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[133,48,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":360},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":237}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:360 > stages.h:237","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":265}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:265","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[68,48,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[68,48,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":267}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:267","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":277}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:277","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,105,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Non-Blocking Pipe Read","type":"resource"}],"data":[2,105,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":287},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":32}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:287 > pipes.hpp:32","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Or","type":"resource"}],"data":[2,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":218}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:218","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":3,"data":[6,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Select","type":"resource"}],"data":[6,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":219}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:219","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":220}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:220","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":313},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":224}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:313 > stages.h:224","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,96,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[1,96,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":442},{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h","line":337},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:442 > \\nstages.h:337 > pipes.hpp:69","replace_name":true,"type":"resource"}],"data":[1882,1772,0,0,10],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","type":"resource"}],"compute_units":1,"data":[2502,3068,16,0,47],"debug":[[{"filename":"stages.h","line":258}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"MergeAndAggregateTask","total_kernel_resources":[2502,3068,16,0,47],"total_percent":[0.470604,0.353243,0.15743,0.225035,0],"type":"function"},{"children":[{"data":[328,388,0,0,15],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[16,40,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 16 bits","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 16 width","type":"brief"}],"name":"Private Variable: \\n - \'grp\' (main.cpp:455)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'r\' (main.cpp:452)","type":"resource"},{"children":[{"count":2,"data":[109,353,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[109,353,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":452}]],"name":"handler.hpp:1211 > main.cpp:452","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":455}]],"name":"handler.hpp:1211 > main.cpp:455","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":456},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":69}]],"name":"handler.hpp:1211 > main.cpp:456 > \\npipes.hpp:69","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[354,2260,17,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Store","type":"resource"}],"data":[386,2260,17,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":464}]],"name":"handler.hpp:1211 > main.cpp:464","replace_name":true,"type":"resource"}],"data":[390,2260,17,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","replace_name":"true","type":"resource"}],"compute_units":1,"data":[859,3113,17,0,16],"debug":[[{"filename":"main.cpp","line":452}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"ReadoutTask","total_kernel_resources":[859,3113,17,0,16],"total_percent":[0.277593,0.120998,0.159739,0.2391,0],"type":"function"},{"children":[{"data":[115,136,0,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"children":[{"children":[{"count":1,"data":[336,410,15,0,2],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Load","type":"resource"},{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[341,412,15,0,2],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":169},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:169 > \\npipes.hpp:85","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":170},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:170 > \\npipes.hpp:85","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1211"}]],"name":"Pipe Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211},{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp","line":183},{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp","line":85}]],"name":"handler.hpp:1211 > main.cpp:183 > \\npipes.hpp:85","replace_name":true,"type":"resource"}],"data":[347,416,15,0,2],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1211}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1211","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1215"}]],"name":"1-bit Or","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1215}]],"name":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp:1215","replace_name":"true","type":"resource"}],"compute_units":1,"data":[464,552,15,0,7],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"AggFuncSelectTask","total_kernel_resources":[464,552,15,0,7],"total_percent":[0.0833506,0.0619869,0.0283251,0.21097,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[22313.99963,38209,183,0,206],"debug_enabled":"true","max_resources":[974400,1948800,7110,4510,48720],"name":"Kernel System","total":[22314,38209,183,0,206],"total_percent":[4.44093,2.71285,1.96064,2.57384,0],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"AggFuncSelectTask", "children":[{"type":"bb", "id":3, "name":"AggFuncSelectTask.B0", "children":[{"type":"inst", "id":4, "name":"Load", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"_arg_agg_op_device", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":5, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":7, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":9, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":11, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":12, "name":"End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8"}]}, {"type":"csr", "id":13, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":14, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]]}, {"type":"interface", "id":15, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]]}, {"type":"interface", "id":16, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]]}, {"type":"interface", "id":17, "name":"arg_agg_op_device", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask", "Alignment":"1024"}]}]}]}, {"type":"kernel", "id":19, "name":"testInputSrcTask", "children":[{"type":"bb", "id":20, "name":"testInputSrcTask.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":21, "name":"testInputSrcTask.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"23"}]}, {"type":"bb", "id":22, "name":"testInputSrcTask.B2", "children":[{"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":298}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Loads from":"_arg_testInput_device", "Start Cycle":"10", "Latency":"202", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":26, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"160 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"216", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":28, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"29"}]}, {"type":"inst", "id":29, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"216", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"216", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":23, "name":"testInputSrcTask.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":24, "name":"testInputSrcTask.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":30, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E16testInputSrcTask_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":31, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":287}]]}, {"type":"interface", "id":32, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":287}]]}, {"type":"interface", "id":33, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":287}]]}, {"type":"interface", "id":34, "name":"arg_testInput_device", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":287}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E16testInputSrcTask", "Alignment":"1024"}]}]}]}, {"type":"kernel", "id":35, "name":"MakeUniqueTask0", "children":[{"type":"bb", "id":36, "name":"MakeUniqueTask0.B0", "children":[{"type":"inst", "id":38, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":42, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":43, "name":"End", "details":[{"type":"table", "Start Cycle":"2", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":37, "name":"MakeUniqueTask0.B1", "children":[{"type":"inst", "id":39, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"160 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":40, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":44, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"45"}]}, {"type":"inst", "id":45, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"csr", "id":46, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE1_clES2_E15MakeUniqueTask0_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":47, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":355}]]}, {"type":"interface", "id":48, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":355}]]}, {"type":"interface", "id":49, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":355}]]}]}]}, {"type":"kernel", "id":50, "name":"MapKeyTask0", "children":[{"type":"bb", "id":51, "name":"MapKeyTask0.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":52, "name":"MapKeyTask0.B1", "children":[{"type":"inst", "id":53, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":54, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"20", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":56, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"20", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"20", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"csr", "id":58, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE2_clES2_E11MapKeyTask0_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":59, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":364}]]}, {"type":"interface", "id":60, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":364}]]}, {"type":"interface", "id":61, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":364}]]}]}]}, {"type":"kernel", "id":62, "name":"TraiageMappingTask0", "children":[{"type":"bb", "id":63, "name":"TraiageMappingTask0.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":64, "name":"TraiageMappingTask0.B1", "children":[{"type":"inst", "id":65, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":66, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":68, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"12", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":70, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"71"}]}, {"type":"inst", "id":71, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"8", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"csr", "id":72, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE3_clES2_E19TraiageMappingTask0_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":73, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":369}]]}, {"type":"interface", "id":74, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":369}]]}, {"type":"interface", "id":75, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":369}]]}]}]}, {"type":"kernel", "id":76, "name":"AggregateTask0", "children":[{"type":"bb", "id":77, "name":"AggregateTask0.B0", "children":[{"type":"inst", "id":85, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":94, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":95, "name":"End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":78, "name":"AggregateTask0.B1", "details":[{"type":"table", "Latency":"0", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":79, "name":"AggregateTask0.B2", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"78"}]}, {"type":"bb", "id":80, "name":"AggregateTask0.B3", "children":[{"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":233}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"__table", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":96, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"97"}]}, {"type":"inst", "id":97, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":81, "name":"AggregateTask0.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":82, "name":"AggregateTask0.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":83, "name":"AggregateTask0.B6", "children":[{"type":"inst", "id":87, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"Yes", "Start Cycle":"4", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":283}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"__table", "Start Cycle":"5", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":295}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"__table", "Start Cycle":"5", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":98, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"99"}]}, {"type":"inst", "id":99, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":84, "name":"AggregateTask0.B7", "children":[{"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"__table", "Start Cycle":"2", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":91, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":326}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"__table", "Start Cycle":"4", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":92, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"24", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":100, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":159}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"101"}]}, {"type":"inst", "id":101, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"10", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"10", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"csr", "id":102, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":103, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":375}]]}, {"type":"interface", "id":104, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":375}]]}, {"type":"interface", "id":105, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":375}]]}]}, {"type":"memtype", "id":106, "name":"On-chip Memory", "children":[{"type":"memsys", "id":107, "name":"__table", "debug":[[{"filename":"stages.h", "line":155}]], "details":[{"type":"table", "Requested size":"64 bytes", "Implemented size":"64 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"4 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}]}]}]}]}]}, {"type":"kernel", "id":113, "name":"ReadoutTask", "children":[{"type":"bb", "id":114, "name":"ReadoutTask.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":115, "name":"ReadoutTask.B1", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"116"}]}, {"type":"bb", "id":116, "name":"ReadoutTask.B2", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":117, "name":"ReadoutTask.B3", "children":[{"type":"inst", "id":119, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"4", "Stall-free":"No", "Start Cycle":"13", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":464}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"_arg_testOutput_device", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":122, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"123"}]}, {"type":"inst", "id":123, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":118, "name":"ReadoutTask.B4", "details":[{"type":"table", "Latency":"0"}]}, {"type":"csr", "id":124, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE6_clES2_E11ReadoutTask_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":125, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":450}]]}, {"type":"interface", "id":126, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":450}]]}, {"type":"interface", "id":127, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":450}]]}, {"type":"interface", "id":128, "name":"arg_testOutput_device", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":450}]], "details":[{"type":"table", "Stable":"No", "Width":"64 bits", "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE6_clES2_E11ReadoutTask", "Alignment":"1024"}]}]}]}, {"type":"kernel", "id":129, "name":"MergeAndAggregateTask", "children":[{"type":"bb", "id":130, "name":"MergeAndAggregateTask.B0", "children":[{"type":"inst", "id":144, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":163, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":164, "name":"End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":131, "name":"MergeAndAggregateTask.B1", "details":[{"type":"table", "Latency":"0", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":132, "name":"MergeAndAggregateTask.B2", "details":[{"type":"table", "Latency":"1", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"131"}]}, {"type":"bb", "id":133, "name":"MergeAndAggregateTask.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":134, "name":"MergeAndAggregateTask.B4", "children":[{"type":"inst", "id":145, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"table", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":146, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":267}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"table", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":165, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":264}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"166"}]}, {"type":"inst", "id":166, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"7", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":135, "name":"MergeAndAggregateTask.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":136, "name":"MergeAndAggregateTask.B6", "children":[{"type":"inst", "id":147, "name":"Non-Blocking Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":32}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16", "Stall-free":"Yes", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":167, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"178"}]}, {"type":"inst", "id":168, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":137, "name":"MergeAndAggregateTask.B7", "children":[{"type":"inst", "id":148, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"2", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":149, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"7", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":169, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"170"}]}, {"type":"inst", "id":170, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":138, "name":"MergeAndAggregateTask.B8", "children":[{"type":"inst", "id":150, "name":"Pipe Read", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":69}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"24", "Stall-free":"No", "Start Cycle":"1", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":171, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"180"}]}, {"type":"inst", "id":172, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":139, "name":"MergeAndAggregateTask.B9", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":140, "name":"MergeAndAggregateTask.B10", "children":[{"type":"inst", "id":151, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"2", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":152, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"7", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":173, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"174"}]}, {"type":"inst", "id":174, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":141, "name":"MergeAndAggregateTask.B11", "children":[{"type":"inst", "id":153, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"4", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":154, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"4", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":155, "name":"Pipe Write", "debug":[[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":85}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"4", "Stall-free":"No", "Start Cycle":"13", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Pipes", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"}]}]}]}, {"type":"inst", "id":175, "name":"Loop Input", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"176"}]}, {"type":"inst", "id":176, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":142, "name":"MergeAndAggregateTask.B12", "children":[{"type":"inst", "id":156, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"table", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":157, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"1", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":158, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"table", "Start Cycle":"11", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":159, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":226}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined", "Stall-free":"No", "Stores to":"table", "Start Cycle":"11", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":177, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":178, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":143, "name":"MergeAndAggregateTask.B13", "children":[{"type":"inst", "id":160, "name":"Load", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":222}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"table", "Start Cycle":"1", "Latency":"5", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":161, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"table", "Start Cycle":"1", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":162, "name":"Store", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":237}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"table", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Load-Store Unit Styles", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"}]}]}]}, {"type":"inst", "id":179, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":180, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"csr", "id":181, "name":"Register Map", "debug":[[{"filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E21MergeAndAggregateTask_csr.hpp", "line":1}]], "children":[{"type":"interface", "id":182, "name":"start", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":441}]]}, {"type":"interface", "id":183, "name":"done", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":441}]]}, {"type":"interface", "id":184, "name":"busy", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":441}]]}]}, {"type":"memtype", "id":185, "name":"On-chip Memory", "children":[{"type":"memsys", "id":186, "name":"table", "debug":[[{"filename":"stages.h", "line":258}]], "details":[{"type":"table", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"8", "Bank width":"64 bits", "Bank depth":"2 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Kernel Memory", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":18, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"pipe", "id":27, "name":"_pipe0_0", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":287}]], "details":[{"type":"table", "Width":"160 bits", "Depth":"16"}]}, {"type":"pipe", "id":41, "name":"_pipe1_0", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":355}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16"}]}, {"type":"pipe", "id":55, "name":"_pipe2_0A", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":364}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16"}]}, {"type":"pipe", "id":67, "name":"_pipe2_0B", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":369}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16"}]}, {"type":"pipe", "id":69, "name":"_pipe2_0C", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":369}]], "details":[{"type":"table", "Width":"192 bits", "Depth":"16"}]}, {"type":"pipe", "id":93, "name":"_pipe3_0", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":375}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"24"}]}, {"type":"pipe", "id":120, "name":"_pipe6", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":450}]], "details":[{"type":"table", "Width":"128 bits", "Depth":"4"}]}, {"type":"pipe", "id":8, "name":"_pipe_selA_0", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16"}]}, {"type":"pipe", "id":10, "name":"_pipe_selMA", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16"}]}, {"type":"pipe", "id":6, "name":"_pipe_selU_0", "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"16"}]}], "links":[{"from":5, "to":6}, {"from":7, "to":8}, {"from":9, "to":10}, {"from":14, "to":11}, {"from":12, "to":15}, {"from":11, "to":16, "reverse":2}, {"from":17, "to":11}, {"from":4, "to":12}, {"from":5, "to":12}, {"from":7, "to":12}, {"from":9, "to":12}, {"from":11, "to":4}, {"from":4, "to":5}, {"from":4, "to":7}, {"from":4, "to":9}, {"from":18, "to":4}, {"from":26, "to":27}, {"from":31, "to":20}, {"from":24, "to":32}, {"from":20, "to":33, "reverse":2}, {"from":34, "to":28}, {"from":23, "to":21}, {"from":20, "to":21}, {"from":29, "to":28}, {"from":21, "to":28}, {"from":25, "to":29}, {"from":26, "to":29}, {"from":29, "to":23}, {"from":23, "to":24}, {"from":28, "to":25}, {"from":25, "to":26}, {"from":18, "to":25}, {"from":6, "to":38}, {"from":27, "to":39}, {"from":40, "to":41}, {"from":47, "to":42}, {"from":42, "to":49, "reverse":2}, {"from":38, "to":43}, {"from":45, "to":44}, {"from":43, "to":44}, {"from":39, "to":45}, {"from":40, "to":45}, {"from":42, "to":38}, {"from":44, "to":39}, {"from":39, "to":40}, {"from":41, "to":53}, {"from":54, "to":55}, {"from":59, "to":51}, {"from":51, "to":61, "reverse":2}, {"from":57, "to":56}, {"from":51, "to":56}, {"from":53, "to":57}, {"from":54, "to":57}, {"from":56, "to":53}, {"from":53, "to":54}, {"from":55, "to":65}, {"from":66, "to":67}, {"from":68, "to":69}, {"from":73, "to":63}, {"from":63, "to":75, "reverse":2}, {"from":71, "to":70}, {"from":63, "to":70}, {"from":65, "to":71}, {"from":66, "to":71}, {"from":68, "to":71}, {"from":70, "to":65}, {"from":65, "to":66}, {"from":65, "to":68}, {"from":8, "to":85}, {"from":67, "to":87}, {"from":92, "to":93}, {"from":103, "to":94}, {"from":94, "to":105, "reverse":2}, {"from":107, "to":91}, {"from":107, "to":90}, {"from":107, "to":88}, {"from":86, "to":107}, {"from":89, "to":107}, {"from":85, "to":95}, {"from":101, "to":78}, {"from":78, "to":79}, {"from":95, "to":79}, {"from":97, "to":96}, {"from":79, "to":96}, {"from":86, "to":97}, {"from":97, "to":81}, {"from":99, "to":82}, {"from":99, "to":98}, {"from":81, "to":98}, {"from":88, "to":99}, {"from":89, "to":99}, {"from":101, "to":100}, {"from":82, "to":100}, {"from":91, "to":101}, {"from":92, "to":101}, {"from":94, "to":85}, {"from":96, "to":86}, {"from":98, "to":87}, {"from":87, "to":88}, {"from":98, "to":89}, {"from":100, "to":90}, {"from":90, "to":91}, {"from":91, "to":92}, {"from":120, "to":119}, {"from":125, "to":114}, {"from":118, "to":126}, {"from":114, "to":127, "reverse":2}, {"from":128, "to":122}, {"from":116, "to":115}, {"from":114, "to":115}, {"from":123, "to":116}, {"from":123, "to":122}, {"from":115, "to":122}, {"from":119, "to":123}, {"from":121, "to":123}, {"from":116, "to":118}, {"from":122, "to":119}, {"from":119, "to":121}, {"from":121, "to":18}, {"from":10, "to":144}, {"from":69, "to":147}, {"from":93, "to":150}, {"from":155, "to":120}, {"from":182, "to":163}, {"from":163, "to":184, "reverse":2}, {"from":186, "to":148}, {"from":186, "to":149}, {"from":186, "to":151}, {"from":186, "to":152}, {"from":186, "to":153}, {"from":186, "to":154}, {"from":186, "to":157}, {"from":186, "to":160}, {"from":145, "to":186}, {"from":156, "to":186}, {"from":161, "to":186}, {"from":146, "to":186}, {"from":158, "to":186}, {"from":159, "to":186}, {"from":162, "to":186}, {"from":144, "to":164}, {"from":176, "to":131}, {"from":131, "to":132}, {"from":164, "to":132}, {"from":166, "to":133}, {"from":166, "to":165}, {"from":132, "to":165}, {"from":145, "to":166}, {"from":146, "to":166}, {"from":178, "to":135}, {"from":178, "to":167}, {"from":133, "to":167}, {"from":147, "to":168}, {"from":170, "to":169}, {"from":168, "to":169}, {"from":149, "to":170}, {"from":180, "to":171}, {"from":135, "to":171}, {"from":150, "to":172}, {"from":180, "to":139}, {"from":174, "to":173}, {"from":172, "to":173}, {"from":152, "to":174}, {"from":176, "to":175}, {"from":139, "to":175}, {"from":153, "to":176}, {"from":154, "to":176}, {"from":155, "to":176}, {"from":170, "to":177}, {"from":156, "to":178}, {"from":157, "to":178}, {"from":158, "to":178}, {"from":159, "to":178}, {"from":174, "to":179}, {"from":161, "to":180}, {"from":162, "to":180}, {"from":163, "to":144}, {"from":165, "to":145}, {"from":165, "to":146}, {"from":167, "to":147}, {"from":169, "to":148}, {"from":148, "to":149}, {"from":171, "to":150}, {"from":173, "to":151}, {"from":151, "to":152}, {"from":175, "to":153}, {"from":175, "to":154}, {"from":153, "to":155}, {"from":154, "to":155}, {"from":177, "to":156}, {"from":177, "to":157}, {"from":156, "to":158}, {"from":157, "to":158}, {"from":156, "to":159}, {"from":157, "to":159}, {"from":179, "to":160}, {"from":179, "to":161}, {"from":160, "to":162}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: AggFuncSelectTask", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":168}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}]}, {"name":"Kernel: testInputSrcTask", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":287}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"testInputSrcTask.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "details":[{"type":"text", "text":"User-constrained II."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 8 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[{"name":"testInputSrcTask.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"298"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"322"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 65536 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}]}, {"name":"Kernel: MakeUniqueTask0", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":355}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"MakeUniqueTask0.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Pipe Read Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"356"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"40"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"69"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"356"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"56"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}, {"name":"Kernel: MapKeyTask0", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":364}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"MapKeyTask0.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Pipe Read Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"365"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"72"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"69"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"365"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"106"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}, {"name":"Kernel: TraiageMappingTask0", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":369}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"TraiageMappingTask0.B1", "data":["Yes", "~1", "1"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Pipe Read Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"370"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"117"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"69"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"370"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"136"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}, {"type":"text", "text":"Pipe Write Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"370"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"138"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}, {"name":"Kernel: AggregateTask0", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":375}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"AggregateTask0.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[{"name":"AggregateTask0.B7", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":159}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Pipe Write Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"376"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"209"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"Average Trip count: 4 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}, {"name":"AggregateTask0.B6", "data":["Yes", "1", "4"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "details":[{"type":"text", "text":"User-constrained II."}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}, {"name":"AggregateTask0.B3", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"Average Trip count: 4 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}]}, {"name":"Kernel: ReadoutTask", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":450}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"ReadoutTask.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "details":[{"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 8 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[{"name":"ReadoutTask.B3", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Pipe Read Operation (%L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"456"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"69"}]}, {"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"464"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 8 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}]}, {"name":"Kernel: MergeAndAggregateTask", "data":["", "", ""], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":441}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"fMAX bottleneck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Single Work-item Kernels", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/single-work-item-kernels.html"}]}], "children":[{"name":"MergeAndAggregateTask.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":264}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[{"name":"MergeAndAggregateTask.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "details":[{"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Pipe Write Operation (%L > %L > %L > %L)", "links":[{"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1211"}, {"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":"442"}, {"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"374"}, {"filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":"85"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"Average Trip count: 8 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}, {"name":"MergeAndAggregateTask.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":264}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"Average Trip count: 8 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}, {"name":"MergeAndAggregateTask.B6", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"MergeAndAggregateTask.B7 (%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"219"}]}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[{"name":"MergeAndAggregateTask.B7", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}, {"name":"MergeAndAggregateTask.B8", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "details":[{"type":"brief", "text":"Out-of-order inner loop"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop iteration ordering: iterations of inner loop shown may get out of order with respect to the listed inner loop, as the number of iterations of the listed inner loop may be different for different iterations of this loop.", "details":[{"type":"text", "text":"MergeAndAggregateTask.B10 (%L)", "links":[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":"219"}]}]}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"Average Trip count: 4 (exact)"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[{"name":"MergeAndAggregateTask.B10", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":219}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"FPGA Optimization Guide : Loops", "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/loops.html"}]}], "children":[]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":847, "nodes":[{"name":"testInputSrcTask", "id":2, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"testInputSrcTask.B0", "id":10, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"2.000000", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "limiter":"1", "ld":"2", "le":"testInputSrcTask.B4", "type":"bb"}, {"name":"testInputSrcTask.B1", "id":11, "af":"550.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lllt":"8.000000", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":289}]], "type":"loop", "children":[{"name":"testInputSrcTask.B2", "id":12, "af":"550.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lllt":"216.000000", "lt":"216.000000", "mi":"1", "pl":"Yes", "tc":"65536", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":290}]], "type":"loop"}]}, {"name":"testInputSrcTask.B3", "id":13, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"8", "tn":"1", "type":"latch"}, {"name":"testInputSrcTask.B4", "id":14, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"1.000000", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"MakeUniqueTask0", "id":3, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"MakeUniqueTask0.B0", "id":15, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"2.000000", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MakeUniqueTask0.B1", "id":16, "af":"550.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lllt":"12.000000", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":38}]], "type":"loop"}]}, {"name":"MapKeyTask0", "id":4, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"MapKeyTask0.B0", "id":17, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"2.000000", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MapKeyTask0.B1", "id":18, "af":"550.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lllt":"20.000000", "lt":"20.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":69}]], "type":"loop"}]}, {"name":"TraiageMappingTask0", "id":5, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"TraiageMappingTask0.B0", "id":19, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"2.000000", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"TraiageMappingTask0.B1", "id":20, "af":"550.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lllt":"12.000000", "lt":"12.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":115}]], "type":"loop"}]}, {"name":"AggregateTask0", "id":6, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"AggregateTask0.B0", "id":21, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"7.000000", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"AggregateTask0.B2", "id":23, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lllt":"6.000000", "lt":"6.000000", "mi":"1", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":159}]], "type":"loop", "children":[{"name":"AggregateTask0.B3", "id":24, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lllt":"7.000000", "lt":"7.000000", "mi":"1", "pl":"No", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./core.h", "line":226}]], "type":"loop"}, {"name":"AggregateTask0.B4", "id":25, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"AggregateTask0.B6", "id":27, "af":"550.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lllt":"11.000000", "lt":"11.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":169}]], "type":"loop"}, {"name":"AggregateTask0.B5", "id":26, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"AggregateTask0.B7", "id":28, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lllt":"10.000000", "lt":"10.000000", "mi":"1", "pl":"No", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":159}]], "type":"loop"}]}, {"name":"AggregateTask0.B1", "id":22, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"latch"}]}, {"name":"MergeAndAggregateTask", "id":8, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"MergeAndAggregateTask.B0", "id":34, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"7.000000", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MergeAndAggregateTask.B2", "id":36, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lllt":"0.000000", "lt":"0.000000", "mi":"1", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"loop", "children":[{"name":"MergeAndAggregateTask.B4", "id":38, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lllt":"7.000000", "lt":"7.000000", "mi":"1", "pl":"No", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":264}]], "type":"loop"}, {"name":"MergeAndAggregateTask.B3", "id":37, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MergeAndAggregateTask.B6", "id":40, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lllt":"24.000000", "lt":"6.000000", "mi":"1", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":275}]], "type":"loop", "children":[{"name":"MergeAndAggregateTask.B7", "id":41, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"3", "lllt":"17.000000", "lt":"17.000000", "mi":"1", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":277}]], "type":"loop"}]}, {"name":"MergeAndAggregateTask.B12", "id":46, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"18.000000", "lt":"18.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"latch"}, {"name":"MergeAndAggregateTask.B5", "id":39, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MergeAndAggregateTask.B8", "id":42, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lllt":"18.000000", "lt":"6.000000", "mi":"1", "pl":"No", "tc":"4", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":331}]], "type":"loop", "children":[{"name":"MergeAndAggregateTask.B10", "id":44, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"3", "lllt":"17.000000", "lt":"17.000000", "mi":"1", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":218}]], "type":"loop"}]}, {"name":"MergeAndAggregateTask.B13", "id":47, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"12.000000", "lt":"12.000000", "mi":"n/a", "pl":"Yes", "tc":"4", "tn":"1", "type":"latch"}, {"name":"MergeAndAggregateTask.B9", "id":43, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"MergeAndAggregateTask.B11", "id":45, "af":"550.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lllt":"13.000000", "lt":"13.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/./stages.h", "line":263}]], "type":"loop"}]}, {"name":"MergeAndAggregateTask.B1", "id":35, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"latch"}]}, {"name":"ReadoutTask", "id":7, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"ReadoutTask.B0", "id":29, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"2.000000", "lt":"2.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "limiter":"1", "ld":"2", "le":"ReadoutTask.B4", "type":"bb"}, {"name":"ReadoutTask.B1", "id":30, "af":"550.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lllt":"8.000000", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":452}]], "type":"loop", "children":[{"name":"ReadoutTask.B3", "id":32, "af":"550.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lllt":"19.000000", "lt":"19.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/home/wkrska/Aggregation/agg-hls/main.cpp", "line":455}]], "type":"loop"}]}, {"name":"ReadoutTask.B2", "id":31, "af":"550.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"0.000000", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"8", "tn":"1", "type":"latch"}, {"name":"ReadoutTask.B4", "id":33, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lllt":"1.000000", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"AggFuncSelectTask", "id":1, "clk":"Yes", "fmax":"550.00", "type":"kernel", "children":[{"name":"AggFuncSelectTask.B0", "id":9, "af":"550.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"7", "ll":"1", "lllt":"13.000000", "lt":"13.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"testInputSrcTask", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E16testInputSrcTask", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"MakeUniqueTask0", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE1_clES2_E15MakeUniqueTask0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"MapKeyTask0", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE2_clES2_E11MapKeyTask0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"TraiageMappingTask0", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE3_clES2_E19TraiageMappingTask0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"AggregateTask0", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop _ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0.B2."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"MergeAndAggregateTask", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E21MergeAndAggregateTask", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"ReadoutTask", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE6_clES2_E11ReadoutTask", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"AggFuncSelectTask", "compiler_name":"_ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"testInputSrcTask", "data":[1027, 2942, 17, 0, 20], "debug":[[{"filename":"", "line":0}]]}, {"name":"MakeUniqueTask0", "data":[134, 186, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"MapKeyTask0", "data":[1028, 1233, 0, 0, 16], "debug":[[{"filename":"", "line":0}]]}, {"name":"TraiageMappingTask0", "data":[215, 325, 0, 0, 18], "debug":[[{"filename":"", "line":0}]]}, {"name":"AggregateTask0", "data":[2829, 2527, 4, 0, 11], "debug":[[{"filename":"", "line":0}]]}, {"name":"MergeAndAggregateTask", "data":[2502, 3068, 16, 0, 47], "debug":[[{"filename":"", "line":0}]]}, {"name":"ReadoutTask", "data":[859, 3113, 17, 0, 16], "debug":[[{"filename":"", "line":0}]]}, {"name":"AggFuncSelectTask", "data":[464, 552, 15, 0, 7], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[9058, 13946, 69, 0, 145]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[13132, 20030, 112, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe resources", "classes":["summary-highlight", "nohover"], "data":[122, 4162, 0, 0, 61]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[22314, 38209, 183, 0, 206], "data_percent":[2.29002, 1.96064, 2.57384, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[974400, 1948800, 7110, 4510, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/home/wkrska/Aggregation/agg-hls/agg.h", "name":"agg.h", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/agg.h", "content":"#ifndef AGG_H\u000A#define AGG_H\u000A\u000A#include \"debug.h\"\u000A#include \"types.h\"\u000A#include <functional>\u000A\u000A#define _B_                                                                    \\\u000A  (8) // Number of tuples received/emitted per cycle on the data bus\u000A      // (i.e., the line rate) This isn't used by this project (just\u000A      // reading test input from DRAM\u000A\u000A#ifndef _S_\u000A#define _S_ (1) // Number of computational cores (the scaling factor)\u000A#endif\u000A\u000A#ifndef _P_\u000A#define _P_ (4) // Like S,except these cores are lockstepped\u000A#endif\u000A\u000A#ifndef _N_\u000A#define _N_ (4) // Input width of each computational core. We choose N = 4.\u000A#endif\u000A\u000A#ifndef _G_\u000A#define _G_                                                                    \\\u000A  (64) // Number of aggregation groups the computational core is configured for\u000A       // (4 to 64)\u000A#endif\u000A\u000A#define _I_                                                                    \\\u000A  ((_N_) * (_S_) *                                                             \\\u000A   (_P_)) // Total number of input tuples processed in each cycle = SxN\u000A\u000A#define _O_                                                                    \\\u000A  ((_S_) * (_P_) *                                                             \\\u000A   (_G_)) // Total Total number of tuples created by local aggregation = SxG\u000A\u000A#ifndef AGG_OP\u000A#define AGG_OP (1) // true means use overloaded AggVal instead of uint\u000A#endif\u000A\u000A// Define a macros for aggregation and equation\u000A#define ADD_OP (0)\u000A#define CNT_OP (1)\u000A#define AVG_OP (2)\u000A#define MIN_OP (3)\u000A#define MAX_OP (4)\u000A\u000Atypedef unsigned int AggKey;\u000Astruct AggVal {\u000A  unsigned int val;\u000A  unsigned int cnt;\u000A  // AggVal(unsigned int val = 0, unsigned int cnt = 0) : val(val), cnt(cnt) {} // Seems that intel registers do not like having constructors in the structs\u000A};\u000A\u000Astruct Tuple {\u000A  BOOL valid;\u000A  AggKey key;\u000A  AggVal val;\u000A};\u000A\u000A//\u000A// Tuple padded to 16-bytes\u000A//\u000A\u000Astruct TuplePadded16 {\u000A  UINT valid;\u000A  AggKey key;\u000A  AggVal val;\u000A};\u000A\u000A// a cam table will translate a key\u000A// to its table location\u000Atypedef unsigned short AggTblIdx;\u000A\u000A#endif"}, {"path":"/home/wkrska/Aggregation/agg-hls/core.h", "name":"core.h", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/core.h", "content":"// Core functions implementing a stream key-value aggregator as\u000A// described in \"FPGA for Aggregate Processing: The Good, The Bad, and\u000A// The Ugly\".\u000A\u000A#ifndef CORE_H\u000A#define CORE_H\u000A\u000A#ifndef NO_INTEL_OPT\u000A#define NO_INTEL_OPT (1)\u000A#endif\u000A\u000A#ifndef AGG_OP\u000A#define AGG_OP (1)\u000A#endif\u000A\u000A#include <cstdio>\u000A#include <cstdlib>\u000A#ifndef CXXONLY\u000A#include <sycl/sycl.hpp>\u000A#endif\u000A\u000A#include \"agg.h\"\u000A#include \"debug.h\"\u000A#include \"types.h\"\u000A#include <functional>\u000A\u000A// The following is used by a hack to work around a compiler issue\u000A// until next release. 1D array declared in structs has to be declared\u000A// as 2D to map to registers.\u000A#define ONE (1)\u000A#define ZERO (0)\u000A\u000A// Takes in TNumTuple KV pairs and returns up to TNumTuple KV\u000A// pairs. Input pairs with common keys are combined into one by\u000A// summing their values.  Absorbed positions are marked invalid.\u000Atemplate <class AggFunc, int TNumTuple, int TNumGroup>\u000Avoid collectTuples(\u000A  // input\u000A  int AggFuncSelect,\u000A  Tuple in[TNumTuple],\u000A  // output\u000A  Tuple uniq[TNumTuple]) {\u000A\u000A  // initialize default\u000A  #pragma unroll\u000A  for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A    uniq[tup].valid = in[tup].valid;\u000A    uniq[tup].key = in[tup].key;\u000A  }\u000A\u000A  // N^2 / 2 comparisons to collect common key pairs\u000A  #pragma unroll\u000A  for (UIDX i = 0; i < TNumTuple; i++) {\u000A    uniq[i].val = in[i].val;\u000A    #pragma unroll\u000A    for (UIDX j = i + 1; j < TNumTuple; j++) {\u000A      if (in[i].valid && in[j].valid && (in[i].key == in[j].key)) {\u000A        uniq[j].valid = false;    // invalid absorbed position\u000A        AggFunc::run(uniq[i].val, in[j].val, AggFuncSelect);\u000A      }\u000A    }\u000A  }\u000A}\u000A\u000A// Translate TNumTuples to their allocated table locations.  Allocate\u000A// new location when seeing a key for the first time. This implements\u000A// a systolic array with O(G) delay but fixed FMAX independent of\u000A// G.\u000A\u000A// There is a compiler quirkiness having to do with adding banking\u000A// directives to \"struct with arrays\" and/or \"array of structs\". The\u000A// table array has to be declared flat, outside of a struct/class. To\u000A// be revisited in the future.\u000A\u000A// The macros below is a clumsy way of making things a little easier\u000A// to use since we can't make a proper class.\u000A#define MAPPER_DECLARE(P, N, G, O)                                             \\\u000A  [[intel::fpga_register]] AggKey __camKey[(P)][(G)] = {};                     \\\u000A  [[intel::fpga_register]] BOOL __camValid[(P)][(G)] = {};                     \\\u000A  CoreKeyMapper<(P), (N), (G), (O)> __mapper;\u000A\u000A#define MAPPER_MAP(flush, it, ii, im, oi, om, p)                               \\\u000A  __mapper.map((flush), (it), (ii), (im), (oi), (om), __camKey, __camValid,    \\\u000A               (p));\u000A\u000Atemplate <int TNumPipeline, int TNumTuple, int TNumGroup, int TOffset>\u000Astruct CoreKeyMapper {\u000A  //\u000A  // CAM map table array to be implemented as registers\u000A  //\u000A\u000A  // map key to index; allocate on the fly; deep pipelining streaming\u000A  // CAM lookup\u000A  void map(\u000A    // input\u000A    BOOL flush,\u000A    Tuple uniqIn[TNumTuple],    // cannot have duplicate keys\u000A    AggTblIdx idxIn[TNumTuple], // from upstream translated linear index for\u000A                                // valid tuples\u000A    BOOL mappedIn[TNumTuple],\u000A\u000A    // output\u000A    AggTblIdx\u000A        idxOut[TNumTuple], // output translated linear index for valid tuples\u000A    BOOL mappedOut[TNumTuple],\u000A\u000A    // STATE\u000A    AggKey camKey[TNumPipeline][TNumGroup],\u000A    BOOL camValid[TNumPipeline][TNumGroup],\u000A\u000A    // STATE idx\u000A    UIDX ppln) {\u000A    #pragma unroll\u000A    for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A      // in cascade mode, transfer already mapped indices\u000A      idxOut[tup] = idxIn[tup];\u000A      mappedOut[tup] = mappedIn[tup];\u000A    }\u000A\u000A    // CAM populated from 0 to G-1\u000A    #pragma unroll\u000A    for (UIDX grp = 0; grp < TNumGroup; grp++) {\u000A      // this unrolls into very deep cascaded stages; CAM lookup is\u000A      // serialized and pipelined across by the lookup stream.\u000A      if (camValid[ppln][grp]) {\u000A        // on a valid location, try mapping\u000A      #pragma unroll\u000A        for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A          if (uniqIn[tup].valid && camValid[ppln][grp] &&\u000A              (uniqIn[tup].key == camKey[ppln][grp])) {\u000A            mappedOut[tup] = true;\u000A            idxOut[tup] = grp + TOffset * TNumGroup;\u000A          }\u000A        }\u000A      } else {\u000A        #pragma unroll\u000A        for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A          if (uniqIn[tup].valid && !mappedOut[tup]) {\u000A            // if still not mapped after exhausting previous keys;\u000A            // allocate a new one\u000A            camValid[ppln][grp] = true;\u000A            camKey[ppln][grp] = uniqIn[tup].key;\u000A            mappedOut[tup] = true;\u000A            idxOut[tup] = grp + TOffset * TNumGroup;\u000A            break; // go to next location for remaining unmapped\u000A                   // tuples\u000A          }\u000A        }\u000A      }\u000A      if (flush) {\u000A        camValid[ppln][grp] = false;\u000A        // camKey[ppln][grp] = uniqIn[tup].key;\u000A      }\u000A    }\u000A    return;\u000A  }\u000A};\u000A\u000A// Aggregate into linearly indexed table.  Unlike V0, this version\u000A// uses N-copies of 1R1W parallel tables to accumulate separately for\u000A// each tuple lane. These N tables made from BRAM are much\u000A// cheaper/faster than using only 1 table (NR+NW) made from registers.\u000A\u000A// There is a compiler quirkiness having to do with adding banking\u000A// directives to \"struct with arrays\" and/or \"array of structs\". The\u000A// table array has to be declared flat, outside of a struct/class. To\u000A// be revisited in the future.\u000A\u000A// The macros below is a clumsy way of making things a little easier\u000A// to use since we can't make a proper class.\u000A#define TWOPOWsmall(N)                                                         \\\u000A  (((N) <= 2)                                                                  \\\u000A       ? (N)                                                                   \\\u000A       : (((N) <= 4)                                                           \\\u000A              ? 4                                                              \\\u000A              : (((N) <= 8)                                                    \\\u000A                     ? 8                                                       \\\u000A                     : (((N) <= 16)                                            \\\u000A                            ? 16                                               \\\u000A                            : (((N) <= 32) ? 32                                \\\u000A                                           : (((N) <= 64) ? 64 : (N)))))))\u000A\u000A#if !NO_INTEL_OPT\u000A#define AGG_DECLARE(AggFunc, P, N, G)                                                \\\u000A  [[intel::fpga_memory(\"BLOCK_RAM\"), intel::singlepump,                        \\\u000A    intel::simple_dual_port /*, intel::bankwidth(sizeof(TuplePadded16)),       \\\u000A                              intel::max_replicates(1),                        \\\u000A                              intel::numbanks((N)*TWOPOWsmall(P))*/            \\\u000A  ]] TuplePadded16 __table[(G)][TWOPOWsmall(P)][(N)];                          \\\u000A  [[intel::fpga_register]] TuplePadded16 __deferred[(P)][2][(N)] = {};         \\\u000A  [[intel::fpga_register]] AggTblIdx __deferredIdx[(P)][2][(N)] = {};          \\\u000A  [[intel::fpga_register]] CoreAggregator<AggFunc, (P), (N), (G)> __agg;\u000A#else \u000A#define AGG_DECLARE(AggFunc, P, N, G)                                                \\\u000A  [[intel::fpga_memory(\"BLOCK_RAM\"), intel::singlepump,                        \\\u000A    intel::simple_dual_port /*, intel::bankwidth(sizeof(TuplePadded16)),       \\\u000A                              intel::max_replicates(1),                        \\\u000A                              intel::numbanks((N)*TWOPOWsmall(P))*/            \\\u000A  ]] TuplePadded16 __table[(G)][TWOPOWsmall(P)][(N)];                          \\\u000A  TuplePadded16 __deferred[(P)][2][(N)] = {};         \\\u000A  [[intel::fpga_register]] AggTblIdx __deferredIdx[(P)][2][(N)] = {};          \\\u000A  [[intel::fpga_register]] CoreAggregator<AggFunc, (P), (N), (G)> __agg;\u000A#endif\u000A\u000A#define AGG_ZERO_TABLE() __agg.zero(__table)\u000A\u000A#define AGG_UPDATE(s, t, i, p)                                                    \\\u000A  __agg.update((s), (t), (i), __table, __deferred, __deferredIdx, (p))\u000A\u000A#define AGG_READ(aggFuncSelect, idx, tups) __agg.read(aggFuncSelect, idx, tups, __table)\u000A\u000Atemplate <class AggFunc, int TNumPipeline, int TNumTuple, int TNumGroup>\u000Astruct CoreAggregator {\u000A\u000A  // states has to live outside unfortunately.\u000A\u000A  // BRAM array can't be zero by \"={}\";\u000A  void zero(\u000A    // STATE\u000A    TuplePadded16 table[TNumGroup][TWOPOWsmall(TNumPipeline)][TNumTuple]) {\u000A\u000A    MY_ASSERT(\u000A      !((TWOPOWsmall(TNumPipeline) - 1) &\u000A        (TWOPOWsmall(TNumPipeline)))); // TWOPOWsmall only cover small values\u000A\u000A    [[intel::disable_loop_pipelining]] for (UIDX grp = 0; grp < TNumGroup;\u000A                                            grp++) {\u000A      #pragma unroll\u000A      for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A        #pragma unroll\u000A        for (UIDX tub = 0; tub < TNumTuple; tub++) {\u000A          TuplePadded16 empty = {};\u000A          table[grp][ppln][tub] = empty;\u000A        }\u000A      }\u000A    }\u000A  }\u000A\u000A  void update(\u000A    // input\u000A    int AggFuncSelect,\u000A    Tuple in[TNumTuple],      // unique key tuples\u000A    AggTblIdx idx[TNumTuple], // linear idx from mapper stage\u000A\u000A    // STATE passed in by reference\u000A    TuplePadded16 table[TNumGroup][TWOPOWsmall(TNumPipeline)][TNumTuple],\u000A    TuplePadded16 deferred[TWOPOWsmall(TNumPipeline)][2][TNumTuple],\u000A    AggTblIdx deferredIdx[TWOPOWsmall(TNumPipeline)][2][TNumTuple],\u000A\u000A    // STATE idx\u000A    UIDX ppln) {\u000A\u000A    TuplePadded16 update[TNumTuple] = {};\u000A\u000A    {\u000A      BOOL frwd[TNumTuple] = {};\u000A      AggVal frwdVal[TNumTuple];\u000A\u000A      // find forwarding from memoized updates of not yet written\u000A      // (works within lane)\u000A      #pragma unroll\u000A      for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A        if ((idx[tup] == deferredIdx[ppln][0][tup]) &&\u000A            deferred[ppln][0][tup].valid) {\u000A          // distance 1 RAW\u000A          MY_ASSERT(in[tup].valid ? in[tup].key == deferred[ppln][0][tup].key\u000A                                  : true);\u000A          frwd[tup] = true;\u000A          frwdVal[tup] = deferred[ppln][0][tup].val;\u000A        } else if ((idx[tup] == deferredIdx[ppln][1][tup]) &&\u000A                   deferred[ppln][1][tup].valid) {\u000A          // distance 2 RAW\u000A          MY_ASSERT(in[tup].valid ? in[tup].key == deferred[ppln][1][tup].key\u000A                                  : true);\u000A          frwd[tup] = true;\u000A          frwdVal[tup] = deferred[ppln][1][tup].val;\u000A        }\u000A      }\u000A\u000A      // compute new table entry value\u000A      #pragma unroll\u000A      for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A        TuplePadded16 temp = table[idx[tup]][ppln][tup];\u000A        update[tup].valid = in[tup].valid;\u000A        update[tup].key = in[tup].key; // overwrite okay\u000A        update[tup].val = in[tup].val;\u000A        AggFunc::run(update[tup].val, ((frwd[tup] ? frwdVal[tup] : temp.val)), AggFuncSelect);\u000A      }\u000A    }\u000A\u000A    #pragma unroll\u000A    for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A      // write deferred updates from 2 iters ago\u000A      if (deferred[ppln][1][tup].valid) {\u000A        table[deferredIdx[ppln][1][tup]][ppln][tup] = deferred[ppln][1][tup];\u000A      }\u000A      // shift\u000A      deferred[ppln][1][tup] = deferred[ppln][0][tup];\u000A      deferredIdx[ppln][1][tup] = deferredIdx[ppln][0][tup];\u000A    }\u000A\u000A    #pragma unroll\u000A    for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A      // record deferred updates to next round\u000A      deferred[ppln][0][tup] = update[tup];\u000A      deferredIdx[ppln][0][tup] = idx[tup];\u000A    }\u000A  }\u000A\u000A  // Reading back when finished accumulating\u000A  void read(\u000A      // input\u000A      int AggFuncSelect,\u000A      AggTblIdx idx,\u000A\u000A      // output\u000A      Tuple tuples[TNumPipeline],\u000A\u000A      // STATE\u000A      TuplePadded16 table[TNumGroup][TWOPOWsmall(TNumPipeline)][TNumTuple]) {\u000A// sum across banks to compute total\u000A    #pragma unroll\u000A    for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A    #pragma unroll\u000A      for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A        TuplePadded16 temp = table[idx][ppln][tup];\u000A        if (temp.valid) {\u000A          tuples[ppln].valid = true;\u000A          tuples[ppln].key = temp.key; // overwrite okay\u000A          AggFunc::run(tuples[ppln].val, temp.val, AggFuncSelect);\u000A          // tuples[ppln].val.agg(temp.val);\u000A        }\u000A      }\u000A    }\u000A  }\u000A};\u000A\u000A#ifdef SHOW_DEPRECATED\u000A#include \"core_.h\"\u000A#endif\u000A\u000A#endif\u000A"}, {"path":"/home/wkrska/Aggregation/agg-hls/debug.h", "name":"debug.h", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/debug.h", "content":"#ifndef DEBUG_H\u000A#define DEBUG_H\u000A\u000A#include <cassert>\u000A\u000A#if NO_MY_ASSERT\u000A#define MY_ASSERT(a)                                                           \\\u000A  {}\u000A#else\u000A#define MY_ASSERT(a) (assert(a))\u000A#endif\u000A\u000A//#define SHOW_DEPRECATED\u000A\u000A#endif\u000A"}, {"path":"/home/wkrska/Aggregation/agg-hls/main.cpp", "name":"main.cpp", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/main.cpp", "content":"// SETUP TEST CONDITION\u000A#if 1\u000A  #define ROUNDS (8)        // number of rounds, reset in between\u000A  #define TESTLEN (1 << 16) // number TESTLEN*S*P*N tuples per round\u000A  #define OVERRUN (3)       // number of distinct keys to verflow G by; G is the number of\u000A                            // distinct keys supported in fast path; overflow goes to a slow\u000A                            // path to aggregate\u000A  #define OVERSIZE (2)      // oversize table for OVERSIZE*G results\u000A#elif 0\u000A  #define ROUNDS (8)\u000A  #define TESTLEN (1 << 16)\u000A  #define OVERRUN (0) // no overflow direct test\u000A  #define OVERSIZE (1)\u000A#else\u000A  #define ROUNDS (2) // small setup for debug\u000A  #define TESTLEN (8)\u000A  #define OVERRUN (0)\u000A  #define OVERSIZE (1)\u000A#endif\u000A\u000A// Debugging and Experimental features and includes\u000A#ifndef AGG_OP\u000A  #define AGG_OP (1)\u000A#endif\u000A#if TIMERUN\u000A  #include <sys/time.h>\u000A#endif\u000A\u000A#include <array>\u000A#include <cstdio>\u000A#include <cstdlib>\u000A#include <iostream>\u000A#include <sycl/sycl.hpp>\u000Ausing namespace sycl;\u000A\u000A#include \"agg.h\"\u000A#include \"core.h\"\u000A#include \"debug.h\"\u000A#include \"pipes.h\"\u000A#include \"stages.h\"\u000A#include \"types.h\"\u000A\u000A//////////////////////////////////////////////////////////////////////////////\u000A// SYCL boiler plate\u000A//////////////////////////////////////////////////////////////////////////////\u000A\u000A#if FPGA_EMULATOR || FPGA_HARDWARE || FPGA_SIMULATOR\u000A  #include <sycl/ext/intel/fpga_extensions.hpp>\u000A#endif\u000A\u000A//////////////////////////////////////////////////////////////////////////////\u000A// Kernel exception handler Just rethrows exceptions and terminates\u000A// \"gracefully\".\u000A//////////////////////////////////////////////////////////////////////////////\u000A\u000Astatic auto exception_handler = [](sycl::exception_list e_list)\u000A{\u000A  for (std::exception_ptr const &e : e_list)\u000A  {\u000A    try\u000A    {\u000A      std::rethrow_exception(e);\u000A    }\u000A    catch (std::exception const &e)\u000A    {\u000A      #if _DEBUG\u000A      std::cout << \"Failure\" << std::endl;\u000A      #endif\u000A      std::terminate();\u000A    }\u000A  }\u000A};\u000A\u000A//////////////////////////////////////////////////////////////////////////////\u000A// prepare test pattern buffers\u000A//////////////////////////////////////////////////////////////////////////////\u000A\u000ATuplePadded16 testInput_host[ROUNDS][TESTLEN][TWOPOWsmall(_P_)][_N_][_S_];\u000ATuplePadded16 testOutput_host[ROUNDS][_G_ * OVERSIZE];\u000A\u000Aunsigned int cheat[ROUNDS][_G_ * OVERSIZE] = {}; // precompute correct answer\u000A\u000Aint main(int argc, char** argv)\u000A{\u000A  printf(\"B=%d\\nS=%d\\nP=%d\\nN=%d\\nG=%d\\nI=%d\\nO=%d\\nkeysize=%lu\\nvalsize=%\"\u000A         \"lu\\noverrun%d\\noversize%d\\n\",\u000A         _B_, _S_, _P_, _N_, _G_, _I_, _O_, sizeof(AggKey), sizeof(AggVal),\u000A         OVERRUN, OVERSIZE);\u000A  \u000A  //\u000A  // basic parameter checks\u000A  //\u000A  MY_ASSERT(!((_N_ - 1) & _N_)); // must be a 2 power\u000A  MY_ASSERT(!((_G_ - 1) & _G_)); // must be a 2 power\u000A  MY_ASSERT((_S_ >= 1) && (_S_ <= 4));\u000A  MY_ASSERT(sizeof(TuplePadded16) == 16);\u000A  MY_ASSERT((_G_ * OVERSIZE) >= (_G_ + OVERRUN));\u000A  MY_ASSERT(!((TWOPOWsmall(_P_) - 1) &\u000A              (TWOPOWsmall(_P_)))); // TWOPOWsmall only cover small values\u000A\u000A#if FPGA_SIMULATOR\u000A  auto selector = sycl::ext::intel::fpga_simulator_selector_v;\u000A#elif FPGA_HARDWARE\u000A  auto selector = sycl::ext::intel::fpga_selector_v;\u000A#elif FPGA_EMULATOR\u000A  auto selector = sycl::ext::intel::fpga_emulator_selector_v;\u000A#else\u000A  auto selector = default_selector_v;\u000A#endif\u000A\u000A  queue q(selector, exception_handler);\u000A\u000A  {\u000A    // make sure the device supports USM device allocations\u000A    auto device = q.get_device();\u000A\u000A    std::cout << \"Running on device: \"\u000A              << device.get_info<info::device::name>().c_str() << std::endl;\u000A  }\u000A\u000A  //////////////////////\u000A  // Set up Aggregation function\u000A  //////////////////////\u000A\u000A  // Just for the purposes of our testing,\u000A  // the user can define any aggregation function as long as it takes these inputs\u000A  struct AggFunc {\u000A    static void run(AggVal &inout, AggVal &in, int agg_op) {\u000A      switch (agg_op) {\u000A        case ADD_OP:\u000A          inout.val += in.val;\u000A          break;\u000A        case CNT_OP:\u000A          inout.cnt += in.cnt;\u000A          break;\u000A        case AVG_OP:\u000A          inout.val += in.val;\u000A          inout.cnt += in.cnt;\u000A          break;\u000A        case MIN_OP:\u000A          inout.val = (inout.val < in.val) ? inout.val : in.val;\u000A          break;\u000A        case MAX_OP:\u000A          inout.val = (inout.val > in.val) ? inout.val : in.val;\u000A          break;\u000A        default:\u000A          inout.val += in.val;\u000A          inout.cnt += in.cnt;\u000A          break;\u000A      }\u000A    }\u000A  };\u000A\u000A  // if agg_func is specified as arg, set here\u000A  int agg_op = (argc > 1 && atoi(argv[argc-1]) != -1) ? atoi(argv[argc-1]) : AGG_OP;\u000A\u000A  printf(\"\\nAggregating as %s\\n\",\u000A         ((agg_op == ADD_OP) ? \"ADD\" : ((agg_op == CNT_OP) ? \"CNT\" : ((agg_op == AVG_OP) ? \"AVG\" : ((agg_op == MIN_OP) ? \"MIN\" : \"MAX\")))));\u000A\u000A  // Push agg stage to AggFuncSelectPipe(s) so stages can be setup\u000A  int *agg_op_device = malloc_device<int>(1, q);\u000A  q.memcpy(agg_op_device, &agg_op, sizeof(int));\u000A  q.wait();\u000A  try\u000A  {\u000A    // Source Stage: inject testInput\u000A    q.submit([&](handler &h){ \u000A      h.single_task<class AggFuncSelectTask>([=]() {\u000A        AggFuncSelPipeU_0::write(*agg_op_device);\u000A        AggFuncSelPipeA_0::write(*agg_op_device);\u000A        #if (_S_ > 1)\u000A        AggFuncSelPipeU_1::write(*agg_op_device);\u000A        AggFuncSelPipeA_1::write(*agg_op_device);\u000A        #endif\u000A        #if (_S_ > 2)\u000A        AggFuncSelPipeA_2::write(*agg_op_device);\u000A        AggFuncSelPipeU_2::write(*agg_op_device);\u000A        #endif\u000A        #if (_S_ > 3)\u000A        AggFuncSelPipeU_3::write(*agg_op_device);\u000A        AggFuncSelPipeA_3::write(*agg_op_device);\u000A        #endif\u000A        AggFuncSelPipeMA ::write(*agg_op_device);\u000A      });\u000A    });\u000A    q.wait();\u000A  } catch (std::exception const &e) {\u000A    std::cerr << \"Exception!\\n\";\u000A    std::terminate();\u000A  }\u000A\u000A  //////////////////////\u000A  // Set up test input and cheat values\u000A  //////////////////////\u000A\u000A  for (UINT r = 0; r < ROUNDS; r++)\u000A  {\u000A    for (UINT i = 0; i < TESTLEN; i++)\u000A    {\u000A      for (UINT str = 0; str < _S_; str++)\u000A      {\u000A        for (UINT ppln = 0; ppln < _P_; ppln++)\u000A        {\u000A          for (UINT tup = 0; tup < _N_; tup++)\u000A          {\u000A            UINT dummy = rand();\u000A            // UINT dummy = r+i+str+ppln+tup;\u000A            testInput_host[r][i][ppln][tup][str].valid = true;\u000A            testInput_host[r][i][ppln][tup][str].key = (dummy % (_G_ + OVERRUN))\u000A                                                       << 5;\u000A            // testInput_host[r][i][ppln][tup][str].val = AggVal(dummy % 7, 1);\u000A            testInput_host[r][i][ppln][tup][str].val.val = dummy % 7;\u000A            testInput_host[r][i][ppln][tup][str].val.cnt = 1;\u000A\u000A            // printf(\"run=%d\\tkey=%d\\tval=%d\\n\",r,testInput_host[r][i][ppln][tup][str].key>>5,testInput_host[r][i][ppln][tup][str].val.val);\u000A\u000A            #if TIMERUN == 0\u000A              if (agg_op == ADD_OP || agg_op == AVG_OP) {\u000A                cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5] +=\u000A                    testInput_host[r][i][ppln][tup][str].val.val;\u000A              } else if (agg_op == CNT_OP) {\u000A                cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5] = 0;\u000A              } else if (agg_op == MIN_OP) {\u000A                cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5] =\u000A                    (cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5] < testInput_host[r][i][ppln][tup][str].val.val)\u000A                        ? cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5]\u000A                        : testInput_host[r][i][ppln][tup][str].val.val;\u000A              } else if (agg_op == MAX_OP) {\u000A                cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5] =\u000A                    (cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5] > testInput_host[r][i][ppln][tup][str].val.val)\u000A                        ? cheat[r][testInput_host[r][i][ppln][tup][str].key >> 5]\u000A                        : testInput_host[r][i][ppln][tup][str].val.val;\u000A              }\u000A            #else\u000A              AggKey key =\u000A                  ((unsigned(r ^ i ^ ppln ^ tup ^ str)) % (_G_ + OVERRUN)) << 5;\u000A              // AggVal val = AggVal(r*TESTLEN*_S_*_N_*TWOPOWsmall(_P_) + i*_S_*_N_*TWOPOWsmall(_P_) + ppln*_S_*_N_ + tup*_S_ + str, 1);\u000A              AggVal val; val.val = r*TESTLEN*_S_*_N_*TWOPOWsmall(_P_) + i*_S_*_N_*TWOPOWsmall(_P_) + ppln*_S_*_N_ + tup*_S_ + str;\u000A                          val.cnt = 1;\u000A              if (agg_op == ADD_OP || agg_op == AVG_OP) {\u000A                cheat[r][key >> 5] += val.val;\u000A              } else if (agg_op == CNT_OP) {\u000A                cheat[r][key >> 5] = 0\u000A              } else if (agg_op == MIN_OP) {\u000A                cheat[r][key >> 5] = (cheat[r][key >> 5] < val.val) ? cheat[r][key >> 5] : val.val;\u000A              } else if (agg_op == MAX_OP) {\u000A                cheat[r][key >> 5] = (cheat[r][key >> 5] > val.val) ? cheat[r][key >> 5] : val.val;\u000A              }\u000A            #endif\u000A          }\u000A        }\u000A      }\u000A    }\u000A  }\u000A\u000A  //////////////////////\u000A  // Set up and prepare device memory\u000A  //////////////////////\u000A\u000A  TuplePadded16 *testInput_device = malloc_device<TuplePadded16>(\u000A      ROUNDS * TESTLEN * _N_ * TWOPOWsmall(_P_) * _S_, q);\u000A  TuplePadded16 *testOutput_device =\u000A      malloc_device<TuplePadded16>(ROUNDS * _G_ * OVERSIZE, q);\u000A\u000A  q.memcpy(testInput_device, testInput_host,\u000A           ROUNDS * TESTLEN * _N_ * TWOPOWsmall(_P_) * _S_ *\u000A               sizeof(TuplePadded16));\u000A  q.wait();\u000A\u000A  //////////////////////\u000A  // For timing the run, excludes input generation\u000A  //////////////////////\u000A  #if TIMERUN\u000A    struct timeval start, end;\u000A    // start timer.\u000A    gettimeofday(&start, NULL);\u000A  #endif\u000A\u000A  //\u000A  // Interesting stuff here. Think of it as drawing a streaming node\u000A  // graph in code\u000A  //\u000A  try\u000A  {\u000A    // Source Stage: inject testInput\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class testInputSrcTask>([=]()\u000A                                                     {\u000A        [[intel::initiation_interval(1)]] for (UINT r = 0; r < ROUNDS; r++) {\u000A          for (UINT i = 0; i < TESTLEN; i++) {\u000A            for (UIDX str = 0; str < _S_; str++) {\u000A              TuplesBundle<_P_, _N_> bundle;\u000A              for (UINT ppln = 0; ppln < _P_; ppln++) {\u000A                for (UINT tup = 0; tup < _N_; tup++) {\u000A                  #if TIMERUN == 0\u000A                  // real data sources won't be fast enough in many cases\u000A                  TuplePadded16 tuple16 =\u000A                      testInput_device[r * TESTLEN * _S_ * _N_ *\u000A                                           TWOPOWsmall(_P_) +\u000A                                       i * _S_ * _N_ * TWOPOWsmall(_P_) +\u000A                                       ppln * _S_ * _N_ + tup * _S_ + str];\u000A                  bundle.tuples[ppln][tup].valid = true;\u000A                  bundle.tuples[ppln][tup].key = tuple16.key;\u000A                  bundle.tuples[ppln][tup].val = tuple16.val;\u000A                  #else\u000A                  // to generate input all full rate\u000A                  bundle.tuples[ppln][tup].valid = true;\u000A                  bundle.tuples[ppln][tup].key =\u000A                      ((unsigned(r ^ i ^ ppln ^ tup ^ str)) % (_G_ + OVERRUN))\u000A                      << 5;\u000A                  // bundle.tuples[ppln][tup].val = AggVal(r*TESTLEN*_S_*_N_* TWOPOWsmall(_P_) + i*_S_*_N_*TWOPOWsmall(_P_) + ppln*_S_*_N_ + tup*_S_ + str, 1);\u000A                  bundle.tuples[ppln][tup].val.val = r*TESTLEN*_S_*_N_* TWOPOWsmall(_P_) + i*_S_*_N_*TWOPOWsmall(_P_) + ppln*_S_*_N_ + tup*_S_ + str;\u000A                  bundle.tuples[ppln][tup].val.cnt = 1;\u000A                  #endif\u000A                }\u000A              }\u000A              bundle.eof = (i == TESTLEN - 1);\u000A\u000A              // \"pipe\" is a type, not a variable.\u000A              switch (str) {\u000A              case 0: {\u000A                TestInputPipe0::write(bundle);\u000A                break;\u000A              }\u000A              #if (_S_ > 1)\u000A              case 1: {\u000A                TestInputPipe1::write(bundle);\u000A                break;\u000A              }\u000A              #endif\u000A              #if (_S_ > 2)\u000A              case 2: {\u000A                TestInputPipe2::write(bundle);\u000A                break;\u000A              }\u000A              #endif\u000A              #if (_S_ > 3)\u000A              case 3: {\u000A                TestInputPipe3::write(bundle);\u000A                break;\u000A              }\u000A              #endif\u000A              }\u000A            }\u000A          }\u000A        } }); });\u000A\u000A    //\u000A    // first string of streaming stages: uniquify->map->aggregate\u000A    //\u000A\u000A    // Merge same-cycle, same-key tuples so keys are unique in each\u000A    // cycle (assumed by the mapper).\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MakeUniqueTask0>([=]()\u000A                                                    { uniquifyStage<AggFunc, AggFuncSelPipeU_0, TestInputPipe0, UniqueTuplesPipe0, _P_, _N_, _G_>(); }); });\u000A\u000A    // Maps unique keys to indices.  Keys that fails to map (after Gth\u000A    // unique key) is indicated in the mapped field. The\u000A    // map stage can be used in cascade mode where unmapped tuples in\u000A    // the first stage can flow into a second stage.\u000A    // stage to be mapped.\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MapKeyTask0>([=]()\u000A                                                { mapKey2IdxStage<UniqueTuplesPipe0, MappedTuplesPipe0A, _P_, _N_, _G_,\u000A                                                                  0>(); }); });\u000A\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class TraiageMappingTask0>([=]()\u000A                                                        { triageStage<MappedTuplesPipe0A, MappedTuplesPipe0B,\u000A                                                                      UnmappableTuplesPipe0, _P_, _N_, _G_>(); }); });\u000A\u000A    // aggregation tuples according key to idx mapping\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class AggregateTask0>([=]()\u000A                                                   { aggregateStage<AggFunc, AggFuncSelPipeA_0, MappedTuplesPipe0B, CollectTuplesPipe0, _P_, _N_, _G_>(); }); });\u000A\u000A    // We have to parameterize by S like this because a \"pipe\" is a\u000A    // type, not a variable or object.\u000A    #if (_S_ > 1)\u000A    //\u000A    // second string\u000A    //\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MakeUniqueTask1>([=]()\u000A                                                    { uniquifyStage<AggFunc, AggFuncSelPipeU_1, TestInputPipe1, UniqueTuplesPipe1, _P_, _N_, _G_>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MapKeyTask1>([=]()\u000A                                                { mapKey2IdxStage<UniqueTuplesPipe1, MappedTuplesPipe1A, _P_, _N_, _G_,\u000A                                                                  0>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class TraiageMappingTask1>([=]()\u000A                                                        { triageStage<MappedTuplesPipe1A, MappedTuplesPipe1B,\u000A                                                                      UnmappableTuplesPipe1, _P_, _N_, _G_>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class AggregateTask1>([=]()\u000A                                                   { aggregateStage<AggFunc, AggFuncSelPipeA_1, MappedTuplesPipe1B, CollectTuplesPipe1, _P_, _N_, _G_>(); }); });\u000A    #endif\u000A\u000A    #if (_S_ > 2)\u000A    //\u000A    // third string\u000A    //\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MakeUniqueTask2>([=]()\u000A                                                    { uniquifyStage<AggFunc, AggFuncSelPipeA_2, TestInputPipe2, UniqueTuplesPipe2, _P_, _N_, _G_>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MapKeyTask2>([=]()\u000A                                                { mapKey2IdxStage<UniqueTuplesPipe2, MappedTuplesPipe2A, _P_, _N_, _G_,\u000A                                                                  0>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class TraiageMappingTask2>([=]()\u000A                                                        { triageStage<MappedTuplesPipe2A, MappedTuplesPipe2B,\u000A                                                                      UnmappableTuplesPipe2, _P_, _N_, _G_>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class AggregateTask2>([=]()\u000A                                                   { aggregateStage<AggFunc, AggFuncSelPipeU_2, MappedTuplesPipe2B, CollectTuplesPipe2, _P_, _N_, _G_>(); }); });\u000A    #endif\u000A\u000A    #if (_S_ > 3)\u000A    //\u000A    // fourth string\u000A    //\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MakeUniqueTask3>([=]()\u000A                                                    { uniquifyStage<AggFunc, AggFuncSelPipeU_3, TestInputPipe3, UniqueTuplesPipe3, _P_, _N_, _G_>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MapKeyTask3>([=]()\u000A                                                { mapKey2IdxStage<UniqueTuplesPipe3, MappedTuplesPipe3A, _P_, _N_, _G_,\u000A                                                                  0>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class TraiageMappingTask3>([=]()\u000A                                                        { triageStage<MappedTuplesPipe3A, MappedTuplesPipe3B,\u000A                                                                      UnmappableTuplesPipe3, _P_, _N_, _G_>(); }); });\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class AggregateTask3>([=]()\u000A                                                   { aggregateStage<AggFunc, AggFuncSelPipeA_3, MappedTuplesPipe3B, CollectTuplesPipe3, _P_, _N_, _G_>(); }); });\u000A    #endif\u000A\u000A    q.submit([&](handler &h)\u000A             { h.single_task<class MergeAndAggregateTask>([=]()\u000A                                                          { mergeAggregateStage<AggFunc, AggFuncSelPipeMA , CollectTuplesPipe0, CollectTuplesPipe1,\u000A                                                                                CollectTuplesPipe2, CollectTuplesPipe3,\u000A                                                                                UnmappableTuplesPipe0, UnmappableTuplesPipe1,\u000A                                                                                UnmappableTuplesPipe2, UnmappableTuplesPipe3,\u000A                                                                                ReadoutTuplePipe, _S_, _P_, _N_, _G_, OVERSIZE>(); }); });\u000A\u000A    // write to dram to communicate back to host\u000A    auto ev = q.submit([&](handler &h)\u000A                       { h.single_task<class ReadoutTask>([=]()\u000A                                                          {\u000A        for (UINT r = 0; r < ROUNDS; r++) {\u000A          [[intel::initiation_interval(1)]]\u000A          //[[intel::disable_loop_pipelining]]\u000A          for (AggTblIdx grp = 0; grp < (_G_ * OVERSIZE); grp++) {\u000A            Tuple tuple = ReadoutTuplePipe::read();\u000A\u000A            {\u000A              TuplePadded16 tuple16;\u000A              tuple16.valid = tuple.valid;\u000A              tuple16.key = tuple.key;\u000A              tuple16.val = tuple.val;\u000A\u000A              testOutput_device[r * _G_ * OVERSIZE + grp] = tuple16;\u000A            }\u000A          }\u000A        } }); });\u000A\u000A    ev.wait();\u000A  }\u000A  catch (std::exception const &e)\u000A  {\u000A    std::cerr << \"Exception!\\n\";\u000A    std::terminate();\u000A  }\u000A\u000A  auto ev = q.memcpy(testOutput_host, testOutput_device,\u000A                     ROUNDS * _G_ * OVERSIZE * sizeof(TuplePadded16));\u000A  ev.wait();\u000A\u000A// Get end time, if timing\u000A  #if TIMERUN\u000A  gettimeofday(&end, NULL);\u000A  double seconds;\u000A  seconds = (end.tv_sec - start.tv_sec) + (end.tv_usec - start.tv_usec) * 1e-6;\u000A  printf(\"Execution time: %f seconds\\n\", seconds);\u000A  #endif\u000A\u000A  // Evaluate outputs, check for correctness\u000A  {\u000A    BOOL correct = true;\u000A\u000A    for (UINT r = 0; r < ROUNDS; r++)\u000A    {\u000A      TuplePadded16 canonical[_G_ * OVERSIZE] = {};\u000A      for (UIDX i = 0; i < (_G_ * OVERSIZE); i++)\u000A      {\u000A        BOOL valid = testOutput_host[r][i].valid;\u000A        AggKey key = testOutput_host[r][i].key >> 5;\u000A        AggVal sum = testOutput_host[r][i].val;\u000A\u000A        // To support checking, key is randomly generated between 0 and\u000A        // G-1, times 32.  A cheatshet is computed at generation time.\u000A        MY_ASSERT(key < (_G_ * OVERSIZE));\u000A        // AggVal answer = AggVal(valid ? cheat[r][key] : 0, 0);\u000A        AggVal answer; answer.val = valid ? cheat[r][key] : 0;\u000A                       answer.cnt = 0;\u000A\u000A        if (valid)\u000A        {\u000A          MY_ASSERT(!canonical[key].valid);\u000A          canonical[key] = testOutput_host[r][i];\u000A        }\u000A        MY_ASSERT((answer.val > 0) ? valid : true);\u000A        correct &= (answer.val == sum.val);\u000A      }\u000A\u000A      printf(\"ROUND %d:\\n\", r);\u000A      for (UIDX i = 0; i < (_G_ * OVERSIZE); i++)\u000A      {\u000A        BOOL valid = canonical[i].valid;\u000A        AggKey key = canonical[i].key >> 5;\u000A        AggVal agg = canonical[i].val;\u000A        // AggVal answer = AggVal(valid ? cheat[r][key] : 0, 0);\u000A        AggVal answer; answer.val = valid ? cheat[r][key] : 0;\u000A                       answer.cnt = 0;\u000A\u000A        if (agg_op == AVG_OP || agg_op == CNT_OP) {\u000A          // Determine cheat count\u000A          int count = 0;\u000A          // printf(\"\\nKey: %d: \", canonical[i].key);\u000A          if (valid)\u000A          {\u000A            for (UINT t = 0; t < TESTLEN; t++) {\u000A              for (UINT str = 0; str < _S_; str++) {\u000A                for (UINT ppln = 0; ppln < _P_; ppln++) {\u000A                  for (UINT tup = 0; tup < _N_; tup++) {\u000A                    // printf(\"(%d:%d) \", testInput_host[r][t][ppln][tup][str].key,testInput_host[r][t][ppln][tup][str].val.val);\u000A                    count += (canonical[i].key == (testInput_host[r][t][ppln][tup][str].key)) ? 1 : 0;\u000A          }}}}}\u000A          answer.cnt = count;\u000A        }\u000A\u000A        bool verbose = 1;\u000A        if (verbose)\u000A          printf(\"(%d:%d) \\tkey=%d \\tagg=%d \\tanswer_agg=%d \\tcount=%d \\tanswer_cnt=%d%s%s\\n\", i, valid, key, agg.val, answer.val, agg.cnt, answer.cnt, (agg.val == answer.val) ? \"\" : \" agg mismatch\", (agg.cnt == answer.cnt) ? \"\" : \" count mismatch\");\u000A        else \u000A          printf(\"%s%s\",(agg.val == answer.val) ? \"\" : \" agg mismatch\\n\", (agg.cnt == answer.cnt) ? \"\" : \" count mismatch\\n\");\u000A      }\u000A    }\u000A    fflush(stdout);\u000A    MY_ASSERT(correct);\u000A  }\u000A  return 0;\u000A}\u000A"}, {"path":"/home/wkrska/Aggregation/agg-hls/pipes.h", "name":"pipes.h", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/pipes.h", "content":"#ifndef PIPES_H\u000A#define PIPES_H\u000A\u000A#define DFLT_PIPE_DEPTH (16)\u000A\u000A#include <sycl/sycl.hpp>\u000Ausing namespace sycl;\u000A\u000A#include \"agg.h\"\u000A\u000Atemplate <int TNumPipeline, int TNumTuple> struct TuplesBundle {\u000A  Tuple tuples[TNumPipeline][TNumTuple];\u000A  BOOL eof;\u000A};\u000A\u000Atemplate <int TNumPipeline, int TNumTuple> struct MappedTuplesBundle {\u000A  Tuple tuples[TNumPipeline][TNumTuple];\u000A  BOOL mapped[TNumPipeline][TNumTuple];\u000A  AggTblIdx idx[TNumPipeline][TNumTuple]; // linear table idx\u000A  BOOL eof;\u000A};\u000A\u000A// pipe to send the aggFunc select\u000Ausing AggFuncSelPipeU_0 = ext::intel::pipe<class pipe_selU_0, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeU_1 = ext::intel::pipe<class pipe_selU_1, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeU_2 = ext::intel::pipe<class pipe_selU_2, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeU_3 = ext::intel::pipe<class pipe_selU_3, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeA_0 = ext::intel::pipe<class pipe_selA_0, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeA_1 = ext::intel::pipe<class pipe_selA_1, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeA_2 = ext::intel::pipe<class pipe_selA_2, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeA_3 = ext::intel::pipe<class pipe_selA_3, int, DFLT_PIPE_DEPTH>;\u000Ausing AggFuncSelPipeMA  = ext::intel::pipe<class pipe_selMA, int, DFLT_PIPE_DEPTH>;\u000A\u000A// pipes from input source (in main.cpp) to uniquify stage\u000Ausing TestInputPipe0 =\u000A    ext::intel::pipe<class pipe0_0, TuplesBundle<_P_, _N_>, DFLT_PIPE_DEPTH>;\u000Ausing TestInputPipe1 =\u000A    ext::intel::pipe<class pipe0_1, TuplesBundle<_P_, _N_>, DFLT_PIPE_DEPTH>;\u000Ausing TestInputPipe2 =\u000A    ext::intel::pipe<class pipe0_2, TuplesBundle<_P_, _N_>, DFLT_PIPE_DEPTH>;\u000Ausing TestInputPipe3 =\u000A    ext::intel::pipe<class pipe0_3, TuplesBundle<_P_, _N_>, DFLT_PIPE_DEPTH>;\u000A\u000A// pipes from uniquify stage to key mapping stage\u000Ausing UniqueTuplesPipe0 =\u000A    ext::intel::pipe<class pipe1_0, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing UniqueTuplesPipe1 =\u000A    ext::intel::pipe<class pipe1_1, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing UniqueTuplesPipe2 =\u000A    ext::intel::pipe<class pipe1_2, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing UniqueTuplesPipe3 =\u000A    ext::intel::pipe<class pipe1_3, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000A\u000A// pipes from map stage to triage stage\u000Ausing MappedTuplesPipe0A =\u000A    ext::intel::pipe<class pipe2_0A, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing MappedTuplesPipe1A =\u000A    ext::intel::pipe<class pipe2_1A, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing MappedTuplesPipe2A =\u000A    ext::intel::pipe<class pipe2_2A, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing MappedTuplesPipe3A =\u000A    ext::intel::pipe<class pipe2_3A, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000A\u000A// pipes from triage stage to accumulate stage\u000Ausing MappedTuplesPipe0B =\u000A    ext::intel::pipe<class pipe2_0B, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing MappedTuplesPipe1B =\u000A    ext::intel::pipe<class pipe2_1B, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing MappedTuplesPipe2B =\u000A    ext::intel::pipe<class pipe2_2B, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing MappedTuplesPipe3B =\u000A    ext::intel::pipe<class pipe2_3B, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000A\u000A// pipes from triage stage to summation stage\u000Ausing UnmappableTuplesPipe0 =\u000A    ext::intel::pipe<class pipe2_0C, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing UnmappableTuplesPipe1 =\u000A    ext::intel::pipe<class pipe2_1C, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing UnmappableTuplesPipe2 =\u000A    ext::intel::pipe<class pipe2_2C, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000Ausing UnmappableTuplesPipe3 =\u000A    ext::intel::pipe<class pipe2_3C, MappedTuplesBundle<_P_, _N_>,\u000A                     DFLT_PIPE_DEPTH>;\u000A\u000A// pipes from accumulate stage (final read out) to merge stage\u000Ausing CollectTuplesPipe0 = ext::intel::pipe<class pipe3_0, Tuple, _G_>;\u000Ausing CollectTuplesPipe1 = ext::intel::pipe<class pipe3_1, Tuple, _G_>;\u000Ausing CollectTuplesPipe2 = ext::intel::pipe<class pipe3_2, Tuple, _G_>;\u000Ausing CollectTuplesPipe3 = ext::intel::pipe<class pipe3_3, Tuple, _G_>;\u000A\u000Ausing ReadoutTuplePipe = ext::intel::pipe<class pipe6, Tuple, _G_>;\u000A\u000A#endif\u000A"}, {"path":"/home/wkrska/Aggregation/agg-hls/stages.h", "name":"stages.h", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/stages.h", "content":"#ifndef STAGES_H\u000A#define STAGES_H\u000A\u000A#include <sycl/sycl.hpp>\u000Ausing namespace sycl;\u000A\u000A#include \"agg.h\"\u000A#include \"core.h\"\u000A#include \"debug.h\"\u000A#include \"pipes.h\"\u000A#include \"types.h\"\u000A#include <functional>\u000A\u000A#ifndef NO_INTEL_OPT\u000A#define NO_INTEL_OPT 1\u000A#endif\u000A\u000A#ifndef AGG_OP\u000A#define AGG_OP (1)\u000A#endif\u000A\u000A\u000A// All streaming stages follows a common construction based on a main\u000A// ii=1 loops, in many case infinite. An iteration should start every\u000A// cycle, with the sequential loop body pipelined by the compiler to\u000A// overlap many iterations.  The tasks have no arguments.  Only input\u000A// and output are done through pipes.  Because pipes are types,\u000A// template is used to create the semblance of \"pipe arguments\".\u000A\u000A// create unique tuples\u000Atemplate <class AggFunc, typename TAggFuncSelect, typename TTuplesInPipe, typename TTuplesOutPipe, int TNumPipeline,\u000A          int TNumTuple, int TNumGroup>\u000Avoid uniquifyStage() {\u000A\u000A  // Blocking read, the agg func must be set before the kernel starts running\u000A  [[intel::fpga_register]] int AggFuncSelect = TAggFuncSelect::read();\u000A\u000A  [[intel::initiation_interval(1)]] while (1) {\u000A\u000A    TuplesBundle<TNumPipeline, TNumTuple> iBundle = TTuplesInPipe::read();\u000A\u000A    #if !NO_INTEL_OPT\u000A      [[intel::fpga_register]] \u000A    #endif\u000A    MappedTuplesBundle<TNumPipeline, TNumTuple>\u000A        oBundle = {}; // zero out idx!!    \u000A\u000A#pragma unroll\u000A    for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A      collectTuples<AggFunc, TNumTuple, TNumGroup>(AggFuncSelect, iBundle.tuples[ppln],\u000A                                          oBundle.tuples[ppln]);\u000A    }\u000A\u000A    oBundle.eof = iBundle.eof;\u000A\u000A    TTuplesOutPipe::write(oBundle);\u000A  }\u000A}\u000A\u000A// Translate key to idx for use in the aggregate stage. Multiple (M)\u000A// map stages can be used in cascade mode to map M*TNumGroup\u000A// groups. See main.cpp for example.\u000Atemplate <typename TTuplesInPipe, typename TTuplesOutPipe, int TNumPipeline,\u000A          int TNumTuple, int TNumGroup, int TOffset>\u000Avoid mapKey2IdxStage() {\u000A\u000A  MAPPER_DECLARE(TNumPipeline, TNumTuple, TNumGroup, TOffset);\u000A\u000A  [[intel::initiation_interval(1)]] while (1) {\u000A\u000A    [[intel::fpga_register]] MappedTuplesBundle<TNumPipeline, TNumTuple>\u000A        iBundle = TTuplesInPipe::read();\u000A    \u000A    #if !NO_INTEL_OPT\u000A      [[intel::fpga_register]] // sanity check\u000A    #endif\u000A    MappedTuplesBundle<TNumPipeline, TNumTuple>\u000A        oBundle;\u000A\u000A#pragma unroll\u000A    for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A      // Seems redundant but passing in oBundle.idx and oBundle.mapped\u000A      // directly to map() confuses the compiler analysis somehow\u000A      [[intel::fpga_register]] AggTblIdx idxOut[TNumTuple];\u000A      [[intel::fpga_register]] BOOL mappedOut[TNumTuple] = {};\u000A\u000A      MAPPER_MAP(iBundle.eof, iBundle.tuples[ppln], iBundle.idx[ppln],\u000A                 iBundle.mapped[ppln], idxOut, mappedOut, ppln);\u000A\u000A      // prepare output bundle\u000A#pragma unroll\u000A      for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A        // set mapper results\u000A        oBundle.idx[ppln][tup] = idxOut[tup];\u000A        oBundle.mapped[ppln][tup] = mappedOut[tup];\u000A      }\u000A\u000A#pragma unroll\u000A      for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A        // copy tuples\u000A        oBundle.tuples[ppln][tup] = iBundle.tuples[ppln][tup];\u000A      }\u000A    }\u000A\u000A    oBundle.eof = iBundle.eof;\u000A    TTuplesOutPipe::write(oBundle);\u000A  }\u000A}\u000A\u000A// fork unmaapable tuples for special processing\u000Atemplate <typename TTuplesInPipe, typename TTuplesOutPipeMapped,\u000A          typename TTuplesOutPipeUnmapped, int TNumPipeline, int TNumTuple,\u000A          int TNumGroup>\u000Avoid triageStage() {\u000A  [[intel::initiation_interval(1)]] while (1) {\u000A    BOOL unmappable = false;\u000A    MappedTuplesBundle inBundle = TTuplesInPipe::read();\u000A    MappedTuplesBundle<TNumPipeline, TNumTuple> goodBundle = inBundle;\u000A    MappedTuplesBundle<TNumPipeline, TNumTuple> badBundle = inBundle;\u000A\u000A    for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A      for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A\u000A        if (inBundle.tuples[ppln][tup].valid && (!inBundle.mapped[ppln][tup])) {\u000A          goodBundle.tuples[ppln][tup].valid = false;\u000A          badBundle.tuples[ppln][tup].valid = true;\u000A          unmappable = true;\u000A        } else {\u000A          badBundle.tuples[ppln][tup].valid = false;\u000A        }\u000A      }\u000A    }\u000A\u000A    goodBundle.eof = inBundle.eof;\u000A    badBundle.eof = inBundle.eof;\u000A    TTuplesOutPipeMapped::write(goodBundle);\u000A    if (unmappable || badBundle.eof) {\u000A      TTuplesOutPipeUnmapped::write(badBundle);\u000A    }\u000A  }\u000A}\u000A\u000A// Accumulate tuples until end-of-frame is received; afterwards; read\u000A// out table entries one-by-one to send to next stages\u000Atemplate <class AggFunc, typename TAggFuncSelect, typename TTuplesInPipe, typename TTuplesOutPipe, int TNumPipeline,\u000A          int TNumTuple, int TNumGroup>\u000Avoid aggregateStage() {\u000A\u000A  // This would be neater if aggregator can be done as a class, but we\u000A  // need to control banking of the accumulation table. Compiler won't\u000A  // accept directives in the aggregator class.  Ugly macros are used\u000A  // to hide the ugliness from here.\u000A\u000A  // accumulation table in TNumTuple banks, duplicated for each tuple lane\u000A  AGG_DECLARE(AggFunc, TNumPipeline, TNumTuple, TNumGroup);\u000A\u000A  // Blocking read, the agg func must be set before the kernel starts running\u000A  [[intel::fpga_register]] int AggFuncSelect = TAggFuncSelect::read();\u000A  [[intel::disable_loop_pipelining]] while (1) {\u000A\u000A    AGG_ZERO_TABLE();\u000A\u000A    BOOL done = false;\u000A    BOOL done_ = false;\u000A    BOOL done__ = false;\u000A\u000A    // main loop, iterate until end-of-frame arrives\u000A    [[intel::initiation_interval(1)]] \u000A    while (!done) {\u000A      BOOL iValid = false;\u000A      #if !NO_INTEL_OPT\u000A        [[intel::fpga_register]] \u000A      #endif \u000A      MappedTuplesBundle<TNumPipeline, TNumTuple>\u000A          iBundle;\u000A\u000A      // go round 2 more times without fetching new bundle to finish\u000A      // deferred updates\u000A      done = done_;\u000A      done_ = done__;\u000A\u000A      if (!done__) {\u000A        iBundle = TTuplesInPipe::read(iValid);\u000A      }\u000A\u000A#pragma unroll\u000A      for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A#pragma unroll\u000A        for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A          iBundle.tuples[ppln][tup].valid &= iValid;\u000A        }\u000A        AGG_UPDATE(AggFuncSelect, iBundle.tuples[ppln], iBundle.idx[ppln], ppln);\u000A      }\u000A\u000A      if (iValid) {\u000A        if (iBundle.eof) {\u000A          done__ = true;\u000A        }\u000A      }\u000A    }\u000A\u000A    // read back accumulated values and send forward\u000A    [[intel::disable_loop_pipelining]] for (UIDX grp = 0; grp < TNumGroup;\u000A                                            grp++) {\u000A      Tuple tuples[TNumPipeline] = {};\u000A      AGG_READ(AggFuncSelect, grp, tuples);\u000A      [[intel::disable_loop_pipelining]] for (UIDX ppln = 0;\u000A                                              ppln < TNumPipeline; ppln++) {\u000A        TTuplesOutPipe::write(tuples[ppln]);\u000A      }\u000A    }\u000A  }\u000A}\u000A\u000Atemplate <class AggFunc, int TNumGroup, int TOversize>\u000Avoid seqAccumulate(int AggFuncSelect, Tuple tuple, TuplePadded16 table[TNumGroup * TOversize]) {\u000A  BOOL found = 0;\u000A  if (tuple.valid) {\u000A    [[intel::disable_loop_pipelining]] for (AggTblIdx grp = 0;\u000A                                            grp < (TNumGroup * TOversize);\u000A                                            grp++) {\u000A      TuplePadded16 entry = table[grp];\u000A      if (entry.valid) {\u000A        if (tuple.key == entry.key) {\u000A          AggFunc::run(entry.val, tuple.val, AggFuncSelect);\u000A          table[grp] = entry;\u000A          found = true;\u000A          break;\u000A        }\u000A      } else {\u000A        entry.valid = true;\u000A        entry.key = tuple.key;\u000A        entry.val.val = tuple.val.val;\u000A        #if AGG_OP\u000A        entry.val.cnt = tuple.val.cnt;\u000A        #endif\u000A        table[grp] = entry;\u000A        found = true;\u000A        break;\u000A      }\u000A    }\u000A    MY_ASSERT(found);\u000A  }\u000A}\u000A\u000A// Merge readback from S strings of aggregation into 1 string. No need\u000A// to go fast. This happens offline, in between sessions.\u000Atemplate <class AggFunc, typename TAggFuncSelect,\u000A          typename TTuplesInPipe0Summary, typename TTuplesInPipe1Summary,\u000A          typename TTuplesInPipe2Summary, typename TTuplesInPipe3Summary,\u000A          typename TTuplesInPipe0Unmapped, typename TTuplesInPipe1Unmapped,\u000A          typename TTuplesInPipe2Unmapped, typename TTuplesInPipe3Unmapped,\u000A          typename TTuplesOutPipe, int TNumString, int TNumPipeline,\u000A          int TNumTuple, int TNumGroup, int TOversize>\u000Avoid mergeAggregateStage() {\u000A  [[intel::fpga_memory(\"BLOCK_RAM\"), intel::singlepump, intel::simple_dual_port,\u000A    /*intel::max_replicates(1),intel::numbanks(1)*/\u000A  ]] TuplePadded16 table[TNumGroup * TOversize];\u000A\u000A  // Blocking read, the agg func must be set before the kernel starts running\u000A  [[intel::fpga_register]] int AggFuncSelect = TAggFuncSelect::read();\u000A\u000A  [[intel::disable_loop_pipelining]] while (1) {\u000A    [[intel::disable_loop_pipelining]] for (AggTblIdx grp = 0;\u000A                                            grp < (TNumGroup * TOversize);\u000A                                            grp++) {\u000A      table[grp] = {};\u000A    }\u000A\u000A    {\u000A      UIDX str = 0;\u000A      UIDX eofCnt = 0;\u000A      BOOL eof[TNumString] = {};\u000A\u000A      while (eofCnt != TNumString) {\u000A\u000A        if (!eof[str]) {\u000A          BOOL valid = false;\u000A          #if !NO_INTEL_OPT\u000A            [[intel::fpga_register]] \u000A          #endif \u000A          MappedTuplesBundle<TNumPipeline, TNumTuple>\u000A              bundle;\u000A\u000A          switch (str) {\u000A          case 0: {\u000A            bundle = TTuplesInPipe0Unmapped::read(valid);\u000A            break;\u000A          }\u000A#if (_S_ > 1)\u000A          case 1: {\u000A            bundle = TTuplesInPipe1Unmapped::read(valid);\u000A            break;\u000A          }\u000A#endif\u000A#if (_S_ > 2)\u000A          case 2: {\u000A            bundle = TTuplesInPipe2Unmapped::read(valid);\u000A            break;\u000A          }\u000A#endif\u000A#if (_S_ > 3)\u000A          case 3: {\u000A            bundle = TTuplesInPipe3Unmapped::read(valid);\u000A            break;\u000A          }\u000A#endif\u000A          }\u000A\u000A          if (valid) {\u000A            for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A              for (UIDX tup = 0; tup < TNumTuple; tup++) {\u000A                seqAccumulate<AggFunc, TNumGroup, TOversize>(AggFuncSelect, bundle.tuples[ppln][tup],\u000A                                                    table);\u000A              }\u000A            }\u000A            if (bundle.eof) {\u000A              eofCnt++;\u000A              eof[str] = true;\u000A            }\u000A          }\u000A        }\u000A\u000A        str++;\u000A        str %= TNumString;\u000A      }\u000A    }\u000A\u000A    // expecting G readbacks per string\u000A    for (UIDX ppln = 0; ppln < TNumPipeline; ppln++) {\u000A      for (AggTblIdx grp = 0; grp < TNumGroup; grp++) {\u000A        for (UIDX str = 0; str < TNumString; str++) {\u000A          Tuple tuple = {};\u000A\u000A          switch (str) {\u000A          case 0: {\u000A            tuple = TTuplesInPipe0Summary::read();\u000A            break;\u000A          }\u000A#if (_S_ > 1)\u000A          case 1: {\u000A            tuple = TTuplesInPipe1Summary::read();\u000A            break;\u000A          }\u000A#endif\u000A#if (_S_ > 2)\u000A          case 2: {\u000A            tuple = TTuplesInPipe2Summary::read();\u000A            break;\u000A          }\u000A#endif\u000A#if (_S_ > 3)\u000A          case 3: {\u000A            tuple = TTuplesInPipe3Summary::read();\u000A            break;\u000A          }\u000A#endif\u000A          }\u000A\u000A          seqAccumulate<AggFunc, TNumGroup, TOversize>(AggFuncSelect, tuple, table);\u000A        }\u000A      }\u000A    } // ppln\u000A\u000A    for (AggTblIdx grp = 0; grp < (TNumGroup * TOversize); grp++) {\u000A      TuplePadded16 tr = table[grp];\u000A      Tuple tw;\u000A      tw.valid = tr.valid;\u000A      tw.key = tr.key;\u000A      tw.val.val = tr.val.val;\u000A      #if AGG_OP\u000A      tw.val.cnt = tr.val.cnt;\u000A      #endif\u000A      TTuplesOutPipe::write(tw);\u000A    }\u000A  } // while(1)\u000A}\u000A\u000A#ifdef SHOW_DEPRECATED\u000A#include \"stages_.h\"\u000A#endif\u000A\u000A#endif\u000A"}, {"path":"/opt/intel/oneapi/tbb/2021.10.0/include/tbb/tbb.h", "name":"tbb.h", "has_active_debug_locs":false, "absName":"/opt/intel/oneapi/tbb/2021.10.0/include/tbb/tbb.h", "content":"/*\u000A    Copyright (c) 2005-2021 Intel Corporation\u000A\u000A    Licensed under the Apache License, Version 2.0 (the \"License\");\u000A    you may not use this file except in compliance with the License.\u000A    You may obtain a copy of the License at\u000A\u000A        http://www.apache.org/licenses/LICENSE-2.0\u000A\u000A    Unless required by applicable law or agreed to in writing, software\u000A    distributed under the License is distributed on an \"AS IS\" BASIS,\u000A    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\u000A    See the License for the specific language governing permissions and\u000A    limitations under the License.\u000A*/\u000A\u000A#include \"../oneapi/tbb.h\"\u000A"}, {"path":"/home/wkrska/Aggregation/agg-hls/types.h", "name":"types.h", "has_active_debug_locs":false, "absName":"/home/wkrska/Aggregation/agg-hls/types.h", "content":"#ifndef TYPES_H\u000A#define TYPES_H\u000A\u000A//\u000A// standard stuff: redefine as necessary for HLS\u000A//\u000A\u000A#define BITSINBYTE (8)\u000A#define BYTEMASK ((1 << BITSINBYTE) - 1)\u000A#define LGBITSINBYTE (3)\u000A\u000Atypedef unsigned char UBYTE; // a byte\u000Atypedef bool BOOL;           // stand-in for Boolean\u000A\u000Atypedef unsigned short UIDX; // small index for HW loops: 64k is enough\u000Atypedef unsigned int UIDXL;  // large index for data loops\u000A\u000Atypedef unsigned long ULONG;   // 8-byte generic\u000Atypedef unsigned short USHORT; // 2-byte generic\u000Atypedef unsigned char UCHAR;   // 1-byte generic\u000A\u000Atypedef int INT;\u000Atypedef unsigned int UINT;\u000A\u000A#endif\u000A"}];
var alpha_viewer=false;