package xyz.rthqks.synapse.logic

class Edge(
    val fromNode: Node,
    val fromPort: Port,
    val toNode: Node,
    val toPort: Port
)