CG_SPLL_FUNC_CNTL_2,VAR_0
CG_SPLL_STATUS,VAR_1
CHIP_RV710,VAR_2
CHIP_RV730,VAR_3
MPLL_CNTL_MODE,VAR_4
MPLL_MCLK_SEL,VAR_5
RADEON_IS_IGP,VAR_6
RREG32,FUNC_0
RV730_MPLL_MCLK_SEL,VAR_7
SCLK_MUX_SEL,FUNC_1
SCLK_MUX_SEL_MASK,VAR_8
SCLK_MUX_UPDATE,VAR_9
SPLL_CHG_STATUS,VAR_10
WREG32,FUNC_2
udelay,FUNC_3
rv770_set_clk_bypass_mode,FUNC_4
rdev,VAR_11
tmp,VAR_12
i,VAR_13
