{
  "design_name": "LFSR",
  "trial_num": 1,
  "created_at": "2026-02-03T17:16:20.931335",
  "total_layers": 3,
  "layer_outputs": {
    "0": [
      {
        "code": "module LFSR (\n    input  wire clk,\n    input  wire rst,\n    output reg [3:0] out\n);\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        out <= 4'b0000;\n    end else begin\n        out <= {out[2], out[1], out[0], ~out[3] ^ out[2]};\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:16:28.830128",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:16:23.404454"
        }
      },
      {
        "code": "module LFSR (\n    input wire clk,\n    input wire rst,\n    output reg [3:0] out\n);\n    reg [3:0] lfsr;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            lfsr <= 4'b0000;\n            out <= 4'b0000;\n        end else begin\n            lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[2]};\n            out <= lfsr;\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:16:28.830130",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:16:26.513492"
        }
      },
      {
        "code": "module LFSR (\n    input clk,\n    input rst,\n    output reg [3:0] out\n);\n\nalways @(posedge clk) begin\n    if (rst) begin\n        out <= 4'b0;\n    end else begin\n        out <= {out[2], out[1], out[0], out[3] ^ out[2]};\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 0,
        "cached_at": "2026-02-03T17:16:28.830131",
        "generation_info": {
          "layer_idx": 0,
          "prompt_type": "initial",
          "generation_time": "2026-02-03T17:16:28.830116"
        }
      }
    ],
    "1": [
      {
        "code": "module LFSR (\n    input  wire clk,\n    input  wire rst,\n    output reg [3:0] out\n);\n\nreg [3:0] lfsr;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        lfsr <= 4'b0000;\n        out <= 4'b0000;\n    end else begin\n        lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[2]};\n        out <= lfsr;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:16:38.240586",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.85,
            0.85,
            0.85
          ],
          "generation_time": "2026-02-03T17:16:31.982615"
        }
      },
      {
        "code": "module LFSR (\n    input  wire clk,\n    input  wire rst,\n    output reg [3:0] out\n);\n    reg [3:0] lfsr;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            lfsr <= 4'b0000;\n            out <= 4'b0000;\n        end else begin\n            lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[2]};\n            out <= lfsr;\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:16:38.240588",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.85,
            0.85,
            0.85
          ],
          "generation_time": "2026-02-03T17:16:35.124948"
        }
      },
      {
        "code": "module LFSR (\n    input wire clk,\n    input wire rst,\n    output reg [3:0] out\n);\n\nreg [3:0] lfsr;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        lfsr <= 4'b0000;\n        out <= 4'b0000;\n    end else begin\n        lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[2]};\n        out <= lfsr;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 1,
        "cached_at": "2026-02-03T17:16:38.240589",
        "generation_info": {
          "layer_idx": 1,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.85,
            0.85,
            0.85
          ],
          "generation_time": "2026-02-03T17:16:38.240572"
        }
      }
    ],
    "2": [
      {
        "code": "module LFSR (\n    input  wire clk,\n    input  wire rst,\n    output reg [3:0] out\n);\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        out <= 4'b0000;\n    end else begin\n        out <= {out[2], out[1], out[0], ~out[3] ^ out[2]};\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:16:47.195611",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.85,
            0.85,
            0.85
          ],
          "generation_time": "2026-02-03T17:16:40.762049"
        }
      },
      {
        "code": "module LFSR (\n    input  wire clk,\n    input  wire rst,\n    output reg [3:0] out\n);\n    reg [3:0] lfsr;\n\n    always @(posedge clk or posedge rst) begin\n        if (rst) begin\n            lfsr <= 4'b0000;\n            out <= 4'b0000;\n        end else begin\n            lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[2]};\n            out <= lfsr;\n        end\n    end\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:16:47.195614",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.85,
            0.85,
            0.85
          ],
          "generation_time": "2026-02-03T17:16:43.986769"
        }
      },
      {
        "code": "module LFSR (\n    input  wire clk,\n    input  wire rst,\n    output reg [3:0] out\n);\n\nreg [3:0] lfsr;\n\nalways @(posedge clk or posedge rst) begin\n    if (rst) begin\n        lfsr <= 4'b0000;\n        out <= 4'b0000;\n    end else begin\n        lfsr <= {lfsr[2:0], lfsr[3] ^ lfsr[2]};\n        out <= lfsr;\n    end\nend\n\nendmodule",
        "model": "qwen2.5-coder:7b",
        "quality_score": 0.85,
        "layer_idx": 2,
        "cached_at": "2026-02-03T17:16:47.195615",
        "generation_info": {
          "layer_idx": 2,
          "prompt_type": "aggregation",
          "input_codes_quality": [
            0.85,
            0.85,
            0.85
          ],
          "generation_time": "2026-02-03T17:16:47.195597"
        }
      }
    ]
  },
  "metadata": {
    "last_updated": "2026-02-03T17:16:47.195621",
    "total_hdl_codes": 9
  }
}