module not_add(
  input wire [31:0] x,
  input wire [31:0] y,
  output wire [31:0] out
);
  wire [31:0] add_7;
  assign add_7 = x + y;
  assign out = ~add_7;
endmodule
