Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Sun Oct  8 15:18:08 2023


Cell Usage:
GTP_DFF                      12 uses
GTP_DFF_C                    80 uses
GTP_DFF_CE                   26 uses
GTP_DFF_P                     4 uses
GTP_DFF_PE                    6 uses
GTP_DFF_R                    44 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                     15 uses
GTP_LUT2                     20 uses
GTP_LUT3                     13 uses
GTP_LUT4                     46 uses
GTP_LUT5                     61 uses
GTP_LUT5CARRY               166 uses
GTP_LUT5M                    18 uses
GTP_OSERDES                   8 uses
GTP_PLL_E3                    1 use

I/O ports: 10
GTP_INBUF                   2 uses
GTP_OUTBUFT                 8 uses

Mapping Summary:
Total LUTs: 339 of 22560 (1.50%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 339
Total Registers: 172 of 33840 (0.51%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 10 of 226 (4.42%)


Overview of Control Sets:

Number of unique control sets : 8

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 2                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 1        | 0                 1
  [12, 14)    | 1        | 1                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 4        | 1                 3
--------------------------------------------------------------
  The maximum fanout: 61
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 12
  NO              NO                YES                84
  NO              YES               NO                 44
  YES             NO                NO                 0
  YES             NO                YES                32
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_hdmi_block_move_controlsets.txt.


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name        | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_hdmi_block_move     | 339     | 172     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 10     | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + clk_wiz_0             | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_rgb2dvi_0           | 145     | 81      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 8      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encoder_b           | 32      | 17      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encoder_g           | 32      | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + encoder_r           | 27      | 7       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + reset_syn           | 0       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_b        | 17      | 13      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_clk      | 9       | 8       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_g        | 12      | 10      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + serializer_r        | 16      | 13      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_display       | 119     | 46      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 91            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_driver        | 74      | 45      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                       
**************************************************************************************************************************************
                                                                                      Clock   Non-clock                               
 Clock                                 Period       Waveform            Type          Loads       Loads  Sources                      
--------------------------------------------------------------------------------------------------------------------------------------
 top_hdmi_block_move|sys_clk           1000.0000    {0.0000 500.0000}   Declared          0           0  {sys_clk}                    
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1  1000.0000    {0.0000 500.0000}   Declared         60           0  {clk_wiz_0/u_pll_e3/CLKOUT1} 
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0  1000.0000    {0.0000 500.0000}   Declared        128           0  {clk_wiz_0/u_pll_e3/CLKOUT0} 
======================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top_hdmi_block_move|sys_clk               
 Inferred_clock_group_1        asynchronous               clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1      
 Inferred_clock_group_2        asynchronous               clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
                             1.0000 MHz    398.2477 MHz      1000.0000         2.5110        997.489
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                             1.0000 MHz    177.5884 MHz      1000.0000         5.6310        994.369
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
                        clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
                                                   997.489       0.000              0             66
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                        clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                                                   994.369       0.000              0            159
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
                        clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
                                                     0.872       0.000              0             66
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                        clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                                                     0.740       0.000              0            159
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                        clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                                                   998.151       0.000              0             23
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                        clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
                                                     1.408       0.000              0             23
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1              498.483       0.000              0             60
 clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0              499.380       0.000              0            128
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[0]/R (GTP_DFF_R)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.913
  Launch Clock Delay      :  0.913
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       0.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.242 r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=32)       0.938       2.180         u_rgb2dvi_0/serializer_b/bit_cnt [0]
                                                                                   u_rgb2dvi_0/serializer_b/N40/I3 (GTP_LUT4)
                                   td                    0.284       2.464 f       u_rgb2dvi_0/serializer_b/N40/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       2.928         u_rgb2dvi_0/serializer_b/N40
                                                                           f       u_rgb2dvi_0/serializer_b/bit_cnt[0]/R (GTP_DFF_R)

 Data arrival time                                                   2.928         Logic Levels: 1  
                                                                                   Logic: 0.613ns(30.422%), Route: 1.402ns(69.578%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913    1000.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1000.913                          
 clock uncertainty                                      -0.150    1000.763                          

 Setup time                                             -0.346    1000.417                          

 Data required time                                               1000.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.417                          
 Data arrival time                                                   2.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[1]/R (GTP_DFF_R)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.913
  Launch Clock Delay      :  0.913
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       0.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.242 r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=32)       0.938       2.180         u_rgb2dvi_0/serializer_b/bit_cnt [0]
                                                                                   u_rgb2dvi_0/serializer_b/N40/I3 (GTP_LUT4)
                                   td                    0.284       2.464 f       u_rgb2dvi_0/serializer_b/N40/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       2.928         u_rgb2dvi_0/serializer_b/N40
                                                                           f       u_rgb2dvi_0/serializer_b/bit_cnt[1]/R (GTP_DFF_R)

 Data arrival time                                                   2.928         Logic Levels: 1  
                                                                                   Logic: 0.613ns(30.422%), Route: 1.402ns(69.578%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913    1000.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1000.913                          
 clock uncertainty                                      -0.150    1000.763                          

 Setup time                                             -0.346    1000.417                          

 Data required time                                               1000.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.417                          
 Data arrival time                                                   2.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[2]/R (GTP_DFF_R)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.913
  Launch Clock Delay      :  0.913
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       0.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.242 r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=32)       0.938       2.180         u_rgb2dvi_0/serializer_b/bit_cnt [0]
                                                                                   u_rgb2dvi_0/serializer_b/N40/I3 (GTP_LUT4)
                                   td                    0.284       2.464 f       u_rgb2dvi_0/serializer_b/N40/Z (GTP_LUT4)
                                   net (fanout=3)        0.464       2.928         u_rgb2dvi_0/serializer_b/N40
                                                                           f       u_rgb2dvi_0/serializer_b/bit_cnt[2]/R (GTP_DFF_R)

 Data arrival time                                                   2.928         Logic Levels: 1  
                                                                                   Logic: 0.613ns(30.422%), Route: 1.402ns(69.578%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913    1000.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/bit_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1000.913                          
 clock uncertainty                                      -0.150    1000.763                          

 Setup time                                             -0.346    1000.417                          

 Data required time                                               1000.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.417                          
 Data arrival time                                                   2.928                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.489                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  0.913
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       0.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.236 f       u_rgb2dvi_0/serializer_b/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       2.416         u_rgb2dvi_0/serializer_b/datain_rise_shift [0]
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   2.416         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       1.540         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       1.540                          
 clock uncertainty                                       0.000       1.540                          

 Hold time                                               0.004       1.544                          

 Data required time                                                  1.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.544                          
 Data arrival time                                                   2.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  0.913
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       0.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.236 f       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       2.416         u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/DI[1] (GTP_OSERDES)

 Data arrival time                                                   2.416         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       1.540         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       1.540                          
 clock uncertainty                                       0.000       1.540                          

 Hold time                                               0.004       1.544                          

 Data required time                                                  1.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.544                          
 Data arrival time                                                   2.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)
Endpoint    : u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.627  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.540
  Launch Clock Delay      :  0.913
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       0.913       0.913         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.236 f       u_rgb2dvi_0/serializer_clk/datain_rise_shift[0]/Q (GTP_DFF_R)
                                   net (fanout=2)        1.180       2.416         u_rgb2dvi_0/serializer_clk/datain_rise_shift [0]
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DI[0] (GTP_OSERDES)

 Data arrival time                                                   2.416         Logic Levels: 0  
                                                                                   Logic: 0.323ns(21.490%), Route: 1.180ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       1.540         pixel_clk_5x     
                                                                           r       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
 clock pessimism                                         0.000       1.540                          
 clock uncertainty                                       0.000       1.540                          

 Hold time                                               0.004       1.544                          

 Data required time                                                  1.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.544                          
 Data arrival time                                                   2.416                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.872                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/CLK (GTP_DFF)

                                   tco                   0.329       1.267 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/Q (GTP_DFF)
                                   net (fanout=28)       0.918       2.185         u_rgb2dvi_0/encoder_g/n0q_m [3]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233       2.418 f       u_rgb2dvi_0/encoder_g/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       2.971         u_rgb2dvi_0/encoder_g/N94
                                                                                   u_rgb2dvi_0/encoder_g/N95/I4 (GTP_LUT5)
                                   td                    0.185       3.156 r       u_rgb2dvi_0/encoder_g/N95/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       3.901         u_rgb2dvi_0/encoder_g/decision2
                                                                                   u_rgb2dvi_0/encoder_g/N220_8[3]/I3 (GTP_LUT4)
                                   td                    0.185       4.086 r       u_rgb2dvi_0/encoder_g/N220_8[3]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       4.639         u_rgb2dvi_0/encoder_g/nb11 [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_7_4/I0 (GTP_LUT5CARRY)
                                   td                    0.258       4.897 f       u_rgb2dvi_0/encoder_g/N220_7_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       5.450         u_rgb2dvi_0/encoder_g/nb12 [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.354       5.804 f       u_rgb2dvi_0/encoder_g/N220_9.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.268         u_rgb2dvi_0/encoder_g/nb7 [4]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9[4]/I3 (GTP_LUT4)
                                   td                    0.185       6.453 r       u_rgb2dvi_0/encoder_g/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       6.453         u_rgb2dvi_0/encoder_g/N220 [4]
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   6.453         Logic Levels: 6  
                                                                                   Logic: 1.729ns(31.351%), Route: 3.786ns(68.649%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938    1000.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.938                          
 clock uncertainty                                      -0.150    1000.788                          

 Setup time                                              0.034    1000.822                          

 Data required time                                               1000.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.822                          
 Data arrival time                                                   6.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_r/cnt[4]/D (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/CLK (GTP_DFF)

                                   tco                   0.329       1.267 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/Q (GTP_DFF)
                                   net (fanout=28)       0.918       2.185         u_rgb2dvi_0/encoder_g/n0q_m [3]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233       2.418 f       u_rgb2dvi_0/encoder_g/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       2.971         u_rgb2dvi_0/encoder_g/N94
                                                                                   u_rgb2dvi_0/encoder_r/N95/I0 (GTP_LUT5)
                                   td                    0.185       3.156 r       u_rgb2dvi_0/encoder_r/N95/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       3.901         u_rgb2dvi_0/encoder_r/decision2
                                                                                   u_rgb2dvi_0/encoder_r/N220_8[3]/I3 (GTP_LUT4)
                                   td                    0.185       4.086 r       u_rgb2dvi_0/encoder_r/N220_8[3]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       4.639         u_rgb2dvi_0/encoder_r/nb11 [3]
                                                                                   u_rgb2dvi_0/encoder_r/N220_7_4/I0 (GTP_LUT5CARRY)
                                   td                    0.258       4.897 f       u_rgb2dvi_0/encoder_r/N220_7_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       5.450         u_rgb2dvi_0/encoder_r/nb12 [3]
                                                                                   u_rgb2dvi_0/encoder_r/N220_9.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.354       5.804 f       u_rgb2dvi_0/encoder_r/N220_9.fsub_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.268         u_rgb2dvi_0/encoder_r/nb7 [4]
                                                                                   u_rgb2dvi_0/encoder_r/N220_9[4]/I3 (GTP_LUT4)
                                   td                    0.185       6.453 r       u_rgb2dvi_0/encoder_r/N220_9[4]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       6.453         u_rgb2dvi_0/encoder_r/N220 [4]
                                                                           r       u_rgb2dvi_0/encoder_r/cnt[4]/D (GTP_DFF_C)

 Data arrival time                                                   6.453         Logic Levels: 6  
                                                                                   Logic: 1.729ns(31.351%), Route: 3.786ns(68.649%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938    1000.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_r/cnt[4]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.938                          
 clock uncertainty                                      -0.150    1000.788                          

 Setup time                                              0.034    1000.822                          

 Data required time                                               1000.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.822                          
 Data arrival time                                                   6.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/D (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/CLK (GTP_DFF)

                                   tco                   0.329       1.267 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/Q (GTP_DFF)
                                   net (fanout=28)       0.918       2.185         u_rgb2dvi_0/encoder_g/n0q_m [3]
                                                                                   u_rgb2dvi_0/encoder_g/N94.eq_0/I1 (GTP_LUT5CARRY)
                                   td                    0.233       2.418 f       u_rgb2dvi_0/encoder_g/N94.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       2.971         u_rgb2dvi_0/encoder_g/N94
                                                                                   u_rgb2dvi_0/encoder_g/N95/I4 (GTP_LUT5)
                                   td                    0.185       3.156 r       u_rgb2dvi_0/encoder_g/N95/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       3.901         u_rgb2dvi_0/encoder_g/decision2
                                                                                   u_rgb2dvi_0/encoder_g/N220_8[3]/I3 (GTP_LUT4)
                                   td                    0.185       4.086 r       u_rgb2dvi_0/encoder_g/N220_8[3]/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       4.639         u_rgb2dvi_0/encoder_g/nb11 [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_7_4/I0 (GTP_LUT5CARRY)
                                   td                    0.258       4.897 f       u_rgb2dvi_0/encoder_g/N220_7_4/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553       5.450         u_rgb2dvi_0/encoder_g/nb12 [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.300       5.750 f       u_rgb2dvi_0/encoder_g/N220_9.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.214         u_rgb2dvi_0/encoder_g/nb7 [3]
                                                                                   u_rgb2dvi_0/encoder_g/N220_9[3]/I3 (GTP_LUT4)
                                   td                    0.185       6.399 r       u_rgb2dvi_0/encoder_g/N220_9[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       6.399         u_rgb2dvi_0/encoder_g/N220 [3]
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/D (GTP_DFF_C)

 Data arrival time                                                   6.399         Logic Levels: 6  
                                                                                   Logic: 1.675ns(30.672%), Route: 3.786ns(69.328%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938    1000.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.938                          
 clock uncertainty                                      -0.150    1000.788                          

 Setup time                                              0.034    1000.822                          

 Data required time                                               1000.822                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.822                          
 Data arrival time                                                   6.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/c0_q/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_b/c0_reg/D (GTP_DFF)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c0_q/CLK (GTP_DFF)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/encoder_b/c0_q/Q (GTP_DFF)
                                   net (fanout=1)        0.464       1.725         u_rgb2dvi_0/encoder_b/c0_q
                                                                           f       u_rgb2dvi_0/encoder_b/c0_reg/D (GTP_DFF)

 Data arrival time                                                   1.725         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c0_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       0.938                          
 clock uncertainty                                       0.000       0.938                          

 Hold time                                               0.047       0.985                          

 Data required time                                                  0.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.985                          
 Data arrival time                                                   1.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/c1_q/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_b/c1_reg/D (GTP_DFF)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c1_q/CLK (GTP_DFF)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/encoder_b/c1_q/Q (GTP_DFF)
                                   net (fanout=1)        0.464       1.725         u_rgb2dvi_0/encoder_b/c1_q
                                                                           f       u_rgb2dvi_0/encoder_b/c1_reg/D (GTP_DFF)

 Data arrival time                                                   1.725         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/c1_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       0.938                          
 clock uncertainty                                       0.000       0.938                          

 Hold time                                               0.047       0.985                          

 Data required time                                                  0.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.985                          
 Data arrival time                                                   1.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/de_q/CLK (GTP_DFF)
Endpoint    : u_rgb2dvi_0/encoder_b/de_reg/D (GTP_DFF)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/de_q/CLK (GTP_DFF)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/encoder_b/de_q/Q (GTP_DFF)
                                   net (fanout=1)        0.464       1.725         u_rgb2dvi_0/encoder_b/de_q
                                                                           f       u_rgb2dvi_0/encoder_b/de_reg/D (GTP_DFF)

 Data arrival time                                                   1.725         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/de_reg/CLK (GTP_DFF)
 clock pessimism                                         0.000       0.938                          
 clock uncertainty                                       0.000       0.938                          

 Hold time                                               0.047       0.985                          

 Data required time                                                  0.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.985                          
 Data arrival time                                                   1.725                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=63)       0.834       2.095         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.095         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938    1000.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.938                          
 clock uncertainty                                      -0.150    1000.788                          

 Recovery time                                          -0.542    1000.246                          

 Data required time                                               1000.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.246                          
 Data arrival time                                                   2.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=63)       0.834       2.095         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.095         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938    1000.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.938                          
 clock uncertainty                                      -0.150    1000.788                          

 Recovery time                                          -0.542    1000.246                          

 Data required time                                               1000.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.246                          
 Data arrival time                                                   2.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=63)       0.834       2.095         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)

 Data arrival time                                                   2.095         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938    1000.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.938                          
 clock uncertainty                                      -0.150    1000.788                          

 Recovery time                                          -0.542    1000.246                          

 Data required time                                               1000.246                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.246                          
 Data arrival time                                                   2.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=63)       0.834       2.095         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.095         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.938                          
 clock uncertainty                                       0.000       0.938                          

 Removal time                                           -0.251       0.687                          

 Data required time                                                  0.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.687                          
 Data arrival time                                                   2.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=63)       0.834       2.095         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.095         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.938                          
 clock uncertainty                                       0.000       0.938                          

 Removal time                                           -0.251       0.687                          

 Data required time                                                  0.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.687                          
 Data arrival time                                                   2.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)
Path Group  : clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.938
  Launch Clock Delay      :  0.938
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/reset_syn/reset_2/CLK (GTP_DFF_P)

                                   tco                   0.323       1.261 f       u_rgb2dvi_0/reset_syn/reset_2/Q (GTP_DFF_P)
                                   net (fanout=63)       0.834       2.095         u_rgb2dvi_0/reset
                                                                           f       u_rgb2dvi_0/encoder_b/cnt[3]/C (GTP_DFF_C)

 Data arrival time                                                   2.095         Logic Levels: 0  
                                                                                   Logic: 0.323ns(27.917%), Route: 0.834ns(72.083%)
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       clk_wiz_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=128)      0.938       0.938         pixel_clk        
                                                                           r       u_rgb2dvi_0/encoder_b/cnt[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       0.938                          
 clock uncertainty                                       0.000       0.938                          

 Removal time                                           -0.251       0.687                          

 Data required time                                                  0.687                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.687                          
 Data arrival time                                                   2.095                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.408                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (falling edge)
                                                         0.000       0.000 f                        
                                                         0.000       0.000 f       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       1.540         pixel_clk_5x     
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       2.222 f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       3.313         u_rgb2dvi_0/serializer_clk/ddr_data_n
                                                                                   u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.803       6.116 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       6.116         tmds_clk_n       
 tmds_clk_n                                                                f       tmds_clk_n (port)

 Data arrival time                                                   6.116         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (falling edge)
                                                         0.000       0.000 f                        
                                                         0.000       0.000 f       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       1.540         pixel_clk_5x     
                                                                           f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/RCLK (GTP_OSERDES)

                                   tco                   0.682       2.222 f       u_rgb2dvi_0/serializer_clk/gtp_ogddr_p/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       3.313         u_rgb2dvi_0/serializer_clk/ddr_data_p
                                                                                   u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/I (GTP_OUTBUFT)
                                   td                    2.803       6.116 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       6.116         tmds_clk_p       
 tmds_clk_p                                                                f       tmds_clk_p (port)

 Data arrival time                                                   6.116         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1 (falling edge)
                                                         0.000       0.000 f                        
                                                         0.000       0.000 f       clk_wiz_0/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=60)       1.540       1.540         pixel_clk_5x     
                                                                           f       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK (GTP_OSERDES)

                                   tco                   0.682       2.222 f       u_rgb2dvi_0/serializer_b/gtp_ogddr_n/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       3.313         u_rgb2dvi_0/serializer_b/ddr_data_n
                                                                                   u_rgb2dvi_0/serializer_b/gtp_outbuft_n/I (GTP_OUTBUFT)
                                   td                    2.803       6.116 f       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       6.116         nt_tmds_data_n[0]
 tmds_data_n[0]                                                            f       tmds_data_n[0] (port)

 Data arrival time                                                   6.116         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_rgb2dvi_0/reset_syn/reset_1/P (GTP_DFF_P)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=93)       1.503       2.714         N0_0             
                                                                           f       u_rgb2dvi_0/reset_syn/reset_1/P (GTP_DFF_P)

 Data arrival time                                                   2.714         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.620%), Route: 1.503ns(55.380%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_rgb2dvi_0/reset_syn/reset_2/P (GTP_DFF_P)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=93)       1.503       2.714         N0_0             
                                                                           f       u_rgb2dvi_0/reset_syn/reset_2/P (GTP_DFF_P)

 Data arrival time                                                   2.714         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.620%), Route: 1.503ns(55.380%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_display/block_x[0]/P (GTP_DFF_PE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.000       1.211         nt_sys_rst_n     
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       1.211 f       N0_0/Z (GTP_INV) 
                                   net (fanout=93)       1.503       2.714         N0_0             
                                                                           f       u_video_display/block_x[0]/P (GTP_DFF_PE)

 Data arrival time                                                   2.714         Logic Levels: 2  
                                                                                   Logic: 1.211ns(44.620%), Route: 1.503ns(55.380%)
====================================================================================================

{clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           Low Pulse Width                           u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_rgb2dvi_0/serializer_b/gtp_ogddr_n/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_rgb2dvi_0/serializer_b/gtp_ogddr_p/RCLK
====================================================================================================

{clk_wiz_0|clk_wiz_0/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width                          u_rgb2dvi_0/encoder_b/c0_q/CLK
 499.380     500.000         0.620           Low Pulse Width                           u_rgb2dvi_0/encoder_b/c0_q/CLK
 499.380     500.000         0.620           High Pulse Width                          u_rgb2dvi_0/encoder_b/c0_reg/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                    
+----------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/compile/top_hdmi_block_move_comp.adf               
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/source/hdmi_block_move_pin.fdc                     
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/synthesize/top_hdmi_block_move_syn.adf             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/synthesize/top_hdmi_block_move_syn.vm              
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/synthesize/top_hdmi_block_move_controlsets.txt     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/synthesize/snr.db                                  
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_block_move/prj/synthesize/top_hdmi_block_move.snr                 
+----------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 261 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:4s
