INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/sources_1/imports/new/XBar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.srcs/sim_1/new/XBar_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XBar_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/XBar/XBar.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
