{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_uZ"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_uZ.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_uZ.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"kernel_uZ.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"kernel_uZ.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"8"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"kernel_uZ.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"kernel_uZ.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"kernel_uZ.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":10
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":216
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":14
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":219
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":254
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"45"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"19"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"45"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"45"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":20
      , "name":"kernel_xLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":21
          , "name":"kernel_xLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"kernel_xLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"kernel_xLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"25"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"kernel_xLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"26"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"kernel_xLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":26
          , "name":"kernel_xLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"kernel_xLoader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":28
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":101
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"31"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":108
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"161"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":86
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"31"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"161"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"161"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":33
      , "name":"kernel_yLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":34
          , "name":"kernel_yLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"kernel_yLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"kernel_yLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"38"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"kernel_yLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"40"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"kernel_yLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"kernel_yLoader.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"57"
                  , "Latency":"129"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":150
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"187"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":131
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"59"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"187"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"187"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"kernel_yLoader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":60
      , "name":"kernel_aLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":61
          , "name":"kernel_aLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":62
          , "name":"kernel_aLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":63
          , "name":"kernel_aLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"65"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":64
          , "name":"kernel_aLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"67"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":65
          , "name":"kernel_aLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":66
          , "name":"kernel_aLoader.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":68
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":179
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"98"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":185
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"106"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":173
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"71"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"106"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"106"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":67
          , "name":"kernel_aLoader.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":72
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":73
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":74
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":75
          , "name":"kernel_unloader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"4"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"77"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":76
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"78"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":77
          , "name":"kernel_unloader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":78
          , "name":"kernel_unloader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":79
          , "name":"kernel_unloader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":82
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":278
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":276
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"81"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":80
          , "name":"kernel_unloader.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":83
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":285
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"ger.cl"
                    , "line":281
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"87"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":81
          , "name":"kernel_unloader.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":32
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":11
      , "name":"_aLoader_uZ_channel"
      , "debug":
      [
        [
          {
            "filename":"ger.cl"
            , "line":193
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":17
      , "name":"_uZ_unloader_channel"
      , "debug":
      [
        [
          {
            "filename":"ger.cl"
            , "line":193
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":15
      , "name":"_xLoader_uX_channel"
      , "debug":
      [
        [
          {
            "filename":"ger.cl"
            , "line":193
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":13
      , "name":"_yLoader_uY_channel"
      , "debug":
      [
        [
          {
            "filename":"ger.cl"
            , "line":193
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"512 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":11
      , "to":10
    }
    , {
      "from":13
      , "to":12
    }
    , {
      "from":15
      , "to":14
    }
    , {
      "from":16
      , "to":17
    }
    , {
      "from":7
      , "to":4
    }
    , {
      "from":7
      , "to":5
    }
    , {
      "from":3
      , "to":5
    }
    , {
      "from":8
      , "to":6
    }
    , {
      "from":5
      , "to":6
    }
    , {
      "from":8
      , "to":7
    }
    , {
      "from":19
      , "to":8
    }
    , {
      "from":19
      , "to":18
    }
    , {
      "from":6
      , "to":18
    }
    , {
      "from":10
      , "to":19
    }
    , {
      "from":12
      , "to":19
    }
    , {
      "from":14
      , "to":19
    }
    , {
      "from":16
      , "to":19
    }
    , {
      "from":18
      , "to":10
    }
    , {
      "from":18
      , "to":12
    }
    , {
      "from":18
      , "to":14
    }
    , {
      "from":10
      , "to":16
    }
    , {
      "from":12
      , "to":16
    }
    , {
      "from":14
      , "to":16
    }
    , {
      "from":29
      , "to":15
    }
    , {
      "from":25
      , "to":22
    }
    , {
      "from":25
      , "to":23
    }
    , {
      "from":21
      , "to":23
    }
    , {
      "from":26
      , "to":24
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":31
      , "to":26
    }
    , {
      "from":31
      , "to":30
    }
    , {
      "from":24
      , "to":30
    }
    , {
      "from":28
      , "to":31
    }
    , {
      "from":29
      , "to":31
    }
    , {
      "from":30
      , "to":28
    }
    , {
      "from":28
      , "to":29
    }
    , {
      "from":32
      , "to":28
    }
    , {
      "from":57
      , "to":13
    }
    , {
      "from":38
      , "to":35
    }
    , {
      "from":38
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":40
      , "to":37
    }
    , {
      "from":36
      , "to":37
    }
    , {
      "from":40
      , "to":38
    }
    , {
      "from":59
      , "to":58
    }
    , {
      "from":37
      , "to":58
    }
    , {
      "from":41
      , "to":59
    }
    , {
      "from":42
      , "to":59
    }
    , {
      "from":43
      , "to":59
    }
    , {
      "from":44
      , "to":59
    }
    , {
      "from":45
      , "to":59
    }
    , {
      "from":46
      , "to":59
    }
    , {
      "from":47
      , "to":59
    }
    , {
      "from":48
      , "to":59
    }
    , {
      "from":49
      , "to":59
    }
    , {
      "from":50
      , "to":59
    }
    , {
      "from":51
      , "to":59
    }
    , {
      "from":52
      , "to":59
    }
    , {
      "from":53
      , "to":59
    }
    , {
      "from":54
      , "to":59
    }
    , {
      "from":55
      , "to":59
    }
    , {
      "from":56
      , "to":59
    }
    , {
      "from":57
      , "to":59
    }
    , {
      "from":59
      , "to":40
    }
    , {
      "from":58
      , "to":41
    }
    , {
      "from":58
      , "to":42
    }
    , {
      "from":58
      , "to":43
    }
    , {
      "from":58
      , "to":44
    }
    , {
      "from":58
      , "to":45
    }
    , {
      "from":58
      , "to":46
    }
    , {
      "from":58
      , "to":47
    }
    , {
      "from":58
      , "to":48
    }
    , {
      "from":58
      , "to":49
    }
    , {
      "from":58
      , "to":50
    }
    , {
      "from":58
      , "to":51
    }
    , {
      "from":58
      , "to":52
    }
    , {
      "from":58
      , "to":53
    }
    , {
      "from":58
      , "to":54
    }
    , {
      "from":58
      , "to":55
    }
    , {
      "from":58
      , "to":56
    }
    , {
      "from":56
      , "to":57
    }
    , {
      "from":55
      , "to":57
    }
    , {
      "from":54
      , "to":57
    }
    , {
      "from":53
      , "to":57
    }
    , {
      "from":52
      , "to":57
    }
    , {
      "from":51
      , "to":57
    }
    , {
      "from":50
      , "to":57
    }
    , {
      "from":49
      , "to":57
    }
    , {
      "from":48
      , "to":57
    }
    , {
      "from":47
      , "to":57
    }
    , {
      "from":46
      , "to":57
    }
    , {
      "from":45
      , "to":57
    }
    , {
      "from":44
      , "to":57
    }
    , {
      "from":43
      , "to":57
    }
    , {
      "from":42
      , "to":57
    }
    , {
      "from":41
      , "to":57
    }
    , {
      "from":32
      , "to":48
    }
    , {
      "from":32
      , "to":55
    }
    , {
      "from":32
      , "to":45
    }
    , {
      "from":32
      , "to":52
    }
    , {
      "from":32
      , "to":56
    }
    , {
      "from":32
      , "to":49
    }
    , {
      "from":32
      , "to":53
    }
    , {
      "from":32
      , "to":46
    }
    , {
      "from":32
      , "to":50
    }
    , {
      "from":32
      , "to":42
    }
    , {
      "from":32
      , "to":43
    }
    , {
      "from":32
      , "to":54
    }
    , {
      "from":32
      , "to":47
    }
    , {
      "from":32
      , "to":41
    }
    , {
      "from":32
      , "to":44
    }
    , {
      "from":32
      , "to":51
    }
    , {
      "from":69
      , "to":11
    }
    , {
      "from":65
      , "to":62
    }
    , {
      "from":65
      , "to":63
    }
    , {
      "from":61
      , "to":63
    }
    , {
      "from":67
      , "to":64
    }
    , {
      "from":63
      , "to":64
    }
    , {
      "from":67
      , "to":65
    }
    , {
      "from":71
      , "to":70
    }
    , {
      "from":64
      , "to":70
    }
    , {
      "from":68
      , "to":71
    }
    , {
      "from":69
      , "to":71
    }
    , {
      "from":71
      , "to":67
    }
    , {
      "from":70
      , "to":68
    }
    , {
      "from":68
      , "to":69
    }
    , {
      "from":32
      , "to":68
    }
    , {
      "from":17
      , "to":82
    }
    , {
      "from":77
      , "to":74
    }
    , {
      "from":77
      , "to":75
    }
    , {
      "from":73
      , "to":75
    }
    , {
      "from":78
      , "to":76
    }
    , {
      "from":75
      , "to":76
    }
    , {
      "from":78
      , "to":77
    }
    , {
      "from":81
      , "to":78
    }
    , {
      "from":81
      , "to":84
    }
    , {
      "from":76
      , "to":84
    }
    , {
      "from":82
      , "to":85
    }
    , {
      "from":87
      , "to":86
    }
    , {
      "from":85
      , "to":86
    }
    , {
      "from":83
      , "to":87
    }
    , {
      "from":87
      , "to":81
    }
    , {
      "from":84
      , "to":82
    }
    , {
      "from":86
      , "to":83
    }
    , {
      "from":83
      , "to":32
    }
  ]
}
