#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 28 19:58:47 2017
# Process ID: 2392
# Log file: V:/EECS 700-FPGA/project_knightrider-20170301T015724Z-001/project_knightrider/vivado.log
# Journal file: V:/EECS 700-FPGA/project_knightrider-20170301T015724Z-001/project_knightrider\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/project_knightrider-20170301T015724Z-001/project_knightrider/project_knightrider.xpr}
save_project_as project_1 {V:/EECS 700-FPGA/project_1} -force
launch_simulation
reset_run impl_1
launch_runs impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_simulation
remove_files -fileset sim_1 {{V:/EECS 700-FPGA/project_1/project_1.srcs/sim_1/new/knight_sim.vhd}}
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {V:/EECS 700-FPGA/project_1/project_1.srcs/sim_1/new/simfile1111.vhd} w ]
add_files -fileset sim_1 {{V:/EECS 700-FPGA/project_1/project_1.srcs/sim_1/new/simfile1111.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source knightrider_tb.tcl
close_sim
launch_simulation
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name xbip_dsp48_macro_0
set_property -dict [list CONFIG.instruction1 {A*B} CONFIG.a_width {12} CONFIG.b_width {4} CONFIG.output_properties {User_Defined} CONFIG.p_width {12} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {16} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_macro_0]
generate_target {instantiation_template} [get_files {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci}}]
create_ip_run [get_files -of_objects [get_fileset sources_1] {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci}}]
launch_run -jobs 4 xbip_dsp48_macro_0_synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
remove_files -fileset xbip_dsp48_macro_0 {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci}}
delete_fileset xbip_dsp48_macro_0
file delete -force {v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/xbip_dsp48_macro_0}
create_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name dsp48e1_prim
set_property -dict [list CONFIG.instruction1 {A*B} CONFIG.a_width {16} CONFIG.b_width {4} CONFIG.output_properties {User_Defined} CONFIG.p_width {16} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_3 {false} CONFIG.creg_4 {false} CONFIG.creg_5 {false} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_full_width {20} CONFIG.p_binarywidth {0}] [get_ips dsp48e1_prim]
generate_target {instantiation_template} [get_files {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/dsp48e1_prim/dsp48e1_prim.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/dsp48e1_prim/dsp48e1_prim.xci}}]
generate_target all [get_files  {{v:/EECS 700-FPGA/project_1/project_1.srcs/sources_1/ip/dsp48e1_prim/dsp48e1_prim.xci}}]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
update_compile_order -fileset sim_1
launch_simulation
source tb_knightrider.tcl
close_sim
launch_simulation
source tb_knightrider.tcl
close_sim
launch_simulation
source tb_knightrider.tcl
close_sim
launch_simulation
launch_simulation
source tb_knightrider.tcl
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
synth_design -rtl -name rtl_1
launch_simulation
source tb_knightrider.tcl
close_sim
launch_simulation
source tb_knightrider.tcl
close_sim
launch_simulation
source tb_knightrider.tcl
close_sim
