
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -204.15

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.57    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.50    1.22    1.66 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.66   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.05    2.05   library removal time
                                  2.05   data required time
-----------------------------------------------------------------------------
                                  2.05   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.98    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.27    0.02    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.02    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.18    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.57    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.50    1.22    1.66 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.66   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.30    1.90   library recovery time
                                  1.90   data required time
-----------------------------------------------------------------------------
                                  1.90   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    8.69    0.02    0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.02    0.00    0.10 ^ _16818_/A (BUF_X1)
     3    8.86    0.02    0.04    0.14 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.14 ^ _16819_/A (BUF_X4)
    10   28.32    0.02    0.04    0.18 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.18 ^ _16820_/A (BUF_X2)
    10   33.69    0.04    0.06    0.24 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.01    0.25 ^ _16821_/A (BUF_X2)
    10   38.71    0.04    0.07    0.32 ^ _16821_/Z (BUF_X2)
                                         _10999_ (net)
                  0.04    0.00    0.32 ^ _16822_/A (BUF_X1)
    10   39.56    0.09    0.12    0.44 ^ _16822_/Z (BUF_X1)
                                         _11000_ (net)
                  0.09    0.00    0.44 ^ _16823_/A (BUF_X2)
    10   46.85    0.05    0.08    0.52 ^ _16823_/Z (BUF_X2)
                                         _11001_ (net)
                  0.05    0.01    0.53 ^ _16824_/A (CLKBUF_X2)
    10   40.70    0.05    0.08    0.61 ^ _16824_/Z (CLKBUF_X2)
                                         _11002_ (net)
                  0.05    0.01    0.62 ^ _19879_/S (MUX2_X1)
     1    1.63    0.01    0.06    0.68 v _19879_/Z (MUX2_X1)
                                         _03290_ (net)
                  0.01    0.00    0.68 v _19880_/A2 (NAND2_X1)
     1    1.74    0.02    0.02    0.70 ^ _19880_/ZN (NAND2_X1)
                                         _03291_ (net)
                  0.02    0.00    0.70 ^ _19885_/A2 (NAND3_X1)
     1    1.46    0.02    0.02    0.72 v _19885_/ZN (NAND3_X1)
                                         _03296_ (net)
                  0.02    0.00    0.72 v _19886_/B2 (AOI21_X1)
     2    6.88    0.05    0.06    0.78 ^ _19886_/ZN (AOI21_X1)
                                         _03297_ (net)
                  0.05    0.00    0.78 ^ _20613_/A1 (OR2_X1)
     4   19.38    0.05    0.07    0.86 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.05    0.00    0.86 ^ _20614_/B (MUX2_X1)
     5    9.94    0.03    0.07    0.92 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.92 ^ _20615_/A (CLKBUF_X1)
    10   24.55    0.06    0.09    1.01 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    1.02 ^ _21060_/A2 (NAND2_X1)
     1    3.43    0.02    0.03    1.04 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.02    0.00    1.04 v _30148_/B (FA_X1)
     1    3.88    0.02    0.10    1.14 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.14 v _30149_/B (FA_X1)
     1    1.86    0.01    0.12    1.27 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.27 ^ _21484_/A (INV_X1)
     1    3.56    0.01    0.01    1.28 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.28 v _30525_/A (HA_X1)
     1    3.38    0.01    0.05    1.33 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.33 v _30150_/CI (FA_X1)
     1    1.98    0.01    0.11    1.44 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.44 ^ _21163_/A (INV_X1)
     1    3.59    0.01    0.01    1.45 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.45 v _30151_/B (FA_X1)
     1    3.62    0.01    0.12    1.58 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.58 ^ _30152_/CI (FA_X1)
     1    2.88    0.02    0.09    1.67 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.67 v _21682_/A (INV_X1)
     1    3.62    0.01    0.02    1.69 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.69 ^ _30526_/B (HA_X1)
     4    8.35    0.05    0.08    1.77 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.77 ^ _23473_/A3 (AND3_X1)
     2    3.51    0.01    0.06    1.83 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.83 ^ _23474_/B1 (AOI21_X1)
     2    5.27    0.02    0.02    1.85 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.85 v _23570_/B2 (AOI21_X1)
     3    5.12    0.04    0.05    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    3.92    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.66    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3    7.61    0.05    0.06    2.04 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.04 ^ _23719_/B1 (AOI21_X1)
     1    2.51    0.02    0.02    2.07 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.07 v _23720_/B (XOR2_X1)
     1    3.70    0.03    0.04    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    2.29    0.03    0.01    2.12 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.12 v _23722_/A3 (NOR3_X1)
     2    8.15    0.07    0.11    2.23 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.23 ^ _23724_/B1 (OAI22_X1)
     1    1.75    0.02    0.03    2.26 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.26 v _23725_/B2 (AOI21_X1)
     4   22.44    0.11    0.13    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.11    0.00    2.40 ^ _23726_/A (BUF_X1)
    10   26.49    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.49 ^ _24390_/B2 (OAI21_X1)
     1    1.32    0.02    0.02    2.52 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3519.57    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.50    1.22    1.66 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.66   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[28]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.30    1.90   library recovery time
                                  1.90   data required time
-----------------------------------------------------------------------------
                                  1.90   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.24   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.90    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    8.69    0.02    0.10    0.10 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.02    0.00    0.10 ^ _16818_/A (BUF_X1)
     3    8.86    0.02    0.04    0.14 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.14 ^ _16819_/A (BUF_X4)
    10   28.32    0.02    0.04    0.18 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.18 ^ _16820_/A (BUF_X2)
    10   33.69    0.04    0.06    0.24 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.01    0.25 ^ _16821_/A (BUF_X2)
    10   38.71    0.04    0.07    0.32 ^ _16821_/Z (BUF_X2)
                                         _10999_ (net)
                  0.04    0.00    0.32 ^ _16822_/A (BUF_X1)
    10   39.56    0.09    0.12    0.44 ^ _16822_/Z (BUF_X1)
                                         _11000_ (net)
                  0.09    0.00    0.44 ^ _16823_/A (BUF_X2)
    10   46.85    0.05    0.08    0.52 ^ _16823_/Z (BUF_X2)
                                         _11001_ (net)
                  0.05    0.01    0.53 ^ _16824_/A (CLKBUF_X2)
    10   40.70    0.05    0.08    0.61 ^ _16824_/Z (CLKBUF_X2)
                                         _11002_ (net)
                  0.05    0.01    0.62 ^ _19879_/S (MUX2_X1)
     1    1.63    0.01    0.06    0.68 v _19879_/Z (MUX2_X1)
                                         _03290_ (net)
                  0.01    0.00    0.68 v _19880_/A2 (NAND2_X1)
     1    1.74    0.02    0.02    0.70 ^ _19880_/ZN (NAND2_X1)
                                         _03291_ (net)
                  0.02    0.00    0.70 ^ _19885_/A2 (NAND3_X1)
     1    1.46    0.02    0.02    0.72 v _19885_/ZN (NAND3_X1)
                                         _03296_ (net)
                  0.02    0.00    0.72 v _19886_/B2 (AOI21_X1)
     2    6.88    0.05    0.06    0.78 ^ _19886_/ZN (AOI21_X1)
                                         _03297_ (net)
                  0.05    0.00    0.78 ^ _20613_/A1 (OR2_X1)
     4   19.38    0.05    0.07    0.86 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.05    0.00    0.86 ^ _20614_/B (MUX2_X1)
     5    9.94    0.03    0.07    0.92 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.92 ^ _20615_/A (CLKBUF_X1)
    10   24.55    0.06    0.09    1.01 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    1.02 ^ _21060_/A2 (NAND2_X1)
     1    3.43    0.02    0.03    1.04 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.02    0.00    1.04 v _30148_/B (FA_X1)
     1    3.88    0.02    0.10    1.14 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.14 v _30149_/B (FA_X1)
     1    1.86    0.01    0.12    1.27 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.27 ^ _21484_/A (INV_X1)
     1    3.56    0.01    0.01    1.28 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.28 v _30525_/A (HA_X1)
     1    3.38    0.01    0.05    1.33 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.33 v _30150_/CI (FA_X1)
     1    1.98    0.01    0.11    1.44 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.44 ^ _21163_/A (INV_X1)
     1    3.59    0.01    0.01    1.45 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.45 v _30151_/B (FA_X1)
     1    3.62    0.01    0.12    1.58 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.58 ^ _30152_/CI (FA_X1)
     1    2.88    0.02    0.09    1.67 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.02    0.00    1.67 v _21682_/A (INV_X1)
     1    3.62    0.01    0.02    1.69 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.69 ^ _30526_/B (HA_X1)
     4    8.35    0.05    0.08    1.77 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.77 ^ _23473_/A3 (AND3_X1)
     2    3.51    0.01    0.06    1.83 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.01    0.00    1.83 ^ _23474_/B1 (AOI21_X1)
     2    5.27    0.02    0.02    1.85 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.02    0.00    1.85 v _23570_/B2 (AOI21_X1)
     3    5.12    0.04    0.05    1.90 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.90 ^ _23655_/A4 (AND4_X1)
     2    3.92    0.02    0.07    1.97 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.97 ^ _23717_/A1 (NOR2_X1)
     1    1.66    0.01    0.01    1.98 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.98 v _23718_/B2 (AOI21_X1)
     3    7.61    0.05    0.06    2.04 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.04 ^ _23719_/B1 (AOI21_X1)
     1    2.51    0.02    0.02    2.07 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.07 v _23720_/B (XOR2_X1)
     1    3.70    0.03    0.04    2.11 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.11 ^ _23721_/A2 (NOR2_X1)
     1    2.29    0.03    0.01    2.12 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.12 v _23722_/A3 (NOR3_X1)
     2    8.15    0.07    0.11    2.23 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.07    0.00    2.23 ^ _23724_/B1 (OAI22_X1)
     1    1.75    0.02    0.03    2.26 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.26 v _23725_/B2 (AOI21_X1)
     4   22.44    0.11    0.13    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.11    0.00    2.40 ^ _23726_/A (BUF_X1)
    10   26.49    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.49 ^ _24390_/B2 (OAI21_X1)
     1    1.32    0.02    0.02    2.52 v _24390_/ZN (OAI21_X1)
                                         _01477_ (net)
                  0.02    0.00    2.52 v gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[278]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.41e-03   1.56e-04   1.28e-02  16.5%
Combinational          2.99e-02   3.40e-02   4.29e-04   6.43e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.58e-02   5.85e-04   7.75e-02 100.0%
                          53.0%      46.2%       0.8%
