;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	DJN 90, 20
	ADD 270, 60
	JMP <-5, <403
	JMP <0, <902
	SLT 0, @42
	SUB @121, 136
	SUB @121, 136
	SUB -7, <-20
	SPL 0, <-22
	DJN 0, <-102
	JMP <21, 105
	DJN 0, <-102
	SLT 0, @42
	SUB @121, 106
	JMP <127, 106
	MOV -7, <-20
	JMP -7, @-420
	SUB #72, @206
	SUB #72, @206
	MOV -1, <-20
	SUB @127, 100
	SUB @127, 100
	JMP 0, @-20
	CMP @121, 106
	CMP @121, 106
	SUB @127, 106
	SPL 300, 250
	SPL @300, 96
	CMP @127, 106
	SPL @300, 96
	CMP @127, 106
	SUB <-1, <-20
	SPL @300, 96
	MOV -7, <-20
	MOV -7, <-20
	CMP -7, <-420
	MOV -7, <-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	MOV -1, <-20
	SPL 0, <-22
	ADD 270, 60
	DJN 90, 20
	MOV -7, <-20
	DJN -1, @-20
