GAS LISTING /tmp/cc2nU0ja.s 			page 1


   1              		.file	"riscv.cpp"
   2              		.option pic
   3              		.option norelax
   4              		.text
   5              	.Ltext0:
   6              		.align	2
   7              		.globl	_ZN5Riscv10popSppSpieEv
   9              	_ZN5Riscv10popSppSpieEv:
  10              	.LFB16:
  11              		.file 1 "src/riscv.cpp"
   1:src/riscv.cpp **** //
   2:src/riscv.cpp **** // Created by os on 6/21/22.
   3:src/riscv.cpp **** //
   4:src/riscv.cpp **** 
   5:src/riscv.cpp **** 
   6:src/riscv.cpp **** #include "../h/riscv.h"
   7:src/riscv.cpp **** 
   8:src/riscv.cpp **** void Riscv::popSppSpie()
   9:src/riscv.cpp **** {
  12              		.loc 1 9 1
  13              		.cfi_startproc
  14 0000 130101FF 		addi	sp,sp,-16
  15              		.cfi_def_cfa_offset 16
  16 0004 23348100 		sd	s0,8(sp)
  17              		.cfi_offset 8, -8
  18 0008 13040101 		addi	s0,sp,16
  19              		.cfi_def_cfa 8, 0
  10:src/riscv.cpp ****     __asm__ volatile ("csrw sepc, ra");
  20              		.loc 1 10 5
  21              		.loc 1 10 39 is_stmt 0
  22              	#APP
  23              	# 10 "src/riscv.cpp" 1
  11              	    ms_sstatus(SSTATUS_SPP);
  24              		csrw sepc, ra
  25              	# 0 "" 2
  26              		.loc 1 11 5 is_stmt 1
  27              	.LVL0:
  28              	#NO_APP
  29              	.LBB4:
  30              	.LBB5:
  31              		.file 2 "src/../h/riscv.h"
   1:src/../h/riscv.h **** //
   2:src/../h/riscv.h **** // Created by os on 6/21/22.
   3:src/../h/riscv.h **** //
   4:src/../h/riscv.h **** 
   5:src/../h/riscv.h **** #ifndef OS_PROJEKAT_RISCV_H
   6:src/../h/riscv.h **** #define OS_PROJEKAT_RISCV_H
   7:src/../h/riscv.h **** 
   8:src/../h/riscv.h **** #include "../lib/hw.h"
   9:src/../h/riscv.h **** 
  10:src/../h/riscv.h **** class Riscv
  11:src/../h/riscv.h **** {
  12:src/../h/riscv.h **** public:
  13:src/../h/riscv.h **** 
  14:src/../h/riscv.h ****     // pop sstatus.spp and sstatus.spie bits (has to be a non inline function)
  15:src/../h/riscv.h ****     static void popSppSpie();
  16:src/../h/riscv.h **** 
GAS LISTING /tmp/cc2nU0ja.s 			page 2


  17:src/../h/riscv.h ****     // push x3..x31 registers onto stack
  18:src/../h/riscv.h ****     static void pushRegisters();
  19:src/../h/riscv.h **** 
  20:src/../h/riscv.h ****     // pop x3..x31 registers onto stack
  21:src/../h/riscv.h ****     static void popRegisters();
  22:src/../h/riscv.h **** 
  23:src/../h/riscv.h ****     // read register scause
  24:src/../h/riscv.h ****     static uint64 r_scause();
  25:src/../h/riscv.h **** 
  26:src/../h/riscv.h ****     // write register scause
  27:src/../h/riscv.h ****     static void w_scause(uint64 scause);
  28:src/../h/riscv.h **** 
  29:src/../h/riscv.h ****     // read register sepc
  30:src/../h/riscv.h ****     static uint64 r_sepc();
  31:src/../h/riscv.h **** 
  32:src/../h/riscv.h ****     // write register sepc
  33:src/../h/riscv.h ****     static void w_sepc(uint64 sepc);
  34:src/../h/riscv.h **** 
  35:src/../h/riscv.h ****     // read register stvec
  36:src/../h/riscv.h ****     static uint64 r_stvec();
  37:src/../h/riscv.h **** 
  38:src/../h/riscv.h ****     // write register stvec
  39:src/../h/riscv.h ****     static void w_stvec(uint64 stvec);
  40:src/../h/riscv.h **** 
  41:src/../h/riscv.h ****     // read register stval
  42:src/../h/riscv.h ****     static uint64 r_stval();
  43:src/../h/riscv.h **** 
  44:src/../h/riscv.h ****     // write register stval
  45:src/../h/riscv.h ****     static void w_stval(uint64 stval);
  46:src/../h/riscv.h **** 
  47:src/../h/riscv.h ****     enum BitMaskSip
  48:src/../h/riscv.h ****     {
  49:src/../h/riscv.h ****         SIP_SSIP = (1 << 1),
  50:src/../h/riscv.h ****         SIP_STIP = (1 << 5),
  51:src/../h/riscv.h ****         SIP_SEIP = (1 << 9),
  52:src/../h/riscv.h ****     };
  53:src/../h/riscv.h **** 
  54:src/../h/riscv.h ****     // mask set register sip
  55:src/../h/riscv.h ****     static void ms_sip(uint64 mask);
  56:src/../h/riscv.h **** 
  57:src/../h/riscv.h ****     // mask clear register sip
  58:src/../h/riscv.h ****     static void mc_sip(uint64 mask);
  59:src/../h/riscv.h **** 
  60:src/../h/riscv.h ****     // read register sip
  61:src/../h/riscv.h ****     static uint64 r_sip();
  62:src/../h/riscv.h **** 
  63:src/../h/riscv.h ****     // write register sip
  64:src/../h/riscv.h ****     static void w_sip(uint64 sip);
  65:src/../h/riscv.h **** 
  66:src/../h/riscv.h ****     enum BitMaskSstatus
  67:src/../h/riscv.h ****     {
  68:src/../h/riscv.h ****         SSTATUS_SIE = (1 << 1),
  69:src/../h/riscv.h ****         SSTATUS_SPIE = (1 << 5),
  70:src/../h/riscv.h ****         SSTATUS_SPP = (1 << 8),
  71:src/../h/riscv.h ****     };
  72:src/../h/riscv.h **** 
  73:src/../h/riscv.h ****     // mask set register sstatus
GAS LISTING /tmp/cc2nU0ja.s 			page 3


  74:src/../h/riscv.h ****     static void ms_sstatus(uint64 mask);
  75:src/../h/riscv.h **** 
  76:src/../h/riscv.h ****     // mask clear register sstatus
  77:src/../h/riscv.h ****     static void mc_sstatus(uint64 mask);
  78:src/../h/riscv.h **** 
  79:src/../h/riscv.h ****     // read register sstatus
  80:src/../h/riscv.h ****     static uint64 r_sstatus();
  81:src/../h/riscv.h **** 
  82:src/../h/riscv.h ****     // write register sstatus
  83:src/../h/riscv.h ****     static void w_sstatus(uint64 sstatus);
  84:src/../h/riscv.h **** 
  85:src/../h/riscv.h ****     // supervisor trap
  86:src/../h/riscv.h ****     //static void supervisorTrap();
  87:src/../h/riscv.h **** 
  88:src/../h/riscv.h **** private:
  89:src/../h/riscv.h **** 
  90:src/../h/riscv.h ****     // supervisor trap handler
  91:src/../h/riscv.h ****     //static void handleSupervisorTrap();
  92:src/../h/riscv.h **** 
  93:src/../h/riscv.h **** };
  94:src/../h/riscv.h **** 
  95:src/../h/riscv.h **** inline uint64 Riscv::r_scause()
  96:src/../h/riscv.h **** {
  97:src/../h/riscv.h ****     uint64 scause;
  98:src/../h/riscv.h ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
  99:src/../h/riscv.h ****     return scause;
 100:src/../h/riscv.h **** }
 101:src/../h/riscv.h **** 
 102:src/../h/riscv.h **** inline void Riscv::w_scause(uint64 scause)
 103:src/../h/riscv.h **** {
 104:src/../h/riscv.h ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 105:src/../h/riscv.h **** }
 106:src/../h/riscv.h **** 
 107:src/../h/riscv.h **** inline uint64 Riscv::r_sepc()
 108:src/../h/riscv.h **** {
 109:src/../h/riscv.h ****     uint64 volatile sepc;
 110:src/../h/riscv.h ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 111:src/../h/riscv.h ****     return sepc;
 112:src/../h/riscv.h **** }
 113:src/../h/riscv.h **** 
 114:src/../h/riscv.h **** inline void Riscv::w_sepc(uint64 sepc)
 115:src/../h/riscv.h **** {
 116:src/../h/riscv.h ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 117:src/../h/riscv.h **** }
 118:src/../h/riscv.h **** 
 119:src/../h/riscv.h **** inline uint64 Riscv::r_stvec()
 120:src/../h/riscv.h **** {
 121:src/../h/riscv.h ****     uint64 volatile stvec;
 122:src/../h/riscv.h ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 123:src/../h/riscv.h ****     return stvec;
 124:src/../h/riscv.h **** }
 125:src/../h/riscv.h **** 
 126:src/../h/riscv.h **** inline void Riscv::w_stvec(uint64 stvec)
 127:src/../h/riscv.h **** {
 128:src/../h/riscv.h ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
 129:src/../h/riscv.h **** }
 130:src/../h/riscv.h **** 
GAS LISTING /tmp/cc2nU0ja.s 			page 4


 131:src/../h/riscv.h **** inline uint64 Riscv::r_stval()
 132:src/../h/riscv.h **** {
 133:src/../h/riscv.h ****     uint64 volatile stval;
 134:src/../h/riscv.h ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 135:src/../h/riscv.h ****     return stval;
 136:src/../h/riscv.h **** }
 137:src/../h/riscv.h **** 
 138:src/../h/riscv.h **** inline void Riscv::w_stval(uint64 stval)
 139:src/../h/riscv.h **** {
 140:src/../h/riscv.h ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 141:src/../h/riscv.h **** }
 142:src/../h/riscv.h **** 
 143:src/../h/riscv.h **** inline void Riscv::ms_sip(uint64 mask)
 144:src/../h/riscv.h **** {
 145:src/../h/riscv.h ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 146:src/../h/riscv.h **** }
 147:src/../h/riscv.h **** 
 148:src/../h/riscv.h **** inline void Riscv::mc_sip(uint64 mask)
 149:src/../h/riscv.h **** {
 150:src/../h/riscv.h ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 151:src/../h/riscv.h **** }
 152:src/../h/riscv.h **** 
 153:src/../h/riscv.h **** inline uint64 Riscv::r_sip()
 154:src/../h/riscv.h **** {
 155:src/../h/riscv.h ****     uint64 volatile sip;
 156:src/../h/riscv.h ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 157:src/../h/riscv.h ****     return sip;
 158:src/../h/riscv.h **** }
 159:src/../h/riscv.h **** 
 160:src/../h/riscv.h **** inline void Riscv::w_sip(uint64 sip)
 161:src/../h/riscv.h **** {
 162:src/../h/riscv.h ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 163:src/../h/riscv.h **** }
 164:src/../h/riscv.h **** 
 165:src/../h/riscv.h **** inline void Riscv::ms_sstatus(uint64 mask)
 166:src/../h/riscv.h **** {
 167:src/../h/riscv.h ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
  32              		.loc 2 167 5
  33              		.loc 2 167 68 is_stmt 0
  34 0010 93070010 		li	a5,256
  35              	#APP
  36              	# 167 "src/../h/riscv.h" 1
 168              	}
  37              		csrs sstatus, a5
  38              	# 0 "" 2
  39              	.LVL1:
  40              	#NO_APP
  41              	.LBE5:
  42              	.LBE4:
  12:src/riscv.cpp ****     __asm__ volatile ("sret");
  43              		.loc 1 12 5 is_stmt 1
  44              		.loc 1 12 30 is_stmt 0
  45              	#APP
  46              	# 12 "src/riscv.cpp" 1
  13              	}
  47              		sret
  48              	# 0 "" 2
GAS LISTING /tmp/cc2nU0ja.s 			page 5


  49              		.loc 1 13 1
  50              	#NO_APP
  51 001c 03348100 		ld	s0,8(sp)
  52              		.cfi_restore 8
  53              		.cfi_def_cfa 2, 16
  54 0020 13010101 		addi	sp,sp,16
  55              		.cfi_def_cfa_offset 0
  56 0024 67800000 		jr	ra
  57              		.cfi_endproc
  58              	.LFE16:
  60              	.Letext0:
  61              		.file 3 "src/../h/../lib/hw.h"
GAS LISTING /tmp/cc2nU0ja.s 			page 6


DEFINED SYMBOLS
                            *ABS*:0000000000000000 riscv.cpp
     /tmp/cc2nU0ja.s:9      .text:0000000000000000 _ZN5Riscv10popSppSpieEv
     /tmp/cc2nU0ja.s:13     .text:0000000000000000 .L0 
     /tmp/cc2nU0ja.s:14     .text:0000000000000000 .L0 
     /tmp/cc2nU0ja.s:15     .text:0000000000000004 .L0 
     /tmp/cc2nU0ja.s:17     .text:0000000000000008 .L0 
     /tmp/cc2nU0ja.s:19     .text:000000000000000c .L0 
     /tmp/cc2nU0ja.s:21     .text:000000000000000c .L0 
       src/riscv.cpp:10     .text:000000000000000c .L0 
     /tmp/cc2nU0ja.s:32     .text:0000000000000010 .L0 
     /tmp/cc2nU0ja.s:33     .text:0000000000000010 .L0 
     /tmp/cc2nU0ja.s:34     .text:0000000000000010 .L0 
     /tmp/cc2nU0ja.s:44     .text:0000000000000018 .L0 
       src/riscv.cpp:12     .text:0000000000000018 .L0 
     /tmp/cc2nU0ja.s:51     .text:000000000000001c .L0 
     /tmp/cc2nU0ja.s:52     .text:0000000000000020 .L0 
     /tmp/cc2nU0ja.s:53     .text:0000000000000020 .L0 
     /tmp/cc2nU0ja.s:55     .text:0000000000000024 .L0 
     /tmp/cc2nU0ja.s:57     .text:0000000000000028 .L0 
     /tmp/cc2nU0ja.s:62     .text:0000000000000028 .L0 
     /tmp/cc2nU0ja.s:426    .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc2nU0ja.s:861    .debug_str:00000000000001ad .LASF56
     /tmp/cc2nU0ja.s:875    .debug_str:00000000000002ba .LASF57
     /tmp/cc2nU0ja.s:895    .debug_str:0000000000000368 .LASF58
     /tmp/cc2nU0ja.s:5      .text:0000000000000000 .Ltext0
     /tmp/cc2nU0ja.s:60     .text:0000000000000028 .Letext0
     /tmp/cc2nU0ja.s:801    .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc2nU0ja.s:871    .debug_str:00000000000002a5 .LASF0
     /tmp/cc2nU0ja.s:851    .debug_str:000000000000015c .LASF1
     /tmp/cc2nU0ja.s:841    .debug_str:0000000000000119 .LASF2
     /tmp/cc2nU0ja.s:819    .debug_str:0000000000000071 .LASF4
     /tmp/cc2nU0ja.s:847    .debug_str:0000000000000142 .LASF3
     /tmp/cc2nU0ja.s:807    .debug_str:0000000000000026 .LASF5
     /tmp/cc2nU0ja.s:805    .debug_str:0000000000000013 .LASF6
     /tmp/cc2nU0ja.s:835    .debug_str:00000000000000e4 .LASF7
     /tmp/cc2nU0ja.s:887    .debug_str:0000000000000318 .LASF8
     /tmp/cc2nU0ja.s:817    .debug_str:0000000000000063 .LASF9
     /tmp/cc2nU0ja.s:929    .debug_str:0000000000000464 .LASF10
     /tmp/cc2nU0ja.s:839    .debug_str:000000000000010a .LASF11
     /tmp/cc2nU0ja.s:923    .debug_str:000000000000043e .LASF12
     /tmp/cc2nU0ja.s:899    .debug_str:0000000000000399 .LASF13
     /tmp/cc2nU0ja.s:853    .debug_str:000000000000016f .LASF14
     /tmp/cc2nU0ja.s:829    .debug_str:00000000000000ba .LASF15
     /tmp/cc2nU0ja.s:891    .debug_str:000000000000033a .LASF16
     /tmp/cc2nU0ja.s:831    .debug_str:00000000000000d0 .LASF59
     /tmp/cc2nU0ja.s:925    .debug_str:000000000000044e .LASF60
     /tmp/cc2nU0ja.s:885    .debug_str:000000000000030c .LASF17
     /tmp/cc2nU0ja.s:857    .debug_str:0000000000000195 .LASF18
     /tmp/cc2nU0ja.s:909    .debug_str:00000000000003e5 .LASF19
     /tmp/cc2nU0ja.s:859    .debug_str:00000000000001a2 .LASF20
     /tmp/cc2nU0ja.s:913    .debug_str:00000000000003fc .LASF22
     /tmp/cc2nU0ja.s:833    .debug_str:00000000000000d6 .LASF21
     /tmp/cc2nU0ja.s:823    .debug_str:000000000000008d .LASF23
     /tmp/cc2nU0ja.s:903    .debug_str:00000000000003ae .LASF24
     /tmp/cc2nU0ja.s:855    .debug_str:000000000000017b .LASF25
     /tmp/cc2nU0ja.s:863    .debug_str:0000000000000271 .LASF26
GAS LISTING /tmp/cc2nU0ja.s 			page 7


     /tmp/cc2nU0ja.s:809    .debug_str:000000000000002d .LASF28
     /tmp/cc2nU0ja.s:865    .debug_str:000000000000027a .LASF30
     /tmp/cc2nU0ja.s:821    .debug_str:0000000000000078 .LASF32
     /tmp/cc2nU0ja.s:877    .debug_str:00000000000002c8 .LASF27
     /tmp/cc2nU0ja.s:845    .debug_str:000000000000012f .LASF29
     /tmp/cc2nU0ja.s:827    .debug_str:00000000000000b3 .LASF31
     /tmp/cc2nU0ja.s:837    .debug_str:00000000000000f7 .LASF33
     /tmp/cc2nU0ja.s:873    .debug_str:00000000000002b2 .LASF34
     /tmp/cc2nU0ja.s:907    .debug_str:00000000000003d1 .LASF35
     /tmp/cc2nU0ja.s:849    .debug_str:0000000000000154 .LASF36
     /tmp/cc2nU0ja.s:883    .debug_str:00000000000002f8 .LASF37
     /tmp/cc2nU0ja.s:915    .debug_str:0000000000000414 .LASF38
     /tmp/cc2nU0ja.s:813    .debug_str:0000000000000049 .LASF39
     /tmp/cc2nU0ja.s:843    .debug_str:0000000000000127 .LASF40
     /tmp/cc2nU0ja.s:897    .debug_str:0000000000000385 .LASF41
     /tmp/cc2nU0ja.s:927    .debug_str:000000000000045d .LASF42
     /tmp/cc2nU0ja.s:803    .debug_str:0000000000000000 .LASF43
     /tmp/cc2nU0ja.s:811    .debug_str:0000000000000042 .LASF44
     /tmp/cc2nU0ja.s:879    .debug_str:00000000000002cf .LASF45
     /tmp/cc2nU0ja.s:921    .debug_str:0000000000000438 .LASF46
     /tmp/cc2nU0ja.s:889    .debug_str:0000000000000328 .LASF47
     /tmp/cc2nU0ja.s:815    .debug_str:000000000000005d .LASF48
     /tmp/cc2nU0ja.s:919    .debug_str:0000000000000426 .LASF49
     /tmp/cc2nU0ja.s:911    .debug_str:00000000000003f1 .LASF50
     /tmp/cc2nU0ja.s:869    .debug_str:000000000000028d .LASF51
     /tmp/cc2nU0ja.s:825    .debug_str:00000000000000a8 .LASF52
     /tmp/cc2nU0ja.s:893    .debug_str:0000000000000350 .LASF53
     /tmp/cc2nU0ja.s:867    .debug_str:0000000000000283 .LASF54
     /tmp/cc2nU0ja.s:881    .debug_str:00000000000002e2 .LASF55
     /tmp/cc2nU0ja.s:917    .debug_str:000000000000041c .LASF61
     /tmp/cc2nU0ja.s:905    .debug_str:00000000000003bb .LASF62
     /tmp/cc2nU0ja.s:10     .text:0000000000000000 .LFB16
     /tmp/cc2nU0ja.s:58     .text:0000000000000028 .LFE16
     /tmp/cc2nU0ja.s:29     .text:0000000000000010 .LBB4
     /tmp/cc2nU0ja.s:42     .text:0000000000000018 .LBE4
     /tmp/cc2nU0ja.s:779    .debug_loc:0000000000000000 .LLST0
     /tmp/cc2nU0ja.s:901    .debug_str:00000000000003a9 .LASF63
     /tmp/cc2nU0ja.s:27     .text:0000000000000010 .LVL0
     /tmp/cc2nU0ja.s:39     .text:0000000000000018 .LVL1
     /tmp/cc2nU0ja.s:63     .debug_info:0000000000000000 .Ldebug_info0

NO UNDEFINED SYMBOLS
