Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Oct 11 08:54:46 2025
| Host         : arthur-nathaniel running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : top_level_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (84)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (158)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.017       -0.037                      3                  937        0.068        0.000                      0                  937        1.700        0.000                       0                   396  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.950}        5.900           169.492         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.017       -0.037                      3                  937        0.068        0.000                      0                  937        1.700        0.000                       0                   396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            3  Failing Endpoints,  Worst Slack       -0.017ns,  Total Violation       -0.037ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 u_dotProduct/genblk1[1].mem2_vec_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            u_dotProduct/genblk2[1].products_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.900ns  (clk rise@5.900ns - clk rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 2.638ns (44.649%)  route 3.270ns (55.351%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 10.097 - 5.900 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.549     4.554    u_dotProduct/clk
    SLICE_X42Y27         FDRE                                         r  u_dotProduct/genblk1[1].mem2_vec_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.518     5.072 r  u_dotProduct/genblk1[1].mem2_vec_reg[1][2]/Q
                         net (fo=16, routed)          0.918     5.991    u_dotProduct/genblk1[1].mem2_vec_reg_n_0_[1][2]
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124     6.115 r  u_dotProduct/genblk2[1].products[1][6]_i_10/O
                         net (fo=2, routed)           0.819     6.933    u_dotProduct/genblk2[1].products[1][6]_i_10_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.440 r  u_dotProduct/genblk2[1].products_reg[1][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.440    u_dotProduct/genblk2[1].products_reg[1][6]_i_3_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.662 r  u_dotProduct/genblk2[1].products_reg[1][14]_i_21/O[0]
                         net (fo=2, routed)           0.476     8.138    u_dotProduct/genblk2[1].products_reg[1][14]_i_21_n_7
    SLICE_X38Y28         LUT4 (Prop_lut4_I3_O)        0.299     8.437 r  u_dotProduct/genblk2[1].products[1][10]_i_12/O
                         net (fo=4, routed)           0.537     8.974    u_dotProduct/genblk2[1].products[1][10]_i_12_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.124     9.098 r  u_dotProduct/genblk2[1].products[1][10]_i_4/O
                         net (fo=1, routed)           0.521     9.619    u_dotProduct/genblk2[1].products[1][10]_i_4_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.126 r  u_dotProduct/genblk2[1].products_reg[1][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.126    u_dotProduct/genblk2[1].products_reg[1][10]_i_1_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.240 r  u_dotProduct/genblk2[1].products_reg[1][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    u_dotProduct/genblk2[1].products_reg[1][14]_i_1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.463 r  u_dotProduct/genblk2[1].products_reg[1][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.463    u_dotProduct/genblk2[1].products_reg[1][15]_i_1_n_7
    SLICE_X39Y29         FDRE                                         r  u_dotProduct/genblk2[1].products_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.900     5.900 r  
    P14                                               0.000     5.900 r  clk (IN)
                         net (fo=0)                   0.000     5.900    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     6.704 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     8.572    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.663 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.434    10.097    u_dotProduct/clk
    SLICE_X39Y29         FDRE                                         r  u_dotProduct/genblk2[1].products_reg[1][15]/C
                         clock pessimism              0.322    10.419    
                         clock uncertainty           -0.035    10.384    
    SLICE_X39Y29         FDRE (Setup_fdre_C_D)        0.062    10.446    u_dotProduct/genblk2[1].products_reg[1][15]
  -------------------------------------------------------------------
                         required time                         10.446    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                 -0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fifo1/data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Destination:            u_dotProduct/genblk1[0].mem1_vec_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.950ns period=5.900ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.352%)  route 0.186ns (55.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.559     1.385    fifo1/clk
    SLICE_X38Y36         FDRE                                         r  fifo1/data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.148     1.533 r  fifo1/data_out_reg[31]/Q
                         net (fo=1, routed)           0.186     1.719    u_dotProduct/mem1_input[31]
    SLICE_X34Y33         FDRE                                         r  u_dotProduct/genblk1[0].mem1_vec_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.824     1.896    u_dotProduct/clk
    SLICE_X34Y33         FDRE                                         r  u_dotProduct/genblk1[0].mem1_vec_reg[0][7]/C
                         clock pessimism             -0.251     1.645    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.006     1.651    u_dotProduct/genblk1[0].mem1_vec_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.950 }
Period(ns):         5.900
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.900       2.956      RAMB18_X1Y14  u_mem1/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         2.950       1.700      SLICE_X38Y34  fifo1/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         2.950       1.700      SLICE_X38Y34  fifo1/mem_reg_0_7_0_5/RAMA/CLK



