$date
	Thu Oct  4 18:09:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! m5 $end
$var wire 1 " m4 $end
$var wire 1 # m3 $end
$var wire 1 $ m2 $end
$var wire 1 % m1 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * ready $end
$var reg 1 + reset $end
$scope module instancial $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( c $end
$var wire 1 ) d $end
$var wire 1 * ready $end
$var wire 1 + reset $end
$var reg 1 % m1 $end
$var reg 1 $ m2 $end
$var reg 1 # m3 $end
$var reg 1 " m4 $end
$var reg 1 ! m5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
x*
x)
x(
x'
x&
0%
0$
0#
0"
0!
$end
#1
0+
#2
1%
1)
0(
0'
0&
1*
#3
1$
0)
1(
1*
#4
1#
1)
1*
#5
1"
0)
0(
1'
1*
#6
1!
1)
1*
#7
0%
0)
1(
1*
#8
0$
1)
1*
#9
0#
0)
0(
0'
1&
1*
#10
0"
1)
1*
#11
0!
0)
0&
1*
