/*
 * Copyright 2015 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but without any warranty; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <libpayload.h>
#include <assert.h>
#include <stdint.h>
#include <stdlib.h>
#include <arch/virtual.h>

#include "drivers/bus/spi/mtk.h"

enum {
	MTK_PACKET_SIZE = 1024,
	MTK_PACKET_MAX_LOOP = 256,
	MTK_TXRX_TIMEOUT_US = 1000 * 1000
};

enum {
	MTK_SPI_IDLE = 0,
	MTK_SPI_PAUSE_IDLE = 1
};

enum {
	MTK_SPI_BUSY_STATUS = 1,
	MTK_SPI_PAUSE_FINISH_INT_STATUS = 3
};

static void mtk_spi_reset(MtkSpiRegs *regs)
{
	setbits_le32(&regs->spi_cmd_reg, 1 << SPI_CMD_RST_SHIFT);
	clrbits_le32(&regs->spi_cmd_reg, 1 << SPI_CMD_RST_SHIFT);
}

static void mtk_spi_dump_data(const char *name, const uint8_t *data, size_t size)
{
#ifdef MTK_SPI_DEBUG
	printf("%s[%d]:\n", name, size);
	hexdump(data, size);
#endif
}

static int mtk_spi_start(SpiOps *me)
{
	MtkSpi *bus = container_of(me, MtkSpi, ops);
	MtkSpiRegs *regs = bus->reg_addr;

	bus->state = MTK_SPI_IDLE;

	/* set pause mode */
	setbits_le32(&regs->spi_cmd_reg, 1 << SPI_CMD_PAUSE_EN_SHIFT);

	gpio_set(bus->cs_gpio, 1);

	return 0;
}

static int mtk_spi_xfer(MtkSpi *bus, void *in, const void *out,
			uint8_t *inb, uint8_t *outb,
			uint32_t *offset, uint32_t size)
{
	MtkSpiRegs *regs = bus->reg_addr;
	uint32_t packet_len, packet_loop;
	uint64_t start;

	assert(size < MTK_PACKET_SIZE || size % MTK_PACKET_SIZE == 0);

	if (out) {
		memcpy(outb, (const uint8_t *)out + *offset, size);
		mtk_spi_dump_data("the outb data is", outb, size);
	}

	/* set transfer packet and loop */
	packet_len = MIN(size, MTK_PACKET_SIZE);
	packet_loop = div_round_up(size, packet_len);

	clrsetbits_le32(&regs->spi_cfg1_reg, SPI_CFG1_PACKET_LENGTH_MASK |
			SPI_CFG1_PACKET_LOOP_MASK,
			((packet_len - 1) << SPI_CFG1_PACKET_LENGTH_SHIFT) |
			((packet_loop - 1) << SPI_CFG1_PACKET_LOOP_SHIFT));

	write32(&regs->spi_tx_src_reg, (uintptr_t)outb);
	if (inb)
		write32(&regs->spi_rx_dst_reg, (uintptr_t)inb);

	if (bus->state == MTK_SPI_IDLE) {
		setbits_le32(&regs->spi_cmd_reg, 1 << SPI_CMD_ACT_SHIFT);
		bus->state = MTK_SPI_PAUSE_IDLE;
	} else if (bus->state == MTK_SPI_PAUSE_IDLE) {
		setbits_le32(&regs->spi_cmd_reg, 1 << SPI_CMD_RESUME_SHIFT);
	}

	/* spi sw should wait for status1 register to idle before polling
	 * status0 register for rx/tx finish.
	 */
	start = timer_us(0);
	while ((read32(&regs->spi_status1_reg) & MTK_SPI_BUSY_STATUS) == 0) {
		if (timer_us(start) > MTK_TXRX_TIMEOUT_US) {
			printf("Timeout waiting for spi status1 register.\n");
			return 1;
		}
	}
	start = timer_us(0);
	while ((read32(&regs->spi_status0_reg) &
	       MTK_SPI_PAUSE_FINISH_INT_STATUS) == 0) {
		if (timer_us(start) > MTK_TXRX_TIMEOUT_US) {
			printf("Timeout waiting for spi status0 register.\n");
			return 1;
		}
	}

	if (in) {
		mtk_spi_dump_data("the inb data is", inb, size);
		memcpy((uint8_t *)in + *offset, inb, size);
	}

	*offset += size;
	return 0;
}

static int mtk_spi_transfer(SpiOps *me, void *in, const void *out,
			    uint32_t size)
{
	MtkSpi *bus = container_of(me, MtkSpi, ops);
	MtkSpiRegs *regs = bus->reg_addr;
	uint32_t aligned, remains, offset = 0, alloc_size;
	uint8_t *inb = NULL, *outb = NULL;

	remains = size % MTK_PACKET_SIZE;
	aligned = size - remains;
	alloc_size = MIN(MAX(remains, aligned),
			 MTK_PACKET_SIZE * MTK_PACKET_MAX_LOOP);
	if (in)
		inb = dma_malloc(alloc_size);
	outb = dma_malloc(alloc_size);

	/* The SPI controller will transmit in full-duplex for RX,
	 * therefore we enable tx & rx DMA when just do RX.
	 */
	setbits_le32(&regs->spi_cmd_reg, (!!in << SPI_CMD_RX_DMA_SHIFT) |
		     (1 << SPI_CMD_TX_DMA_SHIFT));

	while (aligned) {
		uint32_t current_size;

		current_size = MIN(aligned,
				   MTK_PACKET_SIZE * MTK_PACKET_MAX_LOOP);

		if (mtk_spi_xfer(bus, in, out, inb, outb, &offset,
				 current_size))
			goto error;

		aligned -= current_size;
	}

	if (remains && mtk_spi_xfer(bus, in, out, inb, outb, &offset, remains))
		goto error;

	clrbits_le32(&regs->spi_cmd_reg, (1 << SPI_CMD_RX_DMA_SHIFT) |
		     (1 << SPI_CMD_TX_DMA_SHIFT));
	free(inb);
	free(outb);
	return 0;

 error:
	mtk_spi_reset(regs);
	bus->state = MTK_SPI_IDLE;
	clrbits_le32(&regs->spi_cmd_reg, (1 << SPI_CMD_RX_DMA_SHIFT) |
		     (1 << SPI_CMD_TX_DMA_SHIFT));
	free(inb);
	free(outb);
	return -1;

}

static int mtk_spi_stop(SpiOps *me)
{
	MtkSpi *bus = container_of(me, MtkSpi, ops);
	MtkSpiRegs *regs = bus->reg_addr;

	mtk_spi_reset(regs);
	bus->state = MTK_SPI_IDLE;

	/* clear pause mode */
	clrbits_le32(&regs->spi_cmd_reg, 1 << SPI_CMD_PAUSE_EN_SHIFT);

	gpio_set(bus->cs_gpio, 0);

	return 0;
}

MtkSpi *new_mtk_spi(uintptr_t reg_addr, GpioOps *cs_gpio)
{
	MtkSpi *bus = xzalloc(sizeof(*bus));

	bus->ops.start = &mtk_spi_start;
	bus->ops.transfer = &mtk_spi_transfer;
	bus->ops.stop = &mtk_spi_stop;
	bus->reg_addr = (MtkSpiRegs *)reg_addr;
	assert(cs_gpio);
	bus->cs_gpio = cs_gpio;
	return bus;
}
