GowinSynthesis start
Running parser ...
Analyzing Verilog file '/workspaces/Trivius/hdl/trivius_top.sv'
Analyzing Verilog file '/workspaces/Trivius/hdl/clock_gen.sv'
Analyzing Verilog file '/workspaces/Trivius/hdl/test_tone.sv'
Analyzing Verilog file '/workspaces/Trivius/hdl/peripherals/i2s_tx.sv'
Analyzing Verilog file '/workspaces/Trivius/hdl/peripherals/uart_tick_gen.sv'
Analyzing Verilog file '/workspaces/Trivius/hdl/peripherals/uart_rx.sv'
Compiling module 'trivius_top'("/workspaces/Trivius/hdl/trivius_top.sv":6)
Compiling module 'clock_gen'("/workspaces/Trivius/hdl/clock_gen.sv":6)
Compiling module 'i2s_tx'("/workspaces/Trivius/hdl/peripherals/i2s_tx.sv":6)
Compiling module 'test_tone'("/workspaces/Trivius/hdl/test_tone.sv":6)
Compiling module 'uart_rx(DIV=95)'("/workspaces/Trivius/hdl/peripherals/uart_rx.sv":6)
Compiling module 'uart_tick_gen'("/workspaces/Trivius/hdl/peripherals/uart_tick_gen.sv":6)
NOTE  (EX0101) : Current top module is "trivius_top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/workspaces/Trivius/project/trivius/impl/gwsynthesis/trivius.vg" completed
[100%] Generate report file "/workspaces/Trivius/project/trivius/impl/gwsynthesis/trivius_syn.rpt.html" completed
GowinSynthesis finish
