$date
	Thu Nov 11 15:06:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! Result $end
$var reg 32 " A [31:0] $end
$var reg 32 # B [31:0] $end
$var reg 1 $ clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
b10100 #
b0 "
1!
$end
#20
b1010 #
#40
0!
b1111 #
b10100 "
#60
b10100 #
#80
b10111011100 #
b100111000100000 "
#100
1!
b110111000100100011 #
b101101001110000100 "
#120
