|processor
SEG_A[0] <= externalOutput:exOUT.SEG_A[0]
SEG_A[1] <= externalOutput:exOUT.SEG_A[1]
SEG_A[2] <= externalOutput:exOUT.SEG_A[2]
SEG_A[3] <= externalOutput:exOUT.SEG_A[3]
SEG_A[4] <= externalOutput:exOUT.SEG_A[4]
SEG_A[5] <= externalOutput:exOUT.SEG_A[5]
SEG_A[6] <= externalOutput:exOUT.SEG_A[6]
SEG_A[7] <= externalOutput:exOUT.SEG_A[7]
CLK => fastclock:inst4.inclk0
reset => reset1.DATAIN
exec => exec1.DATAIN
externalInput[0] => inst3[0].IN0
externalInput[1] => inst3[1].IN0
externalInput[2] => inst3[2].IN0
externalInput[3] => inst3[3].IN0
externalInput[4] => inst3[4].IN0
externalInput[5] => inst3[5].IN0
externalInput[6] => inst3[6].IN0
externalInput[7] => inst3[7].IN0
externalInput[8] => inst3[8].IN0
externalInput[9] => inst3[9].IN0
externalInput[10] => inst3[10].IN0
externalInput[11] => inst3[11].IN0
externalInput[12] => inst3[12].IN0
externalInput[13] => inst3[13].IN0
externalInput[14] => inst3[14].IN0
externalInput[15] => inst3[15].IN0
SEG_B[0] <= externalOutput:exOUT.SEG_B[0]
SEG_B[1] <= externalOutput:exOUT.SEG_B[1]
SEG_B[2] <= externalOutput:exOUT.SEG_B[2]
SEG_B[3] <= externalOutput:exOUT.SEG_B[3]
SEG_B[4] <= externalOutput:exOUT.SEG_B[4]
SEG_B[5] <= externalOutput:exOUT.SEG_B[5]
SEG_B[6] <= externalOutput:exOUT.SEG_B[6]
SEG_B[7] <= externalOutput:exOUT.SEG_B[7]
SEG_C[0] <= externalOutput:exOUT.SEG_C[0]
SEG_C[1] <= externalOutput:exOUT.SEG_C[1]
SEG_C[2] <= externalOutput:exOUT.SEG_C[2]
SEG_C[3] <= externalOutput:exOUT.SEG_C[3]
SEG_C[4] <= externalOutput:exOUT.SEG_C[4]
SEG_C[5] <= externalOutput:exOUT.SEG_C[5]
SEG_C[6] <= externalOutput:exOUT.SEG_C[6]
SEG_C[7] <= externalOutput:exOUT.SEG_C[7]
SEG_D[0] <= externalOutput:exOUT.SEG_D[0]
SEG_D[1] <= externalOutput:exOUT.SEG_D[1]
SEG_D[2] <= externalOutput:exOUT.SEG_D[2]
SEG_D[3] <= externalOutput:exOUT.SEG_D[3]
SEG_D[4] <= externalOutput:exOUT.SEG_D[4]
SEG_D[5] <= externalOutput:exOUT.SEG_D[5]
SEG_D[6] <= externalOutput:exOUT.SEG_D[6]
SEG_D[7] <= externalOutput:exOUT.SEG_D[7]
SEG_E[0] <= externalOutput:exOUT.SEG_E[0]
SEG_E[1] <= externalOutput:exOUT.SEG_E[1]
SEG_E[2] <= externalOutput:exOUT.SEG_E[2]
SEG_E[3] <= externalOutput:exOUT.SEG_E[3]
SEG_E[4] <= externalOutput:exOUT.SEG_E[4]
SEG_E[5] <= externalOutput:exOUT.SEG_E[5]
SEG_E[6] <= externalOutput:exOUT.SEG_E[6]
SEG_E[7] <= externalOutput:exOUT.SEG_E[7]
SEG_F[0] <= externalOutput:exOUT.SEG_F[0]
SEG_F[1] <= externalOutput:exOUT.SEG_F[1]
SEG_F[2] <= externalOutput:exOUT.SEG_F[2]
SEG_F[3] <= externalOutput:exOUT.SEG_F[3]
SEG_F[4] <= externalOutput:exOUT.SEG_F[4]
SEG_F[5] <= externalOutput:exOUT.SEG_F[5]
SEG_F[6] <= externalOutput:exOUT.SEG_F[6]
SEG_F[7] <= externalOutput:exOUT.SEG_F[7]
SEG_G[0] <= externalOutput:exOUT.SEG_G[0]
SEG_G[1] <= externalOutput:exOUT.SEG_G[1]
SEG_G[2] <= externalOutput:exOUT.SEG_G[2]
SEG_G[3] <= externalOutput:exOUT.SEG_G[3]
SEG_G[4] <= externalOutput:exOUT.SEG_G[4]
SEG_G[5] <= externalOutput:exOUT.SEG_G[5]
SEG_G[6] <= externalOutput:exOUT.SEG_G[6]
SEG_G[7] <= externalOutput:exOUT.SEG_G[7]
SEG_H[0] <= externalOutput:exOUT.SEG_H[0]
SEG_H[1] <= externalOutput:exOUT.SEG_H[1]
SEG_H[2] <= externalOutput:exOUT.SEG_H[2]
SEG_H[3] <= externalOutput:exOUT.SEG_H[3]
SEG_H[4] <= externalOutput:exOUT.SEG_H[4]
SEG_H[5] <= externalOutput:exOUT.SEG_H[5]
SEG_H[6] <= externalOutput:exOUT.SEG_H[6]
SEG_H[7] <= externalOutput:exOUT.SEG_H[7]
SEG_X[0] <= clockCounter:inst10.SEG_X[0]
SEG_X[1] <= clockCounter:inst10.SEG_X[1]
SEG_X[2] <= clockCounter:inst10.SEG_X[2]
SEG_X[3] <= clockCounter:inst10.SEG_X[3]
SEG_X[4] <= clockCounter:inst10.SEG_X[4]
SEG_X[5] <= clockCounter:inst10.SEG_X[5]
SEG_X[6] <= clockCounter:inst10.SEG_X[6]
SEG_X[7] <= clockCounter:inst10.SEG_X[7]
SEG_Y[0] <= clockCounter:inst10.SEG_Y[0]
SEG_Y[1] <= clockCounter:inst10.SEG_Y[1]
SEG_Y[2] <= clockCounter:inst10.SEG_Y[2]
SEG_Y[3] <= clockCounter:inst10.SEG_Y[3]
SEG_Y[4] <= clockCounter:inst10.SEG_Y[4]
SEG_Y[5] <= clockCounter:inst10.SEG_Y[5]
SEG_Y[6] <= clockCounter:inst10.SEG_Y[6]
SEG_Y[7] <= clockCounter:inst10.SEG_Y[7]
select[0] <= externalOutput:exOUT.select[0]
select[1] <= externalOutput:exOUT.select[1]
select[2] <= externalOutput:exOUT.select[2]
select[3] <= externalOutput:exOUT.select[3]
select[4] <= externalOutput:exOUT.select[4]
select[5] <= externalOutput:exOUT.select[5]
select[6] <= externalOutput:exOUT.select[6]
select[7] <= externalOutput:exOUT.select[7]
selectX[0] <= clockCounter:inst10.selectX[0]
selectX[1] <= clockCounter:inst10.selectX[1]
selectX[2] <= clockCounter:inst10.selectX[2]
selectX[3] <= clockCounter:inst10.selectX[3]
selectY[0] <= clockCounter:inst10.selectY[0]
selectY[1] <= clockCounter:inst10.selectY[1]
selectY[2] <= clockCounter:inst10.selectY[2]
selectY[3] <= clockCounter:inst10.selectY[3]


|processor|externalOutput:exOUT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regP.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regO.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regN.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regM.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regL.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regK.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regJ.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regI.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regH.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regG.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regF.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regE.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regD.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regC.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regB.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
outputEnable => regA.OUTPUTSELECT
clock => regA[0].CLK
clock => regA[1].CLK
clock => regA[2].CLK
clock => regA[3].CLK
clock => regA[4].CLK
clock => regA[5].CLK
clock => regA[6].CLK
clock => regA[7].CLK
clock => regA[8].CLK
clock => regA[9].CLK
clock => regA[10].CLK
clock => regA[11].CLK
clock => regA[12].CLK
clock => regA[13].CLK
clock => regA[14].CLK
clock => regA[15].CLK
clock => regB[0].CLK
clock => regB[1].CLK
clock => regB[2].CLK
clock => regB[3].CLK
clock => regB[4].CLK
clock => regB[5].CLK
clock => regB[6].CLK
clock => regB[7].CLK
clock => regB[8].CLK
clock => regB[9].CLK
clock => regB[10].CLK
clock => regB[11].CLK
clock => regB[12].CLK
clock => regB[13].CLK
clock => regB[14].CLK
clock => regB[15].CLK
clock => regC[0].CLK
clock => regC[1].CLK
clock => regC[2].CLK
clock => regC[3].CLK
clock => regC[4].CLK
clock => regC[5].CLK
clock => regC[6].CLK
clock => regC[7].CLK
clock => regC[8].CLK
clock => regC[9].CLK
clock => regC[10].CLK
clock => regC[11].CLK
clock => regC[12].CLK
clock => regC[13].CLK
clock => regC[14].CLK
clock => regC[15].CLK
clock => regD[0].CLK
clock => regD[1].CLK
clock => regD[2].CLK
clock => regD[3].CLK
clock => regD[4].CLK
clock => regD[5].CLK
clock => regD[6].CLK
clock => regD[7].CLK
clock => regD[8].CLK
clock => regD[9].CLK
clock => regD[10].CLK
clock => regD[11].CLK
clock => regD[12].CLK
clock => regD[13].CLK
clock => regD[14].CLK
clock => regD[15].CLK
clock => regE[0].CLK
clock => regE[1].CLK
clock => regE[2].CLK
clock => regE[3].CLK
clock => regE[4].CLK
clock => regE[5].CLK
clock => regE[6].CLK
clock => regE[7].CLK
clock => regE[8].CLK
clock => regE[9].CLK
clock => regE[10].CLK
clock => regE[11].CLK
clock => regE[12].CLK
clock => regE[13].CLK
clock => regE[14].CLK
clock => regE[15].CLK
clock => regF[0].CLK
clock => regF[1].CLK
clock => regF[2].CLK
clock => regF[3].CLK
clock => regF[4].CLK
clock => regF[5].CLK
clock => regF[6].CLK
clock => regF[7].CLK
clock => regF[8].CLK
clock => regF[9].CLK
clock => regF[10].CLK
clock => regF[11].CLK
clock => regF[12].CLK
clock => regF[13].CLK
clock => regF[14].CLK
clock => regF[15].CLK
clock => regG[0].CLK
clock => regG[1].CLK
clock => regG[2].CLK
clock => regG[3].CLK
clock => regG[4].CLK
clock => regG[5].CLK
clock => regG[6].CLK
clock => regG[7].CLK
clock => regG[8].CLK
clock => regG[9].CLK
clock => regG[10].CLK
clock => regG[11].CLK
clock => regG[12].CLK
clock => regG[13].CLK
clock => regG[14].CLK
clock => regG[15].CLK
clock => regH[0].CLK
clock => regH[1].CLK
clock => regH[2].CLK
clock => regH[3].CLK
clock => regH[4].CLK
clock => regH[5].CLK
clock => regH[6].CLK
clock => regH[7].CLK
clock => regH[8].CLK
clock => regH[9].CLK
clock => regH[10].CLK
clock => regH[11].CLK
clock => regH[12].CLK
clock => regH[13].CLK
clock => regH[14].CLK
clock => regH[15].CLK
clock => regI[0].CLK
clock => regI[1].CLK
clock => regI[2].CLK
clock => regI[3].CLK
clock => regI[4].CLK
clock => regI[5].CLK
clock => regI[6].CLK
clock => regI[7].CLK
clock => regI[8].CLK
clock => regI[9].CLK
clock => regI[10].CLK
clock => regI[11].CLK
clock => regI[12].CLK
clock => regI[13].CLK
clock => regI[14].CLK
clock => regI[15].CLK
clock => regJ[0].CLK
clock => regJ[1].CLK
clock => regJ[2].CLK
clock => regJ[3].CLK
clock => regJ[4].CLK
clock => regJ[5].CLK
clock => regJ[6].CLK
clock => regJ[7].CLK
clock => regJ[8].CLK
clock => regJ[9].CLK
clock => regJ[10].CLK
clock => regJ[11].CLK
clock => regJ[12].CLK
clock => regJ[13].CLK
clock => regJ[14].CLK
clock => regJ[15].CLK
clock => regK[0].CLK
clock => regK[1].CLK
clock => regK[2].CLK
clock => regK[3].CLK
clock => regK[4].CLK
clock => regK[5].CLK
clock => regK[6].CLK
clock => regK[7].CLK
clock => regK[8].CLK
clock => regK[9].CLK
clock => regK[10].CLK
clock => regK[11].CLK
clock => regK[12].CLK
clock => regK[13].CLK
clock => regK[14].CLK
clock => regK[15].CLK
clock => regL[0].CLK
clock => regL[1].CLK
clock => regL[2].CLK
clock => regL[3].CLK
clock => regL[4].CLK
clock => regL[5].CLK
clock => regL[6].CLK
clock => regL[7].CLK
clock => regL[8].CLK
clock => regL[9].CLK
clock => regL[10].CLK
clock => regL[11].CLK
clock => regL[12].CLK
clock => regL[13].CLK
clock => regL[14].CLK
clock => regL[15].CLK
clock => regM[0].CLK
clock => regM[1].CLK
clock => regM[2].CLK
clock => regM[3].CLK
clock => regM[4].CLK
clock => regM[5].CLK
clock => regM[6].CLK
clock => regM[7].CLK
clock => regM[8].CLK
clock => regM[9].CLK
clock => regM[10].CLK
clock => regM[11].CLK
clock => regM[12].CLK
clock => regM[13].CLK
clock => regM[14].CLK
clock => regM[15].CLK
clock => regN[0].CLK
clock => regN[1].CLK
clock => regN[2].CLK
clock => regN[3].CLK
clock => regN[4].CLK
clock => regN[5].CLK
clock => regN[6].CLK
clock => regN[7].CLK
clock => regN[8].CLK
clock => regN[9].CLK
clock => regN[10].CLK
clock => regN[11].CLK
clock => regN[12].CLK
clock => regN[13].CLK
clock => regN[14].CLK
clock => regN[15].CLK
clock => regO[0].CLK
clock => regO[1].CLK
clock => regO[2].CLK
clock => regO[3].CLK
clock => regO[4].CLK
clock => regO[5].CLK
clock => regO[6].CLK
clock => regO[7].CLK
clock => regO[8].CLK
clock => regO[9].CLK
clock => regO[10].CLK
clock => regO[11].CLK
clock => regO[12].CLK
clock => regO[13].CLK
clock => regO[14].CLK
clock => regO[15].CLK
clock => regP[0].CLK
clock => regP[1].CLK
clock => regP[2].CLK
clock => regP[3].CLK
clock => regP[4].CLK
clock => regP[5].CLK
clock => regP[6].CLK
clock => regP[7].CLK
clock => regP[8].CLK
clock => regP[9].CLK
clock => regP[10].CLK
clock => regP[11].CLK
clock => regP[12].CLK
clock => regP[13].CLK
clock => regP[14].CLK
clock => regP[15].CLK
clock => pattern[0].CLK
clock => pattern[1].CLK
clock => pattern[2].CLK
clock => pattern[3].CLK
clock => pattern[4].CLK
clock => select[0]~reg0.CLK
clock => select[1]~reg0.CLK
clock => select[2]~reg0.CLK
clock => select[3]~reg0.CLK
clock => select[4]~reg0.CLK
clock => select[5]~reg0.CLK
clock => select[6]~reg0.CLK
clock => select[7]~reg0.CLK
clock => SEG_H[0]~reg0.CLK
clock => SEG_H[1]~reg0.CLK
clock => SEG_H[2]~reg0.CLK
clock => SEG_H[3]~reg0.CLK
clock => SEG_H[4]~reg0.CLK
clock => SEG_H[5]~reg0.CLK
clock => SEG_H[6]~reg0.CLK
clock => SEG_H[7]~reg0.CLK
clock => SEG_G[0]~reg0.CLK
clock => SEG_G[1]~reg0.CLK
clock => SEG_G[2]~reg0.CLK
clock => SEG_G[3]~reg0.CLK
clock => SEG_G[4]~reg0.CLK
clock => SEG_G[5]~reg0.CLK
clock => SEG_G[6]~reg0.CLK
clock => SEG_G[7]~reg0.CLK
clock => SEG_F[0]~reg0.CLK
clock => SEG_F[1]~reg0.CLK
clock => SEG_F[2]~reg0.CLK
clock => SEG_F[3]~reg0.CLK
clock => SEG_F[4]~reg0.CLK
clock => SEG_F[5]~reg0.CLK
clock => SEG_F[6]~reg0.CLK
clock => SEG_F[7]~reg0.CLK
clock => SEG_E[0]~reg0.CLK
clock => SEG_E[1]~reg0.CLK
clock => SEG_E[2]~reg0.CLK
clock => SEG_E[3]~reg0.CLK
clock => SEG_E[4]~reg0.CLK
clock => SEG_E[5]~reg0.CLK
clock => SEG_E[6]~reg0.CLK
clock => SEG_E[7]~reg0.CLK
clock => SEG_D[0]~reg0.CLK
clock => SEG_D[1]~reg0.CLK
clock => SEG_D[2]~reg0.CLK
clock => SEG_D[3]~reg0.CLK
clock => SEG_D[4]~reg0.CLK
clock => SEG_D[5]~reg0.CLK
clock => SEG_D[6]~reg0.CLK
clock => SEG_D[7]~reg0.CLK
clock => SEG_C[0]~reg0.CLK
clock => SEG_C[1]~reg0.CLK
clock => SEG_C[2]~reg0.CLK
clock => SEG_C[3]~reg0.CLK
clock => SEG_C[4]~reg0.CLK
clock => SEG_C[5]~reg0.CLK
clock => SEG_C[6]~reg0.CLK
clock => SEG_C[7]~reg0.CLK
clock => SEG_B[0]~reg0.CLK
clock => SEG_B[1]~reg0.CLK
clock => SEG_B[2]~reg0.CLK
clock => SEG_B[3]~reg0.CLK
clock => SEG_B[4]~reg0.CLK
clock => SEG_B[5]~reg0.CLK
clock => SEG_B[6]~reg0.CLK
clock => SEG_B[7]~reg0.CLK
clock => SEG_A[0]~reg0.CLK
clock => SEG_A[1]~reg0.CLK
clock => SEG_A[2]~reg0.CLK
clock => SEG_A[3]~reg0.CLK
clock => SEG_A[4]~reg0.CLK
clock => SEG_A[5]~reg0.CLK
clock => SEG_A[6]~reg0.CLK
clock => SEG_A[7]~reg0.CLK
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regP.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regO.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regN.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regM.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regL.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regK.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regJ.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regI.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regH.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regG.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regF.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regE.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regD.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regC.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regB.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
reset => regA.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regP.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regO.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regN.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regM.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regL.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regK.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regJ.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regI.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regH.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regG.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regF.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regE.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regD.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regC.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regB.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
changeEnable => regA.OUTPUTSELECT
AR[0] => regA.DATAB
AR[1] => regA.DATAB
AR[2] => regA.DATAB
AR[3] => regA.DATAB
AR[4] => regA.DATAB
AR[5] => regA.DATAB
AR[6] => regA.DATAB
AR[7] => regA.DATAB
AR[8] => regA.DATAB
AR[9] => regA.DATAB
AR[10] => regA.DATAB
AR[11] => regA.DATAB
AR[12] => regA.DATAB
AR[13] => regA.DATAB
AR[14] => regA.DATAB
AR[15] => regA.DATAB
SEG_A[0] <= SEG_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[1] <= SEG_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[2] <= SEG_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[3] <= SEG_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[4] <= SEG_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[5] <= SEG_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[6] <= SEG_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_A[7] <= SEG_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[0] <= SEG_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[1] <= SEG_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[2] <= SEG_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[3] <= SEG_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[4] <= SEG_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[5] <= SEG_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[6] <= SEG_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_B[7] <= SEG_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[0] <= SEG_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[1] <= SEG_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[2] <= SEG_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[3] <= SEG_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[4] <= SEG_C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[5] <= SEG_C[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[6] <= SEG_C[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_C[7] <= SEG_C[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[0] <= SEG_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[1] <= SEG_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[2] <= SEG_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[3] <= SEG_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[4] <= SEG_D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[5] <= SEG_D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[6] <= SEG_D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_D[7] <= SEG_D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[0] <= SEG_E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[1] <= SEG_E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[2] <= SEG_E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[3] <= SEG_E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[4] <= SEG_E[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[5] <= SEG_E[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[6] <= SEG_E[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_E[7] <= SEG_E[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[0] <= SEG_F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[1] <= SEG_F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[2] <= SEG_F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[3] <= SEG_F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[4] <= SEG_F[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[5] <= SEG_F[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[6] <= SEG_F[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_F[7] <= SEG_F[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[0] <= SEG_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[1] <= SEG_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[2] <= SEG_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[3] <= SEG_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[4] <= SEG_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[5] <= SEG_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[6] <= SEG_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_G[7] <= SEG_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[0] <= SEG_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[1] <= SEG_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[2] <= SEG_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[3] <= SEG_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[4] <= SEG_H[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[5] <= SEG_H[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[6] <= SEG_H[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_H[7] <= SEG_H[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[0] <= select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[1] <= select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[2] <= select[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[3] <= select[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[4] <= select[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[5] <= select[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[6] <= select[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
select[7] <= select[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|IDEXRegister:inst20
ALUSrcAR_ID => ALUSrcAR_EX.DATAB
ALUOp_ID[0] => ALUOp_EX.DATAB
ALUOp_ID[1] => ALUOp_EX.DATAB
ALUOp_ID[2] => ALUOp_EX.DATAB
ALUOp_ID[3] => ALUOp_EX.DATAB
DRSrc_ID => DRSrc_EX.DATAB
outputEnable_ID => outputEnable_EX.DATAB
SZCVSrc_ID => SZCVSrc_EX.DATAB
memRead_ID => memRead_EX.DATAB
inputEnable_ID => inputEnable_EX.DATAB
memWrite_ID => memWrite_EX.DATAB
branch_ID => branch_EX.DATAB
regWrite_ID => regWrite_EX.DATAB
memToReg_ID => memToReg_EX.DATAB
IDFlush => ALUSrcAR_EX.OUTPUTSELECT
IDFlush => ALUOp_EX.OUTPUTSELECT
IDFlush => ALUOp_EX.OUTPUTSELECT
IDFlush => ALUOp_EX.OUTPUTSELECT
IDFlush => ALUOp_EX.OUTPUTSELECT
IDFlush => DRSrc_EX.OUTPUTSELECT
IDFlush => outputEnable_EX.OUTPUTSELECT
IDFlush => SZCVSrc_EX.OUTPUTSELECT
IDFlush => memRead_EX.OUTPUTSELECT
IDFlush => inputEnable_EX.OUTPUTSELECT
IDFlush => memWrite_EX.OUTPUTSELECT
IDFlush => branch_EX.OUTPUTSELECT
IDFlush => regWrite_EX.OUTPUTSELECT
IDFlush => memToReg_EX.OUTPUTSELECT
changeEnable => ALUSrcAR_EX.OUTPUTSELECT
changeEnable => ALUOp_EX.OUTPUTSELECT
changeEnable => ALUOp_EX.OUTPUTSELECT
changeEnable => ALUOp_EX.OUTPUTSELECT
changeEnable => ALUOp_EX.OUTPUTSELECT
changeEnable => DRSrc_EX.OUTPUTSELECT
changeEnable => outputEnable_EX.OUTPUTSELECT
changeEnable => SZCVSrc_EX.OUTPUTSELECT
changeEnable => memRead_EX.OUTPUTSELECT
changeEnable => inputEnable_EX.OUTPUTSELECT
changeEnable => memWrite_EX.OUTPUTSELECT
changeEnable => branch_EX.OUTPUTSELECT
changeEnable => regWrite_EX.OUTPUTSELECT
changeEnable => memToReg_EX.OUTPUTSELECT
reset => ALUSrcAR_EX.OUTPUTSELECT
reset => ALUOp_EX.OUTPUTSELECT
reset => ALUOp_EX.OUTPUTSELECT
reset => ALUOp_EX.OUTPUTSELECT
reset => ALUOp_EX.OUTPUTSELECT
reset => DRSrc_EX.OUTPUTSELECT
reset => outputEnable_EX.OUTPUTSELECT
reset => SZCVSrc_EX.OUTPUTSELECT
reset => memRead_EX.OUTPUTSELECT
reset => inputEnable_EX.OUTPUTSELECT
reset => memWrite_EX.OUTPUTSELECT
reset => branch_EX.OUTPUTSELECT
reset => regWrite_EX.OUTPUTSELECT
reset => memToReg_EX.OUTPUTSELECT
clock => memToReg_EX~reg0.CLK
clock => regWrite_EX~reg0.CLK
clock => branch_EX~reg0.CLK
clock => memWrite_EX~reg0.CLK
clock => inputEnable_EX~reg0.CLK
clock => memRead_EX~reg0.CLK
clock => SZCVSrc_EX~reg0.CLK
clock => outputEnable_EX~reg0.CLK
clock => DRSrc_EX~reg0.CLK
clock => ALUOp_EX[0]~reg0.CLK
clock => ALUOp_EX[1]~reg0.CLK
clock => ALUOp_EX[2]~reg0.CLK
clock => ALUOp_EX[3]~reg0.CLK
clock => ALUSrcAR_EX~reg0.CLK
ALUSrcAR_EX <= ALUSrcAR_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_EX[0] <= ALUOp_EX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_EX[1] <= ALUOp_EX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_EX[2] <= ALUOp_EX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOp_EX[3] <= ALUOp_EX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRSrc_EX <= DRSrc_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
outputEnable_EX <= outputEnable_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
SZCVSrc_EX <= SZCVSrc_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
memRead_EX <= memRead_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
inputEnable_EX <= inputEnable_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWrite_EX <= memWrite_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_EX <= branch_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite_EX <= regWrite_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE
memToReg_EX <= memToReg_EX~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|control:inst114
clock => inputEnable_IDEX.CLK
clock => halt_MEMWB.CLK
clock => halt_EXMEM.CLK
clock => halt_IDEX.CLK
clock => exec_pre.CLK
clock => systemRunning~reg0.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ALU_OP.DATAB
instruction[4] => Equal2.IN5
instruction[4] => Equal9.IN4
instruction[4] => Equal11.IN5
instruction[4] => Equal18.IN4
instruction[5] => ALU_OP.DATAB
instruction[5] => Equal2.IN4
instruction[5] => Equal3.IN4
instruction[5] => Equal9.IN5
instruction[5] => Equal11.IN4
instruction[6] => ALU_OP.DATAB
instruction[6] => Equal2.IN3
instruction[6] => Equal3.IN3
instruction[6] => Equal9.IN3
instruction[6] => Equal11.IN3
instruction[6] => Equal17.IN3
instruction[6] => Equal18.IN2
instruction[6] => Equal19.IN3
instruction[7] => ALU_OP.DATAB
instruction[7] => Equal2.IN2
instruction[7] => Equal3.IN2
instruction[7] => Equal8.IN2
instruction[7] => Equal9.IN2
instruction[7] => Equal11.IN2
instruction[7] => Equal17.IN2
instruction[7] => Equal18.IN3
instruction[7] => Equal19.IN2
instruction[8] => Equal13.IN7
instruction[8] => Equal14.IN4
instruction[8] => Equal15.IN7
instruction[8] => Equal16.IN5
instruction[9] => Equal13.IN6
instruction[9] => Equal14.IN7
instruction[9] => Equal15.IN4
instruction[9] => Equal16.IN4
instruction[10] => Equal4.IN5
instruction[10] => Equal13.IN5
instruction[10] => Equal14.IN6
instruction[10] => Equal15.IN6
instruction[10] => Equal16.IN7
instruction[11] => Equal4.IN3
instruction[11] => Equal7.IN4
instruction[11] => Equal12.IN4
instruction[11] => Equal13.IN3
instruction[11] => Equal14.IN3
instruction[11] => Equal15.IN3
instruction[11] => Equal16.IN3
instruction[12] => Equal4.IN2
instruction[12] => Equal7.IN3
instruction[12] => Equal12.IN3
instruction[12] => Equal13.IN2
instruction[12] => Equal14.IN2
instruction[12] => Equal15.IN2
instruction[12] => Equal16.IN2
instruction[12] => Equal20.IN3
instruction[13] => Equal4.IN1
instruction[13] => Equal7.IN2
instruction[13] => Equal12.IN1
instruction[13] => Equal13.IN1
instruction[13] => Equal14.IN1
instruction[13] => Equal15.IN1
instruction[13] => Equal16.IN1
instruction[13] => Equal20.IN2
instruction[14] => Equal2.IN1
instruction[14] => Equal3.IN1
instruction[14] => Equal4.IN4
instruction[14] => Equal5.IN1
instruction[14] => Equal6.IN1
instruction[14] => Equal7.IN1
instruction[14] => Equal8.IN1
instruction[14] => Equal9.IN1
instruction[14] => Equal10.IN0
instruction[14] => Equal11.IN1
instruction[14] => Equal12.IN2
instruction[14] => Equal13.IN4
instruction[14] => Equal14.IN5
instruction[14] => Equal15.IN5
instruction[14] => Equal16.IN6
instruction[14] => Equal17.IN1
instruction[14] => Equal18.IN1
instruction[14] => Equal19.IN1
instruction[14] => Equal20.IN1
instruction[15] => Equal2.IN0
instruction[15] => Equal3.IN0
instruction[15] => Equal4.IN0
instruction[15] => Equal5.IN0
instruction[15] => Equal6.IN0
instruction[15] => Equal7.IN0
instruction[15] => Equal8.IN0
instruction[15] => Equal9.IN0
instruction[15] => Equal10.IN1
instruction[15] => Equal11.IN0
instruction[15] => Equal12.IN0
instruction[15] => Equal13.IN0
instruction[15] => Equal14.IN0
instruction[15] => Equal15.IN0
instruction[15] => Equal16.IN0
instruction[15] => Equal17.IN0
instruction[15] => Equal18.IN0
instruction[15] => Equal19.IN0
instruction[15] => Equal20.IN0
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => systemRunning.OUTPUTSELECT
reset => exec_pre.OUTPUTSELECT
reset => halt_IDEX.OUTPUTSELECT
reset => halt_EXMEM.OUTPUTSELECT
reset => halt_MEMWB.OUTPUTSELECT
reset => inputEnable_IDEX.OUTPUTSELECT
exec => always0.IN1
exec => systemRunning.OUTPUTSELECT
exec => exec_pre.DATAA
exec => exec_pre.DATAB
SZCV[0] => branch.IN0
SZCV[1] => ~NO_FANOUT~
SZCV[2] => branch.IN1
SZCV[2] => branch.IN1
SZCV[2] => branch.IN1
SZCV[3] => branch.IN1
regDst <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
ALUSrcAR <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALU_OP.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALU_OP.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[2] <= ALU_OP.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[3] <= ALU_OP.DB_MAX_OUTPUT_PORT_TYPE
DRSrc <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
outputEnable <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
SZCVSrc <= SZCVSrc.DB_MAX_OUTPUT_PORT_TYPE
memRead <= memRead.DB_MAX_OUTPUT_PORT_TYPE
inputEnable <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
branch <= branch.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= regWrite.DB_MAX_OUTPUT_PORT_TYPE
memToReg <= memToReg.DB_MAX_OUTPUT_PORT_TYPE
notReadRsRd <= notReadRsRd.DB_MAX_OUTPUT_PORT_TYPE
systemRunning <= systemRunning~reg0.DB_MAX_OUTPUT_PORT_TYPE
IFFlush <= IFFlush.DB_MAX_OUTPUT_PORT_TYPE
PCWrite <= IFFlush.DB_MAX_OUTPUT_PORT_TYPE


|processor|fastclock:inst4
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|processor|fastclock:inst4|altpll:altpll_component
inclk[0] => fastclock_altpll:auto_generated.inclk[0]
inclk[1] => fastclock_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => fastclock_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= fastclock_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|processor|fastclock:inst4|altpll:altpll_component|fastclock_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|processor|IR:IR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|hazardDetectionUnit:inst25
IDEX_memRead => pipeline_stall.IN1
IDEX_memRead => pipeline_stall.IN1
IDEX_RegRd[0] => Equal0.IN2
IDEX_RegRd[0] => Equal1.IN2
IDEX_RegRd[1] => Equal0.IN1
IDEX_RegRd[1] => Equal1.IN1
IDEX_RegRd[2] => Equal0.IN0
IDEX_RegRd[2] => Equal1.IN0
IFID_Rs[0] => Equal0.IN5
IFID_Rs[1] => Equal0.IN4
IFID_Rs[2] => Equal0.IN3
IFID_Rd[0] => Equal1.IN5
IFID_Rd[1] => Equal1.IN4
IFID_Rd[2] => Equal1.IN3
notReadRsRd => pipeline_stall.IN1
notReadRsRd => pipeline_stall.IN1
branch => IFFlush.DATAIN
PCWrite <= pipeline_stall.DB_MAX_OUTPUT_PORT_TYPE
IFIDWrite <= pipeline_stall.DB_MAX_OUTPUT_PORT_TYPE
IFFlush <= branch.DB_MAX_OUTPUT_PORT_TYPE
IDFlush <= pipeline_stall.DB_MAX_OUTPUT_PORT_TYPE


|processor|register3:inst16
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer3:multiplexer_regDst
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|instructionMemory:instruction_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component
wren_a => altsyncram_0lk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0lk1:auto_generated.data_a[0]
data_a[1] => altsyncram_0lk1:auto_generated.data_a[1]
data_a[2] => altsyncram_0lk1:auto_generated.data_a[2]
data_a[3] => altsyncram_0lk1:auto_generated.data_a[3]
data_a[4] => altsyncram_0lk1:auto_generated.data_a[4]
data_a[5] => altsyncram_0lk1:auto_generated.data_a[5]
data_a[6] => altsyncram_0lk1:auto_generated.data_a[6]
data_a[7] => altsyncram_0lk1:auto_generated.data_a[7]
data_a[8] => altsyncram_0lk1:auto_generated.data_a[8]
data_a[9] => altsyncram_0lk1:auto_generated.data_a[9]
data_a[10] => altsyncram_0lk1:auto_generated.data_a[10]
data_a[11] => altsyncram_0lk1:auto_generated.data_a[11]
data_a[12] => altsyncram_0lk1:auto_generated.data_a[12]
data_a[13] => altsyncram_0lk1:auto_generated.data_a[13]
data_a[14] => altsyncram_0lk1:auto_generated.data_a[14]
data_a[15] => altsyncram_0lk1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0lk1:auto_generated.address_a[0]
address_a[1] => altsyncram_0lk1:auto_generated.address_a[1]
address_a[2] => altsyncram_0lk1:auto_generated.address_a[2]
address_a[3] => altsyncram_0lk1:auto_generated.address_a[3]
address_a[4] => altsyncram_0lk1:auto_generated.address_a[4]
address_a[5] => altsyncram_0lk1:auto_generated.address_a[5]
address_a[6] => altsyncram_0lk1:auto_generated.address_a[6]
address_a[7] => altsyncram_0lk1:auto_generated.address_a[7]
address_a[8] => altsyncram_0lk1:auto_generated.address_a[8]
address_a[9] => altsyncram_0lk1:auto_generated.address_a[9]
address_a[10] => altsyncram_0lk1:auto_generated.address_a[10]
address_a[11] => altsyncram_0lk1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0lk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0lk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0lk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0lk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0lk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0lk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0lk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0lk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0lk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_0lk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_0lk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_0lk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_0lk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_0lk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_0lk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_0lk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_0lk1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_0lk1:auto_generated
address_a[0] => altsyncram_gua2:altsyncram1.address_a[0]
address_a[1] => altsyncram_gua2:altsyncram1.address_a[1]
address_a[2] => altsyncram_gua2:altsyncram1.address_a[2]
address_a[3] => altsyncram_gua2:altsyncram1.address_a[3]
address_a[4] => altsyncram_gua2:altsyncram1.address_a[4]
address_a[5] => altsyncram_gua2:altsyncram1.address_a[5]
address_a[6] => altsyncram_gua2:altsyncram1.address_a[6]
address_a[7] => altsyncram_gua2:altsyncram1.address_a[7]
address_a[8] => altsyncram_gua2:altsyncram1.address_a[8]
address_a[9] => altsyncram_gua2:altsyncram1.address_a[9]
address_a[10] => altsyncram_gua2:altsyncram1.address_a[10]
address_a[11] => altsyncram_gua2:altsyncram1.address_a[11]
clock0 => altsyncram_gua2:altsyncram1.clock0
data_a[0] => altsyncram_gua2:altsyncram1.data_a[0]
data_a[1] => altsyncram_gua2:altsyncram1.data_a[1]
data_a[2] => altsyncram_gua2:altsyncram1.data_a[2]
data_a[3] => altsyncram_gua2:altsyncram1.data_a[3]
data_a[4] => altsyncram_gua2:altsyncram1.data_a[4]
data_a[5] => altsyncram_gua2:altsyncram1.data_a[5]
data_a[6] => altsyncram_gua2:altsyncram1.data_a[6]
data_a[7] => altsyncram_gua2:altsyncram1.data_a[7]
data_a[8] => altsyncram_gua2:altsyncram1.data_a[8]
data_a[9] => altsyncram_gua2:altsyncram1.data_a[9]
data_a[10] => altsyncram_gua2:altsyncram1.data_a[10]
data_a[11] => altsyncram_gua2:altsyncram1.data_a[11]
data_a[12] => altsyncram_gua2:altsyncram1.data_a[12]
data_a[13] => altsyncram_gua2:altsyncram1.data_a[13]
data_a[14] => altsyncram_gua2:altsyncram1.data_a[14]
data_a[15] => altsyncram_gua2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_gua2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_gua2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_gua2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_gua2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_gua2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_gua2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_gua2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_gua2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_gua2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_gua2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_gua2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_gua2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_gua2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_gua2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_gua2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_gua2:altsyncram1.q_a[15]
wren_a => altsyncram_gua2:altsyncram1.wren_a


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_0lk1:auto_generated|altsyncram_gua2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_0lk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_0lk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_0lk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|processor|instructionMemory:instruction_memory|altsyncram:altsyncram_component|altsyncram_0lk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|PC:PC
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_branch
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|incrementer:incrementer_inst
pc_pre[0] => Add0.IN32
pc_pre[1] => Add0.IN31
pc_pre[2] => Add0.IN30
pc_pre[3] => Add0.IN29
pc_pre[4] => Add0.IN28
pc_pre[5] => Add0.IN27
pc_pre[6] => Add0.IN26
pc_pre[7] => Add0.IN25
pc_pre[8] => Add0.IN24
pc_pre[9] => Add0.IN23
pc_pre[10] => Add0.IN22
pc_pre[11] => Add0.IN21
pc_pre[12] => Add0.IN20
pc_pre[13] => Add0.IN19
pc_pre[14] => Add0.IN18
pc_pre[15] => Add0.IN17
pc_post[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc_post[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processor|adder16:inst
a[0] => Add0.IN16
a[1] => Add0.IN15
a[2] => Add0.IN14
a[3] => Add0.IN13
a[4] => Add0.IN12
a[5] => Add0.IN11
a[6] => Add0.IN10
a[7] => Add0.IN9
a[8] => Add0.IN8
a[9] => Add0.IN7
a[10] => Add0.IN6
a[11] => Add0.IN5
a[12] => Add0.IN4
a[13] => Add0.IN3
a[14] => Add0.IN2
a[15] => Add0.IN1
b[0] => Add0.IN32
b[1] => Add0.IN31
b[2] => Add0.IN30
b[3] => Add0.IN29
b[4] => Add0.IN28
b[5] => Add0.IN27
b[6] => Add0.IN26
b[7] => Add0.IN25
b[8] => Add0.IN24
b[9] => Add0.IN23
b[10] => Add0.IN22
b[11] => Add0.IN21
b[12] => Add0.IN20
b[13] => Add0.IN19
b[14] => Add0.IN18
b[15] => Add0.IN17
aPlusB[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
aPlusB[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processor|signExtend:signExtendD
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[7] => out[15].DATAIN
in[7] => out[14].DATAIN
in[7] => out[13].DATAIN
in[7] => out[12].DATAIN
in[7] => out[11].DATAIN
in[7] => out[10].DATAIN
in[7] => out[9].DATAIN
in[7] => out[8].DATAIN
out[0] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[7].DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:PC_IFID
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer4:multiplexer_SZCZSrc
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer4:multiplexer_SZCVAluOrShifter
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|alu:inst19
inA[0] => Add1.IN17
inA[0] => OUT.IN0
inA[0] => OUT.IN0
inA[0] => OUT.IN0
inA[0] => Add2.IN17
inA[1] => Add1.IN16
inA[1] => OUT.IN0
inA[1] => OUT.IN0
inA[1] => OUT.IN0
inA[1] => Add2.IN16
inA[2] => Add1.IN15
inA[2] => OUT.IN0
inA[2] => OUT.IN0
inA[2] => OUT.IN0
inA[2] => Add2.IN15
inA[3] => Add1.IN14
inA[3] => OUT.IN0
inA[3] => OUT.IN0
inA[3] => OUT.IN0
inA[3] => Add2.IN14
inA[4] => Add1.IN13
inA[4] => OUT.IN0
inA[4] => OUT.IN0
inA[4] => OUT.IN0
inA[4] => Add2.IN13
inA[5] => Add1.IN12
inA[5] => OUT.IN0
inA[5] => OUT.IN0
inA[5] => OUT.IN0
inA[5] => Add2.IN12
inA[6] => Add1.IN11
inA[6] => OUT.IN0
inA[6] => OUT.IN0
inA[6] => OUT.IN0
inA[6] => Add2.IN11
inA[7] => Add1.IN10
inA[7] => OUT.IN0
inA[7] => OUT.IN0
inA[7] => OUT.IN0
inA[7] => Add2.IN10
inA[8] => Add1.IN9
inA[8] => OUT.IN0
inA[8] => OUT.IN0
inA[8] => OUT.IN0
inA[8] => Add2.IN9
inA[9] => Add1.IN8
inA[9] => OUT.IN0
inA[9] => OUT.IN0
inA[9] => OUT.IN0
inA[9] => Add2.IN8
inA[10] => Add1.IN7
inA[10] => OUT.IN0
inA[10] => OUT.IN0
inA[10] => OUT.IN0
inA[10] => Add2.IN7
inA[11] => Add1.IN6
inA[11] => OUT.IN0
inA[11] => OUT.IN0
inA[11] => OUT.IN0
inA[11] => Add2.IN6
inA[12] => Add1.IN5
inA[12] => OUT.IN0
inA[12] => OUT.IN0
inA[12] => OUT.IN0
inA[12] => Add2.IN5
inA[13] => Add1.IN4
inA[13] => OUT.IN0
inA[13] => OUT.IN0
inA[13] => OUT.IN0
inA[13] => Add2.IN4
inA[14] => Add1.IN3
inA[14] => OUT.IN0
inA[14] => OUT.IN0
inA[14] => OUT.IN0
inA[14] => Add2.IN3
inA[15] => Add1.IN1
inA[15] => OUT.IN0
inA[15] => OUT.IN0
inA[15] => OUT.IN0
inA[15] => Add2.IN1
inA[15] => OUT.IN1
inA[15] => Add1.IN2
inA[15] => Add2.IN2
inA[15] => OUT.IN1
inA[15] => OUT.IN0
inB[0] => Add1.IN34
inB[0] => OUT.IN1
inB[0] => OUT.IN1
inB[0] => OUT.IN1
inB[0] => Mux19.IN19
inB[0] => Add0.IN34
inB[0] => Equal5.IN31
inB[1] => Add1.IN33
inB[1] => OUT.IN1
inB[1] => OUT.IN1
inB[1] => OUT.IN1
inB[1] => Mux18.IN19
inB[1] => Add0.IN33
inB[1] => Equal5.IN30
inB[2] => Add1.IN32
inB[2] => OUT.IN1
inB[2] => OUT.IN1
inB[2] => OUT.IN1
inB[2] => Mux17.IN19
inB[2] => Add0.IN32
inB[2] => Equal5.IN29
inB[3] => Add1.IN31
inB[3] => OUT.IN1
inB[3] => OUT.IN1
inB[3] => OUT.IN1
inB[3] => Mux16.IN19
inB[3] => Add0.IN31
inB[3] => Equal5.IN28
inB[4] => Add1.IN30
inB[4] => OUT.IN1
inB[4] => OUT.IN1
inB[4] => OUT.IN1
inB[4] => Mux15.IN19
inB[4] => Add0.IN30
inB[4] => Equal5.IN27
inB[5] => Add1.IN29
inB[5] => OUT.IN1
inB[5] => OUT.IN1
inB[5] => OUT.IN1
inB[5] => Mux14.IN19
inB[5] => Add0.IN29
inB[5] => Equal5.IN26
inB[6] => Add1.IN28
inB[6] => OUT.IN1
inB[6] => OUT.IN1
inB[6] => OUT.IN1
inB[6] => Mux13.IN19
inB[6] => Add0.IN28
inB[6] => Equal5.IN25
inB[7] => Add1.IN27
inB[7] => OUT.IN1
inB[7] => OUT.IN1
inB[7] => OUT.IN1
inB[7] => Mux12.IN19
inB[7] => Add0.IN27
inB[7] => Equal5.IN24
inB[8] => Add1.IN26
inB[8] => OUT.IN1
inB[8] => OUT.IN1
inB[8] => OUT.IN1
inB[8] => Mux11.IN19
inB[8] => Add0.IN26
inB[8] => Equal5.IN23
inB[9] => Add1.IN25
inB[9] => OUT.IN1
inB[9] => OUT.IN1
inB[9] => OUT.IN1
inB[9] => Mux10.IN19
inB[9] => Add0.IN25
inB[9] => Equal5.IN22
inB[10] => Add1.IN24
inB[10] => OUT.IN1
inB[10] => OUT.IN1
inB[10] => OUT.IN1
inB[10] => Mux9.IN19
inB[10] => Add0.IN24
inB[10] => Equal5.IN21
inB[11] => Add1.IN23
inB[11] => OUT.IN1
inB[11] => OUT.IN1
inB[11] => OUT.IN1
inB[11] => Mux8.IN19
inB[11] => Add0.IN23
inB[11] => Equal5.IN20
inB[12] => Add1.IN22
inB[12] => OUT.IN1
inB[12] => OUT.IN1
inB[12] => OUT.IN1
inB[12] => Mux7.IN19
inB[12] => Add0.IN22
inB[12] => Equal5.IN19
inB[13] => Add1.IN21
inB[13] => OUT.IN1
inB[13] => OUT.IN1
inB[13] => OUT.IN1
inB[13] => Mux6.IN19
inB[13] => Add0.IN21
inB[13] => Equal5.IN18
inB[14] => Add1.IN20
inB[14] => OUT.IN1
inB[14] => OUT.IN1
inB[14] => OUT.IN1
inB[14] => Mux5.IN19
inB[14] => Add0.IN20
inB[14] => Equal5.IN17
inB[15] => Add1.IN18
inB[15] => OUT.IN1
inB[15] => OUT.IN1
inB[15] => OUT.IN1
inB[15] => Mux0.IN19
inB[15] => Mux4.IN19
inB[15] => Add1.IN19
inB[15] => Add0.IN18
inB[15] => Add0.IN19
inB[15] => OUT.IN1
inB[15] => Equal5.IN16
op[0] => Mux0.IN18
op[0] => Mux1.IN19
op[0] => Mux2.IN19
op[0] => Mux3.IN19
op[0] => Mux4.IN18
op[0] => Mux5.IN18
op[0] => Mux6.IN18
op[0] => Mux7.IN18
op[0] => Mux8.IN18
op[0] => Mux9.IN18
op[0] => Mux10.IN18
op[0] => Mux11.IN18
op[0] => Mux12.IN18
op[0] => Mux13.IN18
op[0] => Mux14.IN18
op[0] => Mux15.IN18
op[0] => Mux16.IN18
op[0] => Mux17.IN18
op[0] => Mux18.IN18
op[0] => Mux19.IN18
op[1] => Mux0.IN17
op[1] => Mux1.IN18
op[1] => Mux2.IN18
op[1] => Mux3.IN18
op[1] => Mux4.IN17
op[1] => Mux5.IN17
op[1] => Mux6.IN17
op[1] => Mux7.IN17
op[1] => Mux8.IN17
op[1] => Mux9.IN17
op[1] => Mux10.IN17
op[1] => Mux11.IN17
op[1] => Mux12.IN17
op[1] => Mux13.IN17
op[1] => Mux14.IN17
op[1] => Mux15.IN17
op[1] => Mux16.IN17
op[1] => Mux17.IN17
op[1] => Mux18.IN17
op[1] => Mux19.IN17
op[2] => Mux0.IN16
op[2] => Mux1.IN17
op[2] => Mux2.IN17
op[2] => Mux3.IN17
op[2] => Mux4.IN16
op[2] => Mux5.IN16
op[2] => Mux6.IN16
op[2] => Mux7.IN16
op[2] => Mux8.IN16
op[2] => Mux9.IN16
op[2] => Mux10.IN16
op[2] => Mux11.IN16
op[2] => Mux12.IN16
op[2] => Mux13.IN16
op[2] => Mux14.IN16
op[2] => Mux15.IN16
op[2] => Mux16.IN16
op[2] => Mux17.IN16
op[2] => Mux18.IN16
op[2] => Mux19.IN16
op[3] => Mux0.IN15
op[3] => Mux1.IN16
op[3] => Mux2.IN16
op[3] => Mux3.IN16
op[3] => Mux4.IN15
op[3] => Mux5.IN15
op[3] => Mux6.IN15
op[3] => Mux7.IN15
op[3] => Mux8.IN15
op[3] => Mux9.IN15
op[3] => Mux10.IN15
op[3] => Mux11.IN15
op[3] => Mux12.IN15
op[3] => Mux13.IN15
op[3] => Mux14.IN15
op[3] => Mux15.IN15
op[3] => Mux16.IN15
op[3] => Mux17.IN15
op[3] => Mux18.IN15
op[3] => Mux19.IN15
out[0] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SZCV[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SZCV[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
SZCV[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
SZCV[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_fwdb10_11
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|register4:FwdAFwdB_IDEX
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|forwardingUnit:inst2
IDEX_RegRd[0] => Equal0.IN2
IDEX_RegRd[0] => Equal2.IN2
IDEX_RegRd[1] => Equal0.IN1
IDEX_RegRd[1] => Equal2.IN1
IDEX_RegRd[2] => Equal0.IN0
IDEX_RegRd[2] => Equal2.IN0
EXMEM_RegRd[0] => Equal1.IN2
EXMEM_RegRd[0] => Equal3.IN2
EXMEM_RegRd[1] => Equal1.IN1
EXMEM_RegRd[1] => Equal3.IN1
EXMEM_RegRd[2] => Equal1.IN0
EXMEM_RegRd[2] => Equal3.IN0
IFID_RegRs[0] => Equal0.IN5
IFID_RegRs[0] => Equal1.IN5
IFID_RegRs[1] => Equal0.IN4
IFID_RegRs[1] => Equal1.IN4
IFID_RegRs[2] => Equal0.IN3
IFID_RegRs[2] => Equal1.IN3
IFID_RegRd[0] => Equal2.IN5
IFID_RegRd[0] => Equal3.IN5
IFID_RegRd[1] => Equal2.IN4
IFID_RegRd[1] => Equal3.IN4
IFID_RegRd[2] => Equal2.IN3
IFID_RegRd[2] => Equal3.IN3
IDEX_RegWrite => FwdA.IN1
IDEX_RegWrite => FwdB.IN1
EXMEM_RegWrite => FwdA.IN1
EXMEM_RegWrite => FwdB.IN1
FwdA[0] <= FwdA.DB_MAX_OUTPUT_PORT_TYPE
FwdA[1] <= FwdA.DB_MAX_OUTPUT_PORT_TYPE
FwdB[0] <= FwdB.DB_MAX_OUTPUT_PORT_TYPE
FwdB[1] <= FwdB.DB_MAX_OUTPUT_PORT_TYPE


|processor|EXMEMRegister:inst22
memRead_EX => memRead_MEM.DATAB
inputEnable_EX => inputEnable_MEM.DATAB
memWrite_EX => memWrite_MEM.DATAB
branch_EX => branch_MEM.DATAB
regWrite_EX => regWrite_MEM.DATAB
memToReg_EX => memToReg_MEM.DATAB
changeEnable => memRead_MEM.OUTPUTSELECT
changeEnable => inputEnable_MEM.OUTPUTSELECT
changeEnable => memWrite_MEM.OUTPUTSELECT
changeEnable => branch_MEM.OUTPUTSELECT
changeEnable => regWrite_MEM.OUTPUTSELECT
changeEnable => memToReg_MEM.OUTPUTSELECT
reset => memRead_MEM.OUTPUTSELECT
reset => inputEnable_MEM.OUTPUTSELECT
reset => memWrite_MEM.OUTPUTSELECT
reset => branch_MEM.OUTPUTSELECT
reset => regWrite_MEM.OUTPUTSELECT
reset => memToReg_MEM.OUTPUTSELECT
clock => memToReg_MEM~reg0.CLK
clock => regWrite_MEM~reg0.CLK
clock => branch_MEM~reg0.CLK
clock => memWrite_MEM~reg0.CLK
clock => inputEnable_MEM~reg0.CLK
clock => memRead_MEM~reg0.CLK
memRead_MEM <= memRead_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
inputEnable_MEM <= inputEnable_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
memWrite_MEM <= memWrite_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_MEM <= branch_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
regWrite_MEM <= regWrite_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE
memToReg_MEM <= memToReg_MEM~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|register3:inst17
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_fwdb01
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:BR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|registerFile:inst13
Rs[0] => Equal0.IN2
Rs[0] => Mux0.IN2
Rs[0] => Mux1.IN2
Rs[0] => Mux2.IN2
Rs[0] => Mux3.IN2
Rs[0] => Mux4.IN2
Rs[0] => Mux5.IN2
Rs[0] => Mux6.IN2
Rs[0] => Mux7.IN2
Rs[0] => Mux8.IN2
Rs[0] => Mux9.IN2
Rs[0] => Mux10.IN2
Rs[0] => Mux11.IN2
Rs[0] => Mux12.IN2
Rs[0] => Mux13.IN2
Rs[0] => Mux14.IN2
Rs[0] => Mux15.IN2
Rs[1] => Equal0.IN1
Rs[1] => Mux0.IN1
Rs[1] => Mux1.IN1
Rs[1] => Mux2.IN1
Rs[1] => Mux3.IN1
Rs[1] => Mux4.IN1
Rs[1] => Mux5.IN1
Rs[1] => Mux6.IN1
Rs[1] => Mux7.IN1
Rs[1] => Mux8.IN1
Rs[1] => Mux9.IN1
Rs[1] => Mux10.IN1
Rs[1] => Mux11.IN1
Rs[1] => Mux12.IN1
Rs[1] => Mux13.IN1
Rs[1] => Mux14.IN1
Rs[1] => Mux15.IN1
Rs[2] => Equal0.IN0
Rs[2] => Mux0.IN0
Rs[2] => Mux1.IN0
Rs[2] => Mux2.IN0
Rs[2] => Mux3.IN0
Rs[2] => Mux4.IN0
Rs[2] => Mux5.IN0
Rs[2] => Mux6.IN0
Rs[2] => Mux7.IN0
Rs[2] => Mux8.IN0
Rs[2] => Mux9.IN0
Rs[2] => Mux10.IN0
Rs[2] => Mux11.IN0
Rs[2] => Mux12.IN0
Rs[2] => Mux13.IN0
Rs[2] => Mux14.IN0
Rs[2] => Mux15.IN0
Rd[0] => Equal1.IN2
Rd[0] => Mux16.IN2
Rd[0] => Mux17.IN2
Rd[0] => Mux18.IN2
Rd[0] => Mux19.IN2
Rd[0] => Mux20.IN2
Rd[0] => Mux21.IN2
Rd[0] => Mux22.IN2
Rd[0] => Mux23.IN2
Rd[0] => Mux24.IN2
Rd[0] => Mux25.IN2
Rd[0] => Mux26.IN2
Rd[0] => Mux27.IN2
Rd[0] => Mux28.IN2
Rd[0] => Mux29.IN2
Rd[0] => Mux30.IN2
Rd[0] => Mux31.IN2
Rd[1] => Equal1.IN1
Rd[1] => Mux16.IN1
Rd[1] => Mux17.IN1
Rd[1] => Mux18.IN1
Rd[1] => Mux19.IN1
Rd[1] => Mux20.IN1
Rd[1] => Mux21.IN1
Rd[1] => Mux22.IN1
Rd[1] => Mux23.IN1
Rd[1] => Mux24.IN1
Rd[1] => Mux25.IN1
Rd[1] => Mux26.IN1
Rd[1] => Mux27.IN1
Rd[1] => Mux28.IN1
Rd[1] => Mux29.IN1
Rd[1] => Mux30.IN1
Rd[1] => Mux31.IN1
Rd[2] => Equal1.IN0
Rd[2] => Mux16.IN0
Rd[2] => Mux17.IN0
Rd[2] => Mux18.IN0
Rd[2] => Mux19.IN0
Rd[2] => Mux20.IN0
Rd[2] => Mux21.IN0
Rd[2] => Mux22.IN0
Rd[2] => Mux23.IN0
Rd[2] => Mux24.IN0
Rd[2] => Mux25.IN0
Rd[2] => Mux26.IN0
Rd[2] => Mux27.IN0
Rd[2] => Mux28.IN0
Rd[2] => Mux29.IN0
Rd[2] => Mux30.IN0
Rd[2] => Mux31.IN0
regWrite => READ_REG.IN1
regWrite => READ_REG.IN1
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
regWrite => r.OUTPUTSELECT
writeData[0] => READ_REG.DATAB
writeData[0] => READ_REG.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[0] => r.DATAB
writeData[1] => READ_REG.DATAB
writeData[1] => READ_REG.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[1] => r.DATAB
writeData[2] => READ_REG.DATAB
writeData[2] => READ_REG.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[2] => r.DATAB
writeData[3] => READ_REG.DATAB
writeData[3] => READ_REG.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[3] => r.DATAB
writeData[4] => READ_REG.DATAB
writeData[4] => READ_REG.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[4] => r.DATAB
writeData[5] => READ_REG.DATAB
writeData[5] => READ_REG.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[5] => r.DATAB
writeData[6] => READ_REG.DATAB
writeData[6] => READ_REG.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[6] => r.DATAB
writeData[7] => READ_REG.DATAB
writeData[7] => READ_REG.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[7] => r.DATAB
writeData[8] => READ_REG.DATAB
writeData[8] => READ_REG.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[8] => r.DATAB
writeData[9] => READ_REG.DATAB
writeData[9] => READ_REG.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[9] => r.DATAB
writeData[10] => READ_REG.DATAB
writeData[10] => READ_REG.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[10] => r.DATAB
writeData[11] => READ_REG.DATAB
writeData[11] => READ_REG.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[11] => r.DATAB
writeData[12] => READ_REG.DATAB
writeData[12] => READ_REG.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[12] => r.DATAB
writeData[13] => READ_REG.DATAB
writeData[13] => READ_REG.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[13] => r.DATAB
writeData[14] => READ_REG.DATAB
writeData[14] => READ_REG.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[14] => r.DATAB
writeData[15] => READ_REG.DATAB
writeData[15] => READ_REG.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeData[15] => r.DATAB
writeRegister[0] => Equal0.IN5
writeRegister[0] => Equal1.IN5
writeRegister[0] => Decoder0.IN2
writeRegister[1] => Equal0.IN4
writeRegister[1] => Equal1.IN4
writeRegister[1] => Decoder0.IN1
writeRegister[2] => Equal0.IN3
writeRegister[2] => Equal1.IN3
writeRegister[2] => Decoder0.IN0
clock => r[0][0].CLK
clock => r[0][1].CLK
clock => r[0][2].CLK
clock => r[0][3].CLK
clock => r[0][4].CLK
clock => r[0][5].CLK
clock => r[0][6].CLK
clock => r[0][7].CLK
clock => r[0][8].CLK
clock => r[0][9].CLK
clock => r[0][10].CLK
clock => r[0][11].CLK
clock => r[0][12].CLK
clock => r[0][13].CLK
clock => r[0][14].CLK
clock => r[0][15].CLK
clock => r[1][0].CLK
clock => r[1][1].CLK
clock => r[1][2].CLK
clock => r[1][3].CLK
clock => r[1][4].CLK
clock => r[1][5].CLK
clock => r[1][6].CLK
clock => r[1][7].CLK
clock => r[1][8].CLK
clock => r[1][9].CLK
clock => r[1][10].CLK
clock => r[1][11].CLK
clock => r[1][12].CLK
clock => r[1][13].CLK
clock => r[1][14].CLK
clock => r[1][15].CLK
clock => r[2][0].CLK
clock => r[2][1].CLK
clock => r[2][2].CLK
clock => r[2][3].CLK
clock => r[2][4].CLK
clock => r[2][5].CLK
clock => r[2][6].CLK
clock => r[2][7].CLK
clock => r[2][8].CLK
clock => r[2][9].CLK
clock => r[2][10].CLK
clock => r[2][11].CLK
clock => r[2][12].CLK
clock => r[2][13].CLK
clock => r[2][14].CLK
clock => r[2][15].CLK
clock => r[3][0].CLK
clock => r[3][1].CLK
clock => r[3][2].CLK
clock => r[3][3].CLK
clock => r[3][4].CLK
clock => r[3][5].CLK
clock => r[3][6].CLK
clock => r[3][7].CLK
clock => r[3][8].CLK
clock => r[3][9].CLK
clock => r[3][10].CLK
clock => r[3][11].CLK
clock => r[3][12].CLK
clock => r[3][13].CLK
clock => r[3][14].CLK
clock => r[3][15].CLK
clock => r[4][0].CLK
clock => r[4][1].CLK
clock => r[4][2].CLK
clock => r[4][3].CLK
clock => r[4][4].CLK
clock => r[4][5].CLK
clock => r[4][6].CLK
clock => r[4][7].CLK
clock => r[4][8].CLK
clock => r[4][9].CLK
clock => r[4][10].CLK
clock => r[4][11].CLK
clock => r[4][12].CLK
clock => r[4][13].CLK
clock => r[4][14].CLK
clock => r[4][15].CLK
clock => r[5][0].CLK
clock => r[5][1].CLK
clock => r[5][2].CLK
clock => r[5][3].CLK
clock => r[5][4].CLK
clock => r[5][5].CLK
clock => r[5][6].CLK
clock => r[5][7].CLK
clock => r[5][8].CLK
clock => r[5][9].CLK
clock => r[5][10].CLK
clock => r[5][11].CLK
clock => r[5][12].CLK
clock => r[5][13].CLK
clock => r[5][14].CLK
clock => r[5][15].CLK
clock => r[6][0].CLK
clock => r[6][1].CLK
clock => r[6][2].CLK
clock => r[6][3].CLK
clock => r[6][4].CLK
clock => r[6][5].CLK
clock => r[6][6].CLK
clock => r[6][7].CLK
clock => r[6][8].CLK
clock => r[6][9].CLK
clock => r[6][10].CLK
clock => r[6][11].CLK
clock => r[6][12].CLK
clock => r[6][13].CLK
clock => r[6][14].CLK
clock => r[6][15].CLK
clock => r[7][0].CLK
clock => r[7][1].CLK
clock => r[7][2].CLK
clock => r[7][3].CLK
clock => r[7][4].CLK
clock => r[7][5].CLK
clock => r[7][6].CLK
clock => r[7][7].CLK
clock => r[7][8].CLK
clock => r[7][9].CLK
clock => r[7][10].CLK
clock => r[7][11].CLK
clock => r[7][12].CLK
clock => r[7][13].CLK
clock => r[7][14].CLK
clock => r[7][15].CLK
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
reset => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
changeEnable => r.OUTPUTSELECT
AR[0] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[1] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[2] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[3] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[4] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[5] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[6] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[7] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[8] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[9] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[10] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[11] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[12] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[13] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[14] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
AR[15] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[0] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[1] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[2] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[3] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[4] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[5] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[6] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[7] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[8] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[9] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[10] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[11] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[12] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[13] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[14] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE
BR[15] <= READ_REG.DB_MAX_OUTPUT_PORT_TYPE


|processor|MEMWBRegister:inst21
regWrite_MEM => regWrite_WB.DATAB
memToReg_MEM => memToReg_WB.DATAB
changeEnable => regWrite_WB.OUTPUTSELECT
changeEnable => memToReg_WB.OUTPUTSELECT
reset => regWrite_WB.OUTPUTSELECT
reset => memToReg_WB.OUTPUTSELECT
clock => memToReg_WB~reg0.CLK
clock => regWrite_WB~reg0.CLK
regWrite_WB <= regWrite_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE
memToReg_WB <= memToReg_WB~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_memToReg
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:DR_MEMWB
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:DR_EXMEM
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_DRSrc
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|shifter:shifter_inst
BR[0] => ShiftLeft1.IN28
BR[0] => Mux0.IN15
BR[0] => ShiftRight1.IN28
BR[0] => Mux1.IN19
BR[0] => ShiftLeft0.IN31
BR[0] => ShiftLeft0.IN32
BR[0] => ShiftRight0.IN32
BR[1] => ShiftLeft1.IN27
BR[1] => Mux0.IN14
BR[1] => ShiftRight1.IN27
BR[1] => Mux1.IN18
BR[1] => ShiftLeft0.IN29
BR[1] => ShiftLeft0.IN30
BR[1] => ShiftRight0.IN31
BR[2] => ShiftLeft1.IN26
BR[2] => Mux0.IN13
BR[2] => ShiftRight1.IN26
BR[2] => Mux1.IN17
BR[2] => ShiftLeft0.IN27
BR[2] => ShiftLeft0.IN28
BR[2] => ShiftRight0.IN30
BR[3] => ShiftLeft1.IN25
BR[3] => Mux0.IN12
BR[3] => ShiftRight1.IN25
BR[3] => Mux1.IN16
BR[3] => ShiftLeft0.IN25
BR[3] => ShiftLeft0.IN26
BR[3] => ShiftRight0.IN29
BR[4] => ShiftLeft1.IN24
BR[4] => Mux0.IN11
BR[4] => ShiftRight1.IN24
BR[4] => Mux1.IN15
BR[4] => ShiftLeft0.IN23
BR[4] => ShiftLeft0.IN24
BR[4] => ShiftRight0.IN28
BR[5] => ShiftLeft1.IN23
BR[5] => Mux0.IN10
BR[5] => ShiftRight1.IN23
BR[5] => Mux1.IN14
BR[5] => ShiftLeft0.IN21
BR[5] => ShiftLeft0.IN22
BR[5] => ShiftRight0.IN27
BR[6] => ShiftLeft1.IN22
BR[6] => Mux0.IN9
BR[6] => ShiftRight1.IN22
BR[6] => Mux1.IN13
BR[6] => ShiftLeft0.IN19
BR[6] => ShiftLeft0.IN20
BR[6] => ShiftRight0.IN26
BR[7] => ShiftLeft1.IN21
BR[7] => Mux0.IN8
BR[7] => ShiftRight1.IN21
BR[7] => Mux1.IN12
BR[7] => ShiftLeft0.IN17
BR[7] => ShiftLeft0.IN18
BR[7] => ShiftRight0.IN25
BR[8] => ShiftLeft1.IN20
BR[8] => Mux0.IN7
BR[8] => ShiftRight1.IN20
BR[8] => Mux1.IN11
BR[8] => ShiftLeft0.IN15
BR[8] => ShiftLeft0.IN16
BR[8] => ShiftRight0.IN24
BR[9] => ShiftLeft1.IN19
BR[9] => Mux0.IN6
BR[9] => ShiftRight1.IN19
BR[9] => Mux1.IN10
BR[9] => ShiftLeft0.IN13
BR[9] => ShiftLeft0.IN14
BR[9] => ShiftRight0.IN23
BR[10] => ShiftLeft1.IN18
BR[10] => Mux0.IN5
BR[10] => ShiftRight1.IN18
BR[10] => Mux1.IN9
BR[10] => ShiftLeft0.IN11
BR[10] => ShiftLeft0.IN12
BR[10] => ShiftRight0.IN22
BR[11] => ShiftLeft1.IN17
BR[11] => Mux0.IN4
BR[11] => ShiftRight1.IN17
BR[11] => Mux1.IN8
BR[11] => ShiftLeft0.IN9
BR[11] => ShiftLeft0.IN10
BR[11] => ShiftRight0.IN21
BR[12] => ShiftLeft1.IN16
BR[12] => Mux0.IN3
BR[12] => ShiftRight1.IN16
BR[12] => Mux1.IN7
BR[12] => ShiftLeft0.IN7
BR[12] => ShiftLeft0.IN8
BR[12] => ShiftRight0.IN20
BR[13] => ShiftLeft1.IN15
BR[13] => Mux0.IN2
BR[13] => ShiftRight1.IN15
BR[13] => Mux1.IN6
BR[13] => ShiftLeft0.IN5
BR[13] => ShiftLeft0.IN6
BR[13] => ShiftRight0.IN19
BR[14] => ShiftLeft1.IN14
BR[14] => Mux0.IN1
BR[14] => ShiftRight1.IN14
BR[14] => Mux1.IN5
BR[14] => ShiftLeft0.IN3
BR[14] => ShiftLeft0.IN4
BR[14] => ShiftRight0.IN18
BR[15] => ShiftLeft1.IN13
BR[15] => Mux0.IN0
BR[15] => ShiftRight1.IN13
BR[15] => Mux1.IN4
BR[15] => ShiftLeft0.IN1
BR[15] => ShiftLeft0.IN2
BR[15] => ShiftRight0.IN1
BR[15] => ShiftRight0.IN2
BR[15] => ShiftRight0.IN3
BR[15] => ShiftRight0.IN4
BR[15] => ShiftRight0.IN5
BR[15] => ShiftRight0.IN6
BR[15] => ShiftRight0.IN7
BR[15] => ShiftRight0.IN8
BR[15] => ShiftRight0.IN9
BR[15] => ShiftRight0.IN10
BR[15] => ShiftRight0.IN11
BR[15] => ShiftRight0.IN12
BR[15] => ShiftRight0.IN13
BR[15] => ShiftRight0.IN14
BR[15] => ShiftRight0.IN15
BR[15] => ShiftRight0.IN16
BR[15] => ShiftRight0.IN17
d[0] => ShiftLeft1.IN32
d[0] => ShiftRight1.IN32
d[0] => Add1.IN32
d[0] => ShiftLeft0.IN36
d[0] => ShiftRight0.IN36
d[0] => Add0.IN4
d[0] => Equal3.IN32
d[1] => ShiftLeft1.IN31
d[1] => ShiftRight1.IN31
d[1] => Add1.IN31
d[1] => ShiftLeft0.IN35
d[1] => ShiftRight0.IN35
d[1] => Add0.IN3
d[1] => Equal3.IN31
d[2] => ShiftLeft1.IN30
d[2] => ShiftRight1.IN30
d[2] => Add1.IN30
d[2] => ShiftLeft0.IN34
d[2] => ShiftRight0.IN34
d[2] => Add0.IN2
d[2] => Equal3.IN30
d[3] => ShiftLeft1.IN29
d[3] => ShiftRight1.IN29
d[3] => Add1.IN29
d[3] => ShiftLeft0.IN33
d[3] => ShiftRight0.IN33
d[3] => Add0.IN1
d[3] => Equal3.IN29
op[0] => Mux2.IN17
op[0] => Mux3.IN19
op[0] => Mux4.IN19
op[0] => Mux5.IN17
op[0] => Mux6.IN17
op[0] => Mux7.IN17
op[0] => Mux8.IN17
op[0] => Mux9.IN17
op[0] => Mux10.IN17
op[0] => Mux11.IN17
op[0] => Mux12.IN17
op[0] => Mux13.IN17
op[0] => Mux14.IN17
op[0] => Mux15.IN17
op[0] => Mux16.IN17
op[0] => Mux17.IN17
op[0] => Mux18.IN17
op[0] => Mux19.IN17
op[0] => Mux20.IN17
op[1] => Mux2.IN16
op[1] => Mux3.IN18
op[1] => Mux4.IN18
op[1] => Mux5.IN16
op[1] => Mux6.IN16
op[1] => Mux7.IN16
op[1] => Mux8.IN16
op[1] => Mux9.IN16
op[1] => Mux10.IN16
op[1] => Mux11.IN16
op[1] => Mux12.IN16
op[1] => Mux13.IN16
op[1] => Mux14.IN16
op[1] => Mux15.IN16
op[1] => Mux16.IN16
op[1] => Mux17.IN16
op[1] => Mux18.IN16
op[1] => Mux19.IN16
op[1] => Mux20.IN16
op[2] => Mux2.IN15
op[2] => Mux3.IN17
op[2] => Mux4.IN17
op[2] => Mux5.IN15
op[2] => Mux6.IN15
op[2] => Mux7.IN15
op[2] => Mux8.IN15
op[2] => Mux9.IN15
op[2] => Mux10.IN15
op[2] => Mux11.IN15
op[2] => Mux12.IN15
op[2] => Mux13.IN15
op[2] => Mux14.IN15
op[2] => Mux15.IN15
op[2] => Mux16.IN15
op[2] => Mux17.IN15
op[2] => Mux18.IN15
op[2] => Mux19.IN15
op[2] => Mux20.IN15
op[3] => Mux2.IN14
op[3] => Mux3.IN16
op[3] => Mux4.IN16
op[3] => Mux5.IN14
op[3] => Mux6.IN14
op[3] => Mux7.IN14
op[3] => Mux8.IN14
op[3] => Mux9.IN14
op[3] => Mux10.IN14
op[3] => Mux11.IN14
op[3] => Mux12.IN14
op[3] => Mux13.IN14
op[3] => Mux14.IN14
op[3] => Mux15.IN14
op[3] => Mux16.IN14
op[3] => Mux17.IN14
op[3] => Mux18.IN14
op[3] => Mux19.IN14
op[3] => Mux20.IN14
out[0] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
SZCV[0] <= <GND>
SZCV[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
SZCV[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
SZCV[3] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:signExtendedD_IDEX
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:MDR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_inputEnable
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|mainMemory:dataMemory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component
wren_a => altsyncram_6jk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6jk1:auto_generated.data_a[0]
data_a[1] => altsyncram_6jk1:auto_generated.data_a[1]
data_a[2] => altsyncram_6jk1:auto_generated.data_a[2]
data_a[3] => altsyncram_6jk1:auto_generated.data_a[3]
data_a[4] => altsyncram_6jk1:auto_generated.data_a[4]
data_a[5] => altsyncram_6jk1:auto_generated.data_a[5]
data_a[6] => altsyncram_6jk1:auto_generated.data_a[6]
data_a[7] => altsyncram_6jk1:auto_generated.data_a[7]
data_a[8] => altsyncram_6jk1:auto_generated.data_a[8]
data_a[9] => altsyncram_6jk1:auto_generated.data_a[9]
data_a[10] => altsyncram_6jk1:auto_generated.data_a[10]
data_a[11] => altsyncram_6jk1:auto_generated.data_a[11]
data_a[12] => altsyncram_6jk1:auto_generated.data_a[12]
data_a[13] => altsyncram_6jk1:auto_generated.data_a[13]
data_a[14] => altsyncram_6jk1:auto_generated.data_a[14]
data_a[15] => altsyncram_6jk1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6jk1:auto_generated.address_a[0]
address_a[1] => altsyncram_6jk1:auto_generated.address_a[1]
address_a[2] => altsyncram_6jk1:auto_generated.address_a[2]
address_a[3] => altsyncram_6jk1:auto_generated.address_a[3]
address_a[4] => altsyncram_6jk1:auto_generated.address_a[4]
address_a[5] => altsyncram_6jk1:auto_generated.address_a[5]
address_a[6] => altsyncram_6jk1:auto_generated.address_a[6]
address_a[7] => altsyncram_6jk1:auto_generated.address_a[7]
address_a[8] => altsyncram_6jk1:auto_generated.address_a[8]
address_a[9] => altsyncram_6jk1:auto_generated.address_a[9]
address_a[10] => altsyncram_6jk1:auto_generated.address_a[10]
address_a[11] => altsyncram_6jk1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6jk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6jk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_6jk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_6jk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_6jk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_6jk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_6jk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_6jk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_6jk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_6jk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_6jk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_6jk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_6jk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_6jk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_6jk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_6jk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_6jk1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_6jk1:auto_generated
address_a[0] => altsyncram_fta2:altsyncram1.address_a[0]
address_a[1] => altsyncram_fta2:altsyncram1.address_a[1]
address_a[2] => altsyncram_fta2:altsyncram1.address_a[2]
address_a[3] => altsyncram_fta2:altsyncram1.address_a[3]
address_a[4] => altsyncram_fta2:altsyncram1.address_a[4]
address_a[5] => altsyncram_fta2:altsyncram1.address_a[5]
address_a[6] => altsyncram_fta2:altsyncram1.address_a[6]
address_a[7] => altsyncram_fta2:altsyncram1.address_a[7]
address_a[8] => altsyncram_fta2:altsyncram1.address_a[8]
address_a[9] => altsyncram_fta2:altsyncram1.address_a[9]
address_a[10] => altsyncram_fta2:altsyncram1.address_a[10]
address_a[11] => altsyncram_fta2:altsyncram1.address_a[11]
clock0 => altsyncram_fta2:altsyncram1.clock0
data_a[0] => altsyncram_fta2:altsyncram1.data_a[0]
data_a[1] => altsyncram_fta2:altsyncram1.data_a[1]
data_a[2] => altsyncram_fta2:altsyncram1.data_a[2]
data_a[3] => altsyncram_fta2:altsyncram1.data_a[3]
data_a[4] => altsyncram_fta2:altsyncram1.data_a[4]
data_a[5] => altsyncram_fta2:altsyncram1.data_a[5]
data_a[6] => altsyncram_fta2:altsyncram1.data_a[6]
data_a[7] => altsyncram_fta2:altsyncram1.data_a[7]
data_a[8] => altsyncram_fta2:altsyncram1.data_a[8]
data_a[9] => altsyncram_fta2:altsyncram1.data_a[9]
data_a[10] => altsyncram_fta2:altsyncram1.data_a[10]
data_a[11] => altsyncram_fta2:altsyncram1.data_a[11]
data_a[12] => altsyncram_fta2:altsyncram1.data_a[12]
data_a[13] => altsyncram_fta2:altsyncram1.data_a[13]
data_a[14] => altsyncram_fta2:altsyncram1.data_a[14]
data_a[15] => altsyncram_fta2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_fta2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fta2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fta2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fta2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fta2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fta2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fta2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fta2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fta2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fta2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fta2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fta2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fta2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fta2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fta2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fta2:altsyncram1.q_a[15]
wren_a => altsyncram_fta2:altsyncram1.wren_a


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_6jk1:auto_generated|altsyncram_fta2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_6jk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_6jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_6jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|processor|mainMemory:dataMemory|altsyncram:altsyncram_component|altsyncram_6jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:AR_EXMEM
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_fwda10_11
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_fwda01
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|register16:AR
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|register3:inst18
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|multiplexer16:multiplexer_ALUSrcAR
in0[0] => out.IN0
in0[1] => out.IN0
in0[2] => out.IN0
in0[3] => out.IN0
in0[4] => out.IN0
in0[5] => out.IN0
in0[6] => out.IN0
in0[7] => out.IN0
in0[8] => out.IN0
in0[9] => out.IN0
in0[10] => out.IN0
in0[11] => out.IN0
in0[12] => out.IN0
in0[13] => out.IN0
in0[14] => out.IN0
in0[15] => out.IN0
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
selector => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE


|processor|SZCVJudge16:inst1
data[0] => Equal0.IN15
data[1] => Equal0.IN14
data[2] => Equal0.IN13
data[3] => Equal0.IN12
data[4] => Equal0.IN11
data[5] => Equal0.IN10
data[6] => Equal0.IN9
data[7] => Equal0.IN8
data[8] => Equal0.IN7
data[9] => Equal0.IN6
data[10] => Equal0.IN5
data[11] => Equal0.IN4
data[12] => Equal0.IN3
data[13] => Equal0.IN2
data[14] => Equal0.IN1
data[15] => SZCV[3].DATAIN
data[15] => Equal0.IN0
SZCV[0] <= <GND>
SZCV[1] <= <GND>
SZCV[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
SZCV[3] <= data[15].DB_MAX_OUTPUT_PORT_TYPE


|processor|clockCounter:inst10
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => Equal0.IN5
instruction[5] => Equal0.IN4
instruction[6] => Equal0.IN3
instruction[7] => Equal0.IN2
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => Equal0.IN1
instruction[15] => Equal0.IN0
systemRunning => always0.IN1
clock => SEG_Y[0]~reg0.CLK
clock => SEG_Y[1]~reg0.CLK
clock => SEG_Y[2]~reg0.CLK
clock => SEG_Y[3]~reg0.CLK
clock => SEG_Y[4]~reg0.CLK
clock => SEG_Y[5]~reg0.CLK
clock => SEG_Y[6]~reg0.CLK
clock => SEG_Y[7]~reg0.CLK
clock => pattern2[0].CLK
clock => pattern2[1].CLK
clock => pattern2[2].CLK
clock => selectY[0]~reg0.CLK
clock => selectY[1]~reg0.CLK
clock => selectY[2]~reg0.CLK
clock => selectY[3]~reg0.CLK
clock => SEG_X[0]~reg0.CLK
clock => SEG_X[1]~reg0.CLK
clock => SEG_X[2]~reg0.CLK
clock => SEG_X[3]~reg0.CLK
clock => SEG_X[4]~reg0.CLK
clock => SEG_X[5]~reg0.CLK
clock => SEG_X[6]~reg0.CLK
clock => SEG_X[7]~reg0.CLK
clock => pattern1[0].CLK
clock => pattern1[1].CLK
clock => pattern1[2].CLK
clock => selectX[0]~reg0.CLK
clock => selectX[1]~reg0.CLK
clock => selectX[2]~reg0.CLK
clock => selectX[3]~reg0.CLK
clock => stop.CLK
clock => start.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => start.OUTPUTSELECT
reset => stop.OUTPUTSELECT
reset => selectX.OUTPUTSELECT
reset => selectX.OUTPUTSELECT
reset => selectX.OUTPUTSELECT
reset => selectX.OUTPUTSELECT
reset => pattern1.OUTPUTSELECT
reset => pattern1.OUTPUTSELECT
reset => pattern1.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => SEG_X.OUTPUTSELECT
reset => selectY.OUTPUTSELECT
reset => selectY.OUTPUTSELECT
reset => selectY.OUTPUTSELECT
reset => selectY.OUTPUTSELECT
reset => pattern2.OUTPUTSELECT
reset => pattern2.OUTPUTSELECT
reset => pattern2.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
reset => SEG_Y.OUTPUTSELECT
SEG_X[0] <= SEG_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[1] <= SEG_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[2] <= SEG_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[3] <= SEG_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[4] <= SEG_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[5] <= SEG_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[6] <= SEG_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_X[7] <= SEG_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[0] <= SEG_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[1] <= SEG_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[2] <= SEG_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[3] <= SEG_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[4] <= SEG_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[5] <= SEG_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[6] <= SEG_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SEG_Y[7] <= SEG_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectX[0] <= selectX[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectX[1] <= selectX[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectX[2] <= selectX[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectX[3] <= selectX[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectY[0] <= selectY[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectY[1] <= selectY[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectY[2] <= selectY[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
selectY[3] <= selectY[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|IR:IR_EXMEM
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|IR:IR_IDEX
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processor|IR:IR_MEMWB_
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
changeEnable => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


