# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:45 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs[23] outs[24] outs[25] outs[26] outs_valid

.latch       n122 Memory[0][0]  2
.latch       n127 Memory[0][1]  2
.latch       n132 Memory[0][2]  2
.latch       n137 Memory[0][3]  2
.latch       n142 Memory[0][4]  2
.latch       n147 Memory[0][5]  2
.latch       n152 Memory[0][6]  2
.latch       n157 Memory[0][7]  2
.latch       n162 Memory[0][8]  2
.latch       n167 Memory[0][9]  2
.latch       n172 Memory[0][10]  2
.latch       n177 Memory[0][11]  2
.latch       n182 Memory[0][12]  2
.latch       n187 Memory[0][13]  2
.latch       n192 Memory[0][14]  2
.latch       n197 Memory[0][15]  2
.latch       n202 Memory[0][16]  2
.latch       n207 Memory[0][17]  2
.latch       n212 Memory[0][18]  2
.latch       n217 Memory[0][19]  2
.latch       n222 Memory[0][20]  2
.latch       n227 Memory[0][21]  2
.latch       n232 Memory[0][22]  2
.latch       n237 Memory[0][23]  2
.latch       n242 Memory[0][24]  2
.latch       n247 Memory[0][25]  2
.latch       n252 Memory[0][26]  2
.latch       n257 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n146
10 1
.names ins[0] ins_ready new_n147_1
11 1
.names new_n146 new_n147_1 n122
00 0
.names Memory[0][1] ins_ready new_n149
10 1
.names ins[1] ins_ready new_n150
11 1
.names new_n149 new_n150 n127
00 0
.names Memory[0][2] ins_ready new_n152_1
10 1
.names ins[2] ins_ready new_n153
11 1
.names new_n152_1 new_n153 n132
00 0
.names Memory[0][3] ins_ready new_n155
10 1
.names ins[3] ins_ready new_n156
11 1
.names new_n155 new_n156 n137
00 0
.names Memory[0][4] ins_ready new_n158
10 1
.names ins[4] ins_ready new_n159
11 1
.names new_n158 new_n159 n142
00 0
.names Memory[0][5] ins_ready new_n161
10 1
.names ins[5] ins_ready new_n162_1
11 1
.names new_n161 new_n162_1 n147
00 0
.names Memory[0][6] ins_ready new_n164
10 1
.names ins[6] ins_ready new_n165
11 1
.names new_n164 new_n165 n152
00 0
.names Memory[0][7] ins_ready new_n167_1
10 1
.names ins[7] ins_ready new_n168
11 1
.names new_n167_1 new_n168 n157
00 0
.names Memory[0][8] ins_ready new_n170
10 1
.names ins[8] ins_ready new_n171
11 1
.names new_n170 new_n171 n162
00 0
.names Memory[0][9] ins_ready new_n173
10 1
.names ins[9] ins_ready new_n174
11 1
.names new_n173 new_n174 n167
00 0
.names Memory[0][10] ins_ready new_n176
10 1
.names ins[10] ins_ready new_n177_1
11 1
.names new_n176 new_n177_1 n172
00 0
.names Memory[0][11] ins_ready new_n179
10 1
.names ins[11] ins_ready new_n180
11 1
.names new_n179 new_n180 n177
00 0
.names Memory[0][12] ins_ready new_n182_1
10 1
.names ins[12] ins_ready new_n183
11 1
.names new_n182_1 new_n183 n182
00 0
.names Memory[0][13] ins_ready new_n185
10 1
.names ins[13] ins_ready new_n186
11 1
.names new_n185 new_n186 n187
00 0
.names Memory[0][14] ins_ready new_n188
10 1
.names ins[14] ins_ready new_n189
11 1
.names new_n188 new_n189 n192
00 0
.names Memory[0][15] ins_ready new_n191
10 1
.names ins[15] ins_ready new_n192_1
11 1
.names new_n191 new_n192_1 n197
00 0
.names Memory[0][16] ins_ready new_n194
10 1
.names ins[16] ins_ready new_n195
11 1
.names new_n194 new_n195 n202
00 0
.names Memory[0][17] ins_ready new_n197_1
10 1
.names ins[17] ins_ready new_n198
11 1
.names new_n197_1 new_n198 n207
00 0
.names Memory[0][18] ins_ready new_n200
10 1
.names ins[18] ins_ready new_n201
11 1
.names new_n200 new_n201 n212
00 0
.names Memory[0][19] ins_ready new_n203
10 1
.names ins[19] ins_ready new_n204
11 1
.names new_n203 new_n204 n217
00 0
.names Memory[0][20] ins_ready new_n206
10 1
.names ins[20] ins_ready new_n207_1
11 1
.names new_n206 new_n207_1 n222
00 0
.names Memory[0][21] ins_ready new_n209
10 1
.names ins[21] ins_ready new_n210
11 1
.names new_n209 new_n210 n227
00 0
.names Memory[0][22] ins_ready new_n212_1
10 1
.names ins[22] ins_ready new_n213
11 1
.names new_n212_1 new_n213 n232
00 0
.names Memory[0][23] ins_ready new_n215
10 1
.names ins[23] ins_ready new_n216
11 1
.names new_n215 new_n216 n237
00 0
.names Memory[0][24] ins_ready new_n218
10 1
.names ins[24] ins_ready new_n219
11 1
.names new_n218 new_n219 n242
00 0
.names Memory[0][25] ins_ready new_n221
10 1
.names ins[25] ins_ready new_n222_1
11 1
.names new_n221 new_n222_1 n247
00 0
.names Memory[0][26] ins_ready new_n224
10 1
.names ins[26] ins_ready new_n225
11 1
.names new_n224 new_n225 n252
00 0
.names ins_valid ins_ready new_n227_1
01 1
.names rst new_n227_1 n257
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names Memory[0][22] outs[22]
1 1
.names Memory[0][23] outs[23]
1 1
.names Memory[0][24] outs[24]
1 1
.names Memory[0][25] outs[25]
1 1
.names Memory[0][26] outs[26]
1 1
.names control.valid_reg outs_valid
1 1
.end
