# SystemVerilog Projects

A showcase of some projects in SystemVerilog. All code in this repo is fully original and is written without the use of generative AI. For more detailed information on each project, refer to the README contained within each project subfolder.

## License

Licensed under the MIT license. See `LICENSE.txt` for more information.

## Acknowlegements

