<stg><name>ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i44"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %or_ln326_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln326

]]></Node>
<StgValue><ssdm name="or_ln326_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %idx_i44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %while.body.i46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i46:0 %idx_i44_load = load i5 %idx_i44

]]></Node>
<StgValue><ssdm name="idx_i44_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.i46:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i46:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i46:3 %icmp_ln123 = icmp_eq  i5 %idx_i44_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i46:4 %add_ln124 = add i5 %idx_i44_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i46:5 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i56, void %if.end38.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i56:1 %zext_ln121 = zext i5 %idx_i44_load

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.split.i56:2 %xor_ln121 = xor i5 %idx_i44_load, i5 16

]]></Node>
<StgValue><ssdm name="xor_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i56:3 %zext_ln121_18 = zext i5 %xor_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i56:4 %skey256_addr = getelementptr i8 %skey256, i64 0, i64 %zext_ln121_18

]]></Node>
<StgValue><ssdm name="skey256_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i56:5 %add_ln121 = add i8 %or_ln326_read, i8 %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i56:6 %zext_ln121_19 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_19"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i56:7 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_19

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i56:8 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i56:9 %skey256_load = load i5 %skey256_addr

]]></Node>
<StgValue><ssdm name="skey256_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i56:12 %store_ln123 = store i5 %add_ln124, i5 %idx_i44

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
while.body.split.i56:8 %rk_load = load i8 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i56:9 %skey256_load = load i5 %skey256_addr

]]></Node>
<StgValue><ssdm name="skey256_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i56:10 %xor_ln124 = xor i8 %skey256_load, i8 %rk_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
if.end38.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i56:0 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
while.body.split.i56:11 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i56:13 %br_ln123 = br void %while.body.i46

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="44" name="or_ln326" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln326"/></StgValue>
</port>
<port id="45" name="rk" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="46" name="skey256" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="skey256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="StgValue_47" to="idx_i44" fromId="47" toId="6">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i8" to="or_ln326_read" fromId="49" toId="7">
</dataflow>
<dataflow id="51" from="or_ln326" to="or_ln326_read" fromId="44" toId="7">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln0" fromId="52" toId="8">
</dataflow>
<dataflow id="54" from="idx_i44" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="55" from="idx_i44" to="idx_i44_load" fromId="6" toId="10">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="56" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="63" from="StgValue_60" to="specpipeline_ln0" fromId="60" toId="11">
</dataflow>
<dataflow id="65" from="p_str" to="specpipeline_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="66" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_68" to="empty" fromId="68" toId="12">
</dataflow>
<dataflow id="72" from="idx_i44_load" to="icmp_ln123" fromId="10" toId="13">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln123" fromId="73" toId="13">
</dataflow>
<dataflow id="75" from="idx_i44_load" to="add_ln124" fromId="10" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln124" fromId="76" toId="14">
</dataflow>
<dataflow id="78" from="icmp_ln123" to="br_ln123" fromId="13" toId="15">
</dataflow>
<dataflow id="79" from="idx_i44_load" to="zext_ln121" fromId="10" toId="16">
</dataflow>
<dataflow id="80" from="idx_i44_load" to="xor_ln121" fromId="10" toId="17">
</dataflow>
<dataflow id="81" from="StgValue_73" to="xor_ln121" fromId="73" toId="17">
</dataflow>
<dataflow id="82" from="xor_ln121" to="zext_ln121_18" fromId="17" toId="18">
</dataflow>
<dataflow id="83" from="skey256" to="skey256_addr" fromId="46" toId="19">
</dataflow>
<dataflow id="85" from="StgValue_84" to="skey256_addr" fromId="84" toId="19">
</dataflow>
<dataflow id="86" from="zext_ln121_18" to="skey256_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="87" from="or_ln326_read" to="add_ln121" fromId="7" toId="20">
</dataflow>
<dataflow id="88" from="zext_ln121" to="add_ln121" fromId="16" toId="20">
</dataflow>
<dataflow id="89" from="add_ln121" to="zext_ln121_19" fromId="20" toId="21">
</dataflow>
<dataflow id="90" from="rk" to="rk_addr" fromId="45" toId="22">
</dataflow>
<dataflow id="91" from="StgValue_84" to="rk_addr" fromId="84" toId="22">
</dataflow>
<dataflow id="92" from="zext_ln121_19" to="rk_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="93" from="rk_addr" to="rk_load" fromId="22" toId="23">
</dataflow>
<dataflow id="94" from="skey256_addr" to="skey256_load" fromId="19" toId="24">
</dataflow>
<dataflow id="95" from="add_ln124" to="store_ln123" fromId="14" toId="25">
</dataflow>
<dataflow id="96" from="idx_i44" to="store_ln123" fromId="6" toId="25">
</dataflow>
<dataflow id="97" from="rk_addr" to="rk_load" fromId="22" toId="26">
</dataflow>
<dataflow id="98" from="skey256_addr" to="skey256_load" fromId="19" toId="27">
</dataflow>
<dataflow id="99" from="skey256_load" to="xor_ln124" fromId="27" toId="28">
</dataflow>
<dataflow id="100" from="rk_load" to="xor_ln124" fromId="26" toId="28">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="101" toId="29">
</dataflow>
<dataflow id="104" from="empty_8" to="specloopname_ln121" fromId="103" toId="29">
</dataflow>
<dataflow id="105" from="xor_ln124" to="store_ln124" fromId="28" toId="30">
</dataflow>
<dataflow id="106" from="rk_addr" to="store_ln124" fromId="22" toId="30">
</dataflow>
<dataflow id="107" from="icmp_ln123" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="108" from="icmp_ln123" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
