Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/spec_gobmk_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3287442 heartbeat IPC: 3.04188 cumulative IPC: 3.04188 (Simulation time: 0 hr 2 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6619009 heartbeat IPC: 3.00159 cumulative IPC: 3.0216 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9956922 heartbeat IPC: 2.99588 cumulative IPC: 3.01298 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13266355 heartbeat IPC: 3.02167 cumulative IPC: 3.01515 (Simulation time: 0 hr 8 min 59 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16529874 heartbeat IPC: 3.06418 cumulative IPC: 3.02483 (Simulation time: 0 hr 11 min 23 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16529874 (Simulation time: 0 hr 11 min 23 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 23937111 heartbeat IPC: 1.35003 cumulative IPC: 1.35003 (Simulation time: 0 hr 13 min 29 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31284023 heartbeat IPC: 1.36112 cumulative IPC: 1.35555 (Simulation time: 0 hr 15 min 32 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38492017 heartbeat IPC: 1.38735 cumulative IPC: 1.36599 (Simulation time: 0 hr 17 min 26 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 46022026 heartbeat IPC: 1.32802 cumulative IPC: 1.35629 (Simulation time: 0 hr 19 min 10 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 53790073 heartbeat IPC: 1.28733 cumulative IPC: 1.34191 (Simulation time: 0 hr 20 min 54 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37260199 cumulative IPC: 1.34191 (Simulation time: 0 hr 20 min 54 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.34191 instructions: 50000000 cycles: 37260199
L1D TOTAL     ACCESS:   17627997  HIT:   17504880  MISS:     123117
L1D LOAD      ACCESS:    6659647  HIT:    6625372  MISS:      34275
L1D RFO       ACCESS:    4387868  HIT:    4345181  MISS:      42687
L1D PREFETCH  ACCESS:    6580482  HIT:    6534327  MISS:      46155
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6662076  ISSUED:    6594663  USEFUL:      17098  USELESS:      29238
L1D AVERAGE MISS LATENCY: 50.5185 cycles
L1I TOTAL     ACCESS:   16099258  HIT:   13682753  MISS:    2416505
L1I LOAD      ACCESS:    8888715  HIT:    8811827  MISS:      76888
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7210543  HIT:    4870926  MISS:    2339617
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7684702  ISSUED:    7282121  USEFUL:    1148628  USELESS:    1190921
L1I AVERAGE MISS LATENCY: 14.5824 cycles
L2C TOTAL     ACCESS:    3712546  HIT:    3674915  MISS:      37631
L2C LOAD      ACCESS:     108125  HIT:      94336  MISS:      13789
L2C RFO       ACCESS:      42546  HIT:      39696  MISS:       2850
L2C PREFETCH  ACCESS:    3487673  HIT:    3466838  MISS:      20835
L2C WRITEBACK ACCESS:      74202  HIT:      74045  MISS:        157
L2C PREFETCH  REQUESTED:    1768044  ISSUED:    1768040  USEFUL:       2381  USELESS:      18871
L2C AVERAGE MISS LATENCY: 124.455 cycles
LLC TOTAL     ACCESS:     101236  HIT:      69120  MISS:      32116
LLC LOAD      ACCESS:      13789  HIT:       5144  MISS:       8645
LLC RFO       ACCESS:       2850  HIT:       1225  MISS:       1625
LLC PREFETCH  ACCESS:      66569  HIT:      45248  MISS:      21321
LLC WRITEBACK ACCESS:      18028  HIT:      17503  MISS:        525
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2057  USELESS:      19113
LLC AVERAGE MISS LATENCY: 180.925 cycles
Major fault: 0 Minor fault: 2781
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2507  ROW_BUFFER_MISS:      29084
 DBUS_CONGESTED:      14217
 WQ ROW_BUFFER_HIT:        856  ROW_BUFFER_MISS:      12836  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 93.9974% MPKI: 10.2447 Average ROB Occupancy at Mispredict: 40.0685

Branch types
NOT_BRANCH: 41466058 82.9321%
BRANCH_DIRECT_JUMP: 464313 0.928626%
BRANCH_INDIRECT: 32 6.4e-05%
BRANCH_CONDITIONAL: 7069453 14.1389%
BRANCH_DIRECT_CALL: 499587 0.999174%
BRANCH_INDIRECT_CALL: 342 0.000684%
BRANCH_RETURN: 499906 0.999812%
BRANCH_OTHER: 0 0%

