Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/33-openroad-detailedplacement/ALU_7bit.odb'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5.0
[INFO] Setting input delay to: 5.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_4.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Timing Repair Buffer                     21      96.34
  Inverter                                  6      22.52
  Multi-Input combinational cell           40     355.34
  Total                                    99     564.29
Writing OpenROAD database to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.odb'…
Writing netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.nl.v'…
Writing powered netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.pnl.v'…
Writing layout to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.def'…
Writing timing constraints to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             966.6 u
legalized HPWL           1020.7 u
delta HPWL                    6 %

[INFO DPL-0020] Mirrored 32 instances
[INFO DPL-0021] HPWL before            1020.7 u
[INFO DPL-0022] HPWL after              966.6 u
[INFO DPL-0023] HPWL delta               -5.3 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Timing Repair Buffer                     21      96.34
  Inverter                                  6      22.52
  Multi-Input combinational cell           40     355.34
  Total                                    99     564.29
Writing OpenROAD database to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.odb'…
Writing netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.nl.v'…
Writing powered netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.pnl.v'…
Writing layout to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.def'…
Writing timing constraints to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/34-openroad-cts/ALU_7bit.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 0.
[INFO CTS-0004] Total number of Buffers Inserted: 0.
[INFO CTS-0005] Total number of Clock Subnets: 0.
[INFO CTS-0006] Total number of Sinks: 0.
%OL_END_REPORT
