
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'xiping' on host 'admin2024-MS73-HB1-000' (Linux_x86_64 version 5.15.15-051515-generic) on Mon Feb 24 00:38:48 CST 2025
INFO: [HLS 200-10] In directory '/home/xiping/workspace/kv260_rtl_kernel_test_vitis/rtl_kernel_test_100M_kernels/vivado_rtl_kernel/w4a8_gemm_ex/imports/hls'
Sourcing Tcl script './run_hls.tcl'
INFO: [HLS 200-1510] Running: source ./run_hls.tcl
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/xiping/workspace/kv260_rtl_kernel_test_vitis/rtl_kernel_test_100M_kernels/vivado_rtl_kernel/w4a8_gemm_ex/imports/hls/prj'.
INFO: [HLS 200-1510] Running: open_solution sol -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/home/xiping/workspace/kv260_rtl_kernel_test_vitis/rtl_kernel_test_100M_kernels/vivado_rtl_kernel/w4a8_gemm_ex/imports/hls/prj/sol'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: add_files ../w4a8_gemm_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../w4a8_gemm_cmodel.cpp' to the project
INFO: [HLS 200-1510] Running: set_top w4a8_gemm 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file '../w4a8_gemm_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.13 seconds. CPU system time: 1 seconds. Elapsed time: 4.36 seconds; current allocated memory: 465.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../w4a8_gemm_cmodel.cpp:61:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../w4a8_gemm_cmodel.cpp:69:5)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm01_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../w4a8_gemm_cmodel.cpp:82:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm01_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../w4a8_gemm_cmodel.cpp:90:5)
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm02_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../w4a8_gemm_cmodel.cpp:103:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm02_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../w4a8_gemm_cmodel.cpp:111:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.66 seconds; current allocated memory: 466.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 466.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 473.516 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 474.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (../w4a8_gemm_cmodel.cpp:64) in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_2' (../w4a8_gemm_cmodel.cpp:85) in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_106_3' (../w4a8_gemm_cmodel.cpp:106) in function 'w4a8_gemm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-10' in function 'w4a8_gemm' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 491.527 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../w4a8_gemm_cmodel.cpp:65:32)
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm01_axi_output_buffer' (../w4a8_gemm_cmodel.cpp:86:32)
INFO: [HLS 200-472] Inferring partial write operation for 'm02_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm02_axi_output_buffer' (../w4a8_gemm_cmodel.cpp:107:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 568.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'w4a8_gemm' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.14 seconds; current allocated memory: 569.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 569.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 569.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 569.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 570.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 570.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_85_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 570.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 570.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 570.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 570.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 571.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_106_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_106_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 571.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 571.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 571.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 571.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'w4a8_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 572.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 572.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_1/m_axi_m00_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 573.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_VITIS_LOOP_64_1' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_VITIS_LOOP_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 574.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_3/m_axi_m00_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 575.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_4/m_axi_m01_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 576.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_VITIS_LOOP_85_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_VITIS_LOOP_85_2' pipeline 'VITIS_LOOP_85_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_VITIS_LOOP_85_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 577.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_6' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_6/m_axi_m01_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 578.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_7' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_7/m_axi_m02_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 579.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_VITIS_LOOP_106_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_VITIS_LOOP_106_3' pipeline 'VITIS_LOOP_106_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_VITIS_LOOP_106_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 579.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm_Pipeline_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'w4a8_gemm_Pipeline_9' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'w4a8_gemm_Pipeline_9/m_axi_m02_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm_Pipeline_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 580.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'w4a8_gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/m01_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/m02_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/scalar00' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/scalar01' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/scalar02' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/scalar03' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/axi00_ptr0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/axi01_ptr0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'w4a8_gemm/axi02_ptr0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'w4a8_gemm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'scalar00', 'scalar01', 'scalar02', 'scalar03', 'axi00_ptr0', 'axi01_ptr0', 'axi02_ptr0' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'w4a8_gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 585.918 MB.
INFO: [RTMG 210-278] Implementing memory 'w4a8_gemm_m00_axi_input_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 591.258 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 598.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for w4a8_gemm.
INFO: [VLOG 209-307] Generating Verilog RTL for w4a8_gemm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15.04 seconds. CPU system time: 1.98 seconds. Elapsed time: 15.28 seconds; current allocated memory: -898.719 MB.
INFO: [HLS 200-112] Total CPU user time: 18.27 seconds. Total CPU system time: 3.17 seconds. Total elapsed time: 17.89 seconds; peak allocated memory: 1.462 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Feb 24 00:39:06 2025...
