
---------- Begin Simulation Statistics ----------
final_tick                                16647723250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 802236                       # Number of bytes of host memory used
host_op_rate                                   169417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   133.19                       # Real time elapsed on the host
host_tick_rate                              124992831                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11330188                       # Number of instructions simulated
sim_ops                                      22564572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016648                       # Number of seconds simulated
sim_ticks                                 16647723250                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1660638                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25360                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1685267                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1657835                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1660638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2803                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1686712                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     617                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          536                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8140938                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6622583                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25360                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1619766                       # Number of branches committed
system.cpu.commit.bw_lim_events               2382274                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          334828                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11330188                       # Number of instructions committed
system.cpu.commit.committedOps               22564572                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     66497054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.339332                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.534803                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     62460550     93.93%     93.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1029978      1.55%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       115034      0.17%     95.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        68666      0.10%     95.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       243018      0.37%     96.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       122863      0.18%     96.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        68748      0.10%     96.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5923      0.01%     96.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2382274      3.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     66497054                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    9537592                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.int_insts                  16214421                       # Number of committed integer instructions.
system.cpu.commit.loads                       4781692                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11456249     50.77%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        3138134     13.91%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              44      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1593642      7.06%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1569066      6.95%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1618956      7.17%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            862      0.00%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3162736     14.02%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24728      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22564572                       # Class of committed instruction
system.cpu.commit.refs                        4807282                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11330188                       # Number of Instructions Simulated
system.cpu.committedOps                      22564572                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.877298                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.877298                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              61758512                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               23169968                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1653017                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1941892                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25367                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1168338                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4925181                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        128163                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26162                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.fetch.Branches                     1686712                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3344732                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      63146810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5277                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       11865074                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles             6                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50734                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.025329                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3374917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1658452                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.178179                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           66547126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.355102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.507930                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 62715690     94.24%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      375      0.00%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   399061      0.60%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      335      0.00%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   398363      0.60%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      745      0.00%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1512930      2.27%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      261      0.00%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1519366      2.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             66547126                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   9612843                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9550330                       # number of floating regfile writes
system.cpu.idleCycles                           43768                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25544                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1623967                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.458785                       # Inst execution rate
system.cpu.iew.exec_refs                     12681835                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26161                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8951000                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4858474                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             36108                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26864                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22896557                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12655674                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             67022                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30550931                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  88929                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               8777697                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25367                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               8931170                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1118091                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               61                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        76782                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1274                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1542                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24002                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22724754                       # num instructions consuming a value
system.cpu.iew.wb_count                      22679174                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.737208                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16752875                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.340575                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22681087                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36910014                       # number of integer regfile reads
system.cpu.int_regfile_writes                11480399                       # number of integer regfile writes
system.cpu.ipc                               0.170146                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.170146                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               294      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11558127     37.75%     37.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     37.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3201312     10.46%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   77      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  68      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1593643      5.20%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569068      5.12%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4131182     13.49%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1558      0.01%     72.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8537812     27.88%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24730      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30617953                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16419390                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            31407656                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9573846                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9804622                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2612139                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.085314                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   86626      3.32%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            47482      1.82%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      5.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1082702     41.45%     46.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     46.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1395316     53.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               16810408                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           99013122                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13105328                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13423927                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22896480                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30617953                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  77                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          331984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             25607                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             69                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       450925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      66547126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.460094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.270527                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            55452409     83.33%     83.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             4274379      6.42%     89.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1696309      2.55%     92.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1152595      1.73%     94.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1845020      2.77%     96.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1108375      1.67%     98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              644713      0.97%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              283670      0.43%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               89656      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66547126                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.459792                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3344736                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            33                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               994                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              982                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4858474                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26864                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15936135                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         66590894                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                19251655                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              27489800                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5414773                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2046735                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               41291205                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                532063                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              47746143                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               23027887                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            28073950                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2648696                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6295                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25367                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              42572344                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   584150                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           9755987                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21549470                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2329                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 23                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6939345                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     87014180                       # The number of ROB reads
system.cpu.rob.rob_writes                    45848904                       # The number of ROB writes
system.cpu.timesIdled                             214                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       536075                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1076447                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1499461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3000170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             540281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.membus.trans_dist::CleanEvict           534427                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        540281                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1616819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1616819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1616819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34689280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     34689280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34689280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            540372                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  540372    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              540372                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1241337750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2916298000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1500607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          113                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2032116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             101                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1500271                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4500092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4500878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96144064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96172800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          536295                       # Total snoops (count)
system.tol2bus.snoopTraffic                    105472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2037004                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010694                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2036771     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    233      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2037004                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          751038500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1125279000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            252000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               960314                       # number of demand (read+write) hits
system.l2.demand_hits::total                   960336                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data              960314                       # number of overall hits
system.l2.overall_hits::total                  960336                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             540058                       # number of demand (read+write) misses
system.l2.demand_misses::total                 540373                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data            540058                       # number of overall misses
system.l2.overall_misses::total                540373                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  46518287750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      46539520750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21233000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  46518287750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     46539520750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1500372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1500709                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1500372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1500709                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.359949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.360078                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.359949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.360078                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 67406.349206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86135.725700                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86124.807772                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 67406.349206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86135.725700                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86124.807772                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1648                       # number of writebacks
system.l2.writebacks::total                      1648                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        540058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            540373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       540058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           540373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     19663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  43817997750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43837660750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     19663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  43817997750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43837660750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.359949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360078                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.359949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360078                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62422.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81135.725700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81124.817025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62422.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81135.725700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81124.817025                       # average overall mshr miss latency
system.l2.replacements                         536295                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1879                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1879                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1879                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          113                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              113                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          113                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          113                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              91                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  91                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6162000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.900990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 67714.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67714.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             91                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      5707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.900990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62714.285714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62714.285714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 67406.349206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 67406.349206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     19663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19663000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62422.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62422.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        960304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            960304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       539967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          539967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  46512125750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46512125750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1500271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1500271                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.359913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.359913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86138.830243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86138.830243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       539967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       539967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  43812290750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43812290750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.359913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359913                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81138.830243                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81138.830243                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4082.573927                       # Cycle average of tags in use
system.l2.tags.total_refs                     3000156                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    540391                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.551825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.028925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.621325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4080.923677                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.996319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996722                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1471                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24541743                       # Number of tag accesses
system.l2.tags.data_accesses                 24541743                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       34563712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34583808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       105472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          105472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          540058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              540372                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1207132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2076182519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2077389651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1207132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1207132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6335521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6335521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6335521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1207132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2076182519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2083725172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    540055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001103600250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          101                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          101                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              979048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      540372                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1648                       # Number of write requests accepted
system.mem_ctrls.readBursts                    540372                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1648                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            33465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14128801000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2701845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24260719750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26146.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44896.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   250216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                540372                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1648                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  159453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  208375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  130580                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       290275                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    119.493198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.295078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.971297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       180997     62.35%     62.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        80189     27.63%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17881      6.16%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5568      1.92%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2270      0.78%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1259      0.43%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          761      0.26%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          501      0.17%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          849      0.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       290275                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          101                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5310.801980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   4767.443284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1248.659489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             3      2.97%      2.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.99%      3.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.99%      4.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.99%      5.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      2.97%      8.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      1.98%     10.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      1.98%     12.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           14     13.86%     26.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631           29     28.71%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887           31     30.69%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            3      2.97%     89.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            5      4.95%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            2      1.98%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            4      3.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           101                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.037911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.241694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     97.03%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.98%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           101                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               34583616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  103680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                34583808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               105472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2077.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2077.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16647646000                       # Total gap between requests
system.mem_ctrls.avgGap                      30714.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     34563520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       103680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1207132.032303576358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2076170986.323910713196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6227878.637999343686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       540058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1648                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8351250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  24252368500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 399510758750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26596.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44906.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 242421576.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1041040560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            553326180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1927043160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3293820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1314100320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7515955020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         63500640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12418259700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        745.943425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    100204250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    555880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15991639000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1031544360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            548267445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1931191500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5162580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1314100320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7521961680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         58442400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12410670285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        745.487542                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     87106750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    555880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16004736500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3344260                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3344260                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3344260                       # number of overall hits
system.cpu.icache.overall_hits::total         3344260                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          472                       # number of overall misses
system.cpu.icache.overall_misses::total           472                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28954750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28954750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28954750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28954750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3344732                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3344732                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3344732                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3344732                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000141                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000141                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61344.809322                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61344.809322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61344.809322                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61344.809322                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          858                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   214.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          113                       # number of writebacks
system.cpu.icache.writebacks::total               113                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21602250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21602250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21602250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21602250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64101.632047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64101.632047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64101.632047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64101.632047                       # average overall mshr miss latency
system.cpu.icache.replacements                    113                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3344260                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3344260                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28954750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28954750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3344732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3344732                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61344.809322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61344.809322                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21602250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21602250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64101.632047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64101.632047                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           210.898783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3344596                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9954.154762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   210.898783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.823823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.823823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6689800                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6689800                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1628246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1628246                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1628246                       # number of overall hits
system.cpu.dcache.overall_hits::total         1628246                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3297661                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3297661                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3297661                       # number of overall misses
system.cpu.dcache.overall_misses::total       3297661                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 161209683747                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 161209683747                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 161209683747                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 161209683747                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4925907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4925907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4925907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4925907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.669453                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.669453                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.669453                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.669453                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48886.069171                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48886.069171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48886.069171                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48886.069171                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     32087244                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1160076                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.659605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          173                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1879                       # number of writebacks
system.cpu.dcache.writebacks::total              1879                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1797289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1797289                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1797289                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1797289                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1500372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1500372                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1500372                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1500372                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52778263247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52778263247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  52778263247                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52778263247                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.304588                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.304588                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.304588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.304588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35176.784989                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35176.784989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35176.784989                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35176.784989                       # average overall mshr miss latency
system.cpu.dcache.replacements                1499348                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1602757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1602757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3297559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3297559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 161203272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 161203272500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4900316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4900316                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.672928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.672928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48885.637073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48885.637073                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1797288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1797288                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  52771972000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  52771972000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.306158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.306158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35174.959724                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35174.959724                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6411247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6411247                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62855.362745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62855.362745                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6291247                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6291247                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62289.574257                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62289.574257                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16647723250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.245507                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3128618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1500372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.085228                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            158250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.245507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11352186                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11352186                       # Number of data accesses

---------- End Simulation Statistics   ----------
