Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Wed Oct 18 14:48:02 2023
| Host         : HWLAB23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (19)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: sel_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sel_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sel_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: sel_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.766        0.000                      0                  825        0.087        0.000                      0                  825        3.750        0.000                       0                   260  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.766        0.000                      0                  825        0.087        0.000                      0                  825        3.750        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.185ns  (logic 2.440ns (26.565%)  route 6.745ns (73.435%))
  Logic Levels:           16  (LUT2=2 LUT3=1 LUT5=8 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.558    12.285    M1/M/M2/A1/C3/c_87__1
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.409 r  M1/M/regbankin[25]_i_18_comp_4/O
                         net (fo=8, routed)           0.552    12.960    M1/M/M2/A1/carry_3
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    13.084 r  M1/M/regbankin[31]_i_21_comp_3/O
                         net (fo=2, routed)           0.587    13.671    M1/M/M2/A1/C4/c_83__1
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.124    13.795 r  M1/M/regbankin[31]_i_16/O
                         net (fo=1, routed)           0.302    14.097    M1/M/regbankin[31]_i_16_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.221 r  M1/M/regbankin[31]_i_4_comp/O
                         net (fo=1, routed)           0.162    14.383    M1/M/aluout[31]
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.124    14.507 r  M1/M/regbankin[31]_i_2/O
                         net (fo=1, routed)           0.000    14.507    M1_n_0
    SLICE_X0Y83          FDRE                                         r  regbankin_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  regbankin_reg[31]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)        0.029    15.273    regbankin_reg[31]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 2.316ns (25.954%)  route 6.608ns (74.046%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.558    12.285    M1/M/M2/A1/C3/c_87__1
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.409 r  M1/M/regbankin[25]_i_18_comp_4/O
                         net (fo=8, routed)           0.523    12.932    M1/M/M2/A1/carry_3
    SLICE_X4Y82          LUT6 (Prop_lut6_I3_O)        0.124    13.056 r  M1/M/regbankin[29]_i_13_comp/O
                         net (fo=1, routed)           0.643    13.699    M1/M/M1/C4/sum_output0[5]
    SLICE_X4Y80          LUT6 (Prop_lut6_I2_O)        0.124    13.823 r  M1/M/regbankin[29]_i_3_comp/O
                         net (fo=1, routed)           0.298    14.121    M1/M/regbankin[29]_i_3_n_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I5_O)        0.124    14.245 r  M1/M/regbankin[29]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.245    M1_n_2
    SLICE_X3Y80          FDRE                                         r  regbankin_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.594    15.017    clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  regbankin_reg[29]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X3Y80          FDRE (Setup_fdre_C_D)        0.031    15.271    regbankin_reg[29]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 2.316ns (26.115%)  route 6.552ns (73.885%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT5=8 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.315    12.042    M1/M/M2/A1/C3/c_87__1
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124    12.166 r  M1/M/regbankin[23]_i_19/O
                         net (fo=2, routed)           0.448    12.614    M1/M/M2/A1/C3/c_83__1
    SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.124    12.738 r  M1/M/regbankin[23]_i_14/O
                         net (fo=3, routed)           0.483    13.221    M1/M/regbankin[23]_i_14_n_0
    SLICE_X5Y84          LUT6 (Prop_lut6_I4_O)        0.124    13.345 r  M1/M/regbankin[23]_i_13_comp_3/O
                         net (fo=1, routed)           0.721    14.066    M1/M/M1/C3/sum_output0[7]
    SLICE_X3Y83          LUT6 (Prop_lut6_I1_O)        0.124    14.190 r  M1/M/regbankin[23]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.190    M1_n_8
    SLICE_X3Y83          FDRE                                         r  regbankin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  regbankin_reg[23]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y83          FDRE (Setup_fdre_C_D)        0.031    15.275    regbankin_reg[23]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -14.190    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.316ns (26.093%)  route 6.560ns (73.907%))
  Logic Levels:           15  (LUT2=2 LUT3=1 LUT5=6 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.558    12.285    M1/M/M2/A1/C3/c_87__1
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.409 r  M1/M/regbankin[25]_i_18_comp_4/O
                         net (fo=8, routed)           0.552    12.960    M1/M/M2/A1/carry_3
    SLICE_X4Y83          LUT6 (Prop_lut6_I3_O)        0.124    13.084 r  M1/M/regbankin[31]_i_21_comp_3/O
                         net (fo=2, routed)           0.570    13.654    M1/M/M2/A1/C4/c_83__1
    SLICE_X4Y85          LUT6 (Prop_lut6_I5_O)        0.124    13.778 r  M1/M/regbankin[30]_i_13_comp/O
                         net (fo=1, routed)           0.296    14.074    M1/M/M1/C4/sum_output0[6]
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.124    14.198 r  M1/M/regbankin[30]_i_1_comp_6/O
                         net (fo=1, routed)           0.000    14.198    M1_n_1
    SLICE_X5Y85          FDRE                                         r  regbankin_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.598    15.021    clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  regbankin_reg[30]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.032    15.293    regbankin_reg[30]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -14.198    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.794ns  (logic 2.192ns (24.925%)  route 6.602ns (75.074%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.558    12.285    M1/M/M2/A1/C3/c_87__1
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.409 r  M1/M/regbankin[25]_i_18_comp_4/O
                         net (fo=8, routed)           0.798    13.207    M1/M/M2/A1/carry_3
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124    13.331 r  M1/M/regbankin[24]_i_6_comp_1/O
                         net (fo=1, routed)           0.661    13.992    M1/M/regbankin[24]_i_6_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    14.116 r  M1/M/regbankin[24]_i_1_comp_5/O
                         net (fo=1, routed)           0.000    14.116    M1_n_7
    SLICE_X8Y82          FDRE                                         r  regbankin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.516    14.939    clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  regbankin_reg[24]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.077    15.239    regbankin_reg[24]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.181ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 2.192ns (24.994%)  route 6.578ns (75.006%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.894    12.620    M1/M/M2/A1/C3/c_87__1
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124    12.744 r  M1/M/regbankin[21]_i_14/O
                         net (fo=3, routed)           0.454    13.198    M1/M/regbankin[21]_i_14_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.124    13.322 r  M1/M/regbankin[21]_i_6_comp/O
                         net (fo=1, routed)           0.645    13.968    M1/M/regbankin[21]_i_6_n_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.124    14.092 r  M1/M/regbankin[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    14.092    M1_n_10
    SLICE_X3Y82          FDRE                                         r  regbankin_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.597    15.020    clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  regbankin_reg[21]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X3Y82          FDRE (Setup_fdre_C_D)        0.029    15.272    regbankin_reg[21]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -14.092    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.316ns (26.535%)  route 6.412ns (73.465%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.315    12.042    M1/M/M2/A1/C3/c_87__1
    SLICE_X7Y81          LUT5 (Prop_lut5_I4_O)        0.124    12.166 r  M1/M/regbankin[23]_i_19/O
                         net (fo=2, routed)           0.651    12.817    M1/M/M2/A1/C3/c_83__1
    SLICE_X11Y81         LUT3 (Prop_lut3_I0_O)        0.124    12.941 r  M1/M/regbankin[22]_i_14/O
                         net (fo=1, routed)           0.424    13.365    M1/M/regbankin[22]_i_14_n_0
    SLICE_X9Y82          LUT6 (Prop_lut6_I5_O)        0.124    13.489 r  M1/M/regbankin[22]_i_6_comp/O
                         net (fo=1, routed)           0.436    13.926    M1/M/regbankin[22]_i_6_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.124    14.050 r  M1/M/regbankin[22]_i_1_comp_4/O
                         net (fo=1, routed)           0.000    14.050    M1_n_9
    SLICE_X10Y81         FDRE                                         r  regbankin_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.517    14.940    clk_IBUF_BUFG
    SLICE_X10Y81         FDRE                                         r  regbankin_reg[22]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X10Y81         FDRE (Setup_fdre_C_D)        0.077    15.240    regbankin_reg[22]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -14.050    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 2.316ns (26.825%)  route 6.318ns (73.175%))
  Logic Levels:           15  (LUT2=2 LUT3=2 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.907    11.834    M1/M/M2/A1/carry_2
    SLICE_X9Y80          LUT5 (Prop_lut5_I0_O)        0.124    11.958 r  M1/M/regbankin[17]_i_14/O
                         net (fo=2, routed)           0.312    12.269    M1/M/regbankin[17]_i_14_n_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.124    12.393 r  M1/M/regbankin[17]_i_13_comp_1/O
                         net (fo=1, routed)           0.591    12.985    M1/M/M1/C3/sum_output0[1]
    SLICE_X9Y77          LUT3 (Prop_lut3_I1_O)        0.124    13.109 r  M1/M/regbankin[18]_i_18_comp_7/O
                         net (fo=1, routed)           0.428    13.536    M1/M/M1/carry_2_repN_7
    SLICE_X8Y79          LUT6 (Prop_lut6_I5_O)        0.124    13.660 r  M1/M/regbankin[17]_i_2_comp_2/O
                         net (fo=1, routed)           0.171    13.831    M1/M/aluout[17]
    SLICE_X8Y79          LUT5 (Prop_lut5_I2_O)        0.124    13.955 r  M1/M/regbankin[17]_i_1/O
                         net (fo=1, routed)           0.000    13.955    M1_n_14
    SLICE_X8Y79          FDRE                                         r  regbankin_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.513    14.936    clk_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  regbankin_reg[17]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.079    15.238    regbankin_reg[17]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 2.192ns (25.277%)  route 6.480ns (74.723%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.558    12.285    M1/M/M2/A1/C3/c_87__1
    SLICE_X5Y85          LUT6 (Prop_lut6_I3_O)        0.124    12.409 r  M1/M/regbankin[25]_i_18_comp_4/O
                         net (fo=8, routed)           0.705    13.114    M1/M/M2/A1/carry_3
    SLICE_X9Y84          LUT6 (Prop_lut6_I3_O)        0.124    13.238 r  M1/M/regbankin[26]_i_6_comp/O
                         net (fo=1, routed)           0.632    13.870    M1/M/regbankin[26]_i_6_n_0
    SLICE_X7Y83          LUT6 (Prop_lut6_I4_O)        0.124    13.994 r  M1/M/regbankin[26]_i_1_comp/O
                         net (fo=1, routed)           0.000    13.994    M1_n_5
    SLICE_X7Y83          FDRE                                         r  regbankin_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.596    15.019    clk_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  regbankin_reg[26]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)        0.029    15.288    regbankin_reg[26]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 aluin1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regbankin_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 2.192ns (25.465%)  route 6.416ns (74.535%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.719     5.322    clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  aluin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  aluin1_reg[1]/Q
                         net (fo=14, routed)          0.824     6.602    aluin1_reg_n_0_[1]
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     6.726 r  regbankin[4]_i_19/O
                         net (fo=3, routed)           0.168     6.894    M2/A1/C1/c_89__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.018 r  regbankin[6]_i_19/O
                         net (fo=3, routed)           0.417     7.435    M2/A1/C1/c_85__1
    SLICE_X5Y88          LUT5 (Prop_lut5_I4_O)        0.124     7.559 r  regbankin[7]_i_19/O
                         net (fo=2, routed)           0.526     8.085    M2/A1/C1/c_81__1
    SLICE_X8Y88          LUT3 (Prop_lut3_I2_O)        0.124     8.209 r  regbankin[9]_i_19/O
                         net (fo=1, routed)           0.292     8.501    M1/M/c_8_0
    SLICE_X9Y89          LUT2 (Prop_lut2_I0_O)        0.124     8.625 r  M1/M/regbankin[9]_i_18/O
                         net (fo=3, routed)           0.311     8.936    M1/M/M2/A1/carry_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.060 r  M1/M/regbankin[11]_i_19/O
                         net (fo=3, routed)           0.164     9.224    M1/M/M2/A1/C2/c_811__1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     9.348 r  M1/M/regbankin[13]_i_19/O
                         net (fo=3, routed)           0.317     9.665    M1/M/M2/A1/C2/c_87__1
    SLICE_X9Y89          LUT5 (Prop_lut5_I4_O)        0.124     9.789 r  M1/M/regbankin[15]_i_19/O
                         net (fo=3, routed)           0.493    10.282    M1/M/M2/A1/C2/c_83__1
    SLICE_X9Y88          LUT5 (Prop_lut5_I4_O)        0.124    10.406 r  M1/M/regbankin[17]_i_19/O
                         net (fo=1, routed)           0.397    10.803    M1/M/M2/A1/C2/c_8
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124    10.927 r  M1/M/regbankin[17]_i_18/O
                         net (fo=4, routed)           0.676    11.603    M1/M/M2/A1/carry_2
    SLICE_X7Y81          LUT6 (Prop_lut6_I3_O)        0.124    11.727 r  M1/M/regbankin[21]_i_19_comp/O
                         net (fo=6, routed)           0.809    12.536    M1/M/M2/A1/C3/c_87__1
    SLICE_X0Y76          LUT3 (Prop_lut3_I0_O)        0.124    12.660 r  M1/M/regbankin[20]_i_14/O
                         net (fo=1, routed)           0.480    13.139    M1/M/regbankin[20]_i_14_n_0
    SLICE_X1Y78          LUT6 (Prop_lut6_I5_O)        0.124    13.263 r  M1/M/regbankin[20]_i_13_comp_1/O
                         net (fo=1, routed)           0.542    13.806    M1/M/M1/C3/sum_output0[4]
    SLICE_X1Y80          LUT6 (Prop_lut6_I2_O)        0.124    13.930 r  M1/M/regbankin[20]_i_1_comp_3/O
                         net (fo=1, routed)           0.000    13.930    M1_n_11
    SLICE_X1Y80          FDRE                                         r  regbankin_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         1.594    15.017    clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  regbankin_reg[20]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X1Y80          FDRE (Setup_fdre_C_D)        0.029    15.269    regbankin_reg[20]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMS32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMS32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 write_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.358%)  route 0.269ns (65.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[1]/Q
                         net (fo=96, routed)          0.269     1.932    R1/reg_bank_reg_r1_0_15_0_5/ADDRD1
    SLICE_X2Y87          RAMS32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMS32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.844    R1/reg_bank_reg_r1_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 regbankin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  regbankin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  regbankin_reg[4]/Q
                         net (fo=2, routed)           0.114     1.776    R1/reg_bank_reg_r1_0_15_0_5/DIC0
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.679    R1/reg_bank_reg_r1_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 write_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/reg_bank_reg_r1_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.046%)  route 0.211ns (59.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  write_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  write_addr_reg[3]/Q
                         net (fo=96, routed)          0.211     1.873    R1/reg_bank_reg_r1_0_15_0_5/ADDRD3
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=259, routed)         0.873     2.038    R1/reg_bank_reg_r1_0_15_0_5/WCLK
    SLICE_X2Y87          RAMD32                                       r  R1/reg_bank_reg_r1_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.775    R1/reg_bank_reg_r1_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y89     FSM_onehot_counter2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y89     FSM_onehot_counter2_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y88     FSM_onehot_counter2_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y91     FSM_onehot_counter3_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y91     FSM_onehot_counter3_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y90     FSM_onehot_counter3_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     FSM_onehot_counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     FSM_onehot_counter_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     FSM_onehot_counter_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y89    R1/reg_bank_reg_r2_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y84     R1/reg_bank_reg_r2_0_15_24_29/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y89    R1/reg_bank_reg_r2_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y89    R1/reg_bank_reg_r2_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     R1/reg_bank_reg_r1_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     R1/reg_bank_reg_r2_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     R1/reg_bank_reg_r1_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     R1/reg_bank_reg_r1_0_15_18_23/RAMB/CLK



