

================================================================
== Vivado HLS Report for 'slot_boundary_timing'
================================================================
* Date:           Mon Oct 26 21:45:56 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.972 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 7 6 3 2 5 
2 --> 5 
3 --> 4 5 
4 --> 5 
5 --> 
6 --> 5 
7 --> 5 8 
8 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %timing_mode) nounwind, !map !45"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %idle_waiting) nounwind, !map !51"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %medium_state) nounwind, !map !57"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @slot_boundary_timing_1) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%timing_mode_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %timing_mode) nounwind" [fyp/edca.c:133]   --->   Operation 13 'read' 'timing_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%icmp_ln137 = icmp eq i2 %timing_mode_read, 0" [fyp/edca.c:137]   --->   Operation 14 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %1, label %3" [fyp/edca.c:137]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%icmp_ln153 = icmp eq i2 %timing_mode_read, 1" [fyp/edca.c:153]   --->   Operation 16 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln137)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %4, label %5" [fyp/edca.c:153]   --->   Operation 17 'br' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%icmp_ln163 = icmp eq i2 %timing_mode_read, -2" [fyp/edca.c:163]   --->   Operation 18 'icmp' 'icmp_ln163' <Predicate = (!icmp_ln137 & !icmp_ln153)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln163, label %6, label %8" [fyp/edca.c:163]   --->   Operation 19 'br' <Predicate = (!icmp_ln137 & !icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.93ns)   --->   "%icmp_ln179 = icmp eq i2 %timing_mode_read, -1" [fyp/edca.c:179]   --->   Operation 20 'icmp' 'icmp_ln179' <Predicate = (!icmp_ln137 & !icmp_ln153 & !icmp_ln163)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.79ns)   --->   "br i1 %icmp_ln179, label %9, label %mergeST" [fyp/edca.c:179]   --->   Operation 21 'br' <Predicate = (!icmp_ln137 & !icmp_ln153 & !icmp_ln163)> <Delay = 1.79>
ST_1 : Operation 22 [2/2] (3.50ns)   --->   "%idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:181]   --->   Operation 22 'call' 'idle_timeout_3' <Predicate = (!icmp_ln137 & !icmp_ln153 & !icmp_ln163 & icmp_ln179)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [2/2] (3.50ns)   --->   "%sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:166]   --->   Operation 23 'call' 'sifs_timeout_1' <Predicate = (!icmp_ln137 & !icmp_ln153 & icmp_ln163)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [2/2] (3.50ns)   --->   "%idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:155]   --->   Operation 24 'call' 'idle_timeout_1' <Predicate = (!icmp_ln137 & icmp_ln153)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (3.50ns)   --->   "%sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:140]   --->   Operation 25 'call' 'sifs_timeout' <Predicate = (icmp_ln137)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 26 [1/2] (6.17ns)   --->   "%idle_timeout_3 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:181]   --->   Operation 26 'call' 'idle_timeout_3' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (1.79ns)   --->   "br label %mergeST" [fyp/edca.c:182]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.79>

State 3 <SV = 1> <Delay = 7.97>
ST_3 : Operation 28 [1/2] (6.17ns)   --->   "%sifs_timeout_1 = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:166]   --->   Operation 28 'call' 'sifs_timeout_1' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (1.79ns)   --->   "br i1 %sifs_timeout_1, label %7, label %mergeST" [fyp/edca.c:167]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.79>

State 4 <SV = 2> <Delay = 3.50>
ST_4 : Operation 30 [2/2] (3.50ns)   --->   "%idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:168]   --->   Operation 30 'call' 'idle_timeout_2' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 7.97>
ST_5 : Operation 31 [1/2] (6.17ns)   --->   "%idle_timeout_2 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:168]   --->   Operation 31 'call' 'idle_timeout_2' <Predicate = (!icmp_ln137 & !icmp_ln153 & icmp_ln163 & sifs_timeout_1)> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 32 [1/1] (1.79ns)   --->   "br label %mergeST" [fyp/edca.c:169]   --->   Operation 32 'br' <Predicate = (!icmp_ln137 & !icmp_ln153 & icmp_ln163 & sifs_timeout_1)> <Delay = 1.79>
ST_5 : Operation 33 [1/2] (6.17ns)   --->   "%idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:142]   --->   Operation 33 'call' 'idle_timeout' <Predicate = (icmp_ln137 & sifs_timeout)> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [1/1] (1.79ns)   --->   "br label %mergeST" [fyp/edca.c:143]   --->   Operation 34 'br' <Predicate = (icmp_ln137 & sifs_timeout)> <Delay = 1.79>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%idle_waiting_new_0 = phi i1 [ false, %1 ], [ false, %6 ], [ false, %8 ], [ %idle_timeout, %2 ], [ %idle_timeout_1, %4 ], [ %idle_timeout_2, %7 ], [ %idle_timeout_3, %9 ]"   --->   Operation 35 'phi' 'idle_waiting_new_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i1P(i1* %idle_waiting, i1 %idle_waiting_new_0) nounwind" [fyp/edca.c:134]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:190]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 6.17>
ST_6 : Operation 38 [1/2] (6.17ns)   --->   "%idle_timeout_1 = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:155]   --->   Operation 38 'call' 'idle_timeout_1' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (1.79ns)   --->   "br label %mergeST" [fyp/edca.c:156]   --->   Operation 39 'br' <Predicate = true> <Delay = 1.79>

State 7 <SV = 1> <Delay = 7.97>
ST_7 : Operation 40 [1/2] (6.17ns)   --->   "%sifs_timeout = call fastcc i1 @start_timer(i1 false, i1* %medium_state)" [fyp/edca.c:140]   --->   Operation 40 'call' 'sifs_timeout' <Predicate = true> <Delay = 6.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 41 [1/1] (1.79ns)   --->   "br i1 %sifs_timeout, label %2, label %mergeST" [fyp/edca.c:141]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.79>

State 8 <SV = 2> <Delay = 3.50>
ST_8 : Operation 42 [2/2] (3.50ns)   --->   "%idle_timeout = call fastcc i1 @start_timer(i1 true, i1* %medium_state)" [fyp/edca.c:142]   --->   Operation 42 'call' 'idle_timeout' <Predicate = true> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.51ns
The critical path consists of the following:
	'call' operation ('idle_timeout', fyp/edca.c:181) to 'start_timer' [21]  (3.51 ns)

 <State 2>: 6.17ns
The critical path consists of the following:
	'call' operation ('idle_timeout', fyp/edca.c:181) to 'start_timer' [21]  (6.17 ns)

 <State 3>: 7.97ns
The critical path consists of the following:
	'call' operation ('sifs_timeout', fyp/edca.c:166) to 'start_timer' [24]  (6.17 ns)
	multiplexor before 'phi' operation ('idle_timeout') with incoming values : ('idle_timeout', fyp/edca.c:181) ('idle_timeout', fyp/edca.c:168) ('idle_timeout', fyp/edca.c:155) ('idle_timeout', fyp/edca.c:142) [39]  (1.8 ns)

 <State 4>: 3.51ns
The critical path consists of the following:
	'call' operation ('idle_timeout', fyp/edca.c:168) to 'start_timer' [27]  (3.51 ns)

 <State 5>: 7.97ns
The critical path consists of the following:
	'call' operation ('idle_timeout', fyp/edca.c:168) to 'start_timer' [27]  (6.17 ns)
	multiplexor before 'phi' operation ('idle_timeout') with incoming values : ('idle_timeout', fyp/edca.c:181) ('idle_timeout', fyp/edca.c:168) ('idle_timeout', fyp/edca.c:155) ('idle_timeout', fyp/edca.c:142) [39]  (1.8 ns)
	'phi' operation ('idle_timeout') with incoming values : ('idle_timeout', fyp/edca.c:181) ('idle_timeout', fyp/edca.c:168) ('idle_timeout', fyp/edca.c:155) ('idle_timeout', fyp/edca.c:142) [39]  (0 ns)

 <State 6>: 6.17ns
The critical path consists of the following:
	'call' operation ('idle_timeout', fyp/edca.c:155) to 'start_timer' [30]  (6.17 ns)

 <State 7>: 7.97ns
The critical path consists of the following:
	'call' operation ('sifs_timeout', fyp/edca.c:140) to 'start_timer' [33]  (6.17 ns)
	multiplexor before 'phi' operation ('idle_timeout') with incoming values : ('idle_timeout', fyp/edca.c:181) ('idle_timeout', fyp/edca.c:168) ('idle_timeout', fyp/edca.c:155) ('idle_timeout', fyp/edca.c:142) [39]  (1.8 ns)

 <State 8>: 3.51ns
The critical path consists of the following:
	'call' operation ('idle_timeout', fyp/edca.c:142) to 'start_timer' [36]  (3.51 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
