INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado Exercises/project_1/project_1.srcs/sources_1/new/JKMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKMaster
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado Exercises/project_1/project_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/shubham/Vivado Exercises/project_1/project_1.srcs/sim_1/new/JKMasterSimulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKMasterSimulation
