Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jan  1 17:12:00 2024
| Host         : LAPTOP-7A45SF4Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: div1/num_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: isPressed_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[100]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[101]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[102]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[103]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[104]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[105]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[106]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[107]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[108]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[109]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[110]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[111]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[112]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[113]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[114]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[115]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[116]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[117]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[118]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[119]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[120]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[121]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[122]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[123]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[124]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[125]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[32]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[33]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[34]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[35]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[36]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[37]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[38]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[39]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[40]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[41]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[42]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[43]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[44]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[45]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[46]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[47]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[48]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[49]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[50]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[51]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[52]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[53]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[54]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[55]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[56]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[57]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[58]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[59]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[60]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[61]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[62]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[63]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[64]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[65]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[66]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[67]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[68]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[69]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[70]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[71]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[72]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[73]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[74]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[75]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[76]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[77]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[78]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[79]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[80]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[81]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[82]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[83]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[84]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[85]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[86]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[87]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[88]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[89]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[90]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[91]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[92]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[93]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[94]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[95]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[96]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[97]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[98]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[99]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_down_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: kbd/key_valid_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.566        0.000                      0                  426        0.163        0.000                      0                  426        4.500        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.566        0.000                      0                  426        0.163        0.000                      0                  426        4.500        0.000                       0                   263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 kbd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.707ns (31.329%)  route 3.742ns (68.671%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  kbd/key_reg[0]/Q
                         net (fo=75, routed)          2.283     7.814    kbd/last_change[0]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.938 r  kbd/FSM_onehot_state[2]_i_39/O
                         net (fo=1, routed)           0.000     7.938    kbd/FSM_onehot_state[2]_i_39_n_0
    SLICE_X38Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.147 r  kbd/FSM_onehot_state_reg[2]_i_20/O
                         net (fo=1, routed)           0.000     8.147    kbd/FSM_onehot_state_reg[2]_i_20_n_0
    SLICE_X38Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.235 r  kbd/FSM_onehot_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.817     9.052    kbd/FSM_onehot_state_reg[2]_i_10_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.319     9.371 r  kbd/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.000     9.371    kbd/FSM_onehot_state[2]_i_7_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.583 r  kbd/FSM_onehot_state_reg[2]_i_5/O
                         net (fo=4, routed)           0.642    10.225    kbd/FSM_onehot_state_reg[2]_i_5_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.299    10.524 r  kbd/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.524    kbd_n_0
    SLICE_X46Y25         FDCE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y25         FDCE                                         r  FSM_onehot_state_reg[2]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y25         FDCE (Setup_fdce_C_D)        0.079    15.090    FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.828ns  (required time - arrival time)
  Source:                 kbd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.137ns  (logic 1.707ns (33.231%)  route 3.430ns (66.769%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  kbd/key_reg[0]/Q
                         net (fo=75, routed)          2.283     7.814    kbd/last_change[0]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.938 f  kbd/FSM_onehot_state[2]_i_39/O
                         net (fo=1, routed)           0.000     7.938    kbd/FSM_onehot_state[2]_i_39_n_0
    SLICE_X38Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.147 f  kbd/FSM_onehot_state_reg[2]_i_20/O
                         net (fo=1, routed)           0.000     8.147    kbd/FSM_onehot_state_reg[2]_i_20_n_0
    SLICE_X38Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.235 f  kbd/FSM_onehot_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.817     9.052    kbd/FSM_onehot_state_reg[2]_i_10_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.319     9.371 f  kbd/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.000     9.371    kbd/FSM_onehot_state[2]_i_7_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.583 f  kbd/FSM_onehot_state_reg[2]_i_5/O
                         net (fo=4, routed)           0.330     9.913    kbd/FSM_onehot_state_reg[2]_i_5_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I5_O)        0.299    10.212 r  kbd/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.212    kbd_n_1
    SLICE_X47Y25         FDCE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X47Y25         FDCE                                         r  FSM_onehot_state_reg[1]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X47Y25         FDCE (Setup_fdce_C_D)        0.029    15.040    FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.828    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 kbd/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.707ns (33.180%)  route 3.438ns (66.820%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  kbd/key_reg[0]/Q
                         net (fo=75, routed)          2.283     7.814    kbd/last_change[0]
    SLICE_X38Y25         LUT6 (Prop_lut6_I4_O)        0.124     7.938 r  kbd/FSM_onehot_state[2]_i_39/O
                         net (fo=1, routed)           0.000     7.938    kbd/FSM_onehot_state[2]_i_39_n_0
    SLICE_X38Y25         MUXF7 (Prop_muxf7_I0_O)      0.209     8.147 r  kbd/FSM_onehot_state_reg[2]_i_20/O
                         net (fo=1, routed)           0.000     8.147    kbd/FSM_onehot_state_reg[2]_i_20_n_0
    SLICE_X38Y25         MUXF8 (Prop_muxf8_I1_O)      0.088     8.235 r  kbd/FSM_onehot_state_reg[2]_i_10/O
                         net (fo=1, routed)           0.817     9.052    kbd/FSM_onehot_state_reg[2]_i_10_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.319     9.371 r  kbd/FSM_onehot_state[2]_i_7/O
                         net (fo=1, routed)           0.000     9.371    kbd/FSM_onehot_state[2]_i_7_n_0
    SLICE_X43Y25         MUXF7 (Prop_muxf7_I0_O)      0.212     9.583 r  kbd/FSM_onehot_state_reg[2]_i_5/O
                         net (fo=4, routed)           0.338     9.921    kbd/FSM_onehot_state_reg[2]_i_5_n_0
    SLICE_X46Y25         LUT6 (Prop_lut6_I4_O)        0.299    10.220 r  kbd/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.220    kbd_n_2
    SLICE_X46Y25         FDPE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.431    14.772    clk_IBUF_BUFG
    SLICE_X46Y25         FDPE                                         r  FSM_onehot_state_reg[0]/C
                         clock pessimism              0.274    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y25         FDPE (Setup_fdpe_C_D)        0.081    15.092    FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 kbd/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.069ns (22.951%)  route 3.589ns (77.049%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[9]/Q
                         net (fo=8, routed)           0.853     6.347    kbd/last_change[8]
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.322     6.669 r  kbd/key_down[95]_i_2/O
                         net (fo=36, routed)          2.736     9.405    kbd/key_down[95]_i_2_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I1_O)        0.328     9.733 r  kbd/key_down[93]_i_1/O
                         net (fo=1, routed)           0.000     9.733    kbd/p_0_in[93]
    SLICE_X42Y23         FDCE                                         r  kbd/key_down_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.432    14.773    kbd/CLK
    SLICE_X42Y23         FDCE                                         r  kbd/key_down_reg[93]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.079    15.077    kbd/key_down_reg[93]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 kbd/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[90]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.639ns  (logic 1.069ns (23.045%)  route 3.570ns (76.955%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[9]/Q
                         net (fo=8, routed)           0.853     6.347    kbd/last_change[8]
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.322     6.669 r  kbd/key_down[95]_i_2/O
                         net (fo=36, routed)          2.717     9.386    kbd/key_down[95]_i_2_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.328     9.714 r  kbd/key_down[90]_i_1/O
                         net (fo=1, routed)           0.000     9.714    kbd/p_0_in[90]
    SLICE_X42Y23         FDCE                                         r  kbd/key_down_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.432    14.773    kbd/CLK
    SLICE_X42Y23         FDCE                                         r  kbd/key_down_reg[90]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.079    15.077    kbd/key_down_reg[90]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 kbd/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.069ns (23.960%)  route 3.393ns (76.040%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[9]/Q
                         net (fo=8, routed)           0.853     6.347    kbd/last_change[8]
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.322     6.669 r  kbd/key_down[95]_i_2/O
                         net (fo=36, routed)          2.540     9.209    kbd/key_down[95]_i_2_n_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.328     9.537 r  kbd/key_down[76]_i_1/O
                         net (fo=1, routed)           0.000     9.537    kbd/p_0_in[76]
    SLICE_X39Y23         FDCE                                         r  kbd/key_down_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.430    14.771    kbd/CLK
    SLICE_X39Y23         FDCE                                         r  kbd/key_down_reg[76]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.032    15.028    kbd/key_down_reg[76]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 kbd/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[71]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.069ns (23.987%)  route 3.388ns (76.013%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[9]/Q
                         net (fo=8, routed)           0.853     6.347    kbd/last_change[8]
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.322     6.669 r  kbd/key_down[95]_i_2/O
                         net (fo=36, routed)          2.535     9.204    kbd/key_down[95]_i_2_n_0
    SLICE_X39Y23         LUT4 (Prop_lut4_I1_O)        0.328     9.532 r  kbd/key_down[71]_i_1/O
                         net (fo=1, routed)           0.000     9.532    kbd/p_0_in[71]
    SLICE_X39Y23         FDCE                                         r  kbd/key_down_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.430    14.771    kbd/CLK
    SLICE_X39Y23         FDCE                                         r  kbd/key_down_reg[71]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_D)        0.031    15.027    kbd/key_down_reg[71]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 kbd/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.069ns (23.821%)  route 3.419ns (76.179%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[9]/Q
                         net (fo=8, routed)           0.853     6.347    kbd/last_change[8]
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.322     6.669 r  kbd/key_down[95]_i_2/O
                         net (fo=36, routed)          2.566     9.235    kbd/key_down[95]_i_2_n_0
    SLICE_X42Y23         LUT4 (Prop_lut4_I1_O)        0.328     9.563 r  kbd/key_down[87]_i_1/O
                         net (fo=1, routed)           0.000     9.563    kbd/p_0_in[87]
    SLICE_X42Y23         FDCE                                         r  kbd/key_down_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.432    14.773    kbd/CLK
    SLICE_X42Y23         FDCE                                         r  kbd/key_down_reg[87]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X42Y23         FDCE (Setup_fdce_C_D)        0.081    15.079    kbd/key_down_reg[87]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 kbd/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 1.067ns (24.213%)  route 3.340ns (75.787%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X47Y29         FDCE                                         r  kbd/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[4]/Q
                         net (fo=54, routed)          2.155     7.650    kbd/last_change[4]
    SLICE_X39Y25         LUT5 (Prop_lut5_I3_O)        0.322     7.972 r  kbd/key_down[99]_i_2/O
                         net (fo=4, routed)           1.184     9.156    kbd/key_down[99]_i_2_n_0
    SLICE_X36Y23         LUT4 (Prop_lut4_I1_O)        0.326     9.482 r  kbd/key_down[3]_i_1/O
                         net (fo=1, routed)           0.000     9.482    kbd/p_0_in[3]
    SLICE_X36Y23         FDCE                                         r  kbd/key_down_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.430    14.771    kbd/CLK
    SLICE_X36Y23         FDCE                                         r  kbd/key_down_reg[3]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y23         FDCE (Setup_fdce_C_D)        0.029    15.025    kbd/key_down_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 kbd/key_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/key_down_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.069ns (24.810%)  route 3.240ns (75.190%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.554     5.075    kbd/CLK
    SLICE_X44Y29         FDCE                                         r  kbd/key_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  kbd/key_reg[9]/Q
                         net (fo=8, routed)           0.853     6.347    kbd/last_change[8]
    SLICE_X46Y28         LUT4 (Prop_lut4_I2_O)        0.322     6.669 r  kbd/key_down[95]_i_2/O
                         net (fo=36, routed)          2.387     9.056    kbd/key_down[95]_i_2_n_0
    SLICE_X38Y26         LUT4 (Prop_lut4_I1_O)        0.328     9.384 r  kbd/key_down[79]_i_1/O
                         net (fo=1, routed)           0.000     9.384    kbd/p_0_in[79]
    SLICE_X38Y26         FDCE                                         r  kbd/key_down_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         1.430    14.771    kbd/CLK
    SLICE_X38Y26         FDCE                                         r  kbd/key_down_reg[79]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y26         FDCE (Setup_fdce_C_D)        0.079    15.075    kbd/key_down_reg[79]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.110     1.692    kbd/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.737 r  kbd/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.737    kbd/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X42Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.826     1.953    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.120     1.574    kbd/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.114     1.696    kbd/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.741 r  kbd/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    kbd/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X42Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.826     1.953    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.121     1.575    kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.554     1.437    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y29         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.125     1.704    kbd/inst/inst/rx_data[0]
    SLICE_X46Y29         FDCE                                         r  kbd/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.823     1.950    kbd/inst/inst/clk
    SLICE_X46Y29         FDCE                                         r  kbd/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.059     1.531    kbd/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kbd/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    kbd/inst/inst/clk
    SLICE_X47Y30         FDCE                                         r  kbd/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  kbd/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.121     1.702    kbd/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X46Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.747 r  kbd/inst/inst/Ps2Interface_i/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.747    kbd/inst/inst/Ps2Interface_i_n_13
    SLICE_X46Y30         FDCE                                         r  kbd/inst/inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.824     1.951    kbd/inst/inst/clk
    SLICE_X46Y30         FDCE                                         r  kbd/inst/inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X46Y30         FDCE (Hold_fdce_C_D)         0.120     1.572    kbd/inst/inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kbd/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    kbd/inst/inst/clk
    SLICE_X47Y30         FDCE                                         r  kbd/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  kbd/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.125     1.706    kbd/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X46Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.751 r  kbd/inst/inst/Ps2Interface_i/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.751    kbd/inst/inst/Ps2Interface_i_n_12
    SLICE_X46Y30         FDCE                                         r  kbd/inst/inst/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.824     1.951    kbd/inst/inst/clk
    SLICE_X46Y30         FDCE                                         r  kbd/inst/inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X46Y30         FDCE (Hold_fdce_C_D)         0.121     1.573    kbd/inst/inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.554     1.437    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y29         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  kbd/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.125     1.704    kbd/inst/inst/rx_data[5]
    SLICE_X46Y29         FDCE                                         r  kbd/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.823     1.950    kbd/inst/inst/clk
    SLICE_X46Y29         FDCE                                         r  kbd/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X46Y29         FDCE (Hold_fdce_C_D)         0.052     1.524    kbd/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.421%)  route 0.132ns (41.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.556     1.439    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y31         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.132     1.713    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X42Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.758 r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.758    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X42Y30         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.823     1.950    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y30         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y30         FDCE (Hold_fdce_C_D)         0.120     1.572    kbd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y32         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  kbd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.133     1.715    kbd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.760 r  kbd/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.760    kbd/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X46Y32         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.826     1.953    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y32         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y32         FDCE (Hold_fdce_C_D)         0.120     1.574    kbd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X47Y32         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.582 r  kbd/inst/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=5, routed)           0.137     1.719    kbd/inst/inst/Ps2Interface_i/data_inter
    SLICE_X46Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  kbd/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    kbd/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X46Y32         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.826     1.953    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X46Y32         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X46Y32         FDCE (Hold_fdce_C_D)         0.121     1.575    kbd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.558     1.441    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X42Y33         FDCE                                         r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  kbd/inst/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.094     1.699    kbd/inst/inst/Ps2Interface_i/clk_count[2]
    SLICE_X43Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.744 r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.744    kbd/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X43Y33         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=262, routed)         0.826     1.953    kbd/inst/inst/Ps2Interface_i/clk
    SLICE_X43Y33         FDPE                                         r  kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X43Y33         FDPE (Hold_fdpe_C_D)         0.092     1.546    kbd/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X46Y25   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y25   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y25   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    LED_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y27   LED_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y27   LED_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y27   LED_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X46Y23   LED_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y25   div1/num_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    LED_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   LED_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   div1/num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y25   div1/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   div1/num_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   div1/num_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y24   div1/num_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y25   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y25   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   LED_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   LED_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   LED_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y23   LED_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y32   kbd/inst/inst/Ps2Interface_i/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   kbd/inst/inst/Ps2Interface_i/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   kbd/inst/inst/Ps2Interface_i/counter_reg[9]/C



