// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_add (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        this_p_read,
        this_1_address0,
        this_1_ce0,
        this_1_q0,
        this_1_address1,
        this_1_ce1,
        this_1_q1,
        this_1_offset,
        n,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] this_p_read;
output  [5:0] this_1_address0;
output   this_1_ce0;
input  [31:0] this_1_q0;
output  [5:0] this_1_address1;
output   this_1_ce1;
input  [31:0] this_1_q1;
input  [4:0] this_1_offset;
input  [31:0] n;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] this_1_address0;
reg this_1_ce0;
reg[5:0] this_1_address1;
reg this_1_ce1;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [5:0] sub_ln634_fu_433_p2;
reg   [5:0] sub_ln634_reg_867;
reg   [5:0] this_1_addr_reg_872;
reg   [5:0] this_1_addr_9_reg_878;
reg   [5:0] this_1_addr_10_reg_883;
wire   [5:0] empty_fu_467_p1;
reg   [5:0] empty_reg_888;
wire   [0:0] and_ln633_fu_507_p2;
reg   [0:0] and_ln633_reg_893;
wire   [0:0] tmp_26_fu_513_p3;
reg   [0:0] tmp_26_reg_897;
wire   [31:0] sub_i1_fu_521_p2;
reg   [31:0] sub_i1_reg_901;
reg   [31:0] this_1_load_9_reg_906;
wire    ap_CS_fsm_state3;
reg   [31:0] this_1_load_10_reg_914;
wire    ap_CS_fsm_state4;
reg   [31:0] this_1_load_11_reg_922;
wire   [0:0] tmp_27_fu_533_p3;
reg   [0:0] tmp_27_reg_930;
wire   [1:0] trunc_ln646_fu_541_p1;
reg   [1:0] trunc_ln646_reg_934;
wire   [31:0] tmp_44_fu_544_p5;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_406_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] and_ln75_fu_589_p2;
reg   [0:0] and_ln75_reg_951;
wire    ap_CS_fsm_state10;
wire   [1:0] empty_33_fu_598_p1;
reg   [1:0] empty_33_reg_955;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln90_fu_603_p2;
reg   [0:0] icmp_ln90_reg_961;
wire   [1:0] xor_ln90_fu_609_p2;
reg   [1:0] xor_ln90_reg_965;
wire   [0:0] icmp_ln102_fu_640_p2;
reg   [0:0] icmp_ln102_reg_979;
wire    ap_CS_fsm_state14;
wire   [2:0] select_ln102_fu_662_p3;
reg   [2:0] select_ln102_reg_983;
wire   [31:0] phitmp_fu_727_p3;
wire    ap_CS_fsm_state20;
wire   [31:0] phitmp38_fu_734_p3;
wire   [31:0] phitmp39_fu_741_p3;
reg   [31:0] this_1_load_reg_1009;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_ready;
wire   [5:0] grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_this_1_address0;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_this_1_ce0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_1_02_out;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_1_02_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_2_01_out;
wire    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_2_01_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_idx_tmp_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num16_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num16_1_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num2_1_out;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num2_1_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num_4_out;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num16_4_out;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num16_4_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num2_4_out;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num2_4_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_ready;
wire   [0:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag4_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag4_6_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num_6_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num16_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num16_6_out_ap_vld;
wire   [0:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag8_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag8_6_out_ap_vld;
wire   [0:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag_6_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num2_6_out;
wire    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num2_6_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_205;
reg   [31:0] agg_result_num16_0_reg_217;
reg   [31:0] agg_result_num2_0_reg_229;
reg   [31:0] agg_result_num_3_reg_241;
reg   [31:0] agg_result_num16_3_reg_252;
reg   [31:0] agg_result_num2_3_reg_263;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2023_phi_fu_278_p4;
reg   [1:0] base_0_lcssa_i2023_reg_274;
wire   [1:0] base_fu_633_p2;
reg   [31:0] ap_phi_mux_write_flag4_8_phi_fu_289_p12;
reg   [31:0] write_flag4_8_reg_286;
wire    ap_CS_fsm_state16;
reg   [31:0] ap_phi_mux_write_flag8_8_phi_fu_307_p12;
reg   [31:0] write_flag8_8_reg_304;
reg   [31:0] ap_phi_mux_write_flag_8_phi_fu_325_p12;
reg   [31:0] write_flag_8_reg_322;
reg    grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln634_1_fu_440_p1;
wire   [63:0] zext_ln634_2_fu_451_p1;
wire   [63:0] zext_ln634_3_fu_462_p1;
wire    ap_CS_fsm_state21;
reg   [31:0] grp_fu_410_p0;
wire    ap_CS_fsm_state9;
wire   [3:0] trunc_ln634_fu_421_p1;
wire   [5:0] tmp_49_cast_fu_425_p3;
wire   [5:0] zext_ln634_fu_417_p1;
wire   [5:0] add_ln634_fu_445_p2;
wire   [5:0] add_ln634_1_fu_456_p2;
wire   [31:0] bitcast_ln633_fu_472_p1;
wire   [7:0] tmp_fu_475_p4;
wire   [22:0] trunc_ln633_fu_485_p1;
wire   [0:0] icmp_ln633_1_fu_495_p2;
wire   [0:0] icmp_ln633_fu_489_p2;
wire   [0:0] or_ln633_fu_501_p2;
wire   [0:0] grp_fu_410_p2;
wire   [31:0] add_ln639_fu_528_p2;
wire   [31:0] bitcast_ln75_fu_553_p1;
wire   [7:0] tmp_45_fu_557_p4;
wire   [22:0] trunc_ln75_fu_567_p1;
wire   [0:0] icmp_ln75_6_fu_577_p2;
wire   [0:0] icmp_ln75_fu_571_p2;
wire   [0:0] or_ln75_fu_583_p2;
wire   [1:0] sub_ln90_fu_628_p2;
wire   [2:0] zext_ln102_fu_646_p1;
wire   [0:0] icmp_ln102_5_fu_650_p2;
wire   [2:0] add_ln102_fu_656_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
end

main_operator_Pipeline_VITIS_LOOP_618_1 grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_ready),
    .sub_i1(sub_i1_reg_901),
    .this_p_read_cast(empty_reg_888),
    .sub_ln634(sub_ln634_reg_867),
    .this_1_address0(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_this_1_address0),
    .this_1_ce0(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_this_1_ce0),
    .this_1_q0(this_1_q0),
    .num_res_1_02_out(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_1_02_out),
    .num_res_1_02_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_1_02_out_ap_vld),
    .num_res_2_01_out(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_2_01_out),
    .num_res_2_01_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_2_01_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_82_1 grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_205),
    .agg_result_num16_0(agg_result_num16_0_reg_217),
    .agg_result_num2_0(agg_result_num2_0_reg_229),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_idx_tmp_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_90_2 grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_205),
    .agg_result_num16_0(agg_result_num16_0_reg_217),
    .agg_result_num2_0(agg_result_num2_0_reg_229),
    .zext_ln90(empty_33_reg_955),
    .xor_ln90(xor_ln90_reg_965),
    .agg_result_num_1_out(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num_1_out_ap_vld),
    .agg_result_num16_1_out(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num16_1_out),
    .agg_result_num16_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num16_1_out_ap_vld),
    .agg_result_num2_1_out(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num2_1_out),
    .agg_result_num2_1_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num2_1_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_102_3 grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_241),
    .agg_result_num16_3(agg_result_num16_3_reg_252),
    .agg_result_num2_3(agg_result_num2_3_reg_263),
    .zext_ln102(base_0_lcssa_i2023_reg_274),
    .zext_ln102_10(select_ln102_reg_983),
    .agg_result_num_4_out(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num_4_out_ap_vld),
    .agg_result_num16_4_out(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num16_4_out),
    .agg_result_num16_4_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num16_4_out_ap_vld),
    .agg_result_num2_4_out(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num2_4_out),
    .agg_result_num2_4_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num2_4_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_21_1 grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_ready),
    .n(n),
    .num_res_1_02_reload(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_1_02_out),
    .num_res_2_01_reload(grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_num_res_2_01_out),
    .write_flag4_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag4_6_out),
    .write_flag4_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag4_6_out_ap_vld),
    .agg_result_num_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num_6_out),
    .agg_result_num_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num_6_out_ap_vld),
    .agg_result_num16_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num16_6_out),
    .agg_result_num16_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num16_6_out_ap_vld),
    .write_flag8_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag8_6_out),
    .write_flag8_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag8_6_out_ap_vld),
    .write_flag_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag_6_out),
    .write_flag_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag_6_out_ap_vld),
    .agg_result_num2_6_out(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num2_6_out),
    .agg_result_num2_6_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num2_6_out_ap_vld)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_44_fu_544_p5),
    .din1(n),
    .ce(1'b1),
    .dout(grp_fu_406_p2)
);

main_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_410_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_410_p2)
);

main_mux_32_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_32_32_1_1_U260(
    .din0(this_1_load_9_reg_906),
    .din1(this_1_load_10_reg_914),
    .din2(this_1_load_11_reg_922),
    .din3(trunc_ln646_reg_934),
    .dout(tmp_44_fu_544_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_return_0_preg <= ap_phi_mux_write_flag_8_phi_fu_325_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_return_1_preg <= ap_phi_mux_write_flag4_8_phi_fu_289_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_return_2_preg <= ap_phi_mux_write_flag8_8_phi_fu_307_p12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln102_fu_640_p2 == 1'd0) | (icmp_ln90_reg_961 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd0 == and_ln633_fu_507_p2) & (tmp_26_fu_513_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln75_fu_589_p2) & (1'b1 == ap_CS_fsm_state10))) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (trunc_ln646_reg_934 == 2'd1))) begin
        agg_result_num16_0_reg_217 <= grp_fu_406_p2;
    end else if (((~(trunc_ln646_reg_934 == 2'd1) & ~(trunc_ln646_reg_934 == 2'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln646_reg_934 == 2'd0)))) begin
        agg_result_num16_0_reg_217 <= this_1_load_10_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd0) & (icmp_ln90_reg_961 == 1'd1))) begin
        agg_result_num16_3_reg_252 <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num16_1_out;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd0))) begin
        agg_result_num16_3_reg_252 <= agg_result_num16_0_reg_217;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state8) & (trunc_ln646_reg_934 == 2'd1)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln646_reg_934 == 2'd0)))) begin
        agg_result_num2_0_reg_229 <= this_1_load_11_reg_922;
    end else if ((~(trunc_ln646_reg_934 == 2'd1) & ~(trunc_ln646_reg_934 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        agg_result_num2_0_reg_229 <= grp_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd0) & (icmp_ln90_reg_961 == 1'd1))) begin
        agg_result_num2_3_reg_263 <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num2_1_out;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd0))) begin
        agg_result_num2_3_reg_263 <= agg_result_num2_0_reg_229;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (trunc_ln646_reg_934 == 2'd0))) begin
        agg_result_num_0_reg_205 <= grp_fu_406_p2;
    end else if (((~(trunc_ln646_reg_934 == 2'd1) & ~(trunc_ln646_reg_934 == 2'd0) & (1'b1 == ap_CS_fsm_state8)) | ((1'b1 == ap_CS_fsm_state8) & (trunc_ln646_reg_934 == 2'd1)))) begin
        agg_result_num_0_reg_205 <= this_1_load_9_reg_906;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd0) & (icmp_ln90_reg_961 == 1'd1))) begin
        agg_result_num_3_reg_241 <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd0))) begin
        agg_result_num_3_reg_241 <= agg_result_num_0_reg_205;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd0) & (icmp_ln90_reg_961 == 1'd1))) begin
        base_0_lcssa_i2023_reg_274 <= base_fu_633_p2;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd0))) begin
        base_0_lcssa_i2023_reg_274 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd1) & (icmp_ln90_reg_961 == 1'd1))) begin
        write_flag4_8_reg_286 <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num16_1_out;
    end else if (((1'd0 == and_ln75_fu_589_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        write_flag4_8_reg_286 <= agg_result_num16_0_reg_217;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln102_reg_979 == 1'd0) & (tmp_27_reg_930 == 1'd1)) | ((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln90_reg_961 == 1'd0) & (tmp_27_reg_930 == 1'd1))))) begin
        write_flag4_8_reg_286 <= grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num16_4_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        write_flag4_8_reg_286 <= phitmp38_fu_734_p3;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state4) & (tmp_27_fu_533_p3 == 1'd0)))) begin
        write_flag4_8_reg_286 <= this_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd1) & (icmp_ln90_reg_961 == 1'd1))) begin
        write_flag8_8_reg_304 <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num2_1_out;
    end else if (((1'd0 == and_ln75_fu_589_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        write_flag8_8_reg_304 <= agg_result_num2_0_reg_229;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln102_reg_979 == 1'd0) & (tmp_27_reg_930 == 1'd1)) | ((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln90_reg_961 == 1'd0) & (tmp_27_reg_930 == 1'd1))))) begin
        write_flag8_8_reg_304 <= grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num2_4_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        write_flag8_8_reg_304 <= phitmp39_fu_741_p3;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state4) & (tmp_27_fu_533_p3 == 1'd0)))) begin
        write_flag8_8_reg_304 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd1) & (icmp_ln90_reg_961 == 1'd1))) begin
        write_flag_8_reg_322 <= grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_agg_result_num_1_out;
    end else if (((1'd0 == and_ln75_fu_589_p2) & (1'b1 == ap_CS_fsm_state10))) begin
        write_flag_8_reg_322 <= agg_result_num_0_reg_205;
    end else if (((1'b1 == ap_CS_fsm_state4) & (tmp_27_fu_533_p3 == 1'd0))) begin
        write_flag_8_reg_322 <= this_1_load_9_reg_906;
    end else if (((1'b1 == ap_CS_fsm_state16) & (((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln102_reg_979 == 1'd0) & (tmp_27_reg_930 == 1'd1)) | ((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln90_reg_961 == 1'd0) & (tmp_27_reg_930 == 1'd1))))) begin
        write_flag_8_reg_322 <= grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num_4_out;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        write_flag_8_reg_322 <= phitmp_fu_727_p3;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        write_flag_8_reg_322 <= this_1_load_reg_1009;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln633_reg_893 <= and_ln633_fu_507_p2;
        empty_reg_888 <= empty_fu_467_p1;
        sub_ln634_reg_867 <= sub_ln634_fu_433_p2;
        this_1_addr_10_reg_883 <= zext_ln634_3_fu_462_p1;
        this_1_addr_9_reg_878 <= zext_ln634_2_fu_451_p1;
        this_1_addr_reg_872 <= zext_ln634_1_fu_440_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        and_ln75_reg_951 <= and_ln75_fu_589_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        empty_33_reg_955 <= empty_33_fu_598_p1;
        icmp_ln90_reg_961 <= icmp_ln90_fu_603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln90_reg_961 == 1'd1))) begin
        icmp_ln102_reg_979 <= icmp_ln102_fu_640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & ((icmp_ln102_fu_640_p2 == 1'd0) | (icmp_ln90_reg_961 == 1'd0)))) begin
        select_ln102_reg_983 <= select_ln102_fu_662_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln633_fu_507_p2) & (tmp_26_fu_513_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sub_i1_reg_901 <= sub_i1_fu_521_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        this_1_load_10_reg_914 <= this_1_q1;
        this_1_load_11_reg_922 <= this_1_q0;
        tmp_27_reg_930 <= add_ln639_fu_528_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        this_1_load_9_reg_906 <= this_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        this_1_load_reg_1009 <= this_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln633_fu_507_p2) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_26_reg_897 <= this_p_read[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (tmp_27_fu_533_p3 == 1'd1))) begin
        trunc_ln646_reg_934 <= trunc_ln646_fu_541_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd1))) begin
        xor_ln90_reg_965 <= xor_ln90_fu_609_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd0) & (icmp_ln90_reg_961 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i2023_phi_fu_278_p4 = base_fu_633_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2023_phi_fu_278_p4 = base_0_lcssa_i2023_reg_274;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln102_reg_979 == 1'd0) & (tmp_27_reg_930 == 1'd1)) | ((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln90_reg_961 == 1'd0) & (tmp_27_reg_930 == 1'd1))))) begin
        ap_phi_mux_write_flag4_8_phi_fu_289_p12 = grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num16_4_out;
    end else begin
        ap_phi_mux_write_flag4_8_phi_fu_289_p12 = write_flag4_8_reg_286;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln102_reg_979 == 1'd0) & (tmp_27_reg_930 == 1'd1)) | ((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln90_reg_961 == 1'd0) & (tmp_27_reg_930 == 1'd1))))) begin
        ap_phi_mux_write_flag8_8_phi_fu_307_p12 = grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num2_4_out;
    end else begin
        ap_phi_mux_write_flag8_8_phi_fu_307_p12 = write_flag8_8_reg_304;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) & (((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln102_reg_979 == 1'd0) & (tmp_27_reg_930 == 1'd1)) | ((1'd1 == and_ln75_reg_951) & (1'd0 == and_ln633_reg_893) & (tmp_26_reg_897 == 1'd0) & (icmp_ln90_reg_961 == 1'd0) & (tmp_27_reg_930 == 1'd1))))) begin
        ap_phi_mux_write_flag_8_phi_fu_325_p12 = grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_agg_result_num_4_out;
    end else begin
        ap_phi_mux_write_flag_8_phi_fu_325_p12 = write_flag_8_reg_322;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_return_0 = ap_phi_mux_write_flag_8_phi_fu_325_p12;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_return_1 = ap_phi_mux_write_flag4_8_phi_fu_289_p12;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        ap_return_2 = ap_phi_mux_write_flag8_8_phi_fu_307_p12;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_410_p0 = agg_result_num_0_reg_205;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_410_p0 = n;
    end else begin
        grp_fu_410_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state3))) begin
        this_1_address0 = this_1_addr_10_reg_883;
    end else if (((1'd0 == and_ln633_fu_507_p2) & (tmp_26_fu_513_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        this_1_address0 = zext_ln634_1_fu_440_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_1_address0 = grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_this_1_address0;
    end else begin
        this_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        this_1_address1 = this_1_addr_reg_872;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state3))) begin
        this_1_address1 = this_1_addr_9_reg_878;
    end else begin
        this_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state3) | ((1'd0 == and_ln633_fu_507_p2) & (tmp_26_fu_513_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        this_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        this_1_ce0 = grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_this_1_ce0;
    end else begin
        this_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state3))) begin
        this_1_ce1 = 1'b1;
    end else begin
        this_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'd0 == and_ln633_fu_507_p2) & (tmp_26_fu_513_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((1'd0 == and_ln633_fu_507_p2) & (tmp_26_fu_513_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (tmp_27_fu_533_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'd0 == and_ln75_fu_589_p2) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln90_fu_603_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln102_fu_640_p2 == 1'd1) & (icmp_ln90_reg_961 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_656_p2 = (zext_ln102_fu_646_p1 + 3'd1);

assign add_ln634_1_fu_456_p2 = (sub_ln634_fu_433_p2 + 6'd2);

assign add_ln634_fu_445_p2 = (sub_ln634_fu_433_p2 + 6'd1);

assign add_ln639_fu_528_p2 = ($signed(this_p_read) + $signed(32'd4294967293));

assign and_ln633_fu_507_p2 = (or_ln633_fu_501_p2 & grp_fu_410_p2);

assign and_ln75_fu_589_p2 = (or_ln75_fu_583_p2 & grp_fu_410_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_633_p2 = (sub_ln90_fu_628_p2 + 2'd1);

assign bitcast_ln633_fu_472_p1 = n;

assign bitcast_ln75_fu_553_p1 = agg_result_num_0_reg_205;

assign empty_33_fu_598_p1 = grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_idx_tmp_out[1:0];

assign empty_fu_467_p1 = this_p_read[5:0];

assign grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start = grp_operator_Pipeline_VITIS_LOOP_102_3_fu_377_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start = grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start = grp_operator_Pipeline_VITIS_LOOP_618_1_fu_340_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start = grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start = grp_operator_Pipeline_VITIS_LOOP_90_2_fu_362_ap_start_reg;

assign icmp_ln102_5_fu_650_p2 = ((ap_phi_mux_base_0_lcssa_i2023_phi_fu_278_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_640_p2 = ((base_fu_633_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln633_1_fu_495_p2 = ((trunc_ln633_fu_485_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln633_fu_489_p2 = ((tmp_fu_475_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln75_6_fu_577_p2 = ((trunc_ln75_fu_567_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_571_p2 = ((tmp_45_fu_557_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_603_p2 = ((grp_operator_Pipeline_VITIS_LOOP_82_1_fu_351_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln633_fu_501_p2 = (icmp_ln633_fu_489_p2 | icmp_ln633_1_fu_495_p2);

assign or_ln75_fu_583_p2 = (icmp_ln75_fu_571_p2 | icmp_ln75_6_fu_577_p2);

assign phitmp38_fu_734_p3 = ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag4_6_out[0:0] == 1'b1) ? grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num16_6_out : p_read1);

assign phitmp39_fu_741_p3 = ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag8_6_out[0:0] == 1'b1) ? grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num2_6_out : p_read2);

assign phitmp_fu_727_p3 = ((grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_write_flag_6_out[0:0] == 1'b1) ? grp_operator_Pipeline_VITIS_LOOP_21_1_fu_393_agg_result_num_6_out : p_read);

assign select_ln102_fu_662_p3 = ((icmp_ln102_5_fu_650_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_656_p2);

assign sub_i1_fu_521_p2 = (32'd0 - this_p_read);

assign sub_ln634_fu_433_p2 = (tmp_49_cast_fu_425_p3 - zext_ln634_fu_417_p1);

assign sub_ln90_fu_628_p2 = ($signed(2'd2) - $signed(empty_33_reg_955));

assign tmp_26_fu_513_p3 = this_p_read[32'd31];

assign tmp_27_fu_533_p3 = add_ln639_fu_528_p2[32'd31];

assign tmp_45_fu_557_p4 = {{bitcast_ln75_fu_553_p1[30:23]}};

assign tmp_49_cast_fu_425_p3 = {{trunc_ln634_fu_421_p1}, {2'd0}};

assign tmp_fu_475_p4 = {{bitcast_ln633_fu_472_p1[30:23]}};

assign trunc_ln633_fu_485_p1 = bitcast_ln633_fu_472_p1[22:0];

assign trunc_ln634_fu_421_p1 = this_1_offset[3:0];

assign trunc_ln646_fu_541_p1 = this_p_read[1:0];

assign trunc_ln75_fu_567_p1 = bitcast_ln75_fu_553_p1[22:0];

assign xor_ln90_fu_609_p2 = (empty_33_fu_598_p1 ^ 2'd3);

assign zext_ln102_fu_646_p1 = ap_phi_mux_base_0_lcssa_i2023_phi_fu_278_p4;

assign zext_ln634_1_fu_440_p1 = sub_ln634_fu_433_p2;

assign zext_ln634_2_fu_451_p1 = add_ln634_fu_445_p2;

assign zext_ln634_3_fu_462_p1 = add_ln634_1_fu_456_p2;

assign zext_ln634_fu_417_p1 = this_1_offset;

endmodule //main_operator_add
