INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivada_project/lab/Simple_RISC_CPU/Simple_RISC_CPU.sim/sim_1/synth/func/xsim/risc_cpu_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc_register
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module risc_cpu
INFO: [VRFC 10-311] analyzing module glbl
