--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml binary32_bcd.twx binary32_bcd.ncd -o binary32_bcd.twr
binary32_bcd.pcf

Design file:              binary32_bcd.ncd
Physical constraint file: binary32_bcd.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
binary_in<0> |    1.840(F)|   -0.261(F)|clk_BUFGP         |   0.000|
binary_in<1> |    1.798(F)|   -0.220(F)|clk_BUFGP         |   0.000|
binary_in<2> |    1.148(F)|    0.301(F)|clk_BUFGP         |   0.000|
binary_in<3> |    0.991(F)|    0.428(F)|clk_BUFGP         |   0.000|
binary_in<4> |    0.989(F)|    0.430(F)|clk_BUFGP         |   0.000|
binary_in<5> |    0.986(F)|    0.434(F)|clk_BUFGP         |   0.000|
binary_in<6> |    0.841(F)|    0.550(F)|clk_BUFGP         |   0.000|
binary_in<7> |    0.985(F)|    0.434(F)|clk_BUFGP         |   0.000|
binary_in<8> |    0.954(F)|    0.457(F)|clk_BUFGP         |   0.000|
binary_in<9> |    0.986(F)|    0.434(F)|clk_BUFGP         |   0.000|
binary_in<10>|    0.987(F)|    0.432(F)|clk_BUFGP         |   0.000|
binary_in<11>|    0.964(F)|    0.451(F)|clk_BUFGP         |   0.000|
binary_in<12>|    0.989(F)|    0.431(F)|clk_BUFGP         |   0.000|
binary_in<13>|    0.991(F)|    0.428(F)|clk_BUFGP         |   0.000|
binary_in<14>|    0.846(F)|    0.544(F)|clk_BUFGP         |   0.000|
binary_in<15>|    0.851(F)|    0.537(F)|clk_BUFGP         |   0.000|
binary_in<16>|    1.128(F)|    0.315(F)|clk_BUFGP         |   0.000|
binary_in<17>|    0.999(F)|    0.419(F)|clk_BUFGP         |   0.000|
binary_in<18>|    0.855(F)|    0.533(F)|clk_BUFGP         |   0.000|
binary_in<19>|    1.000(F)|    0.417(F)|clk_BUFGP         |   0.000|
binary_in<20>|    0.803(F)|    0.575(F)|clk_BUFGP         |   0.000|
binary_in<21>|    0.910(F)|    0.490(F)|clk_BUFGP         |   0.000|
binary_in<22>|    1.251(F)|    0.217(F)|clk_BUFGP         |   0.000|
binary_in<23>|    1.495(F)|    0.022(F)|clk_BUFGP         |   0.000|
binary_in<24>|    0.981(F)|    0.439(F)|clk_BUFGP         |   0.000|
binary_in<25>|    1.234(F)|    0.237(F)|clk_BUFGP         |   0.000|
binary_in<26>|    1.496(F)|    0.026(F)|clk_BUFGP         |   0.000|
binary_in<27>|    1.064(F)|    0.372(F)|clk_BUFGP         |   0.000|
binary_in<28>|    1.310(F)|    0.176(F)|clk_BUFGP         |   0.000|
binary_in<29>|    1.045(F)|    0.387(F)|clk_BUFGP         |   0.000|
binary_in<30>|    1.693(F)|   -0.132(F)|clk_BUFGP         |   0.000|
binary_in<31>|    1.558(F)|   -0.023(F)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
bcd0<0>     |    7.379(F)|clk_BUFGP         |   0.000|
bcd0<1>     |    7.418(F)|clk_BUFGP         |   0.000|
bcd0<2>     |    7.724(F)|clk_BUFGP         |   0.000|
bcd0<3>     |    7.664(F)|clk_BUFGP         |   0.000|
bcd1<0>     |    8.021(F)|clk_BUFGP         |   0.000|
bcd1<1>     |    7.725(F)|clk_BUFGP         |   0.000|
bcd1<2>     |    7.959(F)|clk_BUFGP         |   0.000|
bcd1<3>     |    7.963(F)|clk_BUFGP         |   0.000|
bcd2<0>     |    7.423(F)|clk_BUFGP         |   0.000|
bcd2<1>     |    7.142(F)|clk_BUFGP         |   0.000|
bcd2<2>     |    7.477(F)|clk_BUFGP         |   0.000|
bcd2<3>     |    7.417(F)|clk_BUFGP         |   0.000|
bcd3<0>     |    7.672(F)|clk_BUFGP         |   0.000|
bcd3<1>     |    7.150(F)|clk_BUFGP         |   0.000|
bcd3<2>     |    7.430(F)|clk_BUFGP         |   0.000|
bcd3<3>     |    7.434(F)|clk_BUFGP         |   0.000|
bcd4<0>     |    7.164(F)|clk_BUFGP         |   0.000|
bcd4<1>     |    7.168(F)|clk_BUFGP         |   0.000|
bcd4<2>     |    7.773(F)|clk_BUFGP         |   0.000|
bcd4<3>     |    7.445(F)|clk_BUFGP         |   0.000|
bcd5<0>     |    7.731(F)|clk_BUFGP         |   0.000|
bcd5<1>     |    7.145(F)|clk_BUFGP         |   0.000|
bcd5<2>     |    7.681(F)|clk_BUFGP         |   0.000|
bcd5<3>     |    7.426(F)|clk_BUFGP         |   0.000|
bcd6<0>     |    7.708(F)|clk_BUFGP         |   0.000|
bcd6<1>     |    7.119(F)|clk_BUFGP         |   0.000|
bcd6<2>     |    7.647(F)|clk_BUFGP         |   0.000|
bcd6<3>     |    7.651(F)|clk_BUFGP         |   0.000|
bcd7<0>     |    7.750(F)|clk_BUFGP         |   0.000|
bcd7<1>     |    7.164(F)|clk_BUFGP         |   0.000|
bcd7<2>     |    7.804(F)|clk_BUFGP         |   0.000|
bcd7<3>     |    7.146(F)|clk_BUFGP         |   0.000|
bcd8<0>     |    7.232(F)|clk_BUFGP         |   0.000|
bcd8<1>     |    7.172(F)|clk_BUFGP         |   0.000|
bcd8<2>     |    7.451(F)|clk_BUFGP         |   0.000|
bcd8<3>     |    7.455(F)|clk_BUFGP         |   0.000|
bcd9<0>     |    7.162(F)|clk_BUFGP         |   0.000|
bcd9<1>     |    7.173(F)|clk_BUFGP         |   0.000|
bcd9<2>     |    7.692(F)|clk_BUFGP         |   0.000|
bcd9<3>     |    7.703(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    6.848|
---------------+---------+---------+---------+---------+


Analysis completed Sun May 06 10:03:30 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



