Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.00367568,S0-C0,Backend_Bound,71.20,% Slots,,,0.00,6.51,
1.00367568,S0-C0,Retiring,25.95,% Slots,,uops_retired.retire_slots:pp,0.00,6.32,
1.00367568,S0-C0,Backend_Bound.Memory_Bound,17.18,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.52,
1.00367568,S0-C0,Backend_Bound.Core_Bound,54.02,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.52,<==
1.00367568,S0-C0,Retiring.Microcode_Sequencer,5.08,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.18,
1.00367568,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.83,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.55,
1.00367568,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.00367568,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.00367568,S0-C1,Frontend_Bound,35.26,% Slots,,,0.00,6.91,
1.00367568,S0-C1,Bad_Speculation,23.23,% Slots,,,0.00,6.5,
1.00367568,S0-C1,Frontend_Bound.Frontend_Latency,17.40,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.52,
1.00367568,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.68,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.18,<==
1.00367568,S0-C1,Bad_Speculation.Branch_Mispredicts,22.78,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,5.79,
1.00367568,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.33,
1.00367568,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.00367568,S0-C2,Backend_Bound,70.63,% Slots,,,0.00,6.51,
1.00367568,S0-C2,Retiring,21.17,% Slots,,uops_retired.retire_slots:pp,0.00,6.3,
1.00367568,S0-C2,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.53,
1.00367568,S0-C2,Backend_Bound.Core_Bound,54.44,% Slots,,,0.00,5.53,<==
1.00367568,S0-C2,Retiring.Microcode_Sequencer,6.91,% Slots,,idq.ms_uops,0.00,6.16,
1.00367568,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.32,% Clocks,,idq.ms_switches,0.00,5.56,
1.00367568,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
1.00367568,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.00367568,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C3,Frontend_Bound,30.41,% Slots,,,0.00,6.9,<==
1.00367568,S0-C3,Bad_Speculation,20.10,% Slots,,,0.00,6.5,
1.00367568,S0-C3,Backend_Bound,22.05,% Slots,,,0.00,6.5,
1.00367568,S0-C3,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.20,% Slots,,,0.00,6.18,
1.00367568,S0-C3,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,5.79,
1.00367568,S0-C3,Backend_Bound.Memory_Bound,29.59,% Slots,,,0.00,5.51,
1.00367568,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.56,
1.00367568,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.00367568,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.69,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.25,
1.00367568,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.97,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.27,
1.00367568,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.00367568,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C4,Frontend_Bound,39.88,% Slots,,,0.00,6.89,
1.00367568,S0-C4,Bad_Speculation,24.41,% Slots,,,0.00,6.49,
1.00367568,S0-C4,Retiring,29.28,% Slots,,uops_retired.retire_slots:pp,0.00,6.3,
1.00367568,S0-C4,Frontend_Bound.Frontend_Latency,32.13,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S0-C4,Bad_Speculation.Branch_Mispredicts,23.83,% Slots,,br_misp_retired.all_branches,0.00,5.8,
1.00367568,S0-C4,Retiring.Microcode_Sequencer,3.14,% Slots,,idq.ms_uops,0.00,6.16,
1.00367568,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.31,% Clocks,,,0.00,5.56,
1.00367568,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
1.00367568,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.55,
1.00367568,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C5,Frontend_Bound,42.01,% Slots,,,0.00,6.89,
1.00367568,S0-C5,Bad_Speculation,14.46,% Slots,,,0.00,6.48,
1.00367568,S0-C5,Backend_Bound,16.20,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.48,
1.00367568,S0-C5,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.98,% Slots,,,0.00,6.18,
1.00367568,S0-C5,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.29,% Clocks,,,0.00,5.56,
1.00367568,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.00367568,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.54,% Core_Clocks,,,0.00,5.24,
1.00367568,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.62,% Core_Clocks,,,0.00,5.27,
1.00367568,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C6,Backend_Bound,78.07,% Slots,,,0.00,6.48,
1.00367568,S0-C6,Backend_Bound.Memory_Bound,75.73,% Slots,,,0.00,5.51,
1.00367568,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,<==
1.00367568,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C7,Frontend_Bound,30.64,% Slots,,,0.00,6.88,
1.00367568,S0-C7,Bad_Speculation,12.42,% Slots,,,0.00,6.47,
1.00367568,S0-C7,Backend_Bound,38.57,% Slots,,,0.00,6.47,<==
1.00367568,S0-C7,Frontend_Bound.Frontend_Latency,49.37,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S0-C7,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S0-C7,Backend_Bound.Memory_Bound,19.37,% Slots,,,0.00,5.51,
1.00367568,S0-C7,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.51,
1.00367568,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.69,% Clocks,,,0.00,5.57,
1.00367568,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.00367568,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.00367568,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S1-C0,Frontend_Bound,42.02,% Slots,,,0.00,6.87,
1.00367568,S1-C0,Bad_Speculation,14.25,% Slots,,,0.00,6.47,
1.00367568,S1-C0,Backend_Bound,13.45,% Slots,,,0.00,6.47,
1.00367568,S1-C0,Frontend_Bound.Frontend_Latency,39.24,% Slots,,rs_events.empty_end,0.00,5.51,
1.00367568,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,6.17,
1.00367568,S1-C0,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S1-C0,Backend_Bound.Memory_Bound,31.66,% Slots,,,0.00,5.51,
1.00367568,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.56,
1.00367568,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.00367568,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.58,% Core_Clocks,,,0.00,5.23,
1.00367568,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.39,% Core_Clocks,,,0.00,5.27,
1.00367568,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.00367568,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.00367568,S1-C1,Frontend_Bound,42.23,% Slots,,,0.00,6.87,
1.00367568,S1-C1,Bad_Speculation,20.53,% Slots,,,0.00,6.46,
1.00367568,S1-C1,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,6.26,
1.00367568,S1-C1,Frontend_Bound.Frontend_Latency,31.35,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.62,% Slots,,,0.00,6.17,
1.00367568,S1-C1,Bad_Speculation.Branch_Mispredicts,20.18,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S1-C1,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,6.15,
1.00367568,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.56,
1.00367568,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
1.00367568,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.61,% Clocks,,idq.ms_switches,0.00,5.55,
1.00367568,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.61,% Core_Clocks,,,0.00,5.24,
1.00367568,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.53,% Core_Clocks,,,0.00,5.27,
1.00367568,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S1-C2,Frontend_Bound,27.61,% Slots,,,0.00,6.87,
1.00367568,S1-C2,Bad_Speculation,22.40,% Slots,,,0.00,6.46,
1.00367568,S1-C2,Backend_Bound,16.78,% Slots,,,0.00,6.46,
1.00367568,S1-C2,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,6.27,
1.00367568,S1-C2,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.51,
1.00367568,S1-C2,Frontend_Bound.Frontend_Bandwidth,91.37,% Slots,,,0.00,6.18,<==
1.00367568,S1-C2,Bad_Speculation.Branch_Mispredicts,22.00,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S1-C2,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.51,
1.00367568,S1-C2,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,6.16,
1.00367568,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.56,
1.00367568,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.00367568,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.66,% Clocks,,idq.ms_switches,0.00,5.55,
1.00367568,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.06,% Core_Clocks,,,0.00,5.24,
1.00367568,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.48,% Core_Clocks,,,0.00,5.28,
1.00367568,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.00367568,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.00367568,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S1-C3,Frontend_Bound,31.65,% Slots,,,0.00,6.86,
1.00367568,S1-C3,Bad_Speculation,20.24,% Slots,,,0.00,6.45,
1.00367568,S1-C3,Backend_Bound,24.16,% Slots,,,0.00,6.45,
1.00367568,S1-C3,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,6.25,
1.00367568,S1-C3,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.51,
1.00367568,S1-C3,Bad_Speculation.Branch_Mispredicts,19.66,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S1-C3,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.5,
1.00367568,S1-C3,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,6.15,
1.00367568,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.24,% Clocks,,,0.00,5.56,
1.00367568,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.00367568,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.29,% Clocks,,idq.ms_switches,0.00,5.55,
1.00367568,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.00367568,S1-C4,Frontend_Bound,29.61,% Slots,,,0.00,6.86,
1.00367568,S1-C4,Bad_Speculation,21.86,% Slots,,,0.00,6.45,
1.00367568,S1-C4,Backend_Bound,23.54,% Slots,,,0.00,6.45,
1.00367568,S1-C4,Frontend_Bound.Frontend_Latency,32.08,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S1-C4,Bad_Speculation.Branch_Mispredicts,21.50,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.00367568,S1-C4,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.51,
1.00367568,S1-C4,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.51,
1.00367568,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.56,
1.00367568,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.00367568,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.01,
1.00367568,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.00367568,S1-C5,Frontend_Bound,34.55,% Slots,,,0.00,6.86,
1.00367568,S1-C5,Bad_Speculation,16.28,% Slots,,,0.00,6.45,
1.00367568,S1-C5,Backend_Bound,28.84,% Slots,,,0.00,6.45,
1.00367568,S1-C5,Frontend_Bound.Frontend_Latency,50.24,% Slots,,rs_events.empty_end,0.00,5.51,
1.00367568,S1-C5,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00367568,S1-C5,Backend_Bound.Memory_Bound,65.20,% Slots,,,0.00,5.51,
1.00367568,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.43,% Clocks,,,0.00,5.57,
1.00367568,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.00367568,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.00367568,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.00367568,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C6,Frontend_Bound,31.06,% Slots,,,0.00,6.86,
1.00367568,S1-C6,Bad_Speculation,19.96,% Slots,,,0.00,6.45,
1.00367568,S1-C6,Backend_Bound,18.51,% Slots,,,0.00,6.45,
1.00367568,S1-C6,Retiring,39.03,% Slots,,uops_retired.retire_slots:pp,0.00,6.24,
1.00367568,S1-C6,Frontend_Bound.Frontend_Latency,32.85,% Slots,,rs_events.empty_end,0.00,5.51,
1.00367568,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,6.18,
1.00367568,S1-C6,Bad_Speculation.Branch_Mispredicts,19.63,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00367568,S1-C6,Backend_Bound.Memory_Bound,31.57,% Slots,,,0.00,5.5,
1.00367568,S1-C6,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,6.15,<==
1.00367568,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.56,
1.00367568,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
1.00367568,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.55,
1.00367568,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
1.00367568,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.00367568,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C7,Frontend_Bound,35.99,% Slots,,,0.00,6.85,
1.00367568,S1-C7,Bad_Speculation,12.18,% Slots,,,0.00,6.44,
1.00367568,S1-C7,Backend_Bound,25.54,% Slots,,,0.00,6.44,
1.00367568,S1-C7,Frontend_Bound.Frontend_Latency,29.53,% Slots,,rs_events.empty_end,0.00,5.52,
1.00367568,S1-C7,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.00367568,S1-C7,Backend_Bound.Memory_Bound,42.14,% Slots,,,0.00,5.51,
1.00367568,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.67,% Clocks,,,0.00,5.56,
1.00367568,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
1.00367568,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
1.00367568,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
1.00367568,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.00367568,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
1.00367568,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
2.074972603,S0-C0,Frontend_Bound,27.85,% Slots,,,0.00,5.25,
2.074972603,S0-C0,Bad_Speculation,16.25,% Slots,,,0.00,5.25,
2.074972603,S0-C0,Backend_Bound,18.59,% Slots,,,0.00,5.25,
2.074972603,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.25,
2.074972603,S0-C0,Bad_Speculation.Branch_Mispredicts,16.10,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S0-C0,Backend_Bound.Memory_Bound,11.74,% Slots,,,0.00,5.25,
2.074972603,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.09,% Core_Clocks,,,0.00,5.24,<==
2.074972603,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.61,% Core_Clocks,,,0.00,5.24,
2.074972603,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.54,
2.074972603,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C1,Frontend_Bound,23.89,% Slots,,,0.00,5.25,
2.074972603,S0-C1,Bad_Speculation,13.02,% Slots,,,0.00,5.25,
2.074972603,S0-C1,Backend_Bound,25.23,% Slots,,,0.00,5.25,
2.074972603,S0-C1,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S0-C1,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S0-C1,Backend_Bound.Core_Bound,77.75,% Slots,,,0.00,5.25,
2.074972603,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.39,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.23,<==
2.074972603,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C2,Frontend_Bound,26.30,% Slots,,,0.00,5.25,
2.074972603,S0-C2,Bad_Speculation,10.83,% Slots,,,0.00,5.25,
2.074972603,S0-C2,Backend_Bound,33.88,% Slots,,,0.00,5.25,
2.074972603,S0-C2,Frontend_Bound.Frontend_Latency,24.32,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S0-C2,Bad_Speculation.Branch_Mispredicts,10.62,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S0-C2,Backend_Bound.Memory_Bound,26.73,% Slots,,,0.00,5.25,
2.074972603,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.24,
2.074972603,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.074972603,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.54,<==
2.074972603,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C3,Frontend_Bound,33.58,% Slots,,,0.00,5.25,
2.074972603,S0-C3,Bad_Speculation,26.37,% Slots,,,0.00,5.25,
2.074972603,S0-C3,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S0-C3,Frontend_Bound.Frontend_Bandwidth,25.38,% Slots,,,0.00,5.25,
2.074972603,S0-C3,Bad_Speculation.Branch_Mispredicts,26.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.24,
2.074972603,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.19,% Core_Clocks,,,0.00,5.24,<==
2.074972603,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C4,Bad_Speculation,14.57,% Slots,,,0.00,5.24,
2.074972603,S0-C4,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S0-C4,Backend_Bound,50.88,% Slots,,,0.00,5.24,
2.074972603,S0-C4,Backend_Bound.Memory_Bound,33.85,% Slots,,,0.00,5.24,
2.074972603,S0-C4,Backend_Bound.Core_Bound,17.03,% Slots,,,0.00,5.24,
2.074972603,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
2.074972603,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.85,% Clocks,,,0.00,5.23,
2.074972603,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C5,Frontend_Bound,30.08,% Slots,,,0.00,5.25,
2.074972603,S0-C5,Bad_Speculation,16.13,% Slots,,,0.00,5.25,
2.074972603,S0-C5,Backend_Bound,26.75,% Slots,,,0.00,5.25,
2.074972603,S0-C5,Frontend_Bound.Frontend_Latency,19.40,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.00,% Slots,,,0.00,5.25,
2.074972603,S0-C5,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S0-C5,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.25,
2.074972603,S0-C5,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.25,
2.074972603,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.24,
2.074972603,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.074972603,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.87,% Core_Clocks,,,0.00,5.24,
2.074972603,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.06,% Core_Clocks,,,0.00,5.24,
2.074972603,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.074972603,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.55,
2.074972603,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C6,Frontend_Bound,24.12,% Slots,,,0.00,5.25,
2.074972603,S0-C6,Bad_Speculation,19.14,% Slots,,,0.00,5.25,
2.074972603,S0-C6,Backend_Bound,21.93,% Slots,,,0.00,5.25,
2.074972603,S0-C6,Frontend_Bound.Frontend_Latency,15.04,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S0-C6,Bad_Speculation.Branch_Mispredicts,18.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S0-C6,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.25,
2.074972603,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
2.074972603,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C7,Frontend_Bound,58.70,% Slots,,,0.00,5.25,
2.074972603,S0-C7,Bad_Speculation,21.03,% Slots,,,0.00,5.25,
2.074972603,S0-C7,Retiring,23.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S0-C7,Frontend_Bound.Frontend_Latency,45.49,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S0-C7,Frontend_Bound.Frontend_Bandwidth,39.87,% Slots,,,0.00,5.25,
2.074972603,S0-C7,Bad_Speculation.Branch_Mispredicts,20.82,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S0-C7,Retiring.Microcode_Sequencer,4.30,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.47,% Clocks,,,0.00,5.24,
2.074972603,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.074972603,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.79,% Core_Clocks,,,0.00,5.24,
2.074972603,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.11,% Core_Clocks,,,0.00,5.24,
2.074972603,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C0,Bad_Speculation,19.88,% Slots,,,0.00,5.24,
2.074972603,S1-C0,Bad_Speculation.Branch_Mispredicts,19.54,% Slots,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S1-C0,Backend_Bound,28.87,% Slots,,,0.00,5.24,<==
2.074972603,S1-C0,Retiring,22.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C0,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.24,
2.074972603,S1-C0,Backend_Bound.Core_Bound,16.88,% Slots,,,0.00,5.24,
2.074972603,S1-C0,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
2.074972603,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.56,
2.074972603,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C1,Frontend_Bound,21.17,% Slots,,,0.00,5.25,
2.074972603,S1-C1,Backend_Bound,60.21,% Slots,,,0.00,5.25,
2.074972603,S1-C1,Retiring,27.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C1,Frontend_Bound.Frontend_Latency,32.58,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S1-C1,Backend_Bound.Core_Bound,72.85,% Slots,,,0.00,5.25,
2.074972603,S1-C1,Retiring.Microcode_Sequencer,9.51,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.25,
2.074972603,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.074972603,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.25,
2.074972603,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.80,% Clocks,,,0.00,5.23,<==
2.074972603,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C2,Frontend_Bound,36.05,% Slots,,,0.00,5.25,
2.074972603,S1-C2,Backend_Bound,41.20,% Slots,,,0.00,5.25,
2.074972603,S1-C2,Retiring,24.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C2,Frontend_Bound.Frontend_Latency,24.69,% Slots,,rs_events.empty_end,0.00,5.24,
2.074972603,S1-C2,Backend_Bound.Core_Bound,31.70,% Slots,,,0.00,5.24,<==
2.074972603,S1-C2,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.24,
2.074972603,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C3,Frontend_Bound,36.11,% Slots,,,0.00,5.25,
2.074972603,S1-C3,Backend_Bound,40.29,% Slots,,,0.00,5.25,
2.074972603,S1-C3,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C3,Frontend_Bound.Frontend_Latency,27.30,% Slots,,rs_events.empty_end,0.00,5.24,
2.074972603,S1-C3,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.24,
2.074972603,S1-C3,Backend_Bound.Core_Bound,26.56,% Slots,,,0.00,5.24,<==
2.074972603,S1-C3,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.24,
2.074972603,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C4,Frontend_Bound,33.53,% Slots,,,0.00,5.25,
2.074972603,S1-C4,Bad_Speculation,11.65,% Slots,,,0.00,5.25,
2.074972603,S1-C4,Backend_Bound,29.43,% Slots,,,0.00,5.25,
2.074972603,S1-C4,Retiring,26.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C4,Frontend_Bound.Frontend_Latency,32.61,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S1-C4,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S1-C4,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.25,
2.074972603,S1-C4,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.25,
2.074972603,S1-C4,Retiring.Microcode_Sequencer,8.27,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.24,
2.074972603,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.074972603,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.83,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
2.074972603,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C5,Frontend_Bound,33.68,% Slots,,,0.00,5.25,
2.074972603,S1-C5,Backend_Bound,42.70,% Slots,,,0.00,5.25,
2.074972603,S1-C5,Retiring,26.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C5,Frontend_Bound.Frontend_Latency,30.85,% Slots,,rs_events.empty_end,0.00,5.24,
2.074972603,S1-C5,Backend_Bound.Memory_Bound,27.27,% Slots,,,0.00,5.24,
2.074972603,S1-C5,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.24,
2.074972603,S1-C5,Retiring.Microcode_Sequencer,9.03,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.24,
2.074972603,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
2.074972603,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C6,Frontend_Bound,34.46,% Slots,,,0.00,5.25,
2.074972603,S1-C6,Backend_Bound,42.42,% Slots,,,0.00,5.25,
2.074972603,S1-C6,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
2.074972603,S1-C6,Frontend_Bound.Frontend_Latency,33.54,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S1-C6,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.25,
2.074972603,S1-C6,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.25,
2.074972603,S1-C6,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.25,
2.074972603,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.24,
2.074972603,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.074972603,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.49,% Clocks,,idq.ms_switches,0.00,5.24,
2.074972603,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
2.074972603,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
2.074972603,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C7,Frontend_Bound,30.97,% Slots,,,0.00,5.25,
2.074972603,S1-C7,Bad_Speculation,17.62,% Slots,,,0.00,5.25,
2.074972603,S1-C7,Backend_Bound,17.20,% Slots,,,0.00,5.25,
2.074972603,S1-C7,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.25,
2.074972603,S1-C7,Bad_Speculation.Branch_Mispredicts,17.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
2.074972603,S1-C7,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.25,
2.074972603,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.24,
2.074972603,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
2.074972603,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.074972603,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.074972603,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.074972603,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.582062296,S0-C0,Frontend_Bound,39.84,% Slots,,,0.00,5.32,
3.582062296,S0-C0,Bad_Speculation,13.12,% Slots,,,0.00,5.32,
3.582062296,S0-C0,Frontend_Bound.Frontend_Latency,18.33,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.32,
3.582062296,S0-C0,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.14,
3.582062296,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582062296,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.74,% Core_Clocks,,,0.00,5.31,
3.582062296,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C1,Frontend_Bound,32.25,% Slots,,,0.00,5.32,<==
3.582062296,S0-C1,Backend_Bound,16.64,% Slots,,,0.00,5.32,
3.582062296,S0-C1,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.09,% Slots,,,0.00,5.32,
3.582062296,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.14,
3.582062296,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.97,% Core_Clocks,,,0.00,5.31,
3.582062296,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C2,Frontend_Bound,43.29,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.31,<==
3.582062296,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C3,Frontend_Bound,43.05,% Slots,,,0.00,5.31,
3.582062296,S0-C3,Backend_Bound,32.45,% Slots,,,0.00,5.31,
3.582062296,S0-C3,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
3.582062296,S0-C3,Frontend_Bound.Frontend_Latency,30.74,% Slots,,rs_events.empty_end,0.00,5.31,
3.582062296,S0-C3,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.05,
3.582062296,S0-C3,Backend_Bound.Core_Bound,18.14,% Slots,,,0.00,5.05,
3.582062296,S0-C3,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.32,
3.582062296,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582062296,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.09,
3.582062296,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
3.582062296,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
3.582062296,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.10,% Clocks,,,0.00,5.31,
3.582062296,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C4,Frontend_Bound,30.36,% Slots,,,0.00,5.31,
3.582062296,S0-C4,Bad_Speculation,16.92,% Slots,,,0.00,5.31,
3.582062296,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,5.31,
3.582062296,S0-C4,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.86,% Core_Clocks,,,0.00,5.31,<==
3.582062296,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C5,Frontend_Bound,46.32,% Slots,,,0.00,5.31,
3.582062296,S0-C5,Bad_Speculation,17.55,% Slots,,,0.00,5.31,
3.582062296,S0-C5,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
3.582062296,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.75,% Slots,,,0.00,5.31,
3.582062296,S0-C5,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S0-C5,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.31,
3.582062296,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.64,% Clocks,,idq.ms_switches,0.00,5.09,
3.582062296,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.67,% Core_Clocks,,,0.00,5.31,<==
3.582062296,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C6,Frontend_Bound,25.75,% Slots,,,0.00,5.31,
3.582062296,S0-C6,Bad_Speculation,15.53,% Slots,,,0.00,5.31,
3.582062296,S0-C6,Backend_Bound,24.01,% Slots,,,0.00,5.31,
3.582062296,S0-C6,Frontend_Bound.Frontend_Latency,18.50,% Slots,,rs_events.empty_end,0.00,5.31,
3.582062296,S0-C6,Bad_Speculation.Branch_Mispredicts,15.30,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S0-C6,Backend_Bound.Memory_Bound,20.03,% Slots,,,0.00,5.05,
3.582062296,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582062296,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
3.582062296,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C7,Frontend_Bound,35.49,% Slots,,,0.00,5.31,
3.582062296,S0-C7,Backend_Bound,41.88,% Slots,,,0.00,5.31,
3.582062296,S0-C7,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
3.582062296,S0-C7,Backend_Bound.Core_Bound,59.27,% Slots,,,0.00,5.05,<==
3.582062296,S0-C7,Retiring.Microcode_Sequencer,11.98,% Slots,,idq.ms_uops,0.00,5.31,
3.582062296,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.14,
3.582062296,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.09,
3.582062296,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S1-C0,Frontend_Bound,36.08,% Slots,,,0.00,5.32,
3.582062296,S1-C0,Bad_Speculation,13.21,% Slots,,,0.00,5.32,
3.582062296,S1-C0,Backend_Bound,28.44,% Slots,,,0.00,5.32,
3.582062296,S1-C0,Retiring,28.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
3.582062296,S1-C0,Frontend_Bound.Frontend_Latency,31.35,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S1-C0,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C0,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.05,
3.582062296,S1-C0,Retiring.Microcode_Sequencer,1.12,% Slots,,idq.ms_uops,0.00,5.32,
3.582062296,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.13,
3.582062296,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.582062296,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.08,
3.582062296,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
3.582062296,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
3.582062296,S1-C1,Frontend_Bound,25.14,% Slots,,,0.00,5.32,
3.582062296,S1-C1,Bad_Speculation,19.27,% Slots,,,0.00,5.32,
3.582062296,S1-C1,Backend_Bound,14.82,% Slots,,,0.00,5.32,
3.582062296,S1-C1,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.18,% Slots,,,0.00,5.32,
3.582062296,S1-C1,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582062296,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.582062296,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.94,% Core_Clocks,,,0.00,5.31,
3.582062296,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.10,% Core_Clocks,,,0.00,5.31,
3.582062296,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S1-C2,Frontend_Bound,23.77,% Slots,,,0.00,5.31,
3.582062296,S1-C2,Bad_Speculation,24.55,% Slots,,,0.00,5.31,
3.582062296,S1-C2,Backend_Bound,18.58,% Slots,,,0.00,5.31,
3.582062296,S1-C2,Frontend_Bound.Frontend_Latency,25.33,% Slots,,rs_events.empty_end,0.00,5.31,
3.582062296,S1-C2,Bad_Speculation.Branch_Mispredicts,24.26,% Slots,,br_misp_retired.all_branches,0.00,5.31,<==
3.582062296,S1-C2,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.05,
3.582062296,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.92,% Clocks,,,0.00,5.31,
3.582062296,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S1-C3,Frontend_Bound,35.69,% Slots,,,0.00,5.32,
3.582062296,S1-C3,Bad_Speculation,19.69,% Slots,,,0.00,5.32,
3.582062296,S1-C3,Backend_Bound,18.18,% Slots,,,0.00,5.32,
3.582062296,S1-C3,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S1-C3,Bad_Speculation.Branch_Mispredicts,19.45,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.582062296,S1-C3,Backend_Bound.Memory_Bound,82.97,% Slots,,,0.00,5.05,
3.582062296,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582062296,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
3.582062296,S1-C4,Frontend_Bound,29.43,% Slots,,,0.00,5.31,<==
3.582062296,S1-C4,Bad_Speculation,15.41,% Slots,,,0.00,5.31,
3.582062296,S1-C4,Backend_Bound,21.30,% Slots,,,0.00,5.31,
3.582062296,S1-C4,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.31,
3.582062296,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.80,% Slots,,,0.00,5.31,
3.582062296,S1-C4,Bad_Speculation.Branch_Mispredicts,15.18,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C4,Backend_Bound.Memory_Bound,27.69,% Slots,,,0.00,5.05,
3.582062296,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.15,
3.582062296,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.54,% Core_Clocks,,,0.00,5.31,
3.582062296,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.17,% Core_Clocks,,,0.00,5.31,
3.582062296,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
3.582062296,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C5,Frontend_Bound,35.66,% Slots,,,0.00,5.32,
3.582062296,S1-C5,Bad_Speculation,14.88,% Slots,,,0.00,5.32,
3.582062296,S1-C5,Backend_Bound,19.66,% Slots,,,0.00,5.32,
3.582062296,S1-C5,Retiring,31.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
3.582062296,S1-C5,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.31,
3.582062296,S1-C5,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C5,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.06,
3.582062296,S1-C5,Retiring.Microcode_Sequencer,1.01,% Slots,,idq.ms_uops,0.00,5.31,
3.582062296,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,0.00,5.15,
3.582062296,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.582062296,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.64,% Clocks,,idq.ms_switches,0.00,5.1,
3.582062296,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
3.582062296,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
3.582062296,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C6,Frontend_Bound,35.53,% Slots,,,0.00,5.32,
3.582062296,S1-C6,Bad_Speculation,17.98,% Slots,,,0.00,5.32,
3.582062296,S1-C6,Backend_Bound,15.29,% Slots,,,0.00,5.32,
3.582062296,S1-C6,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.31,
3.582062296,S1-C6,Bad_Speculation.Branch_Mispredicts,17.76,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C6,Backend_Bound.Core_Bound,79.16,% Slots,,,0.00,5.05,
3.582062296,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.16,
3.582062296,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.582062296,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.94,% Core_Clocks,,,0.00,5.31,
3.582062296,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.06,% Core_Clocks,,,0.00,5.3,
3.582062296,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.67,% Clocks,,,0.00,5.31,
3.582062296,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C7,Frontend_Bound,33.36,% Slots,,,0.00,5.32,
3.582062296,S1-C7,Bad_Speculation,20.40,% Slots,,,0.00,5.32,
3.582062296,S1-C7,Backend_Bound,16.91,% Slots,,,0.00,5.32,
3.582062296,S1-C7,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.32,
3.582062296,S1-C7,Bad_Speculation.Branch_Mispredicts,20.09,% Slots,,br_misp_retired.all_branches,0.00,5.31,
3.582062296,S1-C7,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.06,
3.582062296,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
3.582062296,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
3.582062296,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
3.582062296,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
3.582062296,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.582062296,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C0,Frontend_Bound,21.92,% Slots,,,0.00,5.3,
5.158809864,S0-C0,Bad_Speculation,18.76,% Slots,,,0.00,5.3,
5.158809864,S0-C0,Backend_Bound,19.07,% Slots,,,0.00,5.3,
5.158809864,S0-C0,Retiring,32.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
5.158809864,S0-C0,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.3,
5.158809864,S0-C0,Bad_Speculation.Branch_Mispredicts,18.51,% Slots,,br_misp_retired.all_branches,0.00,5.3,
5.158809864,S0-C0,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.3,
5.158809864,S0-C0,Retiring.Microcode_Sequencer,1.73,% Slots,,idq.ms_uops,0.00,5.06,<==
5.158809864,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.09,
5.158809864,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.24,% Clocks,,,0.00,5.32,
5.158809864,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C1,Frontend_Bound,22.36,% Slots,,,0.00,5.31,
5.158809864,S0-C1,Bad_Speculation,11.16,% Slots,,,0.00,5.31,
5.158809864,S0-C1,Backend_Bound,41.37,% Slots,,,0.00,5.31,<==
5.158809864,S0-C1,Retiring,36.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.158809864,S0-C1,Frontend_Bound.Frontend_Latency,20.74,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S0-C1,Bad_Speculation.Branch_Mispredicts,10.92,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S0-C1,Backend_Bound.Memory_Bound,18.74,% Slots,,,0.00,5.31,
5.158809864,S0-C1,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.31,
5.158809864,S0-C1,Retiring.Microcode_Sequencer,1.10,% Slots,,idq.ms_uops,0.00,5.05,
5.158809864,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.09,
5.158809864,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.42,% Clocks,,idq.ms_switches,0.00,5.09,
5.158809864,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.90,% Clocks,,,0.00,5.32,
5.158809864,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S0-C2,Frontend_Bound,25.79,% Slots,,,0.00,5.3,
5.158809864,S0-C2,Bad_Speculation,12.33,% Slots,,,0.00,5.3,
5.158809864,S0-C2,Backend_Bound,34.96,% Slots,,,0.00,5.3,
5.158809864,S0-C2,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.3,
5.158809864,S0-C2,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.3,
5.158809864,S0-C2,Backend_Bound.Memory_Bound,31.74,% Slots,,,0.00,5.3,<==
5.158809864,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.09,
5.158809864,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
5.158809864,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.158809864,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.31,% Slots,,,0.00,5.31,
5.158809864,S0-C3,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S0-C3,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.31,
5.158809864,S0-C3,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.31,
5.158809864,S0-C3,Bad_Speculation,14.29,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.31,
5.158809864,S0-C3,Backend_Bound,25.28,% Slots,,,0.00,5.31,<==
5.158809864,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.42,% Core_Clocks,,,0.00,5.32,
5.158809864,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.38,% Core_Clocks,,,0.00,5.33,
5.158809864,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.158809864,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C4,Frontend_Bound,32.32,% Slots,,,0.00,5.31,
5.158809864,S0-C4,Bad_Speculation,16.76,% Slots,,,0.00,5.31,
5.158809864,S0-C4,Backend_Bound,26.29,% Slots,,,0.00,5.31,
5.158809864,S0-C4,Retiring,25.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.158809864,S0-C4,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S0-C4,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S0-C4,Backend_Bound.Memory_Bound,31.48,% Slots,,,0.00,5.31,
5.158809864,S0-C4,Retiring.Microcode_Sequencer,2.10,% Slots,,idq.ms_uops,0.00,5.05,
5.158809864,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
5.158809864,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.98,% Clocks,,idq.ms_switches,0.00,5.09,
5.158809864,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S0-C5,Bad_Speculation,10.85,% Slots,,,0.00,5.31,
5.158809864,S0-C5,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S0-C5,Backend_Bound,52.96,% Slots,,,0.00,5.31,<==
5.158809864,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C6,Frontend_Bound,22.23,% Slots,,,0.00,5.31,
5.158809864,S0-C6,Bad_Speculation,22.26,% Slots,,,0.00,5.31,
5.158809864,S0-C6,Backend_Bound,29.13,% Slots,,,0.00,5.31,
5.158809864,S0-C6,Retiring,32.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
5.158809864,S0-C6,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S0-C6,Bad_Speculation.Branch_Mispredicts,21.36,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S0-C6,Retiring.Microcode_Sequencer,2.05,% Slots,,idq.ms_uops,0.00,5.06,<==
5.158809864,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.46,% Clocks,,idq.ms_switches,0.00,5.09,
5.158809864,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C7,Frontend_Bound,26.07,% Slots,,,0.00,5.31,<==
5.158809864,S0-C7,Bad_Speculation,21.52,% Slots,,,0.00,5.31,
5.158809864,S0-C7,Backend_Bound,16.35,% Slots,,,0.00,5.31,
5.158809864,S0-C7,Bad_Speculation.Branch_Mispredicts,21.28,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S0-C7,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.31,
5.158809864,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S1-C0,Frontend_Bound,40.34,% Slots,,,0.00,5.31,<==
5.158809864,S1-C0,Bad_Speculation,10.95,% Slots,,,0.00,5.31,
5.158809864,S1-C0,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.88,% Slots,,,0.00,5.31,
5.158809864,S1-C0,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.08,
5.158809864,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.07,% Core_Clocks,,,0.00,5.32,
5.158809864,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.05,% Core_Clocks,,,0.00,5.32,
5.158809864,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C1,Frontend_Bound,23.04,% Slots,,,0.00,5.31,
5.158809864,S1-C1,Bad_Speculation,14.23,% Slots,,,0.00,5.31,
5.158809864,S1-C1,Backend_Bound,35.84,% Slots,,,0.00,5.31,
5.158809864,S1-C1,Retiring,34.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.158809864,S1-C1,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S1-C1,Bad_Speculation.Branch_Mispredicts,14.06,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S1-C1,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.31,
5.158809864,S1-C1,Backend_Bound.Core_Bound,22.26,% Slots,,,0.00,5.31,<==
5.158809864,S1-C1,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.05,
5.158809864,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.08,
5.158809864,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.08,
5.158809864,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
5.158809864,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.158809864,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.158809864,S1-C2,Frontend_Bound,28.40,% Slots,,,0.00,5.31,
5.158809864,S1-C2,Backend_Bound,35.08,% Slots,,,0.00,5.31,
5.158809864,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.31,
5.158809864,S1-C2,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.31,
5.158809864,S1-C2,Backend_Bound.Core_Bound,24.54,% Slots,,,0.00,5.31,
5.158809864,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.07,% Core_Clocks,,,0.00,5.32,
5.158809864,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
5.158809864,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.13,% Clocks,,,0.00,5.32,<==
5.158809864,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C3,Frontend_Bound,29.87,% Slots,,,0.00,5.32,
5.158809864,S1-C3,Bad_Speculation,10.80,% Slots,,,0.00,5.32,
5.158809864,S1-C3,Backend_Bound,26.18,% Slots,,,0.00,5.32,
5.158809864,S1-C3,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.158809864,S1-C3,Frontend_Bound.Frontend_Latency,16.28,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S1-C3,Frontend_Bound.Frontend_Bandwidth,32.29,% Slots,,,0.00,5.31,
5.158809864,S1-C3,Bad_Speculation.Branch_Mispredicts,10.68,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.158809864,S1-C3,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.31,
5.158809864,S1-C3,Retiring.Microcode_Sequencer,7.08,% Slots,,idq.ms_uops,0.00,5.05,
5.158809864,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.68,% Clocks,,,0.00,5.08,
5.158809864,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.37,% Clocks,,idq.ms_switches,0.00,5.08,
5.158809864,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.75,% Core_Clocks,,,0.00,5.32,<==
5.158809864,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.03,% Clocks,,,0.00,5.33,
5.158809864,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.31,
5.158809864,S1-C4,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.31,
5.158809864,S1-C4,Backend_Bound.Core_Bound,47.07,% Slots,,,0.00,5.31,<==
5.158809864,S1-C4,Backend_Bound,59.56,% Slots,,,0.00,5.31,
5.158809864,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.09,% Core_Clocks,,,0.00,5.32,
5.158809864,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
5.158809864,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C5,Frontend_Bound,31.18,% Slots,,,0.00,5.31,
5.158809864,S1-C5,Backend_Bound,34.19,% Slots,,,0.00,5.31,
5.158809864,S1-C5,Backend_Bound.Core_Bound,25.32,% Slots,,,0.00,5.31,<==
5.158809864,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C6,Frontend_Bound,22.93,% Slots,,,0.00,5.32,
5.158809864,S1-C6,Backend_Bound,43.12,% Slots,,,0.00,5.32,
5.158809864,S1-C6,Retiring,30.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
5.158809864,S1-C6,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.31,
5.158809864,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.67,% Slots,,,0.00,5.31,
5.158809864,S1-C6,Backend_Bound.Memory_Bound,39.47,% Slots,,,0.00,5.31,
5.158809864,S1-C6,Retiring.Microcode_Sequencer,2.01,% Slots,,idq.ms_uops,0.00,5.05,
5.158809864,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.07,
5.158809864,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
5.158809864,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.07,
5.158809864,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.37,% Core_Clocks,,,0.00,5.32,
5.158809864,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.25,% Core_Clocks,,,0.00,5.32,
5.158809864,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
5.158809864,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C7,Frontend_Bound,30.94,% Slots,,,0.00,5.31,
5.158809864,S1-C7,Bad_Speculation,12.02,% Slots,,,0.00,5.31,
5.158809864,S1-C7,Backend_Bound,25.62,% Slots,,,0.00,5.31,
5.158809864,S1-C7,Frontend_Bound.Frontend_Bandwidth,26.16,% Slots,,,0.00,5.31,
5.158809864,S1-C7,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.31,
5.158809864,S1-C7,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.31,
5.158809864,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.20,% Core_Clocks,,,0.00,5.33,<==
5.158809864,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
5.158809864,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
5.158809864,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
5.158809864,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
6.645897311,S0-C0,Frontend_Bound,35.27,% Slots,,,0.00,5.11,<==
6.645897311,S0-C0,Bad_Speculation,21.43,% Slots,,,0.00,5.11,
6.645897311,S0-C0,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.1,
6.645897311,S0-C0,Bad_Speculation.Branch_Mispredicts,21.22,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.645897311,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.37,
6.645897311,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.645897311,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.59,% Core_Clocks,,,0.00,5.38,
6.645897311,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.90,% Core_Clocks,,,0.00,5.11,
6.645897311,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C1,Frontend_Bound,47.69,% Slots,,,0.00,5.11,
6.645897311,S0-C1,Bad_Speculation,20.09,% Slots,,,0.00,5.11,
6.645897311,S0-C1,Frontend_Bound.Frontend_Latency,32.35,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.62,% Slots,,,0.00,5.11,
6.645897311,S0-C1,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.645897311,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
6.645897311,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.29,% Core_Clocks,,,0.00,5.38,
6.645897311,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.12,% Core_Clocks,,,0.00,5.11,
6.645897311,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C2,Frontend_Bound,24.18,% Slots,,,0.00,5.12,
6.645897311,S0-C2,Bad_Speculation,14.45,% Slots,,,0.00,5.12,
6.645897311,S0-C2,Backend_Bound,37.34,% Slots,,,0.00,5.12,<==
6.645897311,S0-C2,Frontend_Bound.Frontend_Latency,37.85,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S0-C2,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.645897311,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.70,% Clocks,,,0.00,5.38,
6.645897311,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
6.645897311,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C3,Frontend_Bound,27.21,% Slots,,,0.00,5.11,
6.645897311,S0-C3,Backend_Bound,29.78,% Slots,,,0.00,5.11,
6.645897311,S0-C3,Frontend_Bound.Frontend_Latency,21.07,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S0-C3,Backend_Bound.Memory_Bound,20.58,% Slots,,,0.00,5.11,<==
6.645897311,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.38,
6.645897311,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.645897311,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C4,Frontend_Bound,34.04,% Slots,,,0.00,5.11,
6.645897311,S0-C4,Bad_Speculation,14.40,% Slots,,,0.00,5.11,
6.645897311,S0-C4,Backend_Bound,24.85,% Slots,,,0.00,5.11,
6.645897311,S0-C4,Retiring,25.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
6.645897311,S0-C4,Frontend_Bound.Frontend_Latency,36.75,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S0-C4,Frontend_Bound.Frontend_Bandwidth,22.58,% Slots,,,0.00,5.11,
6.645897311,S0-C4,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.1,
6.645897311,S0-C4,Retiring.Microcode_Sequencer,3.75,% Slots,,idq.ms_uops,0.00,5.38,
6.645897311,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.38,
6.645897311,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.645897311,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.38,
6.645897311,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.16,% Core_Clocks,,,0.00,5.38,
6.645897311,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
6.645897311,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C5,Bad_Speculation,15.47,% Slots,,,0.00,5.11,
6.645897311,S0-C5,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S0-C5,Backend_Bound,41.68,% Slots,,,0.00,5.11,
6.645897311,S0-C5,Backend_Bound.Core_Bound,46.28,% Slots,,,0.00,5.11,<==
6.645897311,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C6,Frontend_Bound,29.32,% Slots,,,0.00,5.11,
6.645897311,S0-C6,Bad_Speculation,11.41,% Slots,,,0.00,5.11,
6.645897311,S0-C6,Backend_Bound,44.71,% Slots,,,0.00,5.11,
6.645897311,S0-C6,Frontend_Bound.Frontend_Latency,22.78,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.68,% Slots,,,0.00,5.11,
6.645897311,S0-C6,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S0-C6,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.11,
6.645897311,S0-C6,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.11,
6.645897311,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.38,
6.645897311,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.645897311,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.77,% Core_Clocks,,,0.00,5.11,
6.645897311,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.30,% Core_Clocks,,,0.00,5.11,
6.645897311,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
6.645897311,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.67,% Clocks,,,0.00,5.11,<==
6.645897311,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
6.645897311,S0-C7,Frontend_Bound,24.31,% Slots,,,0.00,5.12,
6.645897311,S0-C7,Bad_Speculation,15.01,% Slots,,,0.00,5.12,
6.645897311,S0-C7,Backend_Bound,44.23,% Slots,,,0.00,5.12,<==
6.645897311,S0-C7,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.12,
6.645897311,S0-C7,Backend_Bound.Memory_Bound,23.62,% Slots,,,0.00,5.11,
6.645897311,S0-C7,Backend_Bound.Core_Bound,20.61,% Slots,,,0.00,5.11,
6.645897311,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.645897311,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C0,Frontend_Bound,31.02,% Slots,,,0.00,5.11,
6.645897311,S1-C0,Bad_Speculation,14.45,% Slots,,,0.00,5.11,
6.645897311,S1-C0,Backend_Bound,29.03,% Slots,,,0.00,5.11,
6.645897311,S1-C0,Frontend_Bound.Frontend_Latency,38.30,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S1-C0,Bad_Speculation.Branch_Mispredicts,14.27,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S1-C0,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.11,
6.645897311,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.38,
6.645897311,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.645897311,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C1,Frontend_Bound,24.67,% Slots,,,0.00,5.11,
6.645897311,S1-C1,Bad_Speculation,16.04,% Slots,,,0.00,5.11,
6.645897311,S1-C1,Backend_Bound,11.61,% Slots,,,0.00,5.11,
6.645897311,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.11,
6.645897311,S1-C1,Bad_Speculation.Branch_Mispredicts,15.77,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.61,% Core_Clocks,,,0.00,5.11,<==
6.645897311,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C2,Frontend_Bound,32.45,% Slots,,,0.00,5.11,
6.645897311,S1-C2,Bad_Speculation,10.54,% Slots,,,0.00,5.11,
6.645897311,S1-C2,Backend_Bound,31.48,% Slots,,,0.00,5.11,
6.645897311,S1-C2,Frontend_Bound.Frontend_Latency,24.73,% Slots,,rs_events.empty_end,0.00,5.11,<==
6.645897311,S1-C2,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S1-C2,Backend_Bound.Memory_Bound,28.01,% Slots,,,0.00,5.11,
6.645897311,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.39,% Clocks,,,0.00,5.38,
6.645897311,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.645897311,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
6.645897311,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C3,Frontend_Bound,41.23,% Slots,,,0.00,5.11,
6.645897311,S1-C3,Backend_Bound,35.90,% Slots,,,0.00,5.11,
6.645897311,S1-C3,Frontend_Bound.Frontend_Latency,36.99,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S1-C3,Backend_Bound.Core_Bound,26.11,% Slots,,,0.00,5.11,
6.645897311,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.38,
6.645897311,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.645897311,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.75,% Clocks,,,0.00,5.11,
6.645897311,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C4,Frontend_Bound,37.73,% Slots,,,0.00,5.11,
6.645897311,S1-C4,Bad_Speculation,13.18,% Slots,,,0.00,5.11,
6.645897311,S1-C4,Backend_Bound,22.10,% Slots,,,0.00,5.11,
6.645897311,S1-C4,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S1-C4,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S1-C4,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.11,
6.645897311,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,0.00,5.38,
6.645897311,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
6.645897311,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
6.645897311,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
6.645897311,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C5,Frontend_Bound,46.48,% Slots,,,0.00,5.12,
6.645897311,S1-C5,Backend_Bound,29.45,% Slots,,,0.00,5.12,
6.645897311,S1-C5,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S1-C5,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.11,
6.645897311,S1-C5,Backend_Bound.Core_Bound,16.58,% Slots,,,0.00,5.11,
6.645897311,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.38,
6.645897311,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.645897311,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
6.645897311,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.645897311,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C6,Frontend_Bound,40.09,% Slots,,,0.00,5.11,
6.645897311,S1-C6,Bad_Speculation,12.83,% Slots,,,0.00,5.11,
6.645897311,S1-C6,Backend_Bound,26.22,% Slots,,,0.00,5.11,
6.645897311,S1-C6,Frontend_Bound.Frontend_Latency,23.67,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.86,% Slots,,,0.00,5.11,
6.645897311,S1-C6,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S1-C6,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.11,
6.645897311,S1-C6,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.11,
6.645897311,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.38,
6.645897311,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
6.645897311,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.17,% Core_Clocks,,,0.00,5.11,<==
6.645897311,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
6.645897311,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.645897311,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.62,% Clocks,,,0.00,5.11,
6.645897311,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C7,Frontend_Bound,38.37,% Slots,,,0.00,5.11,
6.645897311,S1-C7,Bad_Speculation,12.61,% Slots,,,0.00,5.11,
6.645897311,S1-C7,Backend_Bound,18.57,% Slots,,,0.00,5.11,
6.645897311,S1-C7,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.11,
6.645897311,S1-C7,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.11,
6.645897311,S1-C7,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.11,
6.645897311,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.38,
6.645897311,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
6.645897311,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
6.645897311,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
6.645897311,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
6.645897311,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
6.645897311,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
8.146236713,S0-C0,Frontend_Bound,32.22,% Slots,,,0.00,5.34,
8.146236713,S0-C0,Bad_Speculation,11.80,% Slots,,,0.00,5.34,
8.146236713,S0-C0,Backend_Bound,19.12,% Slots,,,0.00,5.34,
8.146236713,S0-C0,Frontend_Bound.Frontend_Latency,22.66,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.26,% Slots,,,0.00,5.34,
8.146236713,S0-C0,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.146236713,S0-C0,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.07,
8.146236713,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.34,
8.146236713,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.146236713,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.55,% Core_Clocks,,,0.00,5.07,
8.146236713,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
8.146236713,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C1,Bad_Speculation,14.77,% Slots,,,0.00,5.34,
8.146236713,S0-C1,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S0-C1,Backend_Bound,32.02,% Slots,,,0.00,5.34,
8.146236713,S0-C1,Backend_Bound.Core_Bound,45.80,% Slots,,,0.00,5.07,
8.146236713,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.30,% Clocks,,,0.00,5.33,<==
8.146236713,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C2,Frontend_Bound,28.78,% Slots,,,0.00,5.34,
8.146236713,S0-C2,Bad_Speculation,12.98,% Slots,,,0.00,5.34,
8.146236713,S0-C2,Backend_Bound,31.75,% Slots,,,0.00,5.34,
8.146236713,S0-C2,Frontend_Bound.Frontend_Latency,24.99,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S0-C2,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S0-C2,Backend_Bound.Memory_Bound,25.20,% Slots,,,0.00,5.07,
8.146236713,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.34,
8.146236713,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.146236713,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
8.146236713,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C3,Frontend_Bound,33.84,% Slots,,,0.00,5.33,<==
8.146236713,S0-C3,Bad_Speculation,10.98,% Slots,,,0.00,5.33,
8.146236713,S0-C3,Backend_Bound,11.78,% Slots,,,0.00,5.33,
8.146236713,S0-C3,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.33,
8.146236713,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.33,
8.146236713,S0-C3,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.146236713,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.34,
8.146236713,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.146236713,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.60,% Core_Clocks,,,0.00,5.07,
8.146236713,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C4,Frontend_Bound,29.35,% Slots,,,0.00,5.34,
8.146236713,S0-C4,Bad_Speculation,12.88,% Slots,,,0.00,5.34,
8.146236713,S0-C4,Backend_Bound,23.72,% Slots,,,0.00,5.34,
8.146236713,S0-C4,Retiring,21.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S0-C4,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S0-C4,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.146236713,S0-C4,Backend_Bound.Core_Bound,28.73,% Slots,,,0.00,5.07,
8.146236713,S0-C4,Retiring.Microcode_Sequencer,10.60,% Slots,,idq.ms_uops,0.00,5.34,
8.146236713,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.34,
8.146236713,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
8.146236713,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.58,% Clocks,,idq.ms_switches,0.00,5.34,
8.146236713,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.64,% Clocks,,,0.00,5.33,
8.146236713,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C5,Frontend_Bound,38.71,% Slots,,,0.00,5.34,
8.146236713,S0-C5,Bad_Speculation,15.55,% Slots,,,0.00,5.34,
8.146236713,S0-C5,Backend_Bound,15.98,% Slots,,,0.00,5.34,
8.146236713,S0-C5,Retiring,30.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S0-C5,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.34,<==
8.146236713,S0-C5,Bad_Speculation.Branch_Mispredicts,14.98,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.146236713,S0-C5,Backend_Bound.Memory_Bound,50.38,% Slots,,,0.00,5.07,
8.146236713,S0-C5,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.34,
8.146236713,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.34,
8.146236713,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.146236713,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.34,
8.146236713,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
8.146236713,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C6,Frontend_Bound,35.96,% Slots,,,0.00,5.34,
8.146236713,S0-C6,Bad_Speculation,24.83,% Slots,,,0.00,5.34,
8.146236713,S0-C6,Retiring,32.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S0-C6,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S0-C6,Bad_Speculation.Branch_Mispredicts,24.20,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.146236713,S0-C6,Retiring.Microcode_Sequencer,1.54,% Slots,,idq.ms_uops,0.00,5.34,
8.146236713,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.34,
8.146236713,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.146236713,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.34,
8.146236713,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C7,Frontend_Bound,45.97,% Slots,,,0.00,5.34,
8.146236713,S0-C7,Backend_Bound,27.81,% Slots,,,0.00,5.34,
8.146236713,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.26,% Slots,,,0.00,5.34,
8.146236713,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.34,
8.146236713,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.146236713,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.68,% Core_Clocks,,,0.00,5.34,
8.146236713,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C0,Bad_Speculation,12.81,% Slots,,,0.00,5.33,
8.146236713,S1-C0,Bad_Speculation.Branch_Mispredicts,12.64,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C0,Backend_Bound,37.52,% Slots,,,0.00,5.33,
8.146236713,S1-C0,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.07,
8.146236713,S1-C0,Backend_Bound.Core_Bound,22.50,% Slots,,,0.00,5.07,
8.146236713,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
8.146236713,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
8.146236713,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.43,% Clocks,,,0.00,5.33,<==
8.146236713,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C1,Frontend_Bound,29.30,% Slots,,,0.00,5.34,
8.146236713,S1-C1,Bad_Speculation,11.22,% Slots,,,0.00,5.34,
8.146236713,S1-C1,Backend_Bound,27.76,% Slots,,,0.00,5.34,
8.146236713,S1-C1,Retiring,28.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S1-C1,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S1-C1,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C1,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.07,
8.146236713,S1-C1,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.07,
8.146236713,S1-C1,Retiring.Microcode_Sequencer,2.88,% Slots,,idq.ms_uops,0.00,5.34,
8.146236713,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.34,
8.146236713,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.146236713,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.35,% Clocks,,idq.ms_switches,0.00,5.34,
8.146236713,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
8.146236713,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C2,Bad_Speculation,17.25,% Slots,,,0.00,5.33,
8.146236713,S1-C2,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C2,Backend_Bound,32.74,% Slots,,,0.00,5.33,
8.146236713,S1-C2,Backend_Bound.Memory_Bound,22.01,% Slots,,,0.00,5.07,<==
8.146236713,S1-C2,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.07,
8.146236713,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.31,% Clocks,,,0.00,5.33,
8.146236713,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C3,Frontend_Bound,22.88,% Slots,,,0.00,5.34,
8.146236713,S1-C3,Bad_Speculation,11.22,% Slots,,,0.00,5.34,
8.146236713,S1-C3,Backend_Bound,35.48,% Slots,,,0.00,5.34,
8.146236713,S1-C3,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S1-C3,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.64,% Slots,,,0.00,5.34,
8.146236713,S1-C3,Bad_Speculation.Branch_Mispredicts,11.03,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C3,Backend_Bound.Core_Bound,84.48,% Slots,,,0.00,5.07,
8.146236713,S1-C3,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.34,
8.146236713,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
8.146236713,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.34,
8.146236713,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.77,% Core_Clocks,,,0.00,5.33,
8.146236713,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.99,% Clocks,,,0.00,5.34,<==
8.146236713,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C4,Frontend_Bound,24.40,% Slots,,,0.00,5.34,
8.146236713,S1-C4,Bad_Speculation,21.64,% Slots,,,0.00,5.34,
8.146236713,S1-C4,Backend_Bound,15.83,% Slots,,,0.00,5.34,
8.146236713,S1-C4,Retiring,29.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S1-C4,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.34,
8.146236713,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.91,% Slots,,,0.00,5.34,
8.146236713,S1-C4,Bad_Speculation.Branch_Mispredicts,21.33,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C4,Backend_Bound.Memory_Bound,103.74,% Slots,,,0.00,5.07,
8.146236713,S1-C4,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.34,<==
8.146236713,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.35,
8.146236713,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
8.146236713,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.35,
8.146236713,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.53,% Core_Clocks,,,0.00,5.34,
8.146236713,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.54,% Core_Clocks,,,0.00,5.34,
8.146236713,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C5,Bad_Speculation,11.49,% Slots,,,0.00,5.34,
8.146236713,S1-C5,Bad_Speculation.Branch_Mispredicts,11.35,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C5,Backend_Bound,33.01,% Slots,,,0.00,5.34,<==
8.146236713,S1-C5,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.07,
8.146236713,S1-C5,Backend_Bound.Core_Bound,18.51,% Slots,,,0.00,5.07,
8.146236713,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.80,% Clocks,,,0.00,5.33,
8.146236713,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C6,Frontend_Bound,27.64,% Slots,,,0.00,5.33,
8.146236713,S1-C6,Bad_Speculation,20.38,% Slots,,,0.00,5.33,
8.146236713,S1-C6,Backend_Bound,19.79,% Slots,,,0.00,5.33,
8.146236713,S1-C6,Retiring,32.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S1-C6,Frontend_Bound.Frontend_Latency,32.59,% Slots,,rs_events.empty_end,0.00,5.33,
8.146236713,S1-C6,Bad_Speculation.Branch_Mispredicts,19.92,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C6,Backend_Bound.Core_Bound,35.44,% Slots,,,0.00,5.07,
8.146236713,S1-C6,Retiring.Microcode_Sequencer,3.56,% Slots,,idq.ms_uops,0.00,5.34,<==
8.146236713,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.35,
8.146236713,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
8.146236713,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.72,% Clocks,,idq.ms_switches,0.00,5.35,
8.146236713,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C7,Frontend_Bound,35.76,% Slots,,,0.00,5.33,
8.146236713,S1-C7,Bad_Speculation,12.03,% Slots,,,0.00,5.33,
8.146236713,S1-C7,Backend_Bound,27.57,% Slots,,,0.00,5.33,
8.146236713,S1-C7,Retiring,27.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.146236713,S1-C7,Frontend_Bound.Frontend_Latency,25.70,% Slots,,rs_events.empty_end,0.00,5.33,
8.146236713,S1-C7,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.146236713,S1-C7,Backend_Bound.Memory_Bound,19.05,% Slots,,,0.00,5.07,
8.146236713,S1-C7,Retiring.Microcode_Sequencer,2.13,% Slots,,idq.ms_uops,0.00,5.34,
8.146236713,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.34,
8.146236713,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
8.146236713,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.34,
8.146236713,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
8.146236713,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
8.146236713,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
9.641473148,S0-C0,Frontend_Bound,29.68,% Slots,,,0.00,5.24,
9.641473148,S0-C0,Bad_Speculation,11.22,% Slots,,,0.00,5.24,
9.641473148,S0-C0,Backend_Bound,35.35,% Slots,,,0.00,5.24,
9.641473148,S0-C0,Frontend_Bound.Frontend_Latency,28.52,% Slots,,rs_events.empty_end,0.00,5.24,
9.641473148,S0-C0,Bad_Speculation.Branch_Mispredicts,10.90,% Slots,,br_misp_retired.all_branches,0.00,5.24,
9.641473148,S0-C0,Backend_Bound.Memory_Bound,22.70,% Slots,,,0.00,5.24,
9.641473148,S0-C0,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.24,
9.641473148,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.08,
9.641473148,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
9.641473148,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
9.641473148,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
9.641473148,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C1,Frontend_Bound,38.72,% Slots,,,0.00,5.24,<==
9.641473148,S0-C1,Bad_Speculation,23.18,% Slots,,,0.00,5.24,
9.641473148,S0-C1,Frontend_Bound.Frontend_Latency,27.09,% Slots,,rs_events.empty_end,0.00,5.24,
9.641473148,S0-C1,Frontend_Bound.Frontend_Bandwidth,26.44,% Slots,,,0.00,5.26,
9.641473148,S0-C1,Bad_Speculation.Branch_Mispredicts,22.77,% Slots,,br_misp_retired.all_branches,0.00,5.24,
9.641473148,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
9.641473148,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.78,% Core_Clocks,,,0.00,5.34,
9.641473148,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.88,% Core_Clocks,,,0.00,5.34,
9.641473148,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C2,Frontend_Bound,31.03,% Slots,,,0.00,5.25,
9.641473148,S0-C2,Bad_Speculation,18.15,% Slots,,,0.00,5.25,
9.641473148,S0-C2,Backend_Bound,25.19,% Slots,,,0.00,5.25,
9.641473148,S0-C2,Retiring,41.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
9.641473148,S0-C2,Frontend_Bound.Frontend_Latency,23.08,% Slots,,rs_events.empty_end,0.00,5.25,
9.641473148,S0-C2,Frontend_Bound.Frontend_Bandwidth,34.18,% Slots,,,0.00,5.27,
9.641473148,S0-C2,Bad_Speculation.Branch_Mispredicts,17.71,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.641473148,S0-C2,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.25,
9.641473148,S0-C2,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.07,<==
9.641473148,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.08,
9.641473148,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
9.641473148,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.93,% Clocks,,idq.ms_switches,0.00,5.08,
9.641473148,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.33,% Core_Clocks,,,0.00,5.34,
9.641473148,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
9.641473148,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C3,Frontend_Bound,33.49,% Slots,,,0.00,5.25,<==
9.641473148,S0-C3,Bad_Speculation,10.71,% Slots,,,0.00,5.25,
9.641473148,S0-C3,Backend_Bound,19.36,% Slots,,,0.00,5.25,
9.641473148,S0-C3,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.25,
9.641473148,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.60,% Slots,,,0.00,5.27,
9.641473148,S0-C3,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.641473148,S0-C3,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.25,
9.641473148,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.07,
9.641473148,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
9.641473148,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.61,% Core_Clocks,,,0.00,5.34,
9.641473148,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C4,Frontend_Bound,44.98,% Slots,,,0.00,5.25,<==
9.641473148,S0-C4,Bad_Speculation,11.69,% Slots,,,0.00,5.25,
9.641473148,S0-C4,Backend_Bound,25.04,% Slots,,,0.00,5.25,
9.641473148,S0-C4,Retiring,24.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
9.641473148,S0-C4,Frontend_Bound.Frontend_Latency,25.13,% Slots,,rs_events.empty_end,0.00,5.25,
9.641473148,S0-C4,Frontend_Bound.Frontend_Bandwidth,27.68,% Slots,,,0.00,5.27,
9.641473148,S0-C4,Bad_Speculation.Branch_Mispredicts,11.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.641473148,S0-C4,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.25,
9.641473148,S0-C4,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.25,
9.641473148,S0-C4,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.07,
9.641473148,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.53,% Clocks,,,0.00,5.08,
9.641473148,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
9.641473148,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.08,
9.641473148,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.62,% Core_Clocks,,,0.00,5.35,
9.641473148,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
9.641473148,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.641473148,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C5,Frontend_Bound,32.36,% Slots,,,0.00,5.25,
9.641473148,S0-C5,Bad_Speculation,12.67,% Slots,,,0.00,5.25,
9.641473148,S0-C5,Backend_Bound,26.00,% Slots,,,0.00,5.25,
9.641473148,S0-C5,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.25,
9.641473148,S0-C5,Frontend_Bound.Frontend_Bandwidth,39.58,% Slots,,,0.00,5.27,
9.641473148,S0-C5,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.25,
9.641473148,S0-C5,Backend_Bound.Core_Bound,18.02,% Slots,,,0.00,5.25,
9.641473148,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.08,
9.641473148,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
9.641473148,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.32,% Core_Clocks,,,0.00,5.34,<==
9.641473148,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C6,Bad_Speculation,15.20,% Slots,,,0.00,5.26,
9.641473148,S0-C6,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.641473148,S0-C6,Backend_Bound,33.19,% Slots,,,0.00,5.26,
9.641473148,S0-C6,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.26,
9.641473148,S0-C6,Backend_Bound.Core_Bound,21.54,% Slots,,,0.00,5.26,<==
9.641473148,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
9.641473148,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C7,Frontend_Bound,31.15,% Slots,,,0.00,5.26,
9.641473148,S0-C7,Bad_Speculation,15.01,% Slots,,,0.00,5.26,
9.641473148,S0-C7,Backend_Bound,20.81,% Slots,,,0.00,5.26,
9.641473148,S0-C7,Frontend_Bound.Frontend_Latency,29.67,% Slots,,rs_events.empty_end,0.00,5.26,
9.641473148,S0-C7,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.26,
9.641473148,S0-C7,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.26,
9.641473148,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.08,
9.641473148,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
9.641473148,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
9.641473148,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C0,Frontend_Bound,42.68,% Slots,,,0.00,5.27,
9.641473148,S1-C0,Bad_Speculation,12.69,% Slots,,,0.00,5.27,
9.641473148,S1-C0,Backend_Bound,19.24,% Slots,,,0.00,5.27,
9.641473148,S1-C0,Frontend_Bound.Frontend_Latency,35.88,% Slots,,rs_events.empty_end,0.00,5.27,
9.641473148,S1-C0,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.641473148,S1-C0,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.27,
9.641473148,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.07,
9.641473148,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
9.641473148,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.641473148,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C1,Bad_Speculation,14.14,% Slots,,,0.00,5.27,
9.641473148,S1-C1,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.641473148,S1-C1,Backend_Bound,48.69,% Slots,,,0.00,5.27,
9.641473148,S1-C1,Retiring,22.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
9.641473148,S1-C1,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.27,
9.641473148,S1-C1,Backend_Bound.Core_Bound,35.40,% Slots,,,0.00,5.27,<==
9.641473148,S1-C1,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.07,
9.641473148,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.41,% Clocks,,idq.ms_switches,0.00,5.07,
9.641473148,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C2,Frontend_Bound,29.07,% Slots,,,0.00,5.34,
9.641473148,S1-C2,Bad_Speculation,16.95,% Slots,,,0.00,5.34,
9.641473148,S1-C2,Backend_Bound,21.04,% Slots,,,0.00,5.34,
9.641473148,S1-C2,Retiring,27.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
9.641473148,S1-C2,Frontend_Bound.Frontend_Latency,24.69,% Slots,,rs_events.empty_end,0.00,5.33,
9.641473148,S1-C2,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.34,
9.641473148,S1-C2,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.33,
9.641473148,S1-C2,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.07,
9.641473148,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.08,
9.641473148,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
9.641473148,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.12,% Clocks,,idq.ms_switches,0.00,5.08,
9.641473148,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C3,Frontend_Bound,28.05,% Slots,,,0.00,5.34,
9.641473148,S1-C3,Bad_Speculation,12.16,% Slots,,,0.00,5.34,
9.641473148,S1-C3,Backend_Bound,41.22,% Slots,,,0.00,5.34,
9.641473148,S1-C3,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.34,
9.641473148,S1-C3,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.34,
9.641473148,S1-C3,Backend_Bound.Memory_Bound,17.42,% Slots,,,0.00,5.34,
9.641473148,S1-C3,Backend_Bound.Core_Bound,23.80,% Slots,,,0.00,5.34,<==
9.641473148,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
9.641473148,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.641473148,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C4,Bad_Speculation,18.09,% Slots,,,0.00,5.34,
9.641473148,S1-C4,Bad_Speculation.Branch_Mispredicts,17.85,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.641473148,S1-C4,Backend_Bound,30.71,% Slots,,,0.00,5.34,<==
9.641473148,S1-C4,Backend_Bound.Memory_Bound,15.62,% Slots,,,0.00,5.34,
9.641473148,S1-C4,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.34,
9.641473148,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
9.641473148,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
9.641473148,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C5,Frontend_Bound,24.45,% Slots,,,0.00,5.34,
9.641473148,S1-C5,Bad_Speculation,14.76,% Slots,,,0.00,5.34,
9.641473148,S1-C5,Backend_Bound,33.75,% Slots,,,0.00,5.34,<==
9.641473148,S1-C5,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.34,
9.641473148,S1-C5,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.34,
9.641473148,S1-C5,Backend_Bound.Memory_Bound,16.72,% Slots,,,0.00,5.34,
9.641473148,S1-C5,Backend_Bound.Core_Bound,17.03,% Slots,,,0.00,5.34,
9.641473148,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.08,
9.641473148,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
9.641473148,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.45,% Clocks,,,0.00,5.35,
9.641473148,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C6,Frontend_Bound,30.07,% Slots,,,0.00,5.34,
9.641473148,S1-C6,Bad_Speculation,25.19,% Slots,,,0.00,5.34,
9.641473148,S1-C6,Backend_Bound,19.19,% Slots,,,0.00,5.34,
9.641473148,S1-C6,Retiring,21.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
9.641473148,S1-C6,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.34,
9.641473148,S1-C6,Bad_Speculation.Branch_Mispredicts,24.24,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.641473148,S1-C6,Backend_Bound.Core_Bound,13.57,% Slots,,,0.00,5.34,
9.641473148,S1-C6,Retiring.Microcode_Sequencer,5.58,% Slots,,idq.ms_uops,0.00,5.07,
9.641473148,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.07,
9.641473148,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
9.641473148,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.20,% Clocks,,idq.ms_switches,0.00,5.07,
9.641473148,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C7,Frontend_Bound,36.55,% Slots,,,0.00,5.34,<==
9.641473148,S1-C7,Bad_Speculation,11.50,% Slots,,,0.00,5.33,
9.641473148,S1-C7,Backend_Bound,19.77,% Slots,,,0.00,5.33,
9.641473148,S1-C7,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.34,
9.641473148,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.89,% Slots,,,0.00,5.34,
9.641473148,S1-C7,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.641473148,S1-C7,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.33,
9.641473148,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.07,
9.641473148,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
9.641473148,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.15,% Core_Clocks,,,0.00,5.34,
9.641473148,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.77,% Core_Clocks,,,0.00,5.34,
9.641473148,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
9.641473148,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
11.160813148,S0-C0,Bad_Speculation,14.52,% Slots,,,0.00,5.05,
11.160813148,S0-C0,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C0,Backend_Bound,34.05,% Slots,,,0.00,5.05,<==
11.160813148,S0-C0,Backend_Bound.Memory_Bound,14.86,% Slots,,,0.00,5.05,
11.160813148,S0-C0,Backend_Bound.Core_Bound,19.19,% Slots,,,0.00,5.05,
11.160813148,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.160813148,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S0-C1,Frontend_Bound,23.94,% Slots,,,0.00,5.08,
11.160813148,S0-C1,Bad_Speculation,17.63,% Slots,,,0.00,5.05,
11.160813148,S0-C1,Backend_Bound,26.11,% Slots,,,0.00,5.05,
11.160813148,S0-C1,Bad_Speculation.Branch_Mispredicts,17.46,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C1,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.05,
11.160813148,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
11.160813148,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S0-C2,Bad_Speculation,13.91,% Slots,,,0.00,5.05,
11.160813148,S0-C2,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C2,Backend_Bound,38.97,% Slots,,,0.00,5.05,<==
11.160813148,S0-C2,Backend_Bound.Memory_Bound,17.62,% Slots,,,0.00,5.05,
11.160813148,S0-C2,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.05,
11.160813148,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.160813148,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.27,% Clocks,,,0.00,5.14,
11.160813148,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S0-C3,Frontend_Bound,34.20,% Slots,,,0.00,5.07,
11.160813148,S0-C3,Bad_Speculation,14.71,% Slots,,,0.00,5.04,
11.160813148,S0-C3,Backend_Bound,18.12,% Slots,,,0.00,5.04,
11.160813148,S0-C3,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.09,
11.160813148,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.07,
11.160813148,S0-C3,Bad_Speculation.Branch_Mispredicts,14.43,% Slots,,br_misp_retired.all_branches,0.00,5.04,
11.160813148,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.27,
11.160813148,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
11.160813148,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.21,% Core_Clocks,,,0.00,5.27,
11.160813148,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
11.160813148,S0-C4,Bad_Speculation,14.38,% Slots,,,0.00,5.05,
11.160813148,S0-C4,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C4,Backend_Bound,41.90,% Slots,,,0.00,5.05,
11.160813148,S0-C4,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.05,
11.160813148,S0-C4,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.05,
11.160813148,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.59,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
11.160813148,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.160813148,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.63,% Clocks,,,0.00,5.14,<==
11.160813148,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S0-C5,Frontend_Bound,48.71,% Slots,,,0.00,5.07,
11.160813148,S0-C5,Bad_Speculation,19.39,% Slots,,,0.00,5.05,
11.160813148,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.54,% Slots,,,0.00,5.07,
11.160813148,S0-C5,Bad_Speculation.Branch_Mispredicts,19.18,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.02,% Core_Clocks,,,0.00,5.26,<==
11.160813148,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.27,% Core_Clocks,,,0.00,5.28,
11.160813148,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S0-C6,Frontend_Bound,23.43,% Slots,,,0.00,5.07,
11.160813148,S0-C6,Bad_Speculation,13.84,% Slots,,,0.00,5.05,
11.160813148,S0-C6,Backend_Bound,36.94,% Slots,,,0.00,5.05,
11.160813148,S0-C6,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.09,
11.160813148,S0-C6,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C6,Backend_Bound.Memory_Bound,29.05,% Slots,,,0.00,5.05,
11.160813148,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.19,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
11.160813148,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S0-C7,Frontend_Bound,36.60,% Slots,,,0.00,5.07,<==
11.160813148,S0-C7,Bad_Speculation,20.05,% Slots,,,0.00,5.05,
11.160813148,S0-C7,Backend_Bound,10.58,% Slots,,,0.00,5.05,
11.160813148,S0-C7,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.09,
11.160813148,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.51,% Slots,,,0.00,5.07,
11.160813148,S0-C7,Bad_Speculation.Branch_Mispredicts,19.77,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.160813148,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.08,% Clocks,,,0.00,5.27,
11.160813148,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.11,% Core_Clocks,,,0.00,5.27,
11.160813148,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.38,% Core_Clocks,,,0.00,5.27,
11.160813148,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S1-C0,Backend_Bound,55.85,% Slots,,,0.00,5.06,
11.160813148,S1-C0,Backend_Bound.Memory_Bound,44.56,% Slots,,,0.00,5.06,
11.160813148,S1-C0,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.06,
11.160813148,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
11.160813148,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.160813148,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.34,% Clocks,,,0.00,5.11,
11.160813148,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
11.160813148,S1-C1,Frontend_Bound,37.21,% Slots,,,0.00,5.07,<==
11.160813148,S1-C1,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.09,
11.160813148,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.79,% Slots,,,0.00,5.07,
11.160813148,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.27,
11.160813148,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.46,% Core_Clocks,,,0.00,5.27,
11.160813148,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
11.160813148,S1-C2,Bad_Speculation,16.29,% Slots,,,0.00,5.27,
11.160813148,S1-C2,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S1-C2,Backend_Bound,34.90,% Slots,,,0.00,5.27,
11.160813148,S1-C2,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.27,
11.160813148,S1-C2,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.27,<==
11.160813148,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.62,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.55,
11.160813148,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
11.160813148,S1-C3,Frontend_Bound,29.99,% Slots,,,0.00,5.28,
11.160813148,S1-C3,Bad_Speculation,15.00,% Slots,,,0.00,5.28,
11.160813148,S1-C3,Backend_Bound,23.50,% Slots,,,0.00,5.28,
11.160813148,S1-C3,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.27,
11.160813148,S1-C3,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.28,
11.160813148,S1-C3,Backend_Bound.Memory_Bound,18.46,% Slots,,,0.00,5.27,
11.160813148,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.27,
11.160813148,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
11.160813148,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
11.160813148,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
11.160813148,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
11.160813148,S1-C4,Frontend_Bound,28.68,% Slots,,,0.00,5.27,
11.160813148,S1-C4,Bad_Speculation,15.47,% Slots,,,0.00,5.27,
11.160813148,S1-C4,Backend_Bound,23.73,% Slots,,,0.00,5.27,
11.160813148,S1-C4,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.27,
11.160813148,S1-C4,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S1-C4,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.27,
11.160813148,S1-C4,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.27,
11.160813148,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.27,
11.160813148,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
11.160813148,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
11.160813148,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
11.160813148,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
11.160813148,S1-C5,Frontend_Bound,43.97,% Slots,,,0.00,5.27,
11.160813148,S1-C5,Bad_Speculation,11.92,% Slots,,,0.00,5.27,
11.160813148,S1-C5,Backend_Bound,15.13,% Slots,,,0.00,5.27,
11.160813148,S1-C5,Frontend_Bound.Frontend_Latency,53.15,% Slots,,rs_events.empty_end,0.00,5.27,
11.160813148,S1-C5,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
11.160813148,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
11.160813148,S1-C6,Backend_Bound,51.28,% Slots,,,0.00,5.27,
11.160813148,S1-C6,Backend_Bound.Memory_Bound,30.04,% Slots,,,0.00,5.27,<==
11.160813148,S1-C6,Backend_Bound.Core_Bound,21.24,% Slots,,,0.00,5.27,
11.160813148,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
11.160813148,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.01,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.54,
11.160813148,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
11.160813148,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
11.160813148,S1-C7,Frontend_Bound,25.71,% Slots,,,0.00,5.27,<==
11.160813148,S1-C7,Bad_Speculation,19.75,% Slots,,,0.00,5.27,
11.160813148,S1-C7,Backend_Bound,21.12,% Slots,,,0.00,5.27,
11.160813148,S1-C7,Bad_Speculation.Branch_Mispredicts,19.57,% Slots,,br_misp_retired.all_branches,0.00,5.27,
11.160813148,S1-C7,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.27,
11.160813148,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
11.160813148,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
11.160813148,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
11.160813148,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
11.160813148,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
11.160813148,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
11.160813148,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
11.160813148,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
11.160813148,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
11.160813148,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
12.68771862,S0-C0,Frontend_Bound,30.18,% Slots,,,0.00,5.22,
12.68771862,S0-C0,Backend_Bound,40.89,% Slots,,,0.00,5.22,
12.68771862,S0-C0,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S0-C0,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.22,<==
12.68771862,S0-C0,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.22,
12.68771862,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.23,
12.68771862,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
12.68771862,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
12.68771862,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.51,% Clocks,,,0.00,5.23,
12.68771862,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C1,Frontend_Bound,36.42,% Slots,,,0.00,5.23,<==
12.68771862,S0-C1,Bad_Speculation,11.70,% Slots,,,0.00,5.23,
12.68771862,S0-C1,Backend_Bound,14.80,% Slots,,,0.00,5.23,
12.68771862,S0-C1,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.23,
12.68771862,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.23,
12.68771862,S0-C1,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S0-C1,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.23,
12.68771862,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.23,
12.68771862,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.56,% Core_Clocks,,,0.00,5.23,
12.68771862,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C2,Frontend_Bound,30.95,% Slots,,,0.00,5.22,
12.68771862,S0-C2,Backend_Bound,30.04,% Slots,,,0.00,5.22,
12.68771862,S0-C2,Retiring,14.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
12.68771862,S0-C2,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S0-C2,Backend_Bound.Memory_Bound,21.31,% Slots,,,0.00,5.22,
12.68771862,S0-C2,Retiring.Microcode_Sequencer,5.30,% Slots,,idq.ms_uops,0.00,5.23,
12.68771862,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.23,
12.68771862,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
12.68771862,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.15,% Clocks,,idq.ms_switches,0.00,5.23,
12.68771862,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
12.68771862,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
12.68771862,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C3,Frontend_Bound,40.77,% Slots,,,0.00,5.23,
12.68771862,S0-C3,Bad_Speculation,18.89,% Slots,,,0.00,5.23,
12.68771862,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.55,% Slots,,,0.00,5.23,
12.68771862,S0-C3,Bad_Speculation.Branch_Mispredicts,18.26,% Slots,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.79,% Core_Clocks,,,0.00,5.23,<==
12.68771862,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
12.68771862,S0-C4,Frontend_Bound,32.51,% Slots,,,0.00,5.22,
12.68771862,S0-C4,Bad_Speculation,17.27,% Slots,,,0.00,5.22,
12.68771862,S0-C4,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
12.68771862,S0-C4,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S0-C4,Bad_Speculation.Branch_Mispredicts,17.03,% Slots,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S0-C4,Retiring.Microcode_Sequencer,3.89,% Slots,,idq.ms_uops,0.00,5.23,
12.68771862,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.23,
12.68771862,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
12.68771862,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.23,
12.68771862,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
12.68771862,S0-C5,Frontend_Bound,34.33,% Slots,,,0.00,5.22,<==
12.68771862,S0-C5,Backend_Bound,29.11,% Slots,,,0.00,5.22,
12.68771862,S0-C5,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.31,% Slots,,,0.00,5.22,
12.68771862,S0-C5,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.22,
12.68771862,S0-C5,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.22,
12.68771862,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.23,
12.68771862,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.86,% Core_Clocks,,,0.00,5.23,
12.68771862,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
12.68771862,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.87,% Clocks,,,0.00,5.23,
12.68771862,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C6,Frontend_Bound,32.68,% Slots,,,0.00,5.22,
12.68771862,S0-C6,Bad_Speculation,21.62,% Slots,,,0.00,5.22,
12.68771862,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.89,% Slots,,,0.00,5.22,
12.68771862,S0-C6,Bad_Speculation.Branch_Mispredicts,20.25,% Slots,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.84,% Core_Clocks,,,0.00,5.23,<==
12.68771862,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.36,% Core_Clocks,,,0.00,5.23,
12.68771862,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C7,Frontend_Bound,28.86,% Slots,,,0.00,5.22,
12.68771862,S0-C7,Backend_Bound,49.76,% Slots,,,0.00,5.22,<==
12.68771862,S0-C7,Retiring,15.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
12.68771862,S0-C7,Frontend_Bound.Frontend_Latency,40.38,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S0-C7,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.23,
12.68771862,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.49,% Clocks,,,0.00,5.23,
12.68771862,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.39,% Clocks,,idq.ms_switches,0.00,5.23,
12.68771862,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C0,Frontend_Bound,22.97,% Slots,,,0.00,5.22,
12.68771862,S1-C0,Bad_Speculation,13.54,% Slots,,,0.00,5.22,
12.68771862,S1-C0,Backend_Bound,17.31,% Slots,,,0.00,5.22,
12.68771862,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.89,% Slots,,,0.00,5.22,
12.68771862,S1-C0,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S1-C0,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.22,
12.68771862,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.45,% Core_Clocks,,,0.00,5.23,<==
12.68771862,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.17,% Core_Clocks,,,0.00,5.23,
12.68771862,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
12.68771862,S1-C1,Frontend_Bound,40.29,% Slots,,,0.00,5.22,<==
12.68771862,S1-C1,Backend_Bound,26.49,% Slots,,,0.00,5.22,
12.68771862,S1-C1,Retiring,16.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
12.68771862,S1-C1,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S1-C1,Frontend_Bound.Frontend_Bandwidth,23.45,% Slots,,,0.00,5.22,
12.68771862,S1-C1,Backend_Bound.Core_Bound,17.96,% Slots,,,0.00,5.22,
12.68771862,S1-C1,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.23,
12.68771862,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.89,% Clocks,,,0.00,5.23,
12.68771862,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.70,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.49,
12.68771862,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,0.00,5.23,
12.68771862,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.11,% Core_Clocks,,,0.00,5.22,
12.68771862,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.01,% Clocks,,,0.00,5.23,
12.68771862,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C2,Frontend_Bound,30.69,% Slots,,,0.00,5.22,
12.68771862,S1-C2,Backend_Bound,36.54,% Slots,,,0.00,5.22,<==
12.68771862,S1-C2,Retiring,15.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
12.68771862,S1-C2,Backend_Bound.Memory_Bound,20.41,% Slots,,,0.00,5.22,
12.68771862,S1-C2,Backend_Bound.Core_Bound,16.12,% Slots,,,0.00,5.22,
12.68771862,S1-C2,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.23,
12.68771862,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.30,% Clocks,,idq.ms_switches,0.00,5.23,
12.68771862,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
12.68771862,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.48,% Clocks,,,0.00,5.23,
12.68771862,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C3,Frontend_Bound,29.87,% Slots,,,0.00,5.22,
12.68771862,S1-C3,Backend_Bound,34.43,% Slots,,,0.00,5.22,
12.68771862,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.19,% Slots,,,0.00,5.22,
12.68771862,S1-C3,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.22,
12.68771862,S1-C3,Backend_Bound.Core_Bound,21.45,% Slots,,,0.00,5.22,<==
12.68771862,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
12.68771862,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C4,Frontend_Bound,30.68,% Slots,,,0.00,5.22,
12.68771862,S1-C4,Backend_Bound,44.08,% Slots,,,0.00,5.22,
12.68771862,S1-C4,Frontend_Bound.Frontend_Latency,16.70,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S1-C4,Backend_Bound.Memory_Bound,12.96,% Slots,,,0.00,5.22,
12.68771862,S1-C4,Backend_Bound.Core_Bound,31.12,% Slots,,,0.00,5.22,<==
12.68771862,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.24,
12.68771862,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
12.68771862,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C5,Frontend_Bound,29.03,% Slots,,,0.00,5.22,
12.68771862,S1-C5,Backend_Bound,46.06,% Slots,,,0.00,5.22,
12.68771862,S1-C5,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S1-C5,Backend_Bound.Memory_Bound,11.84,% Slots,,,0.00,5.22,
12.68771862,S1-C5,Backend_Bound.Core_Bound,34.22,% Slots,,,0.00,5.22,<==
12.68771862,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.23,
12.68771862,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
12.68771862,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C6,Frontend_Bound,30.89,% Slots,,,0.00,5.22,
12.68771862,S1-C6,Bad_Speculation,10.49,% Slots,,,0.00,5.22,
12.68771862,S1-C6,Backend_Bound,33.22,% Slots,,,0.00,5.22,
12.68771862,S1-C6,Retiring,18.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
12.68771862,S1-C6,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.22,
12.68771862,S1-C6,Frontend_Bound.Frontend_Bandwidth,86.69,% Slots,,,0.00,5.22,
12.68771862,S1-C6,Bad_Speculation.Branch_Mispredicts,10.34,% Slots,,br_misp_retired.all_branches,0.00,5.22,
12.68771862,S1-C6,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.22,
12.68771862,S1-C6,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.22,
12.68771862,S1-C6,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.22,
12.68771862,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.64,% Clocks,,,0.00,5.24,
12.68771862,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
12.68771862,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.67,% Clocks,,idq.ms_switches,0.00,5.24,
12.68771862,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.22,% Core_Clocks,,,0.00,5.23,
12.68771862,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
12.68771862,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.49,% Clocks,,,0.00,5.23,
12.68771862,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C7,Frontend_Bound,29.36,% Slots,,,0.00,5.23,
12.68771862,S1-C7,Backend_Bound,28.40,% Slots,,,0.00,5.23,
12.68771862,S1-C7,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
12.68771862,S1-C7,Frontend_Bound.Frontend_Latency,32.74,% Slots,,rs_events.empty_end,0.00,5.23,
12.68771862,S1-C7,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.23,
12.68771862,S1-C7,Retiring.Microcode_Sequencer,5.47,% Slots,,idq.ms_uops,0.00,5.22,
12.68771862,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.22,% Clocks,,,0.00,5.23,
12.68771862,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
12.68771862,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.11,% Clocks,,idq.ms_switches,0.00,5.23,
12.68771862,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
12.68771862,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
12.68771862,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
14.20679218,S0-C0,Backend_Bound,51.94,% Slots,,,0.00,5.27,
14.20679218,S0-C0,Retiring,25.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
14.20679218,S0-C0,Backend_Bound.Memory_Bound,54.70,% Slots,,,0.00,5.27,<==
14.20679218,S0-C0,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.26,
14.20679218,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
14.20679218,S0-C1,Backend_Bound,50.45,% Slots,,,0.00,5.28,
14.20679218,S0-C1,Retiring,22.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
14.20679218,S0-C1,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.27,
14.20679218,S0-C1,Backend_Bound.Core_Bound,32.38,% Slots,,,0.00,5.27,
14.20679218,S0-C1,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.28,
14.20679218,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.37,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
14.20679218,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.72,% Clocks,,,0.00,5.27,<==
14.20679218,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
14.20679218,S0-C2,Frontend_Bound,30.61,% Slots,,,0.00,5.27,
14.20679218,S0-C2,Backend_Bound,46.58,% Slots,,,0.00,5.27,<==
14.20679218,S0-C2,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S0-C2,Frontend_Bound.Frontend_Latency,35.80,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S0-C2,Backend_Bound.Memory_Bound,25.53,% Slots,,,0.00,5.27,
14.20679218,S0-C2,Backend_Bound.Core_Bound,21.05,% Slots,,,0.00,5.27,
14.20679218,S0-C2,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.27,
14.20679218,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
14.20679218,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
14.20679218,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
14.20679218,S0-C3,Frontend_Bound,38.84,% Slots,,,0.00,5.28,
14.20679218,S0-C3,Backend_Bound,37.40,% Slots,,,0.00,5.28,
14.20679218,S0-C3,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
14.20679218,S0-C3,Frontend_Bound.Frontend_Latency,31.80,% Slots,,rs_events.empty_end,0.00,5.27,<==
14.20679218,S0-C3,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.27,
14.20679218,S0-C3,Backend_Bound.Core_Bound,16.80,% Slots,,,0.00,5.27,
14.20679218,S0-C3,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.27,
14.20679218,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.57,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
14.20679218,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.80,% Clocks,,,0.00,5.26,
14.20679218,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
14.20679218,S0-C4,Frontend_Bound,33.54,% Slots,,,0.00,5.28,
14.20679218,S0-C4,Backend_Bound,42.48,% Slots,,,0.00,5.28,
14.20679218,S0-C4,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S0-C4,Frontend_Bound.Frontend_Latency,30.53,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S0-C4,Backend_Bound.Memory_Bound,24.85,% Slots,,,0.00,5.27,
14.20679218,S0-C4,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.27,
14.20679218,S0-C4,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.27,
14.20679218,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
14.20679218,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
14.20679218,S0-C5,Frontend_Bound,46.96,% Slots,,,0.00,5.28,<==
14.20679218,S0-C5,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S0-C5,Frontend_Bound.Frontend_Latency,29.87,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S0-C5,Frontend_Bound.Frontend_Bandwidth,31.49,% Slots,,,0.00,5.28,
14.20679218,S0-C5,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.27,
14.20679218,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.61,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
14.20679218,S0-C6,Frontend_Bound,35.91,% Slots,,,0.00,5.28,
14.20679218,S0-C6,Backend_Bound,40.15,% Slots,,,0.00,5.28,<==
14.20679218,S0-C6,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S0-C6,Frontend_Bound.Frontend_Latency,33.12,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S0-C6,Backend_Bound.Memory_Bound,20.71,% Slots,,,0.00,5.27,
14.20679218,S0-C6,Backend_Bound.Core_Bound,19.43,% Slots,,,0.00,5.27,
14.20679218,S0-C6,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.27,
14.20679218,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
14.20679218,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.78,% Clocks,,,0.00,5.27,
14.20679218,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
14.20679218,S0-C7,Frontend_Bound,47.59,% Slots,,,0.00,5.28,
14.20679218,S0-C7,Backend_Bound,25.95,% Slots,,,0.00,5.28,
14.20679218,S0-C7,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S0-C7,Frontend_Bound.Frontend_Latency,33.48,% Slots,,rs_events.empty_end,0.00,5.28,<==
14.20679218,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.51,% Slots,,,0.00,5.28,
14.20679218,S0-C7,Backend_Bound.Memory_Bound,12.69,% Slots,,,0.00,5.27,
14.20679218,S0-C7,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.27,
14.20679218,S0-C7,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.27,
14.20679218,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.94,% Core_Clocks,,,0.00,5.27,
14.20679218,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
14.20679218,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
14.20679218,S1-C0,Frontend_Bound,35.72,% Slots,,,0.00,5.27,
14.20679218,S1-C0,Backend_Bound,17.77,% Slots,,,0.00,5.27,
14.20679218,S1-C0,Frontend_Bound.Frontend_Latency,22.26,% Slots,,rs_events.empty_end,0.00,5.27,<==
14.20679218,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.37,% Slots,,,0.00,5.27,
14.20679218,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.27,
14.20679218,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.88,% Core_Clocks,,,0.00,5.27,
14.20679218,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
14.20679218,S1-C1,Frontend_Bound,40.85,% Slots,,,0.00,5.27,
14.20679218,S1-C1,Backend_Bound,34.05,% Slots,,,0.00,5.27,
14.20679218,S1-C1,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S1-C1,Frontend_Bound.Frontend_Latency,35.06,% Slots,,rs_events.empty_end,0.00,5.27,<==
14.20679218,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.94,% Slots,,,0.00,5.27,
14.20679218,S1-C1,Backend_Bound.Memory_Bound,23.89,% Slots,,,0.00,5.27,
14.20679218,S1-C1,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.27,
14.20679218,S1-C1,Retiring.Microcode_Sequencer,14.38,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.27,
14.20679218,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
14.20679218,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.81,% Core_Clocks,,,0.00,5.27,
14.20679218,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
14.20679218,S1-C2,Frontend_Bound,34.08,% Slots,,,0.00,5.27,
14.20679218,S1-C2,Backend_Bound,42.62,% Slots,,,0.00,5.27,
14.20679218,S1-C2,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
14.20679218,S1-C2,Frontend_Bound.Frontend_Latency,26.07,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S1-C2,Frontend_Bound.Frontend_Bandwidth,19.83,% Slots,,,0.00,5.27,
14.20679218,S1-C2,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.27,
14.20679218,S1-C2,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.27,
14.20679218,S1-C2,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.27,
14.20679218,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.30,% Core_Clocks,,,0.00,5.27,
14.20679218,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
14.20679218,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
14.20679218,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.60,% Clocks,,,0.00,5.26,
14.20679218,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
14.20679218,S1-C3,Frontend_Bound,36.39,% Slots,,,0.00,5.27,
14.20679218,S1-C3,Backend_Bound,39.91,% Slots,,,0.00,5.27,
14.20679218,S1-C3,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
14.20679218,S1-C3,Frontend_Bound.Frontend_Latency,34.54,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S1-C3,Backend_Bound.Memory_Bound,26.26,% Slots,,,0.00,5.27,
14.20679218,S1-C3,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.27,
14.20679218,S1-C3,Retiring.Microcode_Sequencer,13.51,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.57,% Clocks,,,0.00,5.27,
14.20679218,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
14.20679218,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
14.20679218,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
14.20679218,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
14.20679218,S1-C4,Frontend_Bound,28.50,% Slots,,,0.00,5.28,
14.20679218,S1-C4,Backend_Bound,46.80,% Slots,,,0.00,5.28,<==
14.20679218,S1-C4,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S1-C4,Frontend_Bound.Frontend_Latency,21.52,% Slots,,rs_events.empty_end,0.00,5.28,
14.20679218,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.27,
14.20679218,S1-C4,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.28,
14.20679218,S1-C4,Backend_Bound.Core_Bound,21.97,% Slots,,,0.00,5.28,
14.20679218,S1-C4,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.27,
14.20679218,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
14.20679218,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.97,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.09,% Core_Clocks,,,0.00,5.27,
14.20679218,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
14.20679218,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.80,% Clocks,,,0.00,5.26,
14.20679218,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
14.20679218,S1-C5,Frontend_Bound,22.05,% Slots,,,0.00,5.27,
14.20679218,S1-C5,Backend_Bound,50.92,% Slots,,,0.00,5.27,<==
14.20679218,S1-C5,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S1-C5,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S1-C5,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.27,
14.20679218,S1-C5,Backend_Bound.Core_Bound,22.96,% Slots,,,0.00,5.27,
14.20679218,S1-C5,Retiring.Microcode_Sequencer,12.42,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.27,
14.20679218,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
14.20679218,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.53,% Clocks,,,0.00,5.26,
14.20679218,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
14.20679218,S1-C6,Frontend_Bound,28.30,% Slots,,,0.00,5.27,
14.20679218,S1-C6,Backend_Bound,35.73,% Slots,,,0.00,5.27,
14.20679218,S1-C6,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S1-C6,Backend_Bound.Memory_Bound,38.67,% Slots,,,0.00,5.27,
14.20679218,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.36,% Clocks,,,0.00,5.27,
14.20679218,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
14.20679218,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
14.20679218,S1-C7,Frontend_Bound,33.39,% Slots,,,0.00,5.27,
14.20679218,S1-C7,Backend_Bound,42.74,% Slots,,,0.00,5.27,
14.20679218,S1-C7,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
14.20679218,S1-C7,Frontend_Bound.Frontend_Latency,29.51,% Slots,,rs_events.empty_end,0.00,5.27,
14.20679218,S1-C7,Backend_Bound.Memory_Bound,25.31,% Slots,,,0.00,5.27,
14.20679218,S1-C7,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.27,
14.20679218,S1-C7,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.27,
14.20679218,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.27,
14.20679218,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
14.20679218,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.07,% Clocks,,idq.ms_switches,0.00,5.27,
14.20679218,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
14.20679218,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,<==
14.20679218,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.10,% Clocks,,,0.00,5.27,
14.20679218,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
14.20679218,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
14.20679218,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
14.20679218,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
14.20679218,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
14.20679218,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
14.20679218,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
14.20679218,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
14.20679218,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
14.20679218,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
15.75618346,S0-C0,Frontend_Bound,28.49,% Slots,,,0.00,5.16,
15.75618346,S0-C0,Bad_Speculation,16.55,% Slots,,,0.00,5.16,
15.75618346,S0-C0,Backend_Bound,21.10,% Slots,,,0.00,5.16,
15.75618346,S0-C0,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.44,% Slots,,,0.00,5.16,
15.75618346,S0-C0,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,5.15,
15.75618346,S0-C0,Backend_Bound.Memory_Bound,11.68,% Slots,,,0.00,5.16,
15.75618346,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.42,
15.75618346,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.48,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.29,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
15.75618346,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
15.75618346,S0-C1,Frontend_Bound,37.81,% Slots,,,0.00,5.16,
15.75618346,S0-C1,Bad_Speculation,13.51,% Slots,,,0.00,5.16,
15.75618346,S0-C1,Backend_Bound,19.37,% Slots,,,0.00,5.16,
15.75618346,S0-C1,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.02,% Slots,,,0.00,5.16,
15.75618346,S0-C1,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S0-C1,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.16,
15.75618346,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.41,
15.75618346,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
15.75618346,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
15.75618346,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C2,Frontend_Bound,26.61,% Slots,,,0.00,5.16,
15.75618346,S0-C2,Bad_Speculation,15.38,% Slots,,,0.00,5.16,
15.75618346,S0-C2,Backend_Bound,34.45,% Slots,,,0.00,5.16,<==
15.75618346,S0-C2,Frontend_Bound.Frontend_Latency,31.69,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C2,Bad_Speculation.Branch_Mispredicts,15.22,% Slots,,br_misp_retired.all_branches,0.00,5.15,
15.75618346,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.42,
15.75618346,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
15.75618346,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
15.75618346,S0-C3,Frontend_Bound,33.54,% Slots,,,0.00,5.16,
15.75618346,S0-C3,Bad_Speculation,14.10,% Slots,,,0.00,5.16,
15.75618346,S0-C3,Backend_Bound,19.55,% Slots,,,0.00,5.16,
15.75618346,S0-C3,Frontend_Bound.Frontend_Latency,27.56,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.36,% Slots,,,0.00,5.16,
15.75618346,S0-C3,Bad_Speculation.Branch_Mispredicts,13.96,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S0-C3,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.16,
15.75618346,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.42,
15.75618346,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
15.75618346,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.32,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
15.75618346,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C4,Frontend_Bound,34.85,% Slots,,,0.00,5.16,
15.75618346,S0-C4,Bad_Speculation,16.99,% Slots,,,0.00,5.16,
15.75618346,S0-C4,Backend_Bound,15.28,% Slots,,,0.00,5.16,
15.75618346,S0-C4,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C4,Bad_Speculation.Branch_Mispredicts,16.83,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S0-C4,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.16,
15.75618346,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.42,
15.75618346,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
15.75618346,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C5,Frontend_Bound,32.29,% Slots,,,0.00,5.16,<==
15.75618346,S0-C5,Bad_Speculation,19.57,% Slots,,,0.00,5.16,
15.75618346,S0-C5,Backend_Bound,11.57,% Slots,,,0.00,5.16,
15.75618346,S0-C5,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.83,% Slots,,,0.00,5.16,
15.75618346,S0-C5,Bad_Speculation.Branch_Mispredicts,19.38,% Slots,,br_misp_retired.all_branches,0.00,5.15,
15.75618346,S0-C5,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.16,
15.75618346,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.42,
15.75618346,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
15.75618346,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.80,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.87,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C6,Frontend_Bound,33.95,% Slots,,,0.00,5.16,
15.75618346,S0-C6,Bad_Speculation,18.56,% Slots,,,0.00,5.16,
15.75618346,S0-C6,Backend_Bound,12.91,% Slots,,,0.00,5.16,
15.75618346,S0-C6,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.26,% Slots,,,0.00,5.16,
15.75618346,S0-C6,Bad_Speculation.Branch_Mispredicts,18.39,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S0-C6,Backend_Bound.Memory_Bound,19.33,% Slots,,,0.00,5.16,
15.75618346,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.42,
15.75618346,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
15.75618346,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.67,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.85,% Core_Clocks,,,0.00,5.16,
15.75618346,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
15.75618346,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C7,Frontend_Bound,33.48,% Slots,,,0.00,5.16,
15.75618346,S0-C7,Bad_Speculation,17.50,% Slots,,,0.00,5.16,
15.75618346,S0-C7,Backend_Bound,14.43,% Slots,,,0.00,5.16,
15.75618346,S0-C7,Frontend_Bound.Frontend_Latency,26.19,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S0-C7,Bad_Speculation.Branch_Mispredicts,17.29,% Slots,,br_misp_retired.all_branches,0.00,5.15,
15.75618346,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.42,
15.75618346,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
15.75618346,S1-C0,Frontend_Bound,34.70,% Slots,,,0.00,5.16,
15.75618346,S1-C0,Bad_Speculation,13.13,% Slots,,,0.00,5.16,
15.75618346,S1-C0,Backend_Bound,21.04,% Slots,,,0.00,5.16,
15.75618346,S1-C0,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C0,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C0,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.16,
15.75618346,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.42,
15.75618346,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
15.75618346,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C1,Frontend_Bound,37.65,% Slots,,,0.00,5.16,
15.75618346,S1-C1,Bad_Speculation,17.62,% Slots,,,0.00,5.16,
15.75618346,S1-C1,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.98,% Slots,,,0.00,5.16,
15.75618346,S1-C1,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.42,
15.75618346,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.59,% Core_Clocks,,,0.00,5.16,
15.75618346,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C2,Frontend_Bound,36.28,% Slots,,,0.00,5.16,
15.75618346,S1-C2,Bad_Speculation,12.09,% Slots,,,0.00,5.16,
15.75618346,S1-C2,Backend_Bound,18.58,% Slots,,,0.00,5.16,
15.75618346,S1-C2,Frontend_Bound.Frontend_Latency,31.63,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C2,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C2,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.16,
15.75618346,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.42,
15.75618346,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
15.75618346,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
15.75618346,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C3,Frontend_Bound,33.18,% Slots,,,0.00,5.16,
15.75618346,S1-C3,Bad_Speculation,15.92,% Slots,,,0.00,5.16,
15.75618346,S1-C3,Backend_Bound,18.40,% Slots,,,0.00,5.16,
15.75618346,S1-C3,Frontend_Bound.Frontend_Latency,28.66,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.06,% Slots,,,0.00,5.16,
15.75618346,S1-C3,Bad_Speculation.Branch_Mispredicts,15.77,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.42,
15.75618346,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.15,% Core_Clocks,,,0.00,5.16,
15.75618346,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.36,% Core_Clocks,,,0.00,5.16,
15.75618346,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C4,Frontend_Bound,33.68,% Slots,,,0.00,5.16,<==
15.75618346,S1-C4,Bad_Speculation,18.32,% Slots,,,0.00,5.16,
15.75618346,S1-C4,Backend_Bound,15.79,% Slots,,,0.00,5.16,
15.75618346,S1-C4,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.85,% Slots,,,0.00,5.16,
15.75618346,S1-C4,Bad_Speculation.Branch_Mispredicts,18.16,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C4,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.16,
15.75618346,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.42,
15.75618346,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
15.75618346,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.42,% Core_Clocks,,,0.00,5.17,
15.75618346,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
15.75618346,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.75618346,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C5,Frontend_Bound,38.33,% Slots,,,0.00,5.16,
15.75618346,S1-C5,Bad_Speculation,13.84,% Slots,,,0.00,5.16,
15.75618346,S1-C5,Backend_Bound,18.16,% Slots,,,0.00,5.16,
15.75618346,S1-C5,Frontend_Bound.Frontend_Latency,31.51,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.16,
15.75618346,S1-C5,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C5,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.16,
15.75618346,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.42,
15.75618346,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.84,
15.75618346,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.75618346,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C6,Frontend_Bound,37.46,% Slots,,,0.00,5.16,
15.75618346,S1-C6,Bad_Speculation,16.29,% Slots,,,0.00,5.16,
15.75618346,S1-C6,Backend_Bound,16.24,% Slots,,,0.00,5.16,
15.75618346,S1-C6,Frontend_Bound.Frontend_Latency,22.80,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.76,% Slots,,,0.00,5.16,
15.75618346,S1-C6,Bad_Speculation.Branch_Mispredicts,16.08,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.42,
15.75618346,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.49,% Core_Clocks,,,0.00,5.16,
15.75618346,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C7,Frontend_Bound,34.31,% Slots,,,0.00,5.16,
15.75618346,S1-C7,Bad_Speculation,15.99,% Slots,,,0.00,5.16,
15.75618346,S1-C7,Backend_Bound,17.02,% Slots,,,0.00,5.16,
15.75618346,S1-C7,Frontend_Bound.Frontend_Latency,25.53,% Slots,,rs_events.empty_end,0.00,5.16,
15.75618346,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.64,% Slots,,,0.00,5.16,
15.75618346,S1-C7,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.16,
15.75618346,S1-C7,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.16,
15.75618346,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.42,
15.75618346,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,<==
15.75618346,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.12,% Core_Clocks,,,0.00,5.16,
15.75618346,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
15.75618346,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.75618346,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
15.75618346,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
15.75618346,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
15.75618346,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
15.75618346,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
15.75618346,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
15.75618346,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
17.578040957,S0-C0,Frontend_Bound,25.42,% Slots,,,0.00,5.27,
17.578040957,S0-C0,Bad_Speculation,13.11,% Slots,,,0.00,5.27,
17.578040957,S0-C0,Backend_Bound,23.55,% Slots,,,0.00,5.27,
17.578040957,S0-C0,Frontend_Bound.Frontend_Latency,19.55,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S0-C0,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C0,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.26,
17.578040957,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.27,
17.578040957,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
17.578040957,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
17.578040957,S0-C1,Frontend_Bound,28.49,% Slots,,,0.00,5.28,
17.578040957,S0-C1,Bad_Speculation,13.24,% Slots,,,0.00,5.28,
17.578040957,S0-C1,Backend_Bound,22.77,% Slots,,,0.00,5.28,
17.578040957,S0-C1,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S0-C1,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C1,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.26,
17.578040957,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.578040957,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
17.578040957,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
17.578040957,S0-C2,Frontend_Bound,24.90,% Slots,,,0.00,5.27,
17.578040957,S0-C2,Bad_Speculation,13.10,% Slots,,,0.00,5.27,
17.578040957,S0-C2,Backend_Bound,24.31,% Slots,,,0.00,5.27,
17.578040957,S0-C2,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S0-C2,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C2,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.26,
17.578040957,S0-C2,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.26,
17.578040957,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.578040957,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.07,% Clocks,,,0.00,5.27,
17.578040957,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
17.578040957,S0-C3,Frontend_Bound,30.15,% Slots,,,0.00,5.27,
17.578040957,S0-C3,Bad_Speculation,12.39,% Slots,,,0.00,5.27,
17.578040957,S0-C3,Backend_Bound,29.97,% Slots,,,0.00,5.27,
17.578040957,S0-C3,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S0-C3,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C3,Backend_Bound.Memory_Bound,20.36,% Slots,,,0.00,5.27,
17.578040957,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.578040957,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
17.578040957,S0-C4,Frontend_Bound,24.65,% Slots,,,0.00,5.28,
17.578040957,S0-C4,Bad_Speculation,11.65,% Slots,,,0.00,5.28,
17.578040957,S0-C4,Backend_Bound,27.20,% Slots,,,0.00,5.28,
17.578040957,S0-C4,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S0-C4,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C4,Backend_Bound.Memory_Bound,19.02,% Slots,,,0.00,5.27,<==
17.578040957,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.578040957,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
17.578040957,S0-C5,Bad_Speculation,12.81,% Slots,,,0.00,5.27,
17.578040957,S0-C5,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C5,Backend_Bound,36.36,% Slots,,,0.00,5.27,
17.578040957,S0-C5,Backend_Bound.Memory_Bound,23.76,% Slots,,,0.00,5.27,
17.578040957,S0-C5,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.27,
17.578040957,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
17.578040957,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.12,% Clocks,,,0.00,5.27,
17.578040957,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
17.578040957,S0-C6,Frontend_Bound,22.72,% Slots,,,0.00,5.27,
17.578040957,S0-C6,Bad_Speculation,11.96,% Slots,,,0.00,5.27,
17.578040957,S0-C6,Backend_Bound,26.55,% Slots,,,0.00,5.27,
17.578040957,S0-C6,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S0-C6,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C6,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.27,
17.578040957,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
17.578040957,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
17.578040957,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
17.578040957,S0-C7,Frontend_Bound,20.28,% Slots,,,0.00,5.27,
17.578040957,S0-C7,Bad_Speculation,13.08,% Slots,,,0.00,5.27,
17.578040957,S0-C7,Backend_Bound,27.00,% Slots,,,0.00,5.27,
17.578040957,S0-C7,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S0-C7,Backend_Bound.Memory_Bound,20.48,% Slots,,,0.00,5.27,
17.578040957,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
17.578040957,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
17.578040957,S1-C0,Frontend_Bound,31.54,% Slots,,,0.00,5.27,
17.578040957,S1-C0,Bad_Speculation,13.00,% Slots,,,0.00,5.27,
17.578040957,S1-C0,Backend_Bound,23.91,% Slots,,,0.00,5.27,
17.578040957,S1-C0,Frontend_Bound.Frontend_Latency,22.86,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S1-C0,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C0,Backend_Bound.Memory_Bound,18.56,% Slots,,,0.00,5.27,
17.578040957,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.27,
17.578040957,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
17.578040957,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
17.578040957,S1-C1,Frontend_Bound,29.83,% Slots,,,0.00,5.27,
17.578040957,S1-C1,Bad_Speculation,10.68,% Slots,,,0.00,5.27,
17.578040957,S1-C1,Backend_Bound,27.04,% Slots,,,0.00,5.27,
17.578040957,S1-C1,Frontend_Bound.Frontend_Latency,20.30,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S1-C1,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C1,Backend_Bound.Memory_Bound,16.08,% Slots,,,0.00,5.27,
17.578040957,S1-C1,Backend_Bound.Core_Bound,10.96,% Slots,,,0.00,5.27,
17.578040957,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.27,
17.578040957,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
17.578040957,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
17.578040957,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
17.578040957,S1-C2,Frontend_Bound,20.04,% Slots,,,0.00,5.27,
17.578040957,S1-C2,Bad_Speculation,14.89,% Slots,,,0.00,5.27,
17.578040957,S1-C2,Backend_Bound,28.30,% Slots,,,0.00,5.27,
17.578040957,S1-C2,Bad_Speculation.Branch_Mispredicts,14.73,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C2,Backend_Bound.Memory_Bound,20.37,% Slots,,,0.00,5.27,<==
17.578040957,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
17.578040957,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
17.578040957,S1-C3,Frontend_Bound,28.64,% Slots,,,0.00,5.27,
17.578040957,S1-C3,Bad_Speculation,14.55,% Slots,,,0.00,5.27,
17.578040957,S1-C3,Backend_Bound,22.86,% Slots,,,0.00,5.27,
17.578040957,S1-C3,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S1-C3,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C3,Backend_Bound.Memory_Bound,19.39,% Slots,,,0.00,5.27,
17.578040957,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.27,
17.578040957,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
17.578040957,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
17.578040957,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
17.578040957,S1-C4,Frontend_Bound,27.66,% Slots,,,0.00,5.27,
17.578040957,S1-C4,Bad_Speculation,14.00,% Slots,,,0.00,5.27,
17.578040957,S1-C4,Backend_Bound,22.05,% Slots,,,0.00,5.27,
17.578040957,S1-C4,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S1-C4,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C4,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.27,
17.578040957,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.27,
17.578040957,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.578040957,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
17.578040957,S1-C5,Frontend_Bound,27.31,% Slots,,,0.00,5.27,
17.578040957,S1-C5,Bad_Speculation,10.26,% Slots,,,0.00,5.27,
17.578040957,S1-C5,Backend_Bound,26.52,% Slots,,,0.00,5.27,
17.578040957,S1-C5,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S1-C5,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C5,Backend_Bound.Memory_Bound,25.30,% Slots,,,0.00,5.27,
17.578040957,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
17.578040957,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.578040957,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
17.578040957,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
17.578040957,S1-C6,Frontend_Bound,24.86,% Slots,,,0.00,5.27,
17.578040957,S1-C6,Bad_Speculation,10.21,% Slots,,,0.00,5.27,
17.578040957,S1-C6,Backend_Bound,28.84,% Slots,,,0.00,5.27,
17.578040957,S1-C6,Frontend_Bound.Frontend_Latency,19.65,% Slots,,rs_events.empty_end,0.00,5.27,
17.578040957,S1-C6,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C6,Backend_Bound.Memory_Bound,28.28,% Slots,,,0.00,5.27,
17.578040957,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
17.578040957,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
17.578040957,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
17.578040957,S1-C7,Frontend_Bound,20.41,% Slots,,,0.00,5.27,
17.578040957,S1-C7,Bad_Speculation,12.04,% Slots,,,0.00,5.27,
17.578040957,S1-C7,Backend_Bound,33.76,% Slots,,,0.00,5.27,<==
17.578040957,S1-C7,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.27,
17.578040957,S1-C7,Backend_Bound.Memory_Bound,17.16,% Slots,,,0.00,5.27,
17.578040957,S1-C7,Backend_Bound.Core_Bound,16.60,% Slots,,,0.00,5.27,
17.578040957,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
17.578040957,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.21,% Clocks,,,0.00,5.27,
17.578040957,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
17.578040957,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
17.578040957,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
17.578040957,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
17.578040957,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
17.578040957,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
17.578040957,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
17.578040957,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
17.578040957,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
17.578040957,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
17.578040957,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
17.578040957,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
17.578040957,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
17.578040957,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
17.578040957,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
17.578040957,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
17.578040957,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
18.994723181,S0-C0,Backend_Bound,47.18,% Slots,,,0.00,5.37,
18.994723181,S0-C0,Retiring,24.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C0,Backend_Bound.Memory_Bound,34.81,% Slots,,,0.00,5.09,<==
18.994723181,S0-C0,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.09,
18.994723181,S0-C0,Retiring.Microcode_Sequencer,7.66,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.994723181,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.994723181,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.01,% Clocks,,,0.00,5.37,
18.994723181,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C1,Frontend_Bound,21.90,% Slots,,,0.00,5.37,
18.994723181,S0-C1,Backend_Bound,36.64,% Slots,,,0.00,5.37,
18.994723181,S0-C1,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C1,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.37,
18.994723181,S0-C1,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.09,
18.994723181,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
18.994723181,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.48,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.89,% Core_Clocks,,,0.00,5.37,
18.994723181,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
18.994723181,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C2,Backend_Bound,78.34,% Slots,,,0.00,5.37,
18.994723181,S0-C2,Retiring,19.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C2,Backend_Bound.Memory_Bound,16.99,% Slots,,,0.00,5.09,
18.994723181,S0-C2,Backend_Bound.Core_Bound,61.36,% Slots,,,0.00,5.09,
18.994723181,S0-C2,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.78,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.994723181,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.09,% Clocks,,,0.00,5.36,<==
18.994723181,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C3,Frontend_Bound,23.25,% Slots,,,0.00,5.37,
18.994723181,S0-C3,Backend_Bound,58.23,% Slots,,,0.00,5.37,<==
18.994723181,S0-C3,Retiring,19.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
18.994723181,S0-C3,Frontend_Bound.Frontend_Latency,48.51,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S0-C3,Backend_Bound.Memory_Bound,29.77,% Slots,,,0.00,5.09,
18.994723181,S0-C3,Backend_Bound.Core_Bound,28.46,% Slots,,,0.00,5.09,
18.994723181,S0-C3,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.09,
18.994723181,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.71,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
18.994723181,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
18.994723181,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.21,% Clocks,,,0.00,5.36,
18.994723181,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C4,Frontend_Bound,26.17,% Slots,,,0.00,5.37,
18.994723181,S0-C4,Backend_Bound,54.37,% Slots,,,0.00,5.37,
18.994723181,S0-C4,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C4,Frontend_Bound.Frontend_Latency,50.35,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S0-C4,Backend_Bound.Memory_Bound,50.15,% Slots,,,0.00,5.09,
18.994723181,S0-C4,Retiring.Microcode_Sequencer,12.18,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.08,
18.994723181,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.08,
18.994723181,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
18.994723181,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.994723181,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C5,Backend_Bound,67.77,% Slots,,,0.00,5.37,
18.994723181,S0-C5,Retiring,16.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C5,Retiring.Microcode_Sequencer,12.74,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.07,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.994723181,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C6,Frontend_Bound,27.41,% Slots,,,0.00,5.37,
18.994723181,S0-C6,Backend_Bound,52.16,% Slots,,,0.00,5.37,
18.994723181,S0-C6,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C6,Frontend_Bound.Frontend_Latency,37.51,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S0-C6,Backend_Bound.Memory_Bound,40.12,% Slots,,,0.00,5.09,
18.994723181,S0-C6,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.09,
18.994723181,S0-C6,Retiring.Microcode_Sequencer,12.68,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.09,
18.994723181,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.994723181,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C7,Frontend_Bound,26.96,% Slots,,,0.00,5.37,
18.994723181,S0-C7,Backend_Bound,55.60,% Slots,,,0.00,5.37,<==
18.994723181,S0-C7,Retiring,16.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S0-C7,Backend_Bound.Memory_Bound,28.16,% Slots,,,0.00,5.09,
18.994723181,S0-C7,Backend_Bound.Core_Bound,27.44,% Slots,,,0.00,5.09,
18.994723181,S0-C7,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.08,
18.994723181,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.994723181,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
18.994723181,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
18.994723181,S1-C0,Frontend_Bound,35.90,% Slots,,,0.00,5.37,
18.994723181,S1-C0,Backend_Bound,41.44,% Slots,,,0.00,5.37,
18.994723181,S1-C0,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S1-C0,Frontend_Bound.Frontend_Latency,28.38,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.37,
18.994723181,S1-C0,Backend_Bound.Memory_Bound,27.03,% Slots,,,0.00,5.08,
18.994723181,S1-C0,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.08,
18.994723181,S1-C0,Retiring.Microcode_Sequencer,14.46,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.08,
18.994723181,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.31,% Core_Clocks,,,0.00,5.37,
18.994723181,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
18.994723181,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.69,% Clocks,,,0.00,5.36,
18.994723181,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C1,Frontend_Bound,35.34,% Slots,,,0.00,5.37,
18.994723181,S1-C1,Backend_Bound,39.01,% Slots,,,0.00,5.37,
18.994723181,S1-C1,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
18.994723181,S1-C1,Frontend_Bound.Frontend_Latency,26.97,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.77,% Slots,,,0.00,5.37,
18.994723181,S1-C1,Backend_Bound.Memory_Bound,25.82,% Slots,,,0.00,5.08,
18.994723181,S1-C1,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.08,
18.994723181,S1-C1,Retiring.Microcode_Sequencer,15.67,% Slots,,idq.ms_uops,0.00,5.09,
18.994723181,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.09,
18.994723181,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.91,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.74,% Core_Clocks,,,0.00,5.37,
18.994723181,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
18.994723181,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.41,% Clocks,,,0.00,5.36,
18.994723181,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C2,Frontend_Bound,35.74,% Slots,,,0.00,5.37,
18.994723181,S1-C2,Backend_Bound,41.05,% Slots,,,0.00,5.37,
18.994723181,S1-C2,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
18.994723181,S1-C2,Frontend_Bound.Frontend_Latency,40.30,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.40,% Slots,,,0.00,5.37,
18.994723181,S1-C2,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.08,
18.994723181,S1-C2,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.08,
18.994723181,S1-C2,Retiring.Microcode_Sequencer,12.23,% Slots,,idq.ms_uops,0.00,5.09,
18.994723181,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.09,
18.994723181,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
18.994723181,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.82,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.17,% Core_Clocks,,,0.00,5.37,
18.994723181,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
18.994723181,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
18.994723181,S1-C3,Frontend_Bound,29.88,% Slots,,,0.00,5.37,
18.994723181,S1-C3,Backend_Bound,43.84,% Slots,,,0.00,5.37,
18.994723181,S1-C3,Retiring,11.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S1-C3,Frontend_Bound.Frontend_Latency,34.03,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.37,
18.994723181,S1-C3,Backend_Bound.Memory_Bound,34.01,% Slots,,,0.00,5.08,
18.994723181,S1-C3,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.09,
18.994723181,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.10,% Core_Clocks,,,0.00,5.37,
18.994723181,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C4,Frontend_Bound,34.02,% Slots,,,0.00,5.36,
18.994723181,S1-C4,Backend_Bound,41.32,% Slots,,,0.00,5.36,<==
18.994723181,S1-C4,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S1-C4,Frontend_Bound.Frontend_Latency,33.08,% Slots,,rs_events.empty_end,0.00,5.36,
18.994723181,S1-C4,Backend_Bound.Memory_Bound,20.72,% Slots,,,0.00,5.08,
18.994723181,S1-C4,Backend_Bound.Core_Bound,20.60,% Slots,,,0.00,5.08,
18.994723181,S1-C4,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.09,
18.994723181,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.43,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
18.994723181,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.994723181,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.85,% Clocks,,,0.00,5.36,
18.994723181,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C5,Frontend_Bound,32.34,% Slots,,,0.00,5.36,
18.994723181,S1-C5,Backend_Bound,42.18,% Slots,,,0.00,5.36,
18.994723181,S1-C5,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
18.994723181,S1-C5,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.36,
18.994723181,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.36,
18.994723181,S1-C5,Backend_Bound.Memory_Bound,31.53,% Slots,,,0.00,5.08,
18.994723181,S1-C5,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.08,
18.994723181,S1-C5,Retiring.Microcode_Sequencer,15.38,% Slots,,idq.ms_uops,0.00,5.08,
18.994723181,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.08,
18.994723181,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.08,
18.994723181,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.31,% Core_Clocks,,,0.00,5.37,
18.994723181,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
18.994723181,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.994723181,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.96,% Clocks,,,0.00,5.36,
18.994723181,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C6,Frontend_Bound,33.85,% Slots,,,0.00,5.37,
18.994723181,S1-C6,Backend_Bound,13.90,% Slots,,,0.00,5.37,
18.994723181,S1-C6,Retiring,41.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
18.994723181,S1-C6,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.22,% Slots,,,0.00,5.37,
18.994723181,S1-C6,Retiring.Microcode_Sequencer,2.18,% Slots,,idq.ms_uops,0.00,5.09,<==
18.994723181,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.09,
18.994723181,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
18.994723181,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.09,
18.994723181,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
18.994723181,S1-C7,Frontend_Bound,35.77,% Slots,,,0.00,5.37,
18.994723181,S1-C7,Backend_Bound,41.90,% Slots,,,0.00,5.37,
18.994723181,S1-C7,Retiring,17.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
18.994723181,S1-C7,Frontend_Bound.Frontend_Latency,32.50,% Slots,,rs_events.empty_end,0.00,5.37,
18.994723181,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.37,
18.994723181,S1-C7,Backend_Bound.Memory_Bound,28.57,% Slots,,,0.00,5.08,
18.994723181,S1-C7,Backend_Bound.Core_Bound,13.33,% Slots,,,0.00,5.08,
18.994723181,S1-C7,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.09,
18.994723181,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.08,
18.994723181,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
18.994723181,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.08,
18.994723181,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.90,% Core_Clocks,,,0.00,5.37,
18.994723181,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,<==
18.994723181,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
18.994723181,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
18.994723181,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
18.994723181,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
18.994723181,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
20.50156998,S0-C0,Frontend_Bound,20.80,% Slots,,,0.00,5.03,
20.50156998,S0-C0,Backend_Bound,28.66,% Slots,,,0.00,5.03,
20.50156998,S0-C0,Retiring,29.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.94,% Slots,,,0.00,5.03,
20.50156998,S0-C0,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.03,
20.50156998,S0-C0,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.03,
20.50156998,S0-C0,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.31,<==
20.50156998,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.04,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.09,% Core_Clocks,,,0.00,5.3,
20.50156998,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
20.50156998,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.26,% Clocks,,,0.00,5.05,
20.50156998,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C1,Backend_Bound,68.92,% Slots,,,0.00,5.04,
20.50156998,S0-C1,Retiring,15.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C1,Backend_Bound.Memory_Bound,57.22,% Slots,,,0.00,5.04,
20.50156998,S0-C1,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.04,
20.50156998,S0-C1,Retiring.Microcode_Sequencer,10.87,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.44,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.80,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
20.50156998,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
20.50156998,S0-C2,Frontend_Bound,60.32,% Slots,,,0.00,5.03,
20.50156998,S0-C2,Bad_Speculation,15.76,% Slots,,,0.00,5.03,
20.50156998,S0-C2,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C2,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.03,
20.50156998,S0-C2,Frontend_Bound.Frontend_Bandwidth,47.27,% Slots,,,0.00,5.03,
20.50156998,S0-C2,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.03,
20.50156998,S0-C2,Retiring.Microcode_Sequencer,15.18,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.31,
20.50156998,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
20.50156998,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.30,% Core_Clocks,,,0.00,5.3,<==
20.50156998,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C3,Frontend_Bound,69.55,% Slots,,,0.00,5.04,
20.50156998,S0-C3,Bad_Speculation,15.53,% Slots,,,0.00,5.04,
20.50156998,S0-C3,Frontend_Bound.Frontend_Bandwidth,47.78,% Slots,,,0.00,5.04,
20.50156998,S0-C3,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.04,
20.50156998,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.56,% Core_Clocks,,,0.00,5.3,<==
20.50156998,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
20.50156998,S0-C4,Frontend_Bound,54.43,% Slots,,,0.00,5.03,
20.50156998,S0-C4,Bad_Speculation,13.39,% Slots,,,0.00,5.03,
20.50156998,S0-C4,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C4,Frontend_Bound.Frontend_Latency,22.30,% Slots,,rs_events.empty_end,0.00,5.03,
20.50156998,S0-C4,Frontend_Bound.Frontend_Bandwidth,30.92,% Slots,,,0.00,5.03,
20.50156998,S0-C4,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.03,
20.50156998,S0-C4,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.3,
20.50156998,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
20.50156998,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.94,% Clocks,,idq.ms_switches,0.00,5.3,
20.50156998,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.63,% Core_Clocks,,,0.00,5.3,<==
20.50156998,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C5,Frontend_Bound,43.22,% Slots,,,0.00,5.03,
20.50156998,S0-C5,Backend_Bound,22.57,% Slots,,,0.00,5.03,
20.50156998,S0-C5,Retiring,16.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C5,Frontend_Bound.Frontend_Bandwidth,36.48,% Slots,,,0.00,5.03,<==
20.50156998,S0-C5,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.03,
20.50156998,S0-C5,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.3,
20.50156998,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.50156998,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C6,Frontend_Bound,47.34,% Slots,,,0.00,5.03,<==
20.50156998,S0-C6,Bad_Speculation,10.46,% Slots,,,0.00,5.03,
20.50156998,S0-C6,Backend_Bound,19.02,% Slots,,,0.00,5.03,
20.50156998,S0-C6,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C6,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.03,
20.50156998,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.73,% Slots,,,0.00,5.03,
20.50156998,S0-C6,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.03,
20.50156998,S0-C6,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.03,
20.50156998,S0-C6,Retiring.Microcode_Sequencer,10.87,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.31,
20.50156998,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
20.50156998,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.28,% Core_Clocks,,,0.00,5.3,
20.50156998,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.50156998,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C7,Frontend_Bound,52.26,% Slots,,,0.00,5.04,
20.50156998,S0-C7,Bad_Speculation,10.52,% Slots,,,0.00,5.04,
20.50156998,S0-C7,Backend_Bound,15.32,% Slots,,,0.00,5.04,
20.50156998,S0-C7,Retiring,16.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S0-C7,Frontend_Bound.Frontend_Latency,44.20,% Slots,,rs_events.empty_end,0.00,5.04,
20.50156998,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.27,% Slots,,,0.00,5.04,
20.50156998,S0-C7,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.04,
20.50156998,S0-C7,Backend_Bound.Core_Bound,26.75,% Slots,,,0.00,5.04,
20.50156998,S0-C7,Retiring.Microcode_Sequencer,11.24,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.31,
20.50156998,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
20.50156998,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.35,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.09,% Core_Clocks,,,0.00,5.3,
20.50156998,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
20.50156998,S1-C0,Frontend_Bound,39.04,% Slots,,,0.00,5.03,
20.50156998,S1-C0,Backend_Bound,34.43,% Slots,,,0.00,5.03,
20.50156998,S1-C0,Retiring,28.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S1-C0,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.03,<==
20.50156998,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.03,
20.50156998,S1-C0,Backend_Bound.Memory_Bound,21.57,% Slots,,,0.00,5.03,
20.50156998,S1-C0,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.03,
20.50156998,S1-C0,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.31,
20.50156998,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
20.50156998,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.37,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.88,% Core_Clocks,,,0.00,5.3,
20.50156998,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.50156998,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.02,% Clocks,,,0.00,5.04,
20.50156998,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C1,Frontend_Bound,33.70,% Slots,,,0.00,5.04,
20.50156998,S1-C1,Backend_Bound,41.96,% Slots,,,0.00,5.04,
20.50156998,S1-C1,Retiring,21.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S1-C1,Frontend_Bound.Frontend_Latency,30.55,% Slots,,rs_events.empty_end,0.00,5.04,
20.50156998,S1-C1,Backend_Bound.Memory_Bound,25.66,% Slots,,,0.00,5.04,
20.50156998,S1-C1,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.04,
20.50156998,S1-C1,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.31,
20.50156998,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
20.50156998,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
20.50156998,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.50156998,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.05,% Clocks,,,0.00,5.05,
20.50156998,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
20.50156998,S1-C2,Frontend_Bound,30.54,% Slots,,,0.00,5.3,
20.50156998,S1-C2,Backend_Bound,33.96,% Slots,,,0.00,5.3,
20.50156998,S1-C2,Retiring,31.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S1-C2,Frontend_Bound.Frontend_Latency,24.03,% Slots,,rs_events.empty_end,0.00,5.3,
20.50156998,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.33,% Slots,,,0.00,5.03,
20.50156998,S1-C2,Backend_Bound.Memory_Bound,28.25,% Slots,,,0.00,5.3,
20.50156998,S1-C2,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.3,
20.50156998,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
20.50156998,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.27,% Clocks,,idq.ms_switches,0.00,5.3,
20.50156998,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.67,% Core_Clocks,,,0.00,5.3,
20.50156998,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
20.50156998,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
20.50156998,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C3,Frontend_Bound,28.94,% Slots,,,0.00,5.3,
20.50156998,S1-C3,Backend_Bound,45.39,% Slots,,,0.00,5.3,
20.50156998,S1-C3,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
20.50156998,S1-C3,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,0.00,5.3,
20.50156998,S1-C3,Backend_Bound.Memory_Bound,25.45,% Slots,,,0.00,5.3,
20.50156998,S1-C3,Backend_Bound.Core_Bound,19.94,% Slots,,,0.00,5.3,
20.50156998,S1-C3,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.3,
20.50156998,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.31,
20.50156998,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
20.50156998,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
20.50156998,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.54,% Clocks,,,0.00,5.05,
20.50156998,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C4,Frontend_Bound,34.22,% Slots,,,0.00,5.3,
20.50156998,S1-C4,Backend_Bound,41.30,% Slots,,,0.00,5.3,
20.50156998,S1-C4,Retiring,28.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S1-C4,Frontend_Bound.Frontend_Latency,26.31,% Slots,,rs_events.empty_end,0.00,5.3,
20.50156998,S1-C4,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.3,
20.50156998,S1-C4,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.3,
20.50156998,S1-C4,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
20.50156998,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.66,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
20.50156998,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.05,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.3,<==
20.50156998,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.87,% Clocks,,,0.00,5.05,
20.50156998,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C5,Frontend_Bound,32.65,% Slots,,,0.00,5.3,
20.50156998,S1-C5,Backend_Bound,42.47,% Slots,,,0.00,5.3,<==
20.50156998,S1-C5,Retiring,28.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
20.50156998,S1-C5,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.3,
20.50156998,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.40,% Slots,,,0.00,5.03,
20.50156998,S1-C5,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.3,
20.50156998,S1-C5,Backend_Bound.Core_Bound,20.42,% Slots,,,0.00,5.3,
20.50156998,S1-C5,Retiring.Microcode_Sequencer,6.62,% Slots,,idq.ms_uops,0.00,5.3,
20.50156998,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
20.50156998,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.48,% Core_Clocks,,,0.00,5.3,
20.50156998,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
20.50156998,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.61,% Clocks,,,0.00,5.05,
20.50156998,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C6,Frontend_Bound,33.31,% Slots,,,0.00,5.3,
20.50156998,S1-C6,Backend_Bound,17.08,% Slots,,,0.00,5.3,
20.50156998,S1-C6,Retiring,39.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S1-C6,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.3,
20.50156998,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.64,% Slots,,,0.00,5.03,
20.50156998,S1-C6,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.31,<==
20.50156998,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.03,% Clocks,,,0.00,5.31,
20.50156998,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
20.50156998,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C7,Frontend_Bound,39.67,% Slots,,,0.00,5.29,<==
20.50156998,S1-C7,Bad_Speculation,10.33,% Slots,,,0.00,5.29,
20.50156998,S1-C7,Backend_Bound,29.68,% Slots,,,0.00,5.29,
20.50156998,S1-C7,Retiring,28.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
20.50156998,S1-C7,Bad_Speculation.Branch_Mispredicts,9.54,% Slots,,br_misp_retired.all_branches,0.00,5.29,
20.50156998,S1-C7,Backend_Bound.Memory_Bound,10.49,% Slots,,,0.00,5.29,
20.50156998,S1-C7,Backend_Bound.Core_Bound,19.19,% Slots,,,0.00,5.29,
20.50156998,S1-C7,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.31,
20.50156998,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.31,
20.50156998,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
20.50156998,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
20.50156998,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
20.50156998,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
20.50156998,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
20.50156998,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
22.009595817,S0-C0,Frontend_Bound,30.04,% Slots,,,0.00,5.29,
22.009595817,S0-C0,Backend_Bound,42.90,% Slots,,,0.00,5.29,
22.009595817,S0-C0,Retiring,21.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C0,Backend_Bound.Memory_Bound,16.33,% Slots,,,0.00,5.04,
22.009595817,S0-C0,Backend_Bound.Core_Bound,26.57,% Slots,,,0.00,5.04,<==
22.009595817,S0-C0,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.31,
22.009595817,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.009595817,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C1,Frontend_Bound,34.58,% Slots,,,0.00,5.3,
22.009595817,S0-C1,Bad_Speculation,11.94,% Slots,,,0.00,5.3,
22.009595817,S0-C1,Backend_Bound,31.36,% Slots,,,0.00,5.3,
22.009595817,S0-C1,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C1,Frontend_Bound.Frontend_Latency,20.12,% Slots,,rs_events.empty_end,0.00,5.04,<==
22.009595817,S0-C1,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.3,
22.009595817,S0-C1,Backend_Bound.Core_Bound,40.80,% Slots,,,0.00,5.04,
22.009595817,S0-C1,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.3,
22.009595817,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.81,% Clocks,,,0.00,5.04,
22.009595817,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C2,Frontend_Bound,32.95,% Slots,,,0.00,5.3,
22.009595817,S0-C2,Bad_Speculation,15.93,% Slots,,,0.00,5.3,
22.009595817,S0-C2,Backend_Bound,31.69,% Slots,,,0.00,5.3,
22.009595817,S0-C2,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.61,% Slots,,,0.00,5.3,
22.009595817,S0-C2,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.3,
22.009595817,S0-C2,Backend_Bound.Core_Bound,48.60,% Slots,,,0.00,5.04,
22.009595817,S0-C2,Retiring.Microcode_Sequencer,10.56,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.00,% Core_Clocks,,,0.00,5.31,<==
22.009595817,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.30,% Core_Clocks,,,0.00,5.04,
22.009595817,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.61,% Clocks,,,0.00,5.04,
22.009595817,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C3,Frontend_Bound,20.45,% Slots,,,0.00,5.3,
22.009595817,S0-C3,Backend_Bound,65.59,% Slots,,,0.00,5.3,<==
22.009595817,S0-C3,Retiring,15.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C3,Frontend_Bound.Frontend_Latency,25.49,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S0-C3,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.31,
22.009595817,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.34,% Clocks,,idq.ms_switches,0.00,5.31,
22.009595817,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C4,Frontend_Bound,63.40,% Slots,,,0.00,5.3,
22.009595817,S0-C4,Retiring,15.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C4,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S0-C4,Frontend_Bound.Frontend_Bandwidth,40.69,% Slots,,,0.00,5.3,
22.009595817,S0-C4,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.63,% Clocks,,,0.00,5.3,
22.009595817,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.19,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.85,% Core_Clocks,,,0.00,5.31,<==
22.009595817,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C5,Backend_Bound,45.74,% Slots,,,0.00,5.3,
22.009595817,S0-C5,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.04,
22.009595817,S0-C5,Backend_Bound.Core_Bound,32.18,% Slots,,,0.00,5.04,<==
22.009595817,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C6,Frontend_Bound,20.49,% Slots,,,0.00,5.3,
22.009595817,S0-C6,Backend_Bound,67.20,% Slots,,,0.00,5.3,<==
22.009595817,S0-C6,Retiring,16.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C6,Frontend_Bound.Frontend_Latency,25.45,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S0-C6,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.3,
22.009595817,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C7,Frontend_Bound,20.48,% Slots,,,0.00,5.3,
22.009595817,S0-C7,Backend_Bound,64.10,% Slots,,,0.00,5.3,<==
22.009595817,S0-C7,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S0-C7,Frontend_Bound.Frontend_Latency,48.02,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S0-C7,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.3,
22.009595817,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C0,Frontend_Bound,56.13,% Slots,,,0.00,5.3,
22.009595817,S1-C0,Bad_Speculation,13.14,% Slots,,,0.00,5.3,
22.009595817,S1-C0,Frontend_Bound.Frontend_Bandwidth,47.67,% Slots,,,0.00,5.3,
22.009595817,S1-C0,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.3,
22.009595817,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.51,% Core_Clocks,,,0.00,5.3,<==
22.009595817,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C1,Frontend_Bound,45.24,% Slots,,,0.00,5.3,
22.009595817,S1-C1,Backend_Bound,27.31,% Slots,,,0.00,5.3,
22.009595817,S1-C1,Retiring,18.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.009595817,S1-C1,Frontend_Bound.Frontend_Latency,59.42,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.91,% Slots,,,0.00,5.3,
22.009595817,S1-C1,Backend_Bound.Memory_Bound,55.51,% Slots,,,0.00,5.04,
22.009595817,S1-C1,Retiring.Microcode_Sequencer,11.11,% Slots,,idq.ms_uops,0.00,5.31,
22.009595817,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.3,
22.009595817,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
22.009595817,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.52,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.92,% Core_Clocks,,,0.00,5.3,
22.009595817,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.33,% Core_Clocks,,,0.00,5.04,
22.009595817,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.009595817,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C2,Frontend_Bound,36.83,% Slots,,,0.00,5.3,
22.009595817,S1-C2,Backend_Bound,39.98,% Slots,,,0.00,5.3,
22.009595817,S1-C2,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S1-C2,Frontend_Bound.Frontend_Latency,23.72,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S1-C2,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.04,
22.009595817,S1-C2,Backend_Bound.Core_Bound,25.67,% Slots,,,0.00,5.04,<==
22.009595817,S1-C2,Retiring.Microcode_Sequencer,10.89,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.3,
22.009595817,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
22.009595817,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
22.009595817,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.42,% Slots,,,0.00,5.3,
22.009595817,S1-C3,Bad_Speculation.Branch_Mispredicts,22.99,% Slots,,br_misp_retired.all_branches,0.00,5.3,<==
22.009595817,S1-C3,Backend_Bound.Memory_Bound,34.63,% Slots,,,0.00,5.04,
22.009595817,S1-C3,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.31,
22.009595817,S1-C3,Bad_Speculation,23.25,% Slots,,,0.00,5.3,
22.009595817,S1-C3,Backend_Bound,19.53,% Slots,,,0.00,5.3,
22.009595817,S1-C3,Retiring,18.78,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.31,
22.009595817,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.13,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
22.009595817,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C4,Frontend_Bound,33.27,% Slots,,,0.00,5.3,
22.009595817,S1-C4,Backend_Bound,42.24,% Slots,,,0.00,5.3,<==
22.009595817,S1-C4,Retiring,20.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S1-C4,Frontend_Bound.Frontend_Latency,27.65,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S1-C4,Backend_Bound.Memory_Bound,19.57,% Slots,,,0.00,5.04,
22.009595817,S1-C4,Backend_Bound.Core_Bound,22.67,% Slots,,,0.00,5.04,
22.009595817,S1-C4,Retiring.Microcode_Sequencer,12.83,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.3,
22.009595817,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C5,Frontend_Bound,35.34,% Slots,,,0.00,5.3,
22.009595817,S1-C5,Backend_Bound,40.73,% Slots,,,0.00,5.3,
22.009595817,S1-C5,Retiring,19.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
22.009595817,S1-C5,Frontend_Bound.Frontend_Latency,30.98,% Slots,,rs_events.empty_end,0.00,5.03,
22.009595817,S1-C5,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.03,
22.009595817,S1-C5,Backend_Bound.Core_Bound,27.25,% Slots,,,0.00,5.03,
22.009595817,S1-C5,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.31,
22.009595817,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.3,
22.009595817,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.53,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
22.009595817,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.51,% Clocks,,,0.00,5.04,<==
22.009595817,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
22.009595817,S1-C6,Frontend_Bound,34.42,% Slots,,,0.00,5.3,
22.009595817,S1-C6,Bad_Speculation,10.23,% Slots,,,0.00,5.3,
22.009595817,S1-C6,Backend_Bound,13.69,% Slots,,,0.00,5.3,
22.009595817,S1-C6,Retiring,43.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S1-C6,Frontend_Bound.Frontend_Latency,19.57,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.3,
22.009595817,S1-C6,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.3,
22.009595817,S1-C6,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.3,<==
22.009595817,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.01,% Clocks,,,0.00,5.3,
22.009595817,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C7,Frontend_Bound,34.26,% Slots,,,0.00,5.3,
22.009595817,S1-C7,Backend_Bound,41.68,% Slots,,,0.00,5.3,
22.009595817,S1-C7,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
22.009595817,S1-C7,Frontend_Bound.Frontend_Latency,34.34,% Slots,,rs_events.empty_end,0.00,5.04,
22.009595817,S1-C7,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.04,
22.009595817,S1-C7,Backend_Bound.Core_Bound,27.26,% Slots,,,0.00,5.04,
22.009595817,S1-C7,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.3,
22.009595817,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.3,
22.009595817,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
22.009595817,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.3,
22.009595817,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
22.009595817,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,86.55,% Clocks,,,0.00,5.04,<==
22.009595817,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
22.009595817,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
22.009595817,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
22.009595817,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
24.066732163,S0-C0,Frontend_Bound,26.59,% Slots,,,0.00,5.25,
24.066732163,S0-C0,Backend_Bound,30.51,% Slots,,,0.00,5.25,
24.066732163,S0-C0,Frontend_Bound.Frontend_Latency,16.34,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.25,
24.066732163,S0-C0,Backend_Bound.Memory_Bound,21.97,% Slots,,,0.00,5.25,
24.066732163,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.25,
24.066732163,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
24.066732163,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
24.066732163,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
24.066732163,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C1,Frontend_Bound,41.85,% Slots,,,0.00,5.25,
24.066732163,S0-C1,Bad_Speculation,10.67,% Slots,,,0.00,5.25,
24.066732163,S0-C1,Backend_Bound,22.60,% Slots,,,0.00,5.25,
24.066732163,S0-C1,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.066732163,S0-C1,Bad_Speculation.Branch_Mispredicts,10.49,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C1,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.25,
24.066732163,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.25,
24.066732163,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.72,% Clocks,,,0.00,5.25,
24.066732163,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C2,Frontend_Bound,37.31,% Slots,,,0.00,5.25,
24.066732163,S0-C2,Bad_Speculation,10.11,% Slots,,,0.00,5.25,
24.066732163,S0-C2,Backend_Bound,21.05,% Slots,,,0.00,5.25,
24.066732163,S0-C2,Frontend_Bound.Frontend_Latency,33.19,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.066732163,S0-C2,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C2,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.25,
24.066732163,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.92,% Clocks,,,0.00,5.25,
24.066732163,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.77,% Clocks,,,0.00,5.25,
24.066732163,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C3,Frontend_Bound,49.77,% Slots,,,0.00,5.25,<==
24.066732163,S0-C3,Bad_Speculation,20.62,% Slots,,,0.00,5.25,
24.066732163,S0-C3,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
24.066732163,S0-C3,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.03,% Slots,,,0.00,5.25,
24.066732163,S0-C3,Bad_Speculation.Branch_Mispredicts,20.37,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C3,Retiring.Microcode_Sequencer,5.74,% Slots,,idq.ms_uops,0.00,5.25,
24.066732163,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.25,
24.066732163,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.84,% Clocks,,idq.ms_switches,0.00,5.25,
24.066732163,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.91,% Core_Clocks,,,0.00,5.26,
24.066732163,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C4,Frontend_Bound,42.89,% Slots,,,0.00,5.26,
24.066732163,S0-C4,Bad_Speculation,10.95,% Slots,,,0.00,5.26,
24.066732163,S0-C4,Retiring,19.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
24.066732163,S0-C4,Frontend_Bound.Frontend_Latency,36.23,% Slots,,rs_events.empty_end,0.00,5.26,
24.066732163,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.72,% Slots,,,0.00,5.26,
24.066732163,S0-C4,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.26,
24.066732163,S0-C4,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.25,
24.066732163,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.25,
24.066732163,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.066732163,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.25,
24.066732163,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.19,% Core_Clocks,,,0.00,5.26,
24.066732163,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C5,Frontend_Bound,33.42,% Slots,,,0.00,5.25,
24.066732163,S0-C5,Bad_Speculation,12.09,% Slots,,,0.00,5.25,
24.066732163,S0-C5,Backend_Bound,33.06,% Slots,,,0.00,5.25,
24.066732163,S0-C5,Frontend_Bound.Frontend_Latency,26.99,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S0-C5,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C5,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.25,
24.066732163,S0-C5,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.25,
24.066732163,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.68,% Clocks,,,0.00,5.25,
24.066732163,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.066732163,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
24.066732163,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
24.066732163,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.85,% Clocks,,,0.00,5.25,
24.066732163,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S0-C6,Frontend_Bound,29.73,% Slots,,,0.00,5.25,
24.066732163,S0-C6,Bad_Speculation,18.39,% Slots,,,0.00,5.25,
24.066732163,S0-C6,Backend_Bound,23.00,% Slots,,,0.00,5.25,
24.066732163,S0-C6,Retiring,27.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
24.066732163,S0-C6,Frontend_Bound.Frontend_Latency,25.91,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.25,
24.066732163,S0-C6,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C6,Backend_Bound.Core_Bound,97.12,% Slots,,,0.00,5.25,
24.066732163,S0-C6,Retiring.Microcode_Sequencer,1.90,% Slots,,idq.ms_uops,0.00,5.25,
24.066732163,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,0.00,5.25,
24.066732163,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.066732163,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.54,% Clocks,,idq.ms_switches,0.00,5.25,
24.066732163,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.10,% Core_Clocks,,,0.00,5.25,
24.066732163,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S0-C7,Frontend_Bound,42.74,% Slots,,,0.00,5.25,<==
24.066732163,S0-C7,Bad_Speculation,10.98,% Slots,,,0.00,5.25,
24.066732163,S0-C7,Backend_Bound,23.29,% Slots,,,0.00,5.25,
24.066732163,S0-C7,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.02,% Slots,,,0.00,5.25,
24.066732163,S0-C7,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C7,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.25,
24.066732163,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.57,% Clocks,,,0.00,5.25,
24.066732163,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.11,% Core_Clocks,,,0.00,5.25,
24.066732163,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.06,% Core_Clocks,,,0.00,5.41,
24.066732163,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
24.066732163,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
24.066732163,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S1-C0,Frontend_Bound,50.79,% Slots,,,0.00,5.25,
24.066732163,S1-C0,Bad_Speculation,13.22,% Slots,,,0.00,5.25,
24.066732163,S1-C0,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.91,% Slots,,,0.00,5.25,
24.066732163,S1-C0,Bad_Speculation.Branch_Mispredicts,13.09,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.25,
24.066732163,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.066732163,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.31,% Core_Clocks,,,0.00,5.25,
24.066732163,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C1,Frontend_Bound,26.33,% Slots,,,0.00,5.25,
24.066732163,S1-C1,Bad_Speculation,19.13,% Slots,,,0.00,5.25,
24.066732163,S1-C1,Backend_Bound,11.70,% Slots,,,0.00,5.25,
24.066732163,S1-C1,Frontend_Bound.Frontend_Latency,20.67,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C1,Bad_Speculation.Branch_Mispredicts,18.95,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.25,
24.066732163,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
24.066732163,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C2,Frontend_Bound,30.41,% Slots,,,0.00,5.25,
24.066732163,S1-C2,Backend_Bound,32.35,% Slots,,,0.00,5.25,<==
24.066732163,S1-C2,Frontend_Bound.Frontend_Latency,22.68,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.25,
24.066732163,S1-C2,Backend_Bound.Memory_Bound,15.10,% Slots,,,0.00,5.25,
24.066732163,S1-C2,Backend_Bound.Core_Bound,17.24,% Slots,,,0.00,5.25,
24.066732163,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.54,% Clocks,,,0.00,5.25,
24.066732163,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.79,% Core_Clocks,,,0.00,5.25,
24.066732163,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
24.066732163,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
24.066732163,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C3,Frontend_Bound,24.85,% Slots,,,0.00,5.25,
24.066732163,S1-C3,Bad_Speculation,18.93,% Slots,,,0.00,5.25,
24.066732163,S1-C3,Backend_Bound,20.73,% Slots,,,0.00,5.25,
24.066732163,S1-C3,Frontend_Bound.Frontend_Latency,15.23,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C3,Frontend_Bound.Frontend_Bandwidth,40.39,% Slots,,,0.00,5.25,
24.066732163,S1-C3,Bad_Speculation.Branch_Mispredicts,18.42,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C3,Backend_Bound.Core_Bound,46.90,% Slots,,,0.00,5.25,
24.066732163,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.90,% Clocks,,,0.00,5.25,
24.066732163,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.56,% Core_Clocks,,,0.00,5.25,<==
24.066732163,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.41,% Clocks,,,0.00,5.25,
24.066732163,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S1-C4,Frontend_Bound,30.04,% Slots,,,0.00,5.25,
24.066732163,S1-C4,Bad_Speculation,16.34,% Slots,,,0.00,5.25,
24.066732163,S1-C4,Backend_Bound,14.85,% Slots,,,0.00,5.25,
24.066732163,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.67,% Slots,,,0.00,5.25,
24.066732163,S1-C4,Bad_Speculation.Branch_Mispredicts,16.06,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.36,% Core_Clocks,,,0.00,5.25,<==
24.066732163,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C5,Frontend_Bound,36.76,% Slots,,,0.00,5.25,
24.066732163,S1-C5,Bad_Speculation,14.79,% Slots,,,0.00,5.25,
24.066732163,S1-C5,Backend_Bound,13.16,% Slots,,,0.00,5.25,
24.066732163,S1-C5,Frontend_Bound.Frontend_Latency,15.35,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C5,Frontend_Bound.Frontend_Bandwidth,39.48,% Slots,,,0.00,5.25,
24.066732163,S1-C5,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.25,
24.066732163,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.40,% Core_Clocks,,,0.00,5.25,<==
24.066732163,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
24.066732163,S1-C6,Frontend_Bound,34.86,% Slots,,,0.00,5.25,
24.066732163,S1-C6,Bad_Speculation,10.67,% Slots,,,0.00,5.25,
24.066732163,S1-C6,Backend_Bound,13.79,% Slots,,,0.00,5.25,
24.066732163,S1-C6,Retiring,42.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.066732163,S1-C6,Frontend_Bound.Frontend_Latency,23.48,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.37,% Slots,,,0.00,5.25,
24.066732163,S1-C6,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C6,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.26,<==
24.066732163,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.25,
24.066732163,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.25,
24.066732163,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C7,Frontend_Bound,38.31,% Slots,,,0.00,5.25,
24.066732163,S1-C7,Bad_Speculation,20.42,% Slots,,,0.00,5.25,
24.066732163,S1-C7,Backend_Bound,13.43,% Slots,,,0.00,5.25,
24.066732163,S1-C7,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.25,
24.066732163,S1-C7,Frontend_Bound.Frontend_Bandwidth,35.64,% Slots,,,0.00,5.25,
24.066732163,S1-C7,Bad_Speculation.Branch_Mispredicts,20.21,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.25,
24.066732163,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
24.066732163,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.43,% Core_Clocks,,,0.00,5.25,<==
24.066732163,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
24.066732163,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
24.066732163,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
24.066732163,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
25.569913118,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.03,
25.569913118,S0-C0,Backend_Bound.Memory_Bound,48.50,% Slots,,,0.00,5.03,
25.569913118,S0-C0,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C0,Backend_Bound,40.08,% Slots,,,0.00,5.03,
25.569913118,S0-C0,Retiring,30.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.28,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
25.569913118,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C1,Backend_Bound,68.49,% Slots,,,0.00,5.04,
25.569913118,S0-C1,Retiring,19.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C1,Backend_Bound.Memory_Bound,48.16,% Slots,,,0.00,5.04,<==
25.569913118,S0-C1,Backend_Bound.Core_Bound,20.33,% Slots,,,0.00,5.04,
25.569913118,S0-C1,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
25.569913118,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.50,% Clocks,,,0.00,5.32,
25.569913118,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C2,Frontend_Bound,33.15,% Slots,,,0.00,5.04,
25.569913118,S0-C2,Backend_Bound,46.27,% Slots,,,0.00,5.04,
25.569913118,S0-C2,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C2,Frontend_Bound.Frontend_Latency,39.42,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S0-C2,Backend_Bound.Memory_Bound,26.42,% Slots,,,0.00,5.04,
25.569913118,S0-C2,Backend_Bound.Core_Bound,19.85,% Slots,,,0.00,5.04,
25.569913118,S0-C2,Retiring.Microcode_Sequencer,8.25,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.32,
25.569913118,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.30,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
25.569913118,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
25.569913118,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.88,% Clocks,,,0.00,5.32,
25.569913118,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C3,Frontend_Bound,39.68,% Slots,,,0.00,5.04,<==
25.569913118,S0-C3,Backend_Bound,26.91,% Slots,,,0.00,5.04,
25.569913118,S0-C3,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.23,% Slots,,,0.00,5.04,
25.569913118,S0-C3,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.04,
25.569913118,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.29,% Clocks,,itlb_misses.walk_completed,0.00,5.32,
25.569913118,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.62,% Clocks,,,0.00,5.32,
25.569913118,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C4,Frontend_Bound,37.40,% Slots,,,0.00,5.04,
25.569913118,S0-C4,Backend_Bound,42.06,% Slots,,,0.00,5.04,
25.569913118,S0-C4,Retiring,13.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C4,Frontend_Bound.Frontend_Latency,38.66,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.48,% Slots,,,0.00,5.04,
25.569913118,S0-C4,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.04,<==
25.569913118,S0-C4,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.04,
25.569913118,S0-C4,Retiring.Microcode_Sequencer,4.82,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.32,
25.569913118,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.99,% Core_Clocks,,,0.00,5.32,
25.569913118,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
25.569913118,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
25.569913118,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.73,% Clocks,,,0.00,5.32,
25.569913118,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
25.569913118,S0-C5,Frontend_Bound,37.70,% Slots,,,0.00,5.04,
25.569913118,S0-C5,Backend_Bound,37.39,% Slots,,,0.00,5.04,
25.569913118,S0-C5,Retiring,13.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C5,Frontend_Bound.Frontend_Latency,32.32,% Slots,,rs_events.empty_end,0.00,5.04,<==
25.569913118,S0-C5,Backend_Bound.Memory_Bound,19.42,% Slots,,,0.00,5.04,
25.569913118,S0-C5,Backend_Bound.Core_Bound,17.97,% Slots,,,0.00,5.04,
25.569913118,S0-C5,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.32,
25.569913118,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.43,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
25.569913118,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
25.569913118,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.60,% Clocks,,,0.00,5.32,
25.569913118,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C6,Frontend_Bound,33.16,% Slots,,,0.00,5.04,
25.569913118,S0-C6,Backend_Bound,45.76,% Slots,,,0.00,5.04,
25.569913118,S0-C6,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C6,Frontend_Bound.Frontend_Latency,54.38,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S0-C6,Backend_Bound.Memory_Bound,35.66,% Slots,,,0.00,5.04,
25.569913118,S0-C6,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.04,
25.569913118,S0-C6,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.32,
25.569913118,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.24,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
25.569913118,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.68,% Clocks,,,0.00,5.32,
25.569913118,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C7,Frontend_Bound,35.18,% Slots,,,0.00,5.04,
25.569913118,S0-C7,Backend_Bound,42.68,% Slots,,,0.00,5.04,
25.569913118,S0-C7,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S0-C7,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S0-C7,Backend_Bound.Memory_Bound,81.58,% Slots,,,0.00,5.04,
25.569913118,S0-C7,Retiring.Microcode_Sequencer,3.21,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.32,
25.569913118,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
25.569913118,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C0,Frontend_Bound,34.16,% Slots,,,0.00,5.04,
25.569913118,S1-C0,Backend_Bound,42.98,% Slots,,,0.00,5.04,
25.569913118,S1-C0,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C0,Frontend_Bound.Frontend_Latency,31.67,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C0,Backend_Bound.Memory_Bound,36.10,% Slots,,,0.00,5.04,
25.569913118,S1-C0,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.32,
25.569913118,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
25.569913118,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C1,Frontend_Bound,30.01,% Slots,,,0.00,5.04,
25.569913118,S1-C1,Backend_Bound,48.61,% Slots,,,0.00,5.04,
25.569913118,S1-C1,Retiring,16.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C1,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C1,Backend_Bound.Memory_Bound,41.16,% Slots,,,0.00,5.04,
25.569913118,S1-C1,Retiring.Microcode_Sequencer,11.83,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.32,
25.569913118,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
25.569913118,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C2,Frontend_Bound,35.52,% Slots,,,0.00,5.04,
25.569913118,S1-C2,Backend_Bound,40.53,% Slots,,,0.00,5.04,
25.569913118,S1-C2,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C2,Frontend_Bound.Frontend_Latency,30.89,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.83,% Slots,,,0.00,5.04,
25.569913118,S1-C2,Backend_Bound.Memory_Bound,27.34,% Slots,,,0.00,5.04,
25.569913118,S1-C2,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.04,
25.569913118,S1-C2,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.32,
25.569913118,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.05,
25.569913118,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
25.569913118,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.86,% Clocks,,,0.00,5.32,
25.569913118,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C3,Frontend_Bound,36.39,% Slots,,,0.00,5.04,
25.569913118,S1-C3,Backend_Bound,38.95,% Slots,,,0.00,5.04,
25.569913118,S1-C3,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C3,Frontend_Bound.Frontend_Latency,39.71,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C3,Backend_Bound.Memory_Bound,32.43,% Slots,,,0.00,5.04,
25.569913118,S1-C3,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.32,
25.569913118,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
25.569913118,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C4,Frontend_Bound,32.93,% Slots,,,0.00,5.04,
25.569913118,S1-C4,Backend_Bound,42.39,% Slots,,,0.00,5.04,
25.569913118,S1-C4,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C4,Frontend_Bound.Frontend_Latency,37.53,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C4,Backend_Bound.Memory_Bound,31.12,% Slots,,,0.00,5.04,
25.569913118,S1-C4,Backend_Bound.Core_Bound,11.27,% Slots,,,0.00,5.04,
25.569913118,S1-C4,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.32,
25.569913118,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
25.569913118,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.53,% Clocks,,,0.00,5.32,
25.569913118,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C5,Frontend_Bound,32.80,% Slots,,,0.00,5.04,
25.569913118,S1-C5,Backend_Bound,44.01,% Slots,,,0.00,5.04,<==
25.569913118,S1-C5,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C5,Frontend_Bound.Frontend_Latency,34.16,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C5,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.04,
25.569913118,S1-C5,Backend_Bound.Core_Bound,22.52,% Slots,,,0.00,5.04,
25.569913118,S1-C5,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
25.569913118,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
25.569913118,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C6,Frontend_Bound,34.57,% Slots,,,0.00,5.04,
25.569913118,S1-C6,Bad_Speculation,10.20,% Slots,,,0.00,5.04,
25.569913118,S1-C6,Backend_Bound,13.68,% Slots,,,0.00,5.04,
25.569913118,S1-C6,Retiring,43.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C6,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.04,
25.569913118,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.04,
25.569913118,S1-C6,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.04,
25.569913118,S1-C6,Retiring.Microcode_Sequencer,2.34,% Slots,,idq.ms_uops,0.00,5.31,<==
25.569913118,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C7,Frontend_Bound,38.89,% Slots,,,0.00,5.03,
25.569913118,S1-C7,Backend_Bound,36.93,% Slots,,,0.00,5.03,
25.569913118,S1-C7,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.569913118,S1-C7,Frontend_Bound.Frontend_Latency,34.11,% Slots,,rs_events.empty_end,0.00,5.03,<==
25.569913118,S1-C7,Backend_Bound.Memory_Bound,31.60,% Slots,,,0.00,5.03,
25.569913118,S1-C7,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.31,
25.569913118,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.32,
25.569913118,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
25.569913118,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.32,
25.569913118,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
25.569913118,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
25.569913118,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
25.569913118,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
25.569913118,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
25.569913118,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
27.078574573,S0-C0,Backend_Bound,67.46,% Slots,,,0.00,5.32,
27.078574573,S0-C0,Retiring,24.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C0,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
27.078574573,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
27.078574573,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C1,Backend_Bound,44.45,% Slots,,,0.00,5.33,
27.078574573,S0-C1,Retiring,35.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C1,Backend_Bound.Memory_Bound,40.05,% Slots,,,0.00,5.14,
27.078574573,S0-C1,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
27.078574573,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C2,Frontend_Bound,20.03,% Slots,,,0.00,5.33,
27.078574573,S0-C2,Backend_Bound,65.17,% Slots,,,0.00,5.33,
27.078574573,S0-C2,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C2,Frontend_Bound.Frontend_Latency,27.94,% Slots,,rs_events.empty_end,0.00,5.31,
27.078574573,S0-C2,Backend_Bound.Memory_Bound,97.48,% Slots,,,0.00,5.14,
27.078574573,S0-C2,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.31,
27.078574573,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.078574573,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
27.078574573,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C3,Frontend_Bound,32.51,% Slots,,,0.00,5.32,
27.078574573,S0-C3,Backend_Bound,44.81,% Slots,,,0.00,5.32,<==
27.078574573,S0-C3,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C3,Frontend_Bound.Frontend_Latency,32.60,% Slots,,rs_events.empty_end,0.00,5.32,
27.078574573,S0-C3,Backend_Bound.Memory_Bound,20.18,% Slots,,,0.00,5.14,
27.078574573,S0-C3,Backend_Bound.Core_Bound,24.63,% Slots,,,0.00,5.14,
27.078574573,S0-C3,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.31,
27.078574573,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.078574573,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
27.078574573,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.26,% Clocks,,,0.00,5.3,
27.078574573,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C4,Frontend_Bound,30.56,% Slots,,,0.00,5.33,
27.078574573,S0-C4,Backend_Bound,49.11,% Slots,,,0.00,5.33,
27.078574573,S0-C4,Retiring,24.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C4,Frontend_Bound.Frontend_Latency,45.74,% Slots,,rs_events.empty_end,0.00,5.31,
27.078574573,S0-C4,Backend_Bound.Memory_Bound,37.61,% Slots,,,0.00,5.15,
27.078574573,S0-C4,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.15,
27.078574573,S0-C4,Retiring.Microcode_Sequencer,4.13,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.31,
27.078574573,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.078574573,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
27.078574573,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
27.078574573,S0-C5,Frontend_Bound,36.71,% Slots,,,0.00,5.33,
27.078574573,S0-C5,Backend_Bound,40.58,% Slots,,,0.00,5.33,<==
27.078574573,S0-C5,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C5,Frontend_Bound.Frontend_Latency,35.22,% Slots,,rs_events.empty_end,0.00,5.31,
27.078574573,S0-C5,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.15,
27.078574573,S0-C5,Backend_Bound.Core_Bound,20.42,% Slots,,,0.00,5.15,
27.078574573,S0-C5,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.31,
27.078574573,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.078574573,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
27.078574573,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.26,% Clocks,,,0.00,5.3,
27.078574573,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C6,Backend_Bound,73.53,% Slots,,,0.00,5.33,<==
27.078574573,S0-C6,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C6,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.35,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C7,Frontend_Bound,25.48,% Slots,,,0.00,5.33,
27.078574573,S0-C7,Backend_Bound,45.44,% Slots,,,0.00,5.33,
27.078574573,S0-C7,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.33,
27.078574573,S0-C7,Backend_Bound.Memory_Bound,16.79,% Slots,,,0.00,5.15,
27.078574573,S0-C7,Backend_Bound.Core_Bound,28.65,% Slots,,,0.00,5.15,
27.078574573,S0-C7,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
27.078574573,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.87,% Clocks,,,0.00,5.3,<==
27.078574573,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C0,Frontend_Bound,23.91,% Slots,,,0.00,5.32,
27.078574573,S1-C0,Backend_Bound,45.70,% Slots,,,0.00,5.32,<==
27.078574573,S1-C0,Retiring,17.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S1-C0,Backend_Bound.Memory_Bound,21.09,% Slots,,,0.00,5.16,
27.078574573,S1-C0,Backend_Bound.Core_Bound,24.61,% Slots,,,0.00,5.16,
27.078574573,S1-C0,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
27.078574573,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C1,Backend_Bound,85.63,% Slots,,,0.00,5.33,
27.078574573,S1-C1,Retiring,18.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S1-C1,Backend_Bound.Memory_Bound,30.07,% Slots,,,0.00,5.15,
27.078574573,S1-C1,Backend_Bound.Core_Bound,55.56,% Slots,,,0.00,5.15,<==
27.078574573,S1-C1,Retiring.Microcode_Sequencer,15.16,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
27.078574573,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C2,Frontend_Bound,20.81,% Slots,,,0.00,5.33,
27.078574573,S1-C2,Backend_Bound,45.77,% Slots,,,0.00,5.33,
27.078574573,S1-C2,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.31,
27.078574573,S1-C2,Backend_Bound.Memory_Bound,31.88,% Slots,,,0.00,5.16,
27.078574573,S1-C2,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.16,
27.078574573,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.31,
27.078574573,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.078574573,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
27.078574573,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.09,% Clocks,,,0.00,5.3,
27.078574573,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C3,Frontend_Bound,20.79,% Slots,,,0.00,5.33,
27.078574573,S1-C3,Backend_Bound,47.14,% Slots,,,0.00,5.33,
27.078574573,S1-C3,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S1-C3,Frontend_Bound.Frontend_Bandwidth,40.82,% Slots,,,0.00,5.32,
27.078574573,S1-C3,Backend_Bound.Memory_Bound,18.57,% Slots,,,0.00,5.16,
27.078574573,S1-C3,Backend_Bound.Core_Bound,28.57,% Slots,,,0.00,5.16,
27.078574573,S1-C3,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
27.078574573,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.87,% Clocks,,,0.00,5.3,<==
27.078574573,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C4,Frontend_Bound.Frontend_Bandwidth,81.42,% Slots,,,0.00,5.33,
27.078574573,S1-C4,Backend_Bound.Memory_Bound,21.93,% Slots,,,0.00,5.16,
27.078574573,S1-C4,Backend_Bound.Core_Bound,25.86,% Slots,,,0.00,5.16,
27.078574573,S1-C4,Retiring.Microcode_Sequencer,15.12,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S1-C4,Backend_Bound,47.79,% Slots,,,0.00,5.33,<==
27.078574573,S1-C4,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.89,% Core_Clocks,,,0.00,5.31,
27.078574573,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.078574573,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.79,% Clocks,,,0.00,5.3,
27.078574573,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C5,Frontend_Bound,20.36,% Slots,,,0.00,5.33,
27.078574573,S1-C5,Backend_Bound,49.93,% Slots,,,0.00,5.33,
27.078574573,S1-C5,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S1-C5,Frontend_Bound.Frontend_Bandwidth,39.07,% Slots,,,0.00,5.33,
27.078574573,S1-C5,Backend_Bound.Memory_Bound,16.31,% Slots,,,0.00,5.17,
27.078574573,S1-C5,Backend_Bound.Core_Bound,33.62,% Slots,,,0.00,5.17,
27.078574573,S1-C5,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.33,
27.078574573,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.078574573,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.3,<==
27.078574573,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C6,Frontend_Bound,32.87,% Slots,,,0.00,5.32,
27.078574573,S1-C6,Backend_Bound,15.88,% Slots,,,0.00,5.32,
27.078574573,S1-C6,Retiring,43.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
27.078574573,S1-C6,Frontend_Bound.Frontend_Latency,17.05,% Slots,,rs_events.empty_end,0.00,5.32,
27.078574573,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.07,% Slots,,,0.00,5.32,
27.078574573,S1-C6,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.16,
27.078574573,S1-C6,Retiring.Microcode_Sequencer,2.29,% Slots,,idq.ms_uops,0.00,5.33,<==
27.078574573,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.31,
27.078574573,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
27.078574573,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.70,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C7,Frontend_Bound,22.60,% Slots,,,0.00,5.33,
27.078574573,S1-C7,Backend_Bound,45.71,% Slots,,,0.00,5.33,
27.078574573,S1-C7,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
27.078574573,S1-C7,Frontend_Bound.Frontend_Bandwidth,62.59,% Slots,,,0.00,5.33,
27.078574573,S1-C7,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.17,
27.078574573,S1-C7,Backend_Bound.Core_Bound,30.04,% Slots,,,0.00,5.17,
27.078574573,S1-C7,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.32,
27.078574573,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.31,
27.078574573,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
27.078574573,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
27.078574573,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.02,% Clocks,,,0.00,5.3,<==
27.078574573,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
27.078574573,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
27.078574573,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
30.261735631,S0-C0,Frontend_Bound,30.87,% Slots,,,0.00,5.28,
30.261735631,S0-C0,Backend_Bound,24.39,% Slots,,,0.00,5.28,
30.261735631,S0-C0,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C0,Backend_Bound.Memory_Bound,19.22,% Slots,,,0.00,5.16,
30.261735631,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,0.00,5.28,
30.261735631,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
30.261735631,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
30.261735631,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C1,Frontend_Bound,29.10,% Slots,,,0.00,5.28,<==
30.261735631,S0-C1,Bad_Speculation,13.66,% Slots,,,0.00,5.28,
30.261735631,S0-C1,Backend_Bound,27.44,% Slots,,,0.00,5.28,
30.261735631,S0-C1,Frontend_Bound.Frontend_Latency,17.10,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.28,
30.261735631,S0-C1,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,5.27,
30.261735631,S0-C1,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.15,
30.261735631,S0-C1,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.15,
30.261735631,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.28,
30.261735631,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.33,% Core_Clocks,,,0.00,5.28,
30.261735631,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.79,% Core_Clocks,,,0.00,5.29,
30.261735631,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
30.261735631,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C2,Frontend_Bound,42.68,% Slots,,,0.00,5.28,<==
30.261735631,S0-C2,Bad_Speculation,14.14,% Slots,,,0.00,5.28,
30.261735631,S0-C2,Backend_Bound,15.88,% Slots,,,0.00,5.28,
30.261735631,S0-C2,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.63,% Slots,,,0.00,5.28,
30.261735631,S0-C2,Bad_Speculation.Branch_Mispredicts,13.88,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C2,Backend_Bound.Memory_Bound,11.59,% Slots,,,0.00,5.16,
30.261735631,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.81,% Clocks,,,0.00,5.28,
30.261735631,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
30.261735631,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,18.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C3,Frontend_Bound,45.60,% Slots,,,0.00,5.28,
30.261735631,S0-C3,Bad_Speculation,15.29,% Slots,,,0.00,5.28,
30.261735631,S0-C3,Backend_Bound,13.05,% Slots,,,0.00,5.28,
30.261735631,S0-C3,Frontend_Bound.Frontend_Latency,35.90,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.54,% Slots,,,0.00,5.28,
30.261735631,S0-C3,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.50,% Clocks,,,0.00,5.28,
30.261735631,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
30.261735631,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.42,% Core_Clocks,,,0.00,5.28,
30.261735631,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.78,% Core_Clocks,,,0.00,5.28,
30.261735631,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C4,Frontend_Bound,23.56,% Slots,,,0.00,5.28,
30.261735631,S0-C4,Backend_Bound,28.39,% Slots,,,0.00,5.28,<==
30.261735631,S0-C4,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C4,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.15,
30.261735631,S0-C4,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.15,
30.261735631,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.28,
30.261735631,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
30.261735631,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C5,Backend_Bound,60.34,% Slots,,,0.00,5.28,
30.261735631,S0-C5,Backend_Bound.Memory_Bound,86.50,% Slots,,,0.00,5.15,<==
30.261735631,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
30.261735631,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C6,Frontend_Bound,28.27,% Slots,,,0.00,5.28,
30.261735631,S0-C6,Bad_Speculation,16.61,% Slots,,,0.00,5.28,
30.261735631,S0-C6,Backend_Bound,27.31,% Slots,,,0.00,5.28,
30.261735631,S0-C6,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C6,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C6,Backend_Bound.Memory_Bound,23.42,% Slots,,,0.00,5.15,
30.261735631,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.28,
30.261735631,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
30.261735631,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C7,Frontend_Bound,28.27,% Slots,,,0.00,5.28,
30.261735631,S0-C7,Backend_Bound,52.57,% Slots,,,0.00,5.28,<==
30.261735631,S0-C7,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S0-C7,Backend_Bound.Memory_Bound,23.95,% Slots,,,0.00,5.15,
30.261735631,S0-C7,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.15,
30.261735631,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.28,
30.261735631,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C0,Frontend_Bound,21.32,% Slots,,,0.00,5.28,
30.261735631,S1-C0,Bad_Speculation,19.35,% Slots,,,0.00,5.28,
30.261735631,S1-C0,Backend_Bound,18.33,% Slots,,,0.00,5.28,
30.261735631,S1-C0,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S1-C0,Bad_Speculation.Branch_Mispredicts,19.09,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C0,Backend_Bound.Memory_Bound,16.49,% Slots,,,0.00,5.15,
30.261735631,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
30.261735631,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.261735631,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C1,Frontend_Bound,34.56,% Slots,,,0.00,5.28,<==
30.261735631,S1-C1,Backend_Bound,12.14,% Slots,,,0.00,5.28,
30.261735631,S1-C1,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.37,% Slots,,,0.00,5.28,
30.261735631,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.28,
30.261735631,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.57,% Core_Clocks,,,0.00,5.28,
30.261735631,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.68,% Core_Clocks,,,0.00,5.28,
30.261735631,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C2,Frontend_Bound,27.48,% Slots,,,0.00,5.28,
30.261735631,S1-C2,Backend_Bound,32.93,% Slots,,,0.00,5.28,
30.261735631,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.99,% Slots,,,0.00,5.27,
30.261735631,S1-C2,Backend_Bound.Memory_Bound,19.83,% Slots,,,0.00,5.15,
30.261735631,S1-C2,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.15,
30.261735631,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.74,% Core_Clocks,,,0.00,5.28,
30.261735631,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.09,% Core_Clocks,,,0.00,5.28,
30.261735631,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,<==
30.261735631,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C3,Frontend_Bound,22.97,% Slots,,,0.00,5.28,
30.261735631,S1-C3,Bad_Speculation,16.94,% Slots,,,0.00,5.28,
30.261735631,S1-C3,Backend_Bound,29.94,% Slots,,,0.00,5.28,
30.261735631,S1-C3,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S1-C3,Bad_Speculation.Branch_Mispredicts,16.64,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C3,Backend_Bound.Core_Bound,20.92,% Slots,,,0.00,5.15,<==
30.261735631,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C4,Frontend_Bound,31.20,% Slots,,,0.00,5.28,
30.261735631,S1-C4,Bad_Speculation,11.72,% Slots,,,0.00,5.28,
30.261735631,S1-C4,Backend_Bound,32.36,% Slots,,,0.00,5.28,
30.261735631,S1-C4,Retiring,20.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
30.261735631,S1-C4,Frontend_Bound.Frontend_Latency,40.68,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.28,
30.261735631,S1-C4,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C4,Backend_Bound.Memory_Bound,21.25,% Slots,,,0.00,5.15,<==
30.261735631,S1-C4,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.15,
30.261735631,S1-C4,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.28,
30.261735631,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.30,% Clocks,,idq.ms_switches,0.00,5.28,
30.261735631,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.86,% Core_Clocks,,,0.00,5.28,
30.261735631,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.48,% Core_Clocks,,,0.00,5.28,
30.261735631,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C5,Frontend_Bound,39.56,% Slots,,,0.00,5.28,
30.261735631,S1-C5,Backend_Bound,27.96,% Slots,,,0.00,5.28,
30.261735631,S1-C5,Frontend_Bound.Frontend_Latency,22.51,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S1-C5,Frontend_Bound.Frontend_Bandwidth,63.88,% Slots,,,0.00,5.28,
30.261735631,S1-C5,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.15,
30.261735631,S1-C5,Backend_Bound.Core_Bound,14.12,% Slots,,,0.00,5.15,
30.261735631,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,0.00,5.28,
30.261735631,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.48,% Core_Clocks,,,0.00,5.29,
30.261735631,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.16,% Core_Clocks,,,0.00,5.28,<==
30.261735631,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
30.261735631,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C6,Frontend_Bound,33.99,% Slots,,,0.00,5.28,
30.261735631,S1-C6,Bad_Speculation,12.52,% Slots,,,0.00,5.28,
30.261735631,S1-C6,Backend_Bound,18.99,% Slots,,,0.00,5.28,
30.261735631,S1-C6,Retiring,35.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
30.261735631,S1-C6,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.28,
30.261735631,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.26,% Slots,,,0.00,5.28,
30.261735631,S1-C6,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C6,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.15,
30.261735631,S1-C6,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,5.28,<==
30.261735631,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.58,% Clocks,,,0.00,5.28,
30.261735631,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.28,
30.261735631,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
30.261735631,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C7,Frontend_Bound,32.51,% Slots,,,0.00,5.28,
30.261735631,S1-C7,Bad_Speculation,19.45,% Slots,,,0.00,5.28,
30.261735631,S1-C7,Backend_Bound,20.62,% Slots,,,0.00,5.28,
30.261735631,S1-C7,Frontend_Bound.Frontend_Bandwidth,40.47,% Slots,,,0.00,5.28,
30.261735631,S1-C7,Bad_Speculation.Branch_Mispredicts,19.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
30.261735631,S1-C7,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.15,
30.261735631,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.96,% Core_Clocks,,,0.00,5.28,<==
30.261735631,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.80,% Clocks,,,0.00,5.28,
30.261735631,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
30.261735631,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
30.261735631,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
30.261735631,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
30.261735631,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
31.762565082,S0-C0,Frontend_Bound,24.87,% Slots,,,0.00,5.32,<==
31.762565082,S0-C0,Backend_Bound,17.82,% Slots,,,0.00,5.32,
31.762565082,S0-C0,Retiring,24.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.762565082,S0-C0,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.20,% Slots,,,0.00,5.32,
31.762565082,S0-C0,Backend_Bound.Memory_Bound,58.09,% Slots,,,0.00,5.32,
31.762565082,S0-C0,Retiring.Microcode_Sequencer,7.91,% Slots,,idq.ms_uops,0.00,5.06,
31.762565082,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.06,
31.762565082,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
31.762565082,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.99,% Core_Clocks,,,0.00,5.32,
31.762565082,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
31.762565082,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C1,Frontend_Bound,24.01,% Slots,,,0.00,5.32,
31.762565082,S0-C1,Backend_Bound,59.66,% Slots,,,0.00,5.32,
31.762565082,S0-C1,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C1,Frontend_Bound.Frontend_Latency,29.96,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S0-C1,Retiring.Microcode_Sequencer,13.78,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.06,
31.762565082,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
31.762565082,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S0-C2,Frontend_Bound,43.42,% Slots,,,0.00,5.32,
31.762565082,S0-C2,Backend_Bound,32.63,% Slots,,,0.00,5.32,
31.762565082,S0-C2,Retiring,17.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C2,Frontend_Bound.Frontend_Latency,24.10,% Slots,,rs_events.empty_end,0.00,5.32,<==
31.762565082,S0-C2,Backend_Bound.Memory_Bound,18.63,% Slots,,,0.00,5.32,
31.762565082,S0-C2,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.32,
31.762565082,S0-C2,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.06,
31.762565082,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
31.762565082,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
31.762565082,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.11,% Clocks,,,0.00,5.33,
31.762565082,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C3,Frontend_Bound,49.30,% Slots,,,0.00,5.32,
31.762565082,S0-C3,Backend_Bound,26.03,% Slots,,,0.00,5.32,
31.762565082,S0-C3,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C3,Frontend_Bound.Frontend_Latency,49.61,% Slots,,rs_events.empty_end,0.00,5.32,<==
31.762565082,S0-C3,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.06,
31.762565082,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
31.762565082,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C4,Frontend_Bound,58.71,% Slots,,,0.00,5.32,
31.762565082,S0-C4,Backend_Bound,17.14,% Slots,,,0.00,5.32,
31.762565082,S0-C4,Retiring,15.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C4,Frontend_Bound.Frontend_Latency,24.41,% Slots,,rs_events.empty_end,0.00,5.32,<==
31.762565082,S0-C4,Backend_Bound.Memory_Bound,12.26,% Slots,,,0.00,5.32,
31.762565082,S0-C4,Retiring.Microcode_Sequencer,10.67,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.06,
31.762565082,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
31.762565082,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.762565082,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C5,Frontend_Bound,43.74,% Slots,,,0.00,5.31,
31.762565082,S0-C5,Backend_Bound,33.20,% Slots,,,0.00,5.31,
31.762565082,S0-C5,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C5,Frontend_Bound.Frontend_Latency,28.43,% Slots,,rs_events.empty_end,0.00,5.31,<==
31.762565082,S0-C5,Backend_Bound.Memory_Bound,21.86,% Slots,,,0.00,5.31,
31.762565082,S0-C5,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.31,
31.762565082,S0-C5,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.06,
31.762565082,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.762565082,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.41,% Clocks,,,0.00,5.33,
31.762565082,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S0-C6,Frontend_Bound,43.02,% Slots,,,0.00,5.32,
31.762565082,S0-C6,Backend_Bound,33.66,% Slots,,,0.00,5.32,
31.762565082,S0-C6,Retiring,15.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C6,Frontend_Bound.Frontend_Latency,30.40,% Slots,,rs_events.empty_end,0.00,5.32,<==
31.762565082,S0-C6,Backend_Bound.Memory_Bound,23.53,% Slots,,,0.00,5.32,
31.762565082,S0-C6,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.32,
31.762565082,S0-C6,Retiring.Microcode_Sequencer,11.94,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.06,
31.762565082,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.762565082,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.47,% Clocks,,,0.00,5.33,
31.762565082,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S0-C7,Frontend_Bound,38.46,% Slots,,,0.00,5.32,
31.762565082,S0-C7,Backend_Bound,38.27,% Slots,,,0.00,5.32,
31.762565082,S0-C7,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S0-C7,Frontend_Bound.Frontend_Latency,60.97,% Slots,,rs_events.empty_end,0.00,5.32,<==
31.762565082,S0-C7,Backend_Bound.Memory_Bound,56.10,% Slots,,,0.00,5.32,
31.762565082,S0-C7,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.07,
31.762565082,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
31.762565082,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.07,
31.762565082,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.762565082,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
31.762565082,S1-C0,Frontend_Bound,41.69,% Slots,,,0.00,5.32,
31.762565082,S1-C0,Backend_Bound,35.13,% Slots,,,0.00,5.32,
31.762565082,S1-C0,Retiring,10.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S1-C0,Frontend_Bound.Frontend_Latency,26.60,% Slots,,rs_events.empty_end,0.00,5.32,<==
31.762565082,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,,,0.00,5.32,
31.762565082,S1-C0,Backend_Bound.Memory_Bound,24.57,% Slots,,,0.00,5.32,
31.762565082,S1-C0,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.32,
31.762565082,S1-C0,Retiring.Microcode_Sequencer,7.32,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.06,
31.762565082,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.55,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.27,% Core_Clocks,,,0.00,5.32,
31.762565082,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
31.762565082,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.21,% Clocks,,,0.00,5.33,
31.762565082,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C1,Frontend_Bound,32.14,% Slots,,,0.00,5.32,<==
31.762565082,S1-C1,Backend_Bound,19.67,% Slots,,,0.00,5.32,
31.762565082,S1-C1,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.84,% Slots,,,0.00,5.32,
31.762565082,S1-C1,Backend_Bound.Memory_Bound,11.80,% Slots,,,0.00,5.32,
31.762565082,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.06,
31.762565082,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.97,% Core_Clocks,,,0.00,5.32,
31.762565082,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C2,Frontend_Bound,31.95,% Slots,,,0.00,5.32,
31.762565082,S1-C2,Backend_Bound,33.39,% Slots,,,0.00,5.32,
31.762565082,S1-C2,Retiring,18.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S1-C2,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C2,Frontend_Bound.Frontend_Bandwidth,85.79,% Slots,,,0.00,5.32,
31.762565082,S1-C2,Backend_Bound.Memory_Bound,12.91,% Slots,,,0.00,5.32,
31.762565082,S1-C2,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.32,<==
31.762565082,S1-C2,Retiring.Microcode_Sequencer,14.49,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.06,
31.762565082,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.26,% Core_Clocks,,,0.00,5.32,
31.762565082,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,22.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.762565082,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C3,Frontend_Bound,36.51,% Slots,,,0.00,5.32,
31.762565082,S1-C3,Backend_Bound,39.74,% Slots,,,0.00,5.32,
31.762565082,S1-C3,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S1-C3,Frontend_Bound.Frontend_Latency,38.42,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C3,Backend_Bound.Memory_Bound,33.03,% Slots,,,0.00,5.32,
31.762565082,S1-C3,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.06,
31.762565082,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,<==
31.762565082,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C4,Frontend_Bound,28.25,% Slots,,,0.00,5.32,
31.762565082,S1-C4,Backend_Bound,46.58,% Slots,,,0.00,5.32,<==
31.762565082,S1-C4,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S1-C4,Frontend_Bound.Frontend_Latency,23.39,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C4,Frontend_Bound.Frontend_Bandwidth,41.18,% Slots,,,0.00,5.32,
31.762565082,S1-C4,Backend_Bound.Memory_Bound,23.63,% Slots,,,0.00,5.32,
31.762565082,S1-C4,Backend_Bound.Core_Bound,22.95,% Slots,,,0.00,5.32,
31.762565082,S1-C4,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.06,
31.762565082,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.17,% Core_Clocks,,,0.00,5.32,
31.762565082,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
31.762565082,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.43,% Clocks,,,0.00,5.33,
31.762565082,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C5,Frontend_Bound,35.81,% Slots,,,0.00,5.32,
31.762565082,S1-C5,Backend_Bound,40.25,% Slots,,,0.00,5.32,
31.762565082,S1-C5,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S1-C5,Frontend_Bound.Frontend_Latency,33.38,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C5,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.32,
31.762565082,S1-C5,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.32,
31.762565082,S1-C5,Retiring.Microcode_Sequencer,9.05,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.06,
31.762565082,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.38,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,<==
31.762565082,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C6,Frontend_Bound,33.12,% Slots,,,0.00,5.32,
31.762565082,S1-C6,Backend_Bound,42.73,% Slots,,,0.00,5.32,
31.762565082,S1-C6,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
31.762565082,S1-C6,Frontend_Bound.Frontend_Latency,27.19,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C6,Backend_Bound.Memory_Bound,28.35,% Slots,,,0.00,5.32,
31.762565082,S1-C6,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.32,
31.762565082,S1-C6,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.05,
31.762565082,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.06,
31.762565082,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
31.762565082,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.17,% Clocks,,,0.00,5.33,
31.762565082,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C7,Frontend_Bound,36.99,% Slots,,,0.00,5.32,
31.762565082,S1-C7,Backend_Bound,39.15,% Slots,,,0.00,5.32,
31.762565082,S1-C7,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.762565082,S1-C7,Frontend_Bound.Frontend_Latency,20.98,% Slots,,rs_events.empty_end,0.00,5.32,
31.762565082,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.94,% Slots,,,0.00,5.32,
31.762565082,S1-C7,Backend_Bound.Memory_Bound,23.11,% Slots,,,0.00,5.32,
31.762565082,S1-C7,Backend_Bound.Core_Bound,16.03,% Slots,,,0.00,5.32,
31.762565082,S1-C7,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.06,
31.762565082,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.06,
31.762565082,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
31.762565082,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.71,% Clocks,,idq.ms_switches,0.00,5.06,
31.762565082,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.56,% Core_Clocks,,,0.00,5.32,
31.762565082,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,<==
31.762565082,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
31.762565082,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.11,% Clocks,,,0.00,5.33,
31.762565082,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
31.762565082,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
31.762565082,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
31.762565082,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
31.762565082,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C0,Backend_Bound,69.18,% Slots,,,0.00,5.06,
33.266055376,S0-C0,Retiring,32.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.266055376,S0-C0,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.34,
33.266055376,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.16,% Clocks,,idq.ms_switches,0.00,5.33,
33.266055376,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
33.266055376,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C1,Frontend_Bound,37.01,% Slots,,,0.00,5.06,
33.266055376,S0-C1,Backend_Bound,37.10,% Slots,,,0.00,5.06,
33.266055376,S0-C1,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S0-C1,Frontend_Bound.Frontend_Latency,31.93,% Slots,,rs_events.empty_end,0.00,5.06,
33.266055376,S0-C1,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.06,
33.266055376,S0-C1,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.06,
33.266055376,S0-C1,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
33.266055376,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C2,Frontend_Bound,31.72,% Slots,,,0.00,5.07,
33.266055376,S0-C2,Backend_Bound,45.57,% Slots,,,0.00,5.07,
33.266055376,S0-C2,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S0-C2,Frontend_Bound.Frontend_Latency,33.08,% Slots,,rs_events.empty_end,0.00,5.07,
33.266055376,S0-C2,Backend_Bound.Memory_Bound,31.19,% Slots,,,0.00,5.07,<==
33.266055376,S0-C2,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.07,
33.266055376,S0-C2,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.32,
33.266055376,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
33.266055376,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C3,Frontend_Bound,37.76,% Slots,,,0.00,5.06,
33.266055376,S0-C3,Backend_Bound,38.13,% Slots,,,0.00,5.06,
33.266055376,S0-C3,Retiring,33.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S0-C3,Frontend_Bound.Frontend_Latency,30.01,% Slots,,rs_events.empty_end,0.00,5.06,
33.266055376,S0-C3,Backend_Bound.Memory_Bound,25.39,% Slots,,,0.00,5.06,
33.266055376,S0-C3,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.06,
33.266055376,S0-C3,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.33,
33.266055376,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.65,% Clocks,,idq.ms_switches,0.00,5.33,
33.266055376,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.266055376,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.266055376,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C4,Frontend_Bound,36.03,% Slots,,,0.00,5.07,
33.266055376,S0-C4,Backend_Bound,40.65,% Slots,,,0.00,5.07,
33.266055376,S0-C4,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S0-C4,Frontend_Bound.Frontend_Latency,34.86,% Slots,,rs_events.empty_end,0.00,5.07,
33.266055376,S0-C4,Backend_Bound.Memory_Bound,35.29,% Slots,,,0.00,5.07,
33.266055376,S0-C4,Retiring.Microcode_Sequencer,13.87,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.32,
33.266055376,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.266055376,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.266055376,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C5,Frontend_Bound,35.39,% Slots,,,0.00,5.07,
33.266055376,S0-C5,Backend_Bound,42.82,% Slots,,,0.00,5.07,
33.266055376,S0-C5,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.266055376,S0-C5,Frontend_Bound.Frontend_Latency,32.44,% Slots,,rs_events.empty_end,0.00,5.07,
33.266055376,S0-C5,Backend_Bound.Memory_Bound,37.18,% Slots,,,0.00,5.07,
33.266055376,S0-C5,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.34,
33.266055376,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.32,
33.266055376,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.63,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.266055376,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C6,Frontend_Bound,40.41,% Slots,,,0.00,5.07,
33.266055376,S0-C6,Backend_Bound,35.67,% Slots,,,0.00,5.07,
33.266055376,S0-C6,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S0-C6,Frontend_Bound.Frontend_Latency,29.45,% Slots,,rs_events.empty_end,0.00,5.07,<==
33.266055376,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.78,% Slots,,,0.00,5.07,
33.266055376,S0-C6,Backend_Bound.Memory_Bound,23.85,% Slots,,,0.00,5.07,
33.266055376,S0-C6,Backend_Bound.Core_Bound,11.82,% Slots,,,0.00,5.07,
33.266055376,S0-C6,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.23,% Clocks,,,0.00,5.32,
33.266055376,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.98,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.12,% Core_Clocks,,,0.00,5.32,
33.266055376,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
33.266055376,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C7,Backend_Bound,67.86,% Slots,,,0.00,5.07,
33.266055376,S0-C7,Retiring,15.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S0-C7,Backend_Bound.Memory_Bound,39.25,% Slots,,,0.00,5.07,<==
33.266055376,S0-C7,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.07,
33.266055376,S0-C7,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
33.266055376,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.266055376,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C0,Frontend_Bound,20.18,% Slots,,,0.00,5.07,
33.266055376,S1-C0,Backend_Bound,49.47,% Slots,,,0.00,5.07,
33.266055376,S1-C0,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S1-C0,Backend_Bound.Memory_Bound,33.98,% Slots,,,0.00,5.07,
33.266055376,S1-C0,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.07,
33.266055376,S1-C0,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
33.266055376,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C1,Frontend_Bound,35.27,% Slots,,,0.00,5.07,<==
33.266055376,S1-C1,Bad_Speculation,10.31,% Slots,,,0.00,5.07,
33.266055376,S1-C1,Backend_Bound,12.07,% Slots,,,0.00,5.07,
33.266055376,S1-C1,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.07,
33.266055376,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.07,
33.266055376,S1-C1,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.07,
33.266055376,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.32,
33.266055376,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.36,% Core_Clocks,,,0.00,5.32,
33.266055376,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C2,Frontend_Bound,30.06,% Slots,,,0.00,5.33,
33.266055376,S1-C2,Backend_Bound,34.37,% Slots,,,0.00,5.33,
33.266055376,S1-C2,Frontend_Bound.Frontend_Latency,21.76,% Slots,,rs_events.empty_end,0.00,5.12,
33.266055376,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.32,% Slots,,,0.00,5.07,
33.266055376,S1-C2,Backend_Bound.Memory_Bound,34.57,% Slots,,,0.00,5.08,
33.266055376,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.15,% Clocks,,,0.00,5.32,
33.266055376,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.266055376,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.80,% Core_Clocks,,,0.00,5.32,
33.266055376,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
33.266055376,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C3,Frontend_Bound,34.35,% Slots,,,0.00,5.33,
33.266055376,S1-C3,Backend_Bound,40.01,% Slots,,,0.00,5.33,
33.266055376,S1-C3,Retiring,19.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S1-C3,Frontend_Bound.Frontend_Latency,39.50,% Slots,,rs_events.empty_end,0.00,5.12,
33.266055376,S1-C3,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.08,
33.266055376,S1-C3,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.08,<==
33.266055376,S1-C3,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.06,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
33.266055376,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C4,Frontend_Bound,36.28,% Slots,,,0.00,5.33,
33.266055376,S1-C4,Backend_Bound,38.73,% Slots,,,0.00,5.33,
33.266055376,S1-C4,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S1-C4,Frontend_Bound.Frontend_Latency,35.22,% Slots,,rs_events.empty_end,0.00,5.11,
33.266055376,S1-C4,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.08,
33.266055376,S1-C4,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.08,
33.266055376,S1-C4,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.32,
33.266055376,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.266055376,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C5,Frontend_Bound,36.09,% Slots,,,0.00,5.33,
33.266055376,S1-C5,Backend_Bound,39.33,% Slots,,,0.00,5.33,
33.266055376,S1-C5,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S1-C5,Frontend_Bound.Frontend_Latency,34.42,% Slots,,rs_events.empty_end,0.00,5.12,
33.266055376,S1-C5,Backend_Bound.Memory_Bound,25.26,% Slots,,,0.00,5.08,
33.266055376,S1-C5,Backend_Bound.Core_Bound,14.07,% Slots,,,0.00,5.08,
33.266055376,S1-C5,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.32,
33.266055376,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.266055376,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.266055376,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C6,Frontend_Bound,33.76,% Slots,,,0.00,5.33,
33.266055376,S1-C6,Backend_Bound,41.32,% Slots,,,0.00,5.33,
33.266055376,S1-C6,Retiring,22.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S1-C6,Frontend_Bound.Frontend_Latency,28.88,% Slots,,rs_events.empty_end,0.00,5.12,
33.266055376,S1-C6,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.08,
33.266055376,S1-C6,Backend_Bound.Core_Bound,15.86,% Slots,,,0.00,5.08,
33.266055376,S1-C6,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.32,
33.266055376,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.266055376,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.266055376,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C7,Frontend_Bound,36.96,% Slots,,,0.00,5.33,
33.266055376,S1-C7,Backend_Bound,38.96,% Slots,,,0.00,5.33,
33.266055376,S1-C7,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
33.266055376,S1-C7,Frontend_Bound.Frontend_Latency,50.16,% Slots,,rs_events.empty_end,0.00,5.12,
33.266055376,S1-C7,Retiring.Microcode_Sequencer,8.37,% Slots,,idq.ms_uops,0.00,5.33,
33.266055376,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.32,
33.266055376,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.266055376,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.32,
33.266055376,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
33.266055376,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
33.266055376,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
33.266055376,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
33.266055376,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
33.266055376,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
34.771001677,S0-C0,Frontend_Bound,23.43,% Slots,,,0.00,5.05,
34.771001677,S0-C0,Backend_Bound,25.95,% Slots,,,0.00,5.05,
34.771001677,S0-C0,Retiring,29.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.48,% Slots,,,0.00,5.05,
34.771001677,S0-C0,Backend_Bound.Memory_Bound,22.34,% Slots,,,0.00,5.05,
34.771001677,S0-C0,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.31,<==
34.771001677,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.22,% Core_Clocks,,,0.00,5.31,
34.771001677,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
34.771001677,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
34.771001677,S0-C1,Frontend_Bound,31.97,% Slots,,,0.00,5.04,
34.771001677,S0-C1,Backend_Bound,44.75,% Slots,,,0.00,5.04,
34.771001677,S0-C1,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
34.771001677,S0-C1,Frontend_Bound.Frontend_Latency,42.06,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S0-C1,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.04,
34.771001677,S0-C1,Backend_Bound.Core_Bound,27.99,% Slots,,,0.00,5.04,
34.771001677,S0-C1,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.3,
34.771001677,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.31,
34.771001677,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
34.771001677,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.44,% Clocks,,,0.00,5.3,<==
34.771001677,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
34.771001677,S0-C2,Frontend_Bound,40.70,% Slots,,,0.00,5.04,
34.771001677,S0-C2,Backend_Bound,32.85,% Slots,,,0.00,5.04,
34.771001677,S0-C2,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C2,Frontend_Bound.Frontend_Latency,48.14,% Slots,,rs_events.empty_end,0.00,5.04,<==
34.771001677,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.25,% Slots,,,0.00,5.04,
34.771001677,S0-C2,Backend_Bound.Memory_Bound,69.59,% Slots,,,0.00,5.04,
34.771001677,S0-C2,Retiring.Microcode_Sequencer,11.45,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.31,
34.771001677,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.70,% Core_Clocks,,,0.00,5.32,
34.771001677,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
34.771001677,S0-C3,Frontend_Bound,32.32,% Slots,,,0.00,5.04,
34.771001677,S0-C3,Backend_Bound,45.32,% Slots,,,0.00,5.04,<==
34.771001677,S0-C3,Retiring,15.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C3,Frontend_Bound.Frontend_Latency,36.66,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S0-C3,Backend_Bound.Memory_Bound,21.75,% Slots,,,0.00,5.04,
34.771001677,S0-C3,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.04,
34.771001677,S0-C3,Retiring.Microcode_Sequencer,10.37,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.31,
34.771001677,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.46,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
34.771001677,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
34.771001677,S0-C4,Frontend_Bound,35.78,% Slots,,,0.00,5.04,
34.771001677,S0-C4,Backend_Bound,39.47,% Slots,,,0.00,5.04,
34.771001677,S0-C4,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C4,Frontend_Bound.Frontend_Latency,31.49,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S0-C4,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.04,
34.771001677,S0-C4,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.04,
34.771001677,S0-C4,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.31,
34.771001677,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
34.771001677,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.64,% Clocks,,,0.00,5.3,
34.771001677,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
34.771001677,S0-C5,Frontend_Bound,38.10,% Slots,,,0.00,5.04,
34.771001677,S0-C5,Backend_Bound,38.53,% Slots,,,0.00,5.04,
34.771001677,S0-C5,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C5,Frontend_Bound.Frontend_Latency,32.10,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S0-C5,Backend_Bound.Memory_Bound,25.34,% Slots,,,0.00,5.04,<==
34.771001677,S0-C5,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.04,
34.771001677,S0-C5,Retiring.Microcode_Sequencer,12.91,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.86,% Clocks,,,0.00,5.31,
34.771001677,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.01,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C6,Frontend_Bound,40.27,% Slots,,,0.00,5.04,
34.771001677,S0-C6,Backend_Bound,36.48,% Slots,,,0.00,5.04,
34.771001677,S0-C6,Retiring,15.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C6,Frontend_Bound.Frontend_Latency,32.48,% Slots,,rs_events.empty_end,0.00,5.04,<==
34.771001677,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.64,% Slots,,,0.00,5.04,
34.771001677,S0-C6,Backend_Bound.Memory_Bound,23.99,% Slots,,,0.00,5.04,
34.771001677,S0-C6,Backend_Bound.Core_Bound,12.49,% Slots,,,0.00,5.04,
34.771001677,S0-C6,Retiring.Microcode_Sequencer,12.01,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.31,
34.771001677,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.85,% Core_Clocks,,,0.00,5.17,
34.771001677,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C7,Frontend_Bound,22.30,% Slots,,,0.00,5.04,
34.771001677,S0-C7,Backend_Bound,62.01,% Slots,,,0.00,5.04,
34.771001677,S0-C7,Retiring,16.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S0-C7,Frontend_Bound.Frontend_Latency,24.37,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S0-C7,Backend_Bound.Memory_Bound,55.60,% Slots,,,0.00,5.04,
34.771001677,S0-C7,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.27,% Clocks,,,0.00,5.31,
34.771001677,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.61,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
34.771001677,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
34.771001677,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C0,Frontend_Bound,21.96,% Slots,,,0.00,5.04,
34.771001677,S1-C0,Backend_Bound,63.13,% Slots,,,0.00,5.04,<==
34.771001677,S1-C0,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C0,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C0,Backend_Bound.Memory_Bound,29.16,% Slots,,,0.00,5.04,
34.771001677,S1-C0,Backend_Bound.Core_Bound,33.98,% Slots,,,0.00,5.04,
34.771001677,S1-C0,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.32,
34.771001677,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.32,
34.771001677,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.35,% Clocks,,,0.00,5.29,
34.771001677,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C1,Frontend_Bound,34.16,% Slots,,,0.00,5.04,<==
34.771001677,S1-C1,Backend_Bound,11.69,% Slots,,,0.00,5.04,
34.771001677,S1-C1,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.20,% Slots,,,0.00,5.04,
34.771001677,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.32,
34.771001677,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.12,% Core_Clocks,,,0.00,5.18,
34.771001677,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C2,Frontend_Bound,34.38,% Slots,,,0.00,5.04,
34.771001677,S1-C2,Backend_Bound,42.71,% Slots,,,0.00,5.04,
34.771001677,S1-C2,Retiring,26.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C2,Frontend_Bound.Frontend_Latency,36.55,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C2,Backend_Bound.Memory_Bound,33.26,% Slots,,,0.00,5.04,<==
34.771001677,S1-C2,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.32,
34.771001677,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
34.771001677,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C3,Frontend_Bound,36.54,% Slots,,,0.00,5.04,
34.771001677,S1-C3,Backend_Bound,40.04,% Slots,,,0.00,5.04,
34.771001677,S1-C3,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C3,Frontend_Bound.Frontend_Latency,32.34,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.01,% Slots,,,0.00,5.04,
34.771001677,S1-C3,Backend_Bound.Memory_Bound,37.30,% Slots,,,0.00,5.04,
34.771001677,S1-C3,Retiring.Microcode_Sequencer,11.86,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.32,
34.771001677,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.32,
34.771001677,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.18,% Core_Clocks,,,0.00,5.18,
34.771001677,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
34.771001677,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C4,Frontend_Bound,38.02,% Slots,,,0.00,5.03,
34.771001677,S1-C4,Backend_Bound,39.20,% Slots,,,0.00,5.03,
34.771001677,S1-C4,Retiring,13.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C4,Frontend_Bound.Frontend_Latency,31.42,% Slots,,rs_events.empty_end,0.00,5.03,
34.771001677,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.63,% Slots,,,0.00,5.03,
34.771001677,S1-C4,Backend_Bound.Memory_Bound,31.62,% Slots,,,0.00,5.03,
34.771001677,S1-C4,Retiring.Microcode_Sequencer,8.28,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.31,
34.771001677,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.31,
34.771001677,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.64,% Core_Clocks,,,0.00,5.18,
34.771001677,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
34.771001677,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
34.771001677,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
34.771001677,S1-C5,Frontend_Bound,34.95,% Slots,,,0.00,5.04,
34.771001677,S1-C5,Backend_Bound,42.06,% Slots,,,0.00,5.04,
34.771001677,S1-C5,Retiring,13.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C5,Frontend_Bound.Frontend_Latency,46.26,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C5,Backend_Bound.Memory_Bound,50.56,% Slots,,,0.00,5.04,
34.771001677,S1-C5,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.32,
34.771001677,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.32,
34.771001677,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
34.771001677,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
34.771001677,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C6,Frontend_Bound,31.60,% Slots,,,0.00,5.04,
34.771001677,S1-C6,Backend_Bound,45.18,% Slots,,,0.00,5.04,
34.771001677,S1-C6,Retiring,13.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C6,Frontend_Bound.Frontend_Latency,38.91,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C6,Backend_Bound.Memory_Bound,37.41,% Slots,,,0.00,5.04,
34.771001677,S1-C6,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.32,
34.771001677,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.32,
34.771001677,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
34.771001677,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
34.771001677,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C7,Frontend_Bound,32.63,% Slots,,,0.00,5.04,
34.771001677,S1-C7,Backend_Bound,44.76,% Slots,,,0.00,5.04,
34.771001677,S1-C7,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
34.771001677,S1-C7,Frontend_Bound.Frontend_Latency,52.62,% Slots,,rs_events.empty_end,0.00,5.04,
34.771001677,S1-C7,Retiring.Microcode_Sequencer,13.44,% Slots,,idq.ms_uops,0.00,5.31,
34.771001677,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.32,
34.771001677,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
34.771001677,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.32,
34.771001677,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
34.771001677,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
34.771001677,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
34.771001677,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
34.771001677,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
34.771001677,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
36.275458137,S0-C0,Frontend_Bound,34.98,% Slots,,,0.00,5.32,
36.275458137,S0-C0,Backend_Bound,22.16,% Slots,,,0.00,5.32,
36.275458137,S0-C0,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,0.00,5.31,<==
36.275458137,S0-C0,Backend_Bound.Memory_Bound,17.89,% Slots,,,0.00,5.21,
36.275458137,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.97,% Clocks,,,0.00,5.32,
36.275458137,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
36.275458137,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C1,Frontend_Bound,21.72,% Slots,,,0.00,5.32,
36.275458137,S0-C1,Bad_Speculation,11.76,% Slots,,,0.00,5.32,
36.275458137,S0-C1,Backend_Bound,30.89,% Slots,,,0.00,5.32,
36.275458137,S0-C1,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.32,
36.275458137,S0-C1,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S0-C1,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.21,<==
36.275458137,S0-C1,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.21,
36.275458137,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.32,
36.275458137,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
36.275458137,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
36.275458137,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C2,Frontend_Bound,32.82,% Slots,,,0.00,5.32,
36.275458137,S0-C2,Bad_Speculation,15.32,% Slots,,,0.00,5.32,
36.275458137,S0-C2,Backend_Bound,16.10,% Slots,,,0.00,5.32,
36.275458137,S0-C2,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.31,<==
36.275458137,S0-C2,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S0-C2,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.22,
36.275458137,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.32,
36.275458137,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
36.275458137,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C3,Frontend_Bound,28.56,% Slots,,,0.00,5.32,
36.275458137,S0-C3,Bad_Speculation,10.78,% Slots,,,0.00,5.32,
36.275458137,S0-C3,Backend_Bound,23.20,% Slots,,,0.00,5.32,
36.275458137,S0-C3,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.31,<==
36.275458137,S0-C3,Bad_Speculation.Branch_Mispredicts,10.63,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S0-C3,Backend_Bound.Memory_Bound,16.55,% Slots,,,0.00,5.22,
36.275458137,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.98,% Clocks,,,0.00,5.32,
36.275458137,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
36.275458137,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.51,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
36.275458137,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C4,Frontend_Bound,27.93,% Slots,,,0.00,5.32,
36.275458137,S0-C4,Backend_Bound,33.37,% Slots,,,0.00,5.32,
36.275458137,S0-C4,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.32,
36.275458137,S0-C4,Backend_Bound.Memory_Bound,27.53,% Slots,,,0.00,5.22,
36.275458137,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.32,
36.275458137,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
36.275458137,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
36.275458137,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C5,Frontend_Bound,29.39,% Slots,,,0.00,5.32,
36.275458137,S0-C5,Bad_Speculation,13.30,% Slots,,,0.00,5.32,
36.275458137,S0-C5,Backend_Bound,24.73,% Slots,,,0.00,5.32,
36.275458137,S0-C5,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.275458137,S0-C5,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S0-C5,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.22,
36.275458137,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.45,% Clocks,,,0.00,5.31,
36.275458137,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
36.275458137,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
36.275458137,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C6,Frontend_Bound,26.83,% Slots,,,0.00,5.32,
36.275458137,S0-C6,Bad_Speculation,12.38,% Slots,,,0.00,5.32,
36.275458137,S0-C6,Backend_Bound,30.73,% Slots,,,0.00,5.32,
36.275458137,S0-C6,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.31,
36.275458137,S0-C6,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S0-C6,Backend_Bound.Memory_Bound,20.05,% Slots,,,0.00,5.23,<==
36.275458137,S0-C6,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.23,
36.275458137,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.32,
36.275458137,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
36.275458137,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
36.275458137,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C7,Frontend_Bound,33.24,% Slots,,,0.00,5.33,
36.275458137,S0-C7,Bad_Speculation,12.03,% Slots,,,0.00,5.33,
36.275458137,S0-C7,Backend_Bound,29.51,% Slots,,,0.00,5.33,
36.275458137,S0-C7,Frontend_Bound.Frontend_Latency,26.62,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.275458137,S0-C7,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S0-C7,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.23,
36.275458137,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.23,% Clocks,,,0.00,5.32,
36.275458137,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
36.275458137,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
36.275458137,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C0,Frontend_Bound,26.95,% Slots,,,0.00,5.33,
36.275458137,S1-C0,Bad_Speculation,13.89,% Slots,,,0.00,5.33,
36.275458137,S1-C0,Backend_Bound,24.84,% Slots,,,0.00,5.33,
36.275458137,S1-C0,Frontend_Bound.Frontend_Latency,26.69,% Slots,,rs_events.empty_end,0.00,5.32,
36.275458137,S1-C0,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S1-C0,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.23,
36.275458137,S1-C0,Backend_Bound.Core_Bound,10.00,% Slots,,,0.00,5.23,
36.275458137,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
36.275458137,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
36.275458137,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
36.275458137,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.75,% Clocks,,,0.00,5.32,
36.275458137,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C1,Frontend_Bound,30.03,% Slots,,,0.00,5.33,
36.275458137,S1-C1,Backend_Bound,22.48,% Slots,,,0.00,5.33,
36.275458137,S1-C1,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.275458137,S1-C1,Backend_Bound.Memory_Bound,18.88,% Slots,,,0.00,5.23,
36.275458137,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.32,
36.275458137,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
36.275458137,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
36.275458137,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C2,Frontend_Bound,29.48,% Slots,,,0.00,5.32,
36.275458137,S1-C2,Backend_Bound,28.60,% Slots,,,0.00,5.32,
36.275458137,S1-C2,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.275458137,S1-C2,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.23,
36.275458137,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.20,% Clocks,,,0.00,5.32,
36.275458137,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
36.275458137,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C3,Frontend_Bound,26.47,% Slots,,,0.00,5.33,
36.275458137,S1-C3,Bad_Speculation,12.44,% Slots,,,0.00,5.33,
36.275458137,S1-C3,Backend_Bound,26.64,% Slots,,,0.00,5.33,
36.275458137,S1-C3,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.32,
36.275458137,S1-C3,Bad_Speculation.Branch_Mispredicts,12.30,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S1-C3,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.24,<==
36.275458137,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.32,
36.275458137,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
36.275458137,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.30,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
36.275458137,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C4,Frontend_Bound,24.45,% Slots,,,0.00,5.32,
36.275458137,S1-C4,Bad_Speculation,15.29,% Slots,,,0.00,5.32,
36.275458137,S1-C4,Backend_Bound,23.83,% Slots,,,0.00,5.32,
36.275458137,S1-C4,Frontend_Bound.Frontend_Latency,18.49,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.275458137,S1-C4,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S1-C4,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.24,
36.275458137,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.32,
36.275458137,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
36.275458137,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
36.275458137,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C5,Frontend_Bound,29.44,% Slots,,,0.00,5.33,
36.275458137,S1-C5,Bad_Speculation,10.42,% Slots,,,0.00,5.33,
36.275458137,S1-C5,Backend_Bound,21.38,% Slots,,,0.00,5.33,
36.275458137,S1-C5,Frontend_Bound.Frontend_Latency,24.70,% Slots,,rs_events.empty_end,0.00,5.32,<==
36.275458137,S1-C5,Bad_Speculation.Branch_Mispredicts,10.23,% Slots,,br_misp_retired.all_branches,0.00,5.05,
36.275458137,S1-C5,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.24,
36.275458137,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.32,
36.275458137,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
36.275458137,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
36.275458137,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C6,Frontend_Bound,27.58,% Slots,,,0.00,5.33,
36.275458137,S1-C6,Bad_Speculation,10.88,% Slots,,,0.00,5.33,
36.275458137,S1-C6,Backend_Bound,20.05,% Slots,,,0.00,5.33,
36.275458137,S1-C6,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.32,
36.275458137,S1-C6,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,5.06,
36.275458137,S1-C6,Backend_Bound.Memory_Bound,12.63,% Slots,,,0.00,5.25,
36.275458137,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.32,
36.275458137,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
36.275458137,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
36.275458137,S1-C7,Frontend_Bound,29.62,% Slots,,,0.00,5.33,
36.275458137,S1-C7,Bad_Speculation,10.85,% Slots,,,0.00,5.33,
36.275458137,S1-C7,Backend_Bound,23.97,% Slots,,,0.00,5.33,
36.275458137,S1-C7,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.32,
36.275458137,S1-C7,Bad_Speculation.Branch_Mispredicts,10.76,% Slots,,br_misp_retired.all_branches,0.00,5.05,
36.275458137,S1-C7,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.25,
36.275458137,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.32,
36.275458137,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
36.275458137,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
36.275458137,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
36.275458137,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
36.275458137,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
36.275458137,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
36.275458137,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
36.275458137,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
36.275458137,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
37.679091501,S0-C0,Frontend_Bound,29.94,% Slots,,,0.00,5.11,
37.679091501,S0-C0,Backend_Bound,21.71,% Slots,,,0.00,5.11,
37.679091501,S0-C0,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.11,
37.679091501,S0-C0,Frontend_Bound.Frontend_Bandwidth,44.13,% Slots,,,0.00,5.11,
37.679091501,S0-C0,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.11,
37.679091501,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.39,% Clocks,,,0.00,5.12,
37.679091501,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.36,% Clocks,,itlb_misses.walk_completed,0.00,5.12,
37.679091501,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.42,% Core_Clocks,,,0.00,5.4,<==
37.679091501,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C1,Frontend_Bound,34.52,% Slots,,,0.00,5.12,
37.679091501,S0-C1,Backend_Bound,41.50,% Slots,,,0.00,5.12,<==
37.679091501,S0-C1,Retiring,25.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
37.679091501,S0-C1,Frontend_Bound.Frontend_Latency,18.27,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S0-C1,Backend_Bound.Memory_Bound,23.16,% Slots,,,0.00,5.12,
37.679091501,S0-C1,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.12,
37.679091501,S0-C1,Retiring.Microcode_Sequencer,6.10,% Slots,,idq.ms_uops,0.00,5.11,
37.679091501,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.72,% Clocks,,,0.00,5.12,
37.679091501,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.22,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,20.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
37.679091501,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
37.679091501,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C2,Frontend_Bound,55.49,% Slots,,,0.00,5.12,
37.679091501,S0-C2,Backend_Bound,17.30,% Slots,,,0.00,5.12,
37.679091501,S0-C2,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
37.679091501,S0-C2,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S0-C2,Frontend_Bound.Frontend_Bandwidth,34.11,% Slots,,,0.00,5.12,
37.679091501,S0-C2,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.12,
37.679091501,S0-C2,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.11,
37.679091501,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.12,
37.679091501,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.32,% Core_Clocks,,,0.00,5.41,<==
37.679091501,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
37.679091501,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
37.679091501,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C3,Frontend_Bound,32.91,% Slots,,,0.00,5.12,
37.679091501,S0-C3,Backend_Bound,46.17,% Slots,,,0.00,5.12,
37.679091501,S0-C3,Retiring,17.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S0-C3,Frontend_Bound.Frontend_Latency,18.48,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S0-C3,Backend_Bound.Memory_Bound,28.17,% Slots,,,0.00,5.11,
37.679091501,S0-C3,Backend_Bound.Core_Bound,18.00,% Slots,,,0.00,5.11,
37.679091501,S0-C3,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.17,% Clocks,,,0.00,5.12,
37.679091501,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.26,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
37.679091501,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
37.679091501,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C4,Frontend_Bound,61.27,% Slots,,,0.00,5.12,
37.679091501,S0-C4,Bad_Speculation,11.12,% Slots,,,0.00,5.12,
37.679091501,S0-C4,Backend_Bound,11.27,% Slots,,,0.00,5.12,
37.679091501,S0-C4,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S0-C4,Frontend_Bound.Frontend_Bandwidth,48.42,% Slots,,,0.00,5.12,
37.679091501,S0-C4,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C4,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.48,% Core_Clocks,,,0.00,5.4,<==
37.679091501,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C5,Frontend_Bound,51.65,% Slots,,,0.00,5.12,
37.679091501,S0-C5,Backend_Bound,25.63,% Slots,,,0.00,5.12,
37.679091501,S0-C5,Retiring,15.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S0-C5,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S0-C5,Frontend_Bound.Frontend_Bandwidth,31.58,% Slots,,,0.00,5.12,
37.679091501,S0-C5,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.12,
37.679091501,S0-C5,Retiring.Microcode_Sequencer,12.43,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.10,% Clocks,,,0.00,5.12,
37.679091501,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.70,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.32,% Core_Clocks,,,0.00,5.41,<==
37.679091501,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
37.679091501,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C6,Frontend_Bound,54.07,% Slots,,,0.00,5.12,
37.679091501,S0-C6,Backend_Bound,21.05,% Slots,,,0.00,5.12,
37.679091501,S0-C6,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S0-C6,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S0-C6,Frontend_Bound.Frontend_Bandwidth,32.94,% Slots,,,0.00,5.12,
37.679091501,S0-C6,Backend_Bound.Memory_Bound,13.38,% Slots,,,0.00,5.12,
37.679091501,S0-C6,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.59,% Clocks,,,0.00,5.12,
37.679091501,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.49,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.67,% Core_Clocks,,,0.00,5.41,<==
37.679091501,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
37.679091501,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
37.679091501,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C7,Frontend_Bound,42.19,% Slots,,,0.00,5.12,
37.679091501,S0-C7,Backend_Bound,35.39,% Slots,,,0.00,5.12,
37.679091501,S0-C7,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S0-C7,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.43,% Slots,,,0.00,5.11,
37.679091501,S0-C7,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.11,
37.679091501,S0-C7,Backend_Bound.Core_Bound,16.99,% Slots,,,0.00,5.11,
37.679091501,S0-C7,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,21.22,% Clocks,,,0.00,5.12,<==
37.679091501,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
37.679091501,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.32,% Core_Clocks,,,0.00,5.41,
37.679091501,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
37.679091501,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
37.679091501,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C0,Frontend_Bound,36.53,% Slots,,,0.00,5.12,
37.679091501,S1-C0,Backend_Bound,41.03,% Slots,,,0.00,5.12,
37.679091501,S1-C0,Retiring,17.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S1-C0,Frontend_Bound.Frontend_Latency,32.25,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S1-C0,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.12,
37.679091501,S1-C0,Backend_Bound.Core_Bound,24.65,% Slots,,,0.00,5.12,
37.679091501,S1-C0,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.12,
37.679091501,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
37.679091501,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
37.679091501,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.96,% Clocks,,,0.00,5.13,<==
37.679091501,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C1,Frontend_Bound,32.50,% Slots,,,0.00,5.12,<==
37.679091501,S1-C1,Backend_Bound,18.90,% Slots,,,0.00,5.12,
37.679091501,S1-C1,Frontend_Bound.Frontend_Latency,17.28,% Slots,,rs_events.empty_end,0.00,5.12,
37.679091501,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.36,% Slots,,,0.00,5.12,
37.679091501,S1-C1,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.12,
37.679091501,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.12,
37.679091501,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.06,% Core_Clocks,,,0.00,5.41,
37.679091501,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C2,Frontend_Bound,30.98,% Slots,,,0.00,5.4,
37.679091501,S1-C2,Backend_Bound,32.99,% Slots,,,0.00,5.4,
37.679091501,S1-C2,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S1-C2,Frontend_Bound.Frontend_Bandwidth,74.08,% Slots,,,0.00,5.12,
37.679091501,S1-C2,Backend_Bound.Core_Bound,23.02,% Slots,,,0.00,5.12,<==
37.679091501,S1-C2,Retiring.Microcode_Sequencer,12.56,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.20,% Core_Clocks,,,0.00,5.4,
37.679091501,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C3,Frontend_Bound,34.51,% Slots,,,0.00,5.4,
37.679091501,S1-C3,Backend_Bound,41.24,% Slots,,,0.00,5.4,
37.679091501,S1-C3,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S1-C3,Frontend_Bound.Frontend_Latency,51.51,% Slots,,rs_events.empty_end,0.00,5.4,
37.679091501,S1-C3,Backend_Bound.Memory_Bound,35.76,% Slots,,,0.00,5.12,
37.679091501,S1-C3,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.12,
37.679091501,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.83,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
37.679091501,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
37.679091501,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C4,Frontend_Bound,28.73,% Slots,,,0.00,5.4,
37.679091501,S1-C4,Backend_Bound,45.71,% Slots,,,0.00,5.4,<==
37.679091501,S1-C4,Retiring,23.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
37.679091501,S1-C4,Frontend_Bound.Frontend_Bandwidth,61.79,% Slots,,,0.00,5.12,
37.679091501,S1-C4,Backend_Bound.Memory_Bound,21.87,% Slots,,,0.00,5.11,
37.679091501,S1-C4,Backend_Bound.Core_Bound,23.84,% Slots,,,0.00,5.11,
37.679091501,S1-C4,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.11,
37.679091501,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.78,% Core_Clocks,,,0.00,5.41,
37.679091501,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
37.679091501,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
37.679091501,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.52,% Clocks,,,0.00,5.13,
37.679091501,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C5,Frontend_Bound,38.65,% Slots,,,0.00,5.4,
37.679091501,S1-C5,Bad_Speculation,10.27,% Slots,,,0.00,5.4,
37.679091501,S1-C5,Backend_Bound,33.94,% Slots,,,0.00,5.4,
37.679091501,S1-C5,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S1-C5,Frontend_Bound.Frontend_Bandwidth,71.25,% Slots,,,0.00,5.12,
37.679091501,S1-C5,Bad_Speculation.Branch_Mispredicts,9.72,% Slots,,br_misp_retired.all_branches,0.00,5.39,
37.679091501,S1-C5,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.12,
37.679091501,S1-C5,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.12,
37.679091501,S1-C5,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.77,% Core_Clocks,,,0.00,5.4,<==
37.679091501,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
37.679091501,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
37.679091501,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.60,% Clocks,,,0.00,5.13,
37.679091501,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C6,Frontend_Bound,36.61,% Slots,,,0.00,5.4,
37.679091501,S1-C6,Backend_Bound,39.50,% Slots,,,0.00,5.4,
37.679091501,S1-C6,Retiring,16.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
37.679091501,S1-C6,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.4,
37.679091501,S1-C6,Frontend_Bound.Frontend_Bandwidth,34.05,% Slots,,,0.00,5.12,
37.679091501,S1-C6,Backend_Bound.Memory_Bound,25.94,% Slots,,,0.00,5.12,
37.679091501,S1-C6,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.12,
37.679091501,S1-C6,Retiring.Microcode_Sequencer,9.17,% Slots,,idq.ms_uops,0.00,5.11,
37.679091501,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.12,
37.679091501,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.64,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.89,% Core_Clocks,,,0.00,5.41,
37.679091501,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
37.679091501,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.88,% Clocks,,,0.00,5.12,
37.679091501,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C7,Frontend_Bound,42.44,% Slots,,,0.00,5.4,
37.679091501,S1-C7,Backend_Bound,35.01,% Slots,,,0.00,5.4,
37.679091501,S1-C7,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
37.679091501,S1-C7,Frontend_Bound.Frontend_Latency,15.49,% Slots,,rs_events.empty_end,0.00,5.4,
37.679091501,S1-C7,Frontend_Bound.Frontend_Bandwidth,42.13,% Slots,,,0.00,5.12,
37.679091501,S1-C7,Backend_Bound.Memory_Bound,21.26,% Slots,,,0.00,5.12,
37.679091501,S1-C7,Backend_Bound.Core_Bound,13.75,% Slots,,,0.00,5.12,
37.679091501,S1-C7,Retiring.Microcode_Sequencer,12.86,% Slots,,idq.ms_uops,0.00,5.12,
37.679091501,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.12,
37.679091501,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
37.679091501,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.12,
37.679091501,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.27,% Core_Clocks,,,0.00,5.4,<==
37.679091501,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
37.679091501,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
37.679091501,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
44.455008657,S0-C0,Frontend_Bound,20.44,% Slots,,,0.00,5.25,
44.455008657,S0-C0,Backend_Bound,43.26,% Slots,,,0.00,5.25,
44.455008657,S0-C0,Retiring,26.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C0,Backend_Bound.Memory_Bound,48.25,% Slots,,,0.00,5.25,<==
44.455008657,S0-C0,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
44.455008657,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C1,Frontend_Bound,34.51,% Slots,,,0.00,5.26,
44.455008657,S0-C1,Backend_Bound,28.96,% Slots,,,0.00,5.26,
44.455008657,S0-C1,Retiring,29.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C1,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S0-C1,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.25,
44.455008657,S0-C1,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.25,
44.455008657,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
44.455008657,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.25,
44.455008657,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C2,Frontend_Bound,48.88,% Slots,,,0.00,5.26,
44.455008657,S0-C2,Bad_Speculation,10.53,% Slots,,,0.00,5.26,
44.455008657,S0-C2,Backend_Bound,21.80,% Slots,,,0.00,5.26,
44.455008657,S0-C2,Retiring,14.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C2,Frontend_Bound.Frontend_Latency,28.33,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.26,
44.455008657,S0-C2,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S0-C2,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.25,
44.455008657,S0-C2,Retiring.Microcode_Sequencer,10.00,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
44.455008657,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.25,
44.455008657,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.69,% Core_Clocks,,,0.00,5.25,
44.455008657,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.97,% Core_Clocks,,,0.00,5.25,
44.455008657,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
44.455008657,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C3,Frontend_Bound,30.72,% Slots,,,0.00,5.25,
44.455008657,S0-C3,Backend_Bound,52.12,% Slots,,,0.00,5.25,
44.455008657,S0-C3,Retiring,16.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C3,Frontend_Bound.Frontend_Latency,37.45,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S0-C3,Backend_Bound.Memory_Bound,36.52,% Slots,,,0.00,5.25,<==
44.455008657,S0-C3,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.25,
44.455008657,S0-C3,Retiring.Microcode_Sequencer,8.22,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.26,
44.455008657,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.65,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.93,% Clocks,,,0.00,5.26,
44.455008657,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C4,Frontend_Bound,25.29,% Slots,,,0.00,5.25,
44.455008657,S0-C4,Backend_Bound,57.62,% Slots,,,0.00,5.25,
44.455008657,S0-C4,Retiring,15.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C4,Frontend_Bound.Frontend_Latency,42.25,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S0-C4,Backend_Bound.Memory_Bound,60.52,% Slots,,,0.00,5.25,<==
44.455008657,S0-C4,Retiring.Microcode_Sequencer,10.12,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.26,
44.455008657,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C5,Frontend_Bound,43.66,% Slots,,,0.00,5.25,
44.455008657,S0-C5,Backend_Bound,31.95,% Slots,,,0.00,5.25,
44.455008657,S0-C5,Retiring,14.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C5,Frontend_Bound.Frontend_Latency,29.54,% Slots,,rs_events.empty_end,0.00,5.25,<==
44.455008657,S0-C5,Backend_Bound.Memory_Bound,21.26,% Slots,,,0.00,5.25,
44.455008657,S0-C5,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.25,
44.455008657,S0-C5,Retiring.Microcode_Sequencer,10.34,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.46,% Clocks,,,0.00,5.26,
44.455008657,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.90,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.69,% Clocks,,,0.00,5.26,
44.455008657,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C6,Frontend_Bound,48.74,% Slots,,,0.00,5.26,
44.455008657,S0-C6,Backend_Bound,23.16,% Slots,,,0.00,5.26,
44.455008657,S0-C6,Retiring,15.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C6,Frontend_Bound.Frontend_Latency,26.74,% Slots,,rs_events.empty_end,0.00,5.25,<==
44.455008657,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.26,
44.455008657,S0-C6,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.25,
44.455008657,S0-C6,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.26,
44.455008657,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.13,% Core_Clocks,,,0.00,5.25,
44.455008657,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.455008657,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C7,Frontend_Bound,43.46,% Slots,,,0.00,5.26,
44.455008657,S0-C7,Backend_Bound,31.30,% Slots,,,0.00,5.26,
44.455008657,S0-C7,Retiring,14.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S0-C7,Frontend_Bound.Frontend_Latency,32.53,% Slots,,rs_events.empty_end,0.00,5.26,<==
44.455008657,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.54,% Slots,,,0.00,5.26,
44.455008657,S0-C7,Backend_Bound.Memory_Bound,24.72,% Slots,,,0.00,5.26,
44.455008657,S0-C7,Retiring.Microcode_Sequencer,9.88,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.47,% Clocks,,,0.00,5.26,
44.455008657,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.68,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.01,% Core_Clocks,,,0.00,5.25,
44.455008657,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C0,Frontend_Bound,39.92,% Slots,,,0.00,5.25,<==
44.455008657,S1-C0,Backend_Bound,33.37,% Slots,,,0.00,5.25,
44.455008657,S1-C0,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C0,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.60,% Slots,,,0.00,5.25,
44.455008657,S1-C0,Backend_Bound.Memory_Bound,43.73,% Slots,,,0.00,5.25,
44.455008657,S1-C0,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.26,
44.455008657,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.63,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.08,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.59,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C1,Frontend_Bound,35.22,% Slots,,,0.00,5.25,<==
44.455008657,S1-C1,Backend_Bound,14.88,% Slots,,,0.00,5.25,
44.455008657,S1-C1,Frontend_Bound.Frontend_Latency,18.56,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.38,% Slots,,,0.00,5.25,
44.455008657,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.26,
44.455008657,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.78,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C2,Frontend_Bound,31.04,% Slots,,,0.00,5.25,
44.455008657,S1-C2,Backend_Bound,34.38,% Slots,,,0.00,5.25,
44.455008657,S1-C2,Retiring,29.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C2,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.63,% Slots,,,0.00,5.25,
44.455008657,S1-C2,Backend_Bound.Memory_Bound,22.58,% Slots,,,0.00,5.25,
44.455008657,S1-C2,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.25,
44.455008657,S1-C2,Retiring.Microcode_Sequencer,3.85,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.25,
44.455008657,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.25,
44.455008657,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.95,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
44.455008657,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.60,% Clocks,,,0.00,5.25,
44.455008657,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C3,Frontend_Bound,26.01,% Slots,,,0.00,5.25,
44.455008657,S1-C3,Backend_Bound,47.58,% Slots,,,0.00,5.25,
44.455008657,S1-C3,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C3,Frontend_Bound.Frontend_Latency,26.10,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C3,Backend_Bound.Memory_Bound,78.32,% Slots,,,0.00,5.25,
44.455008657,S1-C3,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.25,
44.455008657,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.59,% Clocks,,idq.ms_switches,0.00,5.25,
44.455008657,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
44.455008657,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C4,Frontend_Bound,30.79,% Slots,,,0.00,5.25,
44.455008657,S1-C4,Backend_Bound,40.17,% Slots,,,0.00,5.25,
44.455008657,S1-C4,Retiring,20.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C4,Frontend_Bound.Frontend_Latency,27.07,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C4,Backend_Bound.Memory_Bound,59.13,% Slots,,,0.00,5.25,<==
44.455008657,S1-C4,Retiring.Microcode_Sequencer,8.56,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.26,
44.455008657,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
44.455008657,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C5,Frontend_Bound,34.74,% Slots,,,0.00,5.25,
44.455008657,S1-C5,Backend_Bound,39.76,% Slots,,,0.00,5.25,
44.455008657,S1-C5,Retiring,25.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C5,Frontend_Bound.Frontend_Latency,28.63,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.20,% Slots,,,0.00,5.25,
44.455008657,S1-C5,Backend_Bound.Memory_Bound,35.60,% Slots,,,0.00,5.25,
44.455008657,S1-C5,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.26,
44.455008657,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.15,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.45,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
44.455008657,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C6,Frontend_Bound,37.05,% Slots,,,0.00,5.25,
44.455008657,S1-C6,Backend_Bound,35.88,% Slots,,,0.00,5.25,
44.455008657,S1-C6,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C6,Frontend_Bound.Frontend_Latency,32.99,% Slots,,rs_events.empty_end,0.00,5.25,<==
44.455008657,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.15,% Slots,,,0.00,5.25,
44.455008657,S1-C6,Backend_Bound.Memory_Bound,50.19,% Slots,,,0.00,5.25,
44.455008657,S1-C6,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.26,
44.455008657,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.42,% Clocks,,idq.ms_switches,0.00,5.26,
44.455008657,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.13,% Core_Clocks,,,0.00,5.25,
44.455008657,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.62,% Core_Clocks,,,0.00,5.26,
44.455008657,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
44.455008657,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C7,Frontend_Bound,30.58,% Slots,,,0.00,5.25,
44.455008657,S1-C7,Backend_Bound,43.82,% Slots,,,0.00,5.25,
44.455008657,S1-C7,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
44.455008657,S1-C7,Frontend_Bound.Frontend_Latency,47.39,% Slots,,rs_events.empty_end,0.00,5.25,
44.455008657,S1-C7,Backend_Bound.Memory_Bound,27.65,% Slots,,,0.00,5.25,
44.455008657,S1-C7,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.25,
44.455008657,S1-C7,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.25,
44.455008657,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.25,
44.455008657,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
44.455008657,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.25,
44.455008657,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
44.455008657,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
44.455008657,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.38,% Clocks,,,0.00,5.26,
44.455008657,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
44.455008657,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
50.460277147,S0-C0,Frontend_Bound,22.00,% Slots,,,0.00,5.26,
50.460277147,S0-C0,Backend_Bound,33.15,% Slots,,,0.00,5.26,
50.460277147,S0-C0,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S0-C0,Backend_Bound.Memory_Bound,25.70,% Slots,,,0.00,5.26,
50.460277147,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.26,
50.460277147,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
50.460277147,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
50.460277147,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C1,Frontend_Bound,32.87,% Slots,,,0.00,5.26,
50.460277147,S0-C1,Backend_Bound,21.88,% Slots,,,0.00,5.26,
50.460277147,S0-C1,Frontend_Bound.Frontend_Latency,19.20,% Slots,,rs_events.empty_end,0.00,5.26,<==
50.460277147,S0-C1,Backend_Bound.Memory_Bound,26.88,% Slots,,,0.00,5.26,
50.460277147,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.26,
50.460277147,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
50.460277147,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C2,Frontend_Bound,30.04,% Slots,,,0.00,5.26,
50.460277147,S0-C2,Backend_Bound,31.17,% Slots,,,0.00,5.26,
50.460277147,S0-C2,Retiring,28.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S0-C2,Frontend_Bound.Frontend_Latency,27.66,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S0-C2,Backend_Bound.Memory_Bound,18.36,% Slots,,,0.00,5.26,
50.460277147,S0-C2,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.26,
50.460277147,S0-C2,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.26,
50.460277147,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
50.460277147,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.30,% Clocks,,,0.00,5.26,
50.460277147,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C3,Frontend_Bound,31.30,% Slots,,,0.00,5.26,
50.460277147,S0-C3,Backend_Bound,40.92,% Slots,,,0.00,5.26,
50.460277147,S0-C3,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S0-C3,Frontend_Bound.Frontend_Latency,33.06,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S0-C3,Backend_Bound.Memory_Bound,68.59,% Slots,,,0.00,5.26,
50.460277147,S0-C3,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.26,
50.460277147,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.97,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
50.460277147,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
50.460277147,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C4,Backend_Bound,48.06,% Slots,,,0.00,5.26,
50.460277147,S0-C4,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S0-C4,Backend_Bound.Core_Bound,87.63,% Slots,,,0.00,5.26,
50.460277147,S0-C4,Retiring.Microcode_Sequencer,5.60,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.04,% Clocks,,,0.00,5.26,<==
50.460277147,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C5,Frontend_Bound,20.36,% Slots,,,0.00,5.26,
50.460277147,S0-C5,Backend_Bound,53.68,% Slots,,,0.00,5.26,
50.460277147,S0-C5,Retiring,42.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S0-C5,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S0-C5,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.26,
50.460277147,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
50.460277147,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
50.460277147,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C6,Frontend_Bound,37.99,% Slots,,,0.00,5.26,
50.460277147,S0-C6,Backend_Bound,28.00,% Slots,,,0.00,5.26,
50.460277147,S0-C6,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S0-C6,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.26,<==
50.460277147,S0-C6,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.26,
50.460277147,S0-C6,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.26,
50.460277147,S0-C6,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.26,
50.460277147,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.03,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
50.460277147,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
50.460277147,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.57,% Clocks,,,0.00,5.26,
50.460277147,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C7,Frontend_Bound,31.28,% Slots,,,0.00,5.26,
50.460277147,S0-C7,Backend_Bound,44.40,% Slots,,,0.00,5.26,
50.460277147,S0-C7,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S0-C7,Frontend_Bound.Frontend_Latency,30.85,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S0-C7,Backend_Bound.Memory_Bound,65.91,% Slots,,,0.00,5.26,<==
50.460277147,S0-C7,Retiring.Microcode_Sequencer,5.82,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.26,
50.460277147,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.36,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
50.460277147,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
50.460277147,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C0,Frontend_Bound,34.89,% Slots,,,0.00,5.26,
50.460277147,S1-C0,Backend_Bound,34.86,% Slots,,,0.00,5.26,
50.460277147,S1-C0,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S1-C0,Frontend_Bound.Frontend_Latency,24.56,% Slots,,rs_events.empty_end,0.00,5.26,<==
50.460277147,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.04,% Slots,,,0.00,5.26,
50.460277147,S1-C0,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.26,
50.460277147,S1-C0,Backend_Bound.Core_Bound,12.72,% Slots,,,0.00,5.26,
50.460277147,S1-C0,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.26,
50.460277147,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.86,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.85,% Core_Clocks,,,0.00,5.26,
50.460277147,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.75,% Core_Clocks,,,0.00,5.26,
50.460277147,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
50.460277147,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
50.460277147,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C1,Frontend_Bound,34.12,% Slots,,,0.00,5.26,<==
50.460277147,S1-C1,Backend_Bound,16.56,% Slots,,,0.00,5.26,
50.460277147,S1-C1,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.57,% Slots,,,0.00,5.26,
50.460277147,S1-C1,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.26,
50.460277147,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.26,
50.460277147,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.21,% Core_Clocks,,,0.00,5.26,
50.460277147,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.89,% Core_Clocks,,,0.00,5.26,
50.460277147,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C2,Frontend_Bound,30.45,% Slots,,,0.00,5.26,
50.460277147,S1-C2,Backend_Bound,33.61,% Slots,,,0.00,5.26,
50.460277147,S1-C2,Frontend_Bound.Frontend_Latency,22.04,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.13,% Slots,,,0.00,5.26,
50.460277147,S1-C2,Backend_Bound.Memory_Bound,71.72,% Slots,,,0.00,5.26,
50.460277147,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.61,% Clocks,,,0.00,5.26,
50.460277147,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.81,% Core_Clocks,,,0.00,5.26,
50.460277147,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
50.460277147,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C3,Frontend_Bound,38.30,% Slots,,,0.00,5.26,
50.460277147,S1-C3,Backend_Bound,32.71,% Slots,,,0.00,5.26,
50.460277147,S1-C3,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S1-C3,Frontend_Bound.Frontend_Latency,53.02,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C3,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.26,
50.460277147,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.26,<==
50.460277147,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C4,Frontend_Bound,38.15,% Slots,,,0.00,5.26,
50.460277147,S1-C4,Backend_Bound,38.32,% Slots,,,0.00,5.26,
50.460277147,S1-C4,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S1-C4,Frontend_Bound.Frontend_Latency,54.34,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C4,Backend_Bound.Core_Bound,94.45,% Slots,,,0.00,5.26,<==
50.460277147,S1-C4,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.26,
50.460277147,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.00,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C5,Frontend_Bound,36.01,% Slots,,,0.00,5.26,
50.460277147,S1-C5,Bad_Speculation,10.39,% Slots,,,0.00,5.26,
50.460277147,S1-C5,Backend_Bound,26.65,% Slots,,,0.00,5.26,
50.460277147,S1-C5,Retiring,16.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S1-C5,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C5,Bad_Speculation.Branch_Mispredicts,9.96,% Slots,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C5,Backend_Bound.Core_Bound,39.61,% Slots,,,0.00,5.26,
50.460277147,S1-C5,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.26,
50.460277147,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.26,<==
50.460277147,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C6,Frontend_Bound,37.40,% Slots,,,0.00,5.26,
50.460277147,S1-C6,Backend_Bound,38.15,% Slots,,,0.00,5.26,
50.460277147,S1-C6,Retiring,16.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S1-C6,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C6,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.26,
50.460277147,S1-C6,Backend_Bound.Core_Bound,15.13,% Slots,,,0.00,5.26,
50.460277147,S1-C6,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.26,
50.460277147,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.90,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
50.460277147,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.19,% Clocks,,,0.00,5.26,
50.460277147,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C7,Frontend_Bound,37.04,% Slots,,,0.00,5.26,
50.460277147,S1-C7,Backend_Bound,39.43,% Slots,,,0.00,5.26,<==
50.460277147,S1-C7,Retiring,22.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
50.460277147,S1-C7,Frontend_Bound.Frontend_Latency,46.25,% Slots,,rs_events.empty_end,0.00,5.26,
50.460277147,S1-C7,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.26,
50.460277147,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.26,
50.460277147,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
50.460277147,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.26,
50.460277147,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
50.460277147,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
53.453463157,S0-C0,Frontend_Bound,30.80,% Slots,,,0.00,5.21,
53.453463157,S0-C0,Backend_Bound,30.33,% Slots,,,0.00,5.21,
53.453463157,S0-C0,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.21,<==
53.453463157,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.21,
53.453463157,S0-C0,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.21,
53.453463157,S0-C0,Backend_Bound.Core_Bound,14.62,% Slots,,,0.00,5.21,
53.453463157,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.35,
53.453463157,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
53.453463157,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
53.453463157,S0-C1,Frontend_Bound,25.31,% Slots,,,0.00,5.21,
53.453463157,S0-C1,Backend_Bound,43.39,% Slots,,,0.00,5.21,<==
53.453463157,S0-C1,Frontend_Bound.Frontend_Latency,33.94,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S0-C1,Backend_Bound.Memory_Bound,22.03,% Slots,,,0.00,5.21,
53.453463157,S0-C1,Backend_Bound.Core_Bound,21.37,% Slots,,,0.00,5.21,
53.453463157,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.32,% Clocks,,,0.00,5.35,
53.453463157,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
53.453463157,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
53.453463157,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C2,Frontend_Bound,20.36,% Slots,,,0.00,5.22,
53.453463157,S0-C2,Bad_Speculation,13.95,% Slots,,,0.00,5.22,
53.453463157,S0-C2,Backend_Bound,39.84,% Slots,,,0.00,5.22,
53.453463157,S0-C2,Frontend_Bound.Frontend_Latency,32.96,% Slots,,rs_events.empty_end,0.00,5.22,
53.453463157,S0-C2,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S0-C2,Backend_Bound.Memory_Bound,34.78,% Slots,,,0.00,5.22,<==
53.453463157,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.35,
53.453463157,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
53.453463157,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C3,Frontend_Bound,20.68,% Slots,,,0.00,5.21,
53.453463157,S0-C3,Backend_Bound,51.75,% Slots,,,0.00,5.21,
53.453463157,S0-C3,Frontend_Bound.Frontend_Latency,28.94,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S0-C3,Backend_Bound.Memory_Bound,38.70,% Slots,,,0.00,5.21,
53.453463157,S0-C3,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.21,
53.453463157,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.35,
53.453463157,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
53.453463157,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C4,Frontend_Bound,20.08,% Slots,,,0.00,5.21,
53.453463157,S0-C4,Backend_Bound,64.27,% Slots,,,0.00,5.21,
53.453463157,S0-C4,Frontend_Bound.Frontend_Latency,31.22,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S0-C4,Backend_Bound.Memory_Bound,47.90,% Slots,,,0.00,5.21,
53.453463157,S0-C4,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.21,
53.453463157,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.17,% Clocks,,,0.00,5.35,
53.453463157,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
53.453463157,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C5,Frontend_Bound,23.97,% Slots,,,0.00,5.21,
53.453463157,S0-C5,Backend_Bound,53.11,% Slots,,,0.00,5.21,
53.453463157,S0-C5,Retiring,24.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
53.453463157,S0-C5,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.23,% Slots,,,0.00,5.21,
53.453463157,S0-C5,Backend_Bound.Memory_Bound,35.28,% Slots,,,0.00,5.21,<==
53.453463157,S0-C5,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.21,
53.453463157,S0-C5,Retiring.Microcode_Sequencer,4.97,% Slots,,idq.ms_uops,0.00,5.35,
53.453463157,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.70,% Clocks,,,0.00,5.35,
53.453463157,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
53.453463157,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.35,
53.453463157,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.42,% Core_Clocks,,,0.00,5.22,
53.453463157,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
53.453463157,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C6,Frontend_Bound,32.88,% Slots,,,0.00,5.21,
53.453463157,S0-C6,Bad_Speculation,14.45,% Slots,,,0.00,5.21,
53.453463157,S0-C6,Backend_Bound,11.04,% Slots,,,0.00,5.21,
53.453463157,S0-C6,Frontend_Bound.Frontend_Latency,17.19,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S0-C6,Frontend_Bound.Frontend_Bandwidth,34.02,% Slots,,,0.00,5.21,<==
53.453463157,S0-C6,Bad_Speculation.Branch_Mispredicts,13.99,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.07,% Clocks,,,0.00,5.35,
53.453463157,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C7,Backend_Bound,71.31,% Slots,,,0.00,5.21,
53.453463157,S0-C7,Backend_Bound.Memory_Bound,28.83,% Slots,,,0.00,5.21,
53.453463157,S0-C7,Backend_Bound.Core_Bound,42.48,% Slots,,,0.00,5.21,<==
53.453463157,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C0,Frontend_Bound,24.10,% Slots,,,0.00,5.21,
53.453463157,S1-C0,Bad_Speculation,13.45,% Slots,,,0.00,5.21,
53.453463157,S1-C0,Backend_Bound,32.88,% Slots,,,0.00,5.21,
53.453463157,S1-C0,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C0,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S1-C0,Backend_Bound.Memory_Bound,21.13,% Slots,,,0.00,5.21,
53.453463157,S1-C0,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.21,
53.453463157,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.35,
53.453463157,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
53.453463157,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.92,% Clocks,,,0.00,5.21,
53.453463157,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C1,Frontend_Bound,26.02,% Slots,,,0.00,5.21,
53.453463157,S1-C1,Bad_Speculation,12.10,% Slots,,,0.00,5.21,
53.453463157,S1-C1,Backend_Bound,27.62,% Slots,,,0.00,5.21,
53.453463157,S1-C1,Retiring,27.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
53.453463157,S1-C1,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C1,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S1-C1,Retiring.Microcode_Sequencer,4.09,% Slots,,idq.ms_uops,0.00,5.34,<==
53.453463157,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.35,
53.453463157,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.17,% Clocks,,idq.ms_switches,0.00,5.35,
53.453463157,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C2,Frontend_Bound,29.20,% Slots,,,0.00,5.21,
53.453463157,S1-C2,Backend_Bound,31.04,% Slots,,,0.00,5.21,
53.453463157,S1-C2,Retiring,28.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
53.453463157,S1-C2,Frontend_Bound.Frontend_Latency,22.45,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.21,
53.453463157,S1-C2,Backend_Bound.Memory_Bound,56.69,% Slots,,,0.00,5.21,
53.453463157,S1-C2,Retiring.Microcode_Sequencer,4.13,% Slots,,idq.ms_uops,0.00,5.34,
53.453463157,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.35,
53.453463157,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.74,% Clocks,,idq.ms_switches,0.00,5.35,
53.453463157,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
53.453463157,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,<==
53.453463157,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C3,Frontend_Bound,41.57,% Slots,,,0.00,5.21,
53.453463157,S1-C3,Backend_Bound,29.26,% Slots,,,0.00,5.21,
53.453463157,S1-C3,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.61,% Slots,,,0.00,5.21,
53.453463157,S1-C3,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.21,
53.453463157,S1-C3,Backend_Bound.Core_Bound,12.06,% Slots,,,0.00,5.21,
53.453463157,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
53.453463157,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.05,% Core_Clocks,,,0.00,5.21,
53.453463157,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.69,% Core_Clocks,,,0.00,5.21,
53.453463157,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
53.453463157,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.10,% Clocks,,,0.00,5.21,
53.453463157,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C4,Frontend_Bound,35.65,% Slots,,,0.00,5.21,
53.453463157,S1-C4,Bad_Speculation,10.81,% Slots,,,0.00,5.21,
53.453463157,S1-C4,Backend_Bound,15.33,% Slots,,,0.00,5.21,
53.453463157,S1-C4,Frontend_Bound.Frontend_Latency,20.65,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.21,
53.453463157,S1-C4,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S1-C4,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.21,
53.453463157,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.35,
53.453463157,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
53.453463157,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
53.453463157,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C5,Frontend_Bound,42.75,% Slots,,,0.00,5.21,
53.453463157,S1-C5,Bad_Speculation,10.93,% Slots,,,0.00,5.21,
53.453463157,S1-C5,Backend_Bound,23.33,% Slots,,,0.00,5.21,
53.453463157,S1-C5,Frontend_Bound.Frontend_Latency,31.64,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C5,Bad_Speculation.Branch_Mispredicts,10.24,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S1-C5,Backend_Bound.Core_Bound,39.18,% Slots,,,0.00,5.21,
53.453463157,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
53.453463157,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.00,% Clocks,,,0.00,5.21,
53.453463157,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C6,Frontend_Bound,34.91,% Slots,,,0.00,5.21,
53.453463157,S1-C6,Bad_Speculation,10.05,% Slots,,,0.00,5.21,
53.453463157,S1-C6,Backend_Bound,39.38,% Slots,,,0.00,5.21,<==
53.453463157,S1-C6,Frontend_Bound.Frontend_Latency,26.89,% Slots,,rs_events.empty_end,0.00,5.21,
53.453463157,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.21,
53.453463157,S1-C6,Bad_Speculation.Branch_Mispredicts,9.81,% Slots,,br_misp_retired.all_branches,0.00,5.21,
53.453463157,S1-C6,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.21,
53.453463157,S1-C6,Backend_Bound.Core_Bound,17.99,% Slots,,,0.00,5.21,
53.453463157,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
53.453463157,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.03,% Core_Clocks,,,0.00,5.21,
53.453463157,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.61,% Core_Clocks,,,0.00,5.21,
53.453463157,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
53.453463157,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C7,Backend_Bound,51.52,% Slots,,,0.00,5.21,<==
53.453463157,S1-C7,Retiring,20.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
53.453463157,S1-C7,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.34,
53.453463157,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.67,% Clocks,,idq.ms_switches,0.00,5.35,
53.453463157,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
53.453463157,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
53.453463157,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
54.940880743,S0-C0,Frontend_Bound,32.69,% Slots,,,0.00,5.37,
54.940880743,S0-C0,Bad_Speculation,18.96,% Slots,,,0.00,5.37,
54.940880743,S0-C0,Backend_Bound,12.93,% Slots,,,0.00,5.37,
54.940880743,S0-C0,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S0-C0,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.36,
54.940880743,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.1,
54.940880743,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
54.940880743,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C1,Frontend_Bound,34.11,% Slots,,,0.00,5.37,
54.940880743,S0-C1,Bad_Speculation,13.49,% Slots,,,0.00,5.37,
54.940880743,S0-C1,Backend_Bound,26.06,% Slots,,,0.00,5.37,
54.940880743,S0-C1,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S0-C1,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.36,
54.940880743,S0-C1,Backend_Bound.Memory_Bound,15.69,% Slots,,,0.00,5.1,
54.940880743,S0-C1,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.1,
54.940880743,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.1,
54.940880743,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
54.940880743,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
54.940880743,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C2,Frontend_Bound,30.93,% Slots,,,0.00,5.37,
54.940880743,S0-C2,Bad_Speculation,13.06,% Slots,,,0.00,5.37,
54.940880743,S0-C2,Backend_Bound,29.34,% Slots,,,0.00,5.37,
54.940880743,S0-C2,Frontend_Bound.Frontend_Latency,27.79,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S0-C2,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S0-C2,Backend_Bound.Memory_Bound,18.37,% Slots,,,0.00,5.11,
54.940880743,S0-C2,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.11,
54.940880743,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.11,
54.940880743,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
54.940880743,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
54.940880743,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.41,% Clocks,,,0.00,5.38,
54.940880743,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C3,Frontend_Bound,38.12,% Slots,,,0.00,5.37,<==
54.940880743,S0-C3,Bad_Speculation,20.26,% Slots,,,0.00,5.37,
54.940880743,S0-C3,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.72,% Slots,,,0.00,5.37,
54.940880743,S0-C3,Bad_Speculation.Branch_Mispredicts,19.99,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.1,
54.940880743,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
54.940880743,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.45,% Core_Clocks,,,0.00,5.37,
54.940880743,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C4,Frontend_Bound,35.47,% Slots,,,0.00,5.37,
54.940880743,S0-C4,Bad_Speculation,15.23,% Slots,,,0.00,5.37,
54.940880743,S0-C4,Backend_Bound,19.27,% Slots,,,0.00,5.37,
54.940880743,S0-C4,Frontend_Bound.Frontend_Latency,22.42,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S0-C4,Bad_Speculation.Branch_Mispredicts,15.02,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S0-C4,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.11,
54.940880743,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.11,
54.940880743,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
54.940880743,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
54.940880743,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C5,Frontend_Bound,38.87,% Slots,,,0.00,5.37,
54.940880743,S0-C5,Bad_Speculation,16.66,% Slots,,,0.00,5.37,
54.940880743,S0-C5,Backend_Bound,12.55,% Slots,,,0.00,5.37,
54.940880743,S0-C5,Frontend_Bound.Frontend_Latency,24.65,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.37,
54.940880743,S0-C5,Bad_Speculation.Branch_Mispredicts,16.42,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.1,
54.940880743,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
54.940880743,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.73,% Core_Clocks,,,0.00,5.37,
54.940880743,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C6,Frontend_Bound,33.96,% Slots,,,0.00,5.37,
54.940880743,S0-C6,Bad_Speculation,16.17,% Slots,,,0.00,5.37,
54.940880743,S0-C6,Backend_Bound,17.44,% Slots,,,0.00,5.37,
54.940880743,S0-C6,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S0-C6,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S0-C6,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.1,
54.940880743,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.1,
54.940880743,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
54.940880743,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
54.940880743,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C7,Frontend_Bound,31.20,% Slots,,,0.00,5.37,
54.940880743,S0-C7,Bad_Speculation,12.89,% Slots,,,0.00,5.37,
54.940880743,S0-C7,Backend_Bound,33.36,% Slots,,,0.00,5.37,
54.940880743,S0-C7,Frontend_Bound.Frontend_Latency,27.20,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S0-C7,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S0-C7,Backend_Bound.Memory_Bound,28.08,% Slots,,,0.00,5.1,<==
54.940880743,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.1,
54.940880743,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
54.940880743,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
54.940880743,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C0,Frontend_Bound,22.71,% Slots,,,0.00,5.37,
54.940880743,S1-C0,Bad_Speculation,12.09,% Slots,,,0.00,5.37,
54.940880743,S1-C0,Backend_Bound,39.13,% Slots,,,0.00,5.37,<==
54.940880743,S1-C0,Frontend_Bound.Frontend_Latency,23.42,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S1-C0,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C0,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.1,
54.940880743,S1-C0,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.1,
54.940880743,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.1,
54.940880743,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
54.940880743,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.36,% Clocks,,,0.00,5.37,
54.940880743,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C1,Frontend_Bound,41.80,% Slots,,,0.00,5.37,<==
54.940880743,S1-C1,Bad_Speculation,16.88,% Slots,,,0.00,5.37,
54.940880743,S1-C1,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.69,% Slots,,,0.00,5.37,
54.940880743,S1-C1,Bad_Speculation.Branch_Mispredicts,16.69,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,0.00,5.1,
54.940880743,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
54.940880743,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.95,% Core_Clocks,,,0.00,5.38,
54.940880743,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C2,Frontend_Bound,35.11,% Slots,,,0.00,5.37,
54.940880743,S1-C2,Bad_Speculation,15.66,% Slots,,,0.00,5.37,
54.940880743,S1-C2,Backend_Bound,19.39,% Slots,,,0.00,5.37,
54.940880743,S1-C2,Frontend_Bound.Frontend_Latency,25.56,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.37,
54.940880743,S1-C2,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C2,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.1,
54.940880743,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.21,% Clocks,,,0.00,5.1,
54.940880743,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
54.940880743,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.52,% Core_Clocks,,,0.00,5.37,
54.940880743,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
54.940880743,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
54.940880743,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C3,Frontend_Bound,32.54,% Slots,,,0.00,5.37,
54.940880743,S1-C3,Bad_Speculation,17.94,% Slots,,,0.00,5.37,
54.940880743,S1-C3,Backend_Bound,17.16,% Slots,,,0.00,5.37,
54.940880743,S1-C3,Frontend_Bound.Frontend_Latency,26.78,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S1-C3,Bad_Speculation.Branch_Mispredicts,17.76,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.1,
54.940880743,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
54.940880743,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C4,Frontend_Bound,29.63,% Slots,,,0.00,5.37,
54.940880743,S1-C4,Bad_Speculation,15.52,% Slots,,,0.00,5.37,
54.940880743,S1-C4,Backend_Bound,16.04,% Slots,,,0.00,5.37,
54.940880743,S1-C4,Frontend_Bound.Frontend_Latency,20.06,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S1-C4,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.50,% Clocks,,,0.00,5.1,
54.940880743,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
54.940880743,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C5,Frontend_Bound,35.52,% Slots,,,0.00,5.38,
54.940880743,S1-C5,Bad_Speculation,14.44,% Slots,,,0.00,5.38,
54.940880743,S1-C5,Backend_Bound,19.60,% Slots,,,0.00,5.38,
54.940880743,S1-C5,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S1-C5,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C5,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.11,
54.940880743,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.1,
54.940880743,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
54.940880743,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C6,Frontend_Bound,28.28,% Slots,,,0.00,5.38,
54.940880743,S1-C6,Bad_Speculation,20.85,% Slots,,,0.00,5.38,
54.940880743,S1-C6,Backend_Bound,19.48,% Slots,,,0.00,5.38,
54.940880743,S1-C6,Frontend_Bound.Frontend_Latency,20.30,% Slots,,rs_events.empty_end,0.00,5.36,
54.940880743,S1-C6,Bad_Speculation.Branch_Mispredicts,20.66,% Slots,,br_misp_retired.all_branches,0.00,5.37,
54.940880743,S1-C6,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.1,
54.940880743,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
54.940880743,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.60,% Clocks,,,0.00,5.37,
54.940880743,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C7,Frontend_Bound,28.51,% Slots,,,0.00,5.38,
54.940880743,S1-C7,Bad_Speculation,16.58,% Slots,,,0.00,5.38,
54.940880743,S1-C7,Backend_Bound,23.14,% Slots,,,0.00,5.38,
54.940880743,S1-C7,Frontend_Bound.Frontend_Latency,25.20,% Slots,,rs_events.empty_end,0.00,5.37,
54.940880743,S1-C7,Bad_Speculation.Branch_Mispredicts,16.44,% Slots,,br_misp_retired.all_branches,0.00,5.38,
54.940880743,S1-C7,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.1,
54.940880743,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.1,
54.940880743,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
54.940880743,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
54.940880743,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
54.940880743,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
54.940880743,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
56.592933569,S0-C0,Frontend_Bound,28.31,% Slots,,,0.00,5.08,
56.592933569,S0-C0,Bad_Speculation,13.79,% Slots,,,0.00,5.08,
56.592933569,S0-C0,Backend_Bound,21.30,% Slots,,,0.00,5.08,
56.592933569,S0-C0,Frontend_Bound.Frontend_Latency,19.91,% Slots,,rs_events.empty_end,0.00,5.08,
56.592933569,S0-C0,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.08,
56.592933569,S0-C0,Backend_Bound.Memory_Bound,11.17,% Slots,,,0.00,5.08,
56.592933569,S0-C0,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.08,
56.592933569,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
56.592933569,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.95,% Clocks,,,0.00,5.08,
56.592933569,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C1,Frontend_Bound,30.04,% Slots,,,0.00,5.08,
56.592933569,S0-C1,Bad_Speculation,12.81,% Slots,,,0.00,5.08,
56.592933569,S0-C1,Backend_Bound,21.73,% Slots,,,0.00,5.08,
56.592933569,S0-C1,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.08,
56.592933569,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.08,
56.592933569,S0-C1,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.08,
56.592933569,S0-C1,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.08,
56.592933569,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.32,
56.592933569,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
56.592933569,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.94,% Core_Clocks,,,0.00,5.33,
56.592933569,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.91,% Core_Clocks,,,0.00,5.2,
56.592933569,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C2,Frontend_Bound,30.88,% Slots,,,0.00,5.08,
56.592933569,S0-C2,Bad_Speculation,14.51,% Slots,,,0.00,5.08,
56.592933569,S0-C2,Backend_Bound,16.77,% Slots,,,0.00,5.08,
56.592933569,S0-C2,Frontend_Bound.Frontend_Latency,19.62,% Slots,,rs_events.empty_end,0.00,5.09,
56.592933569,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.08,
56.592933569,S0-C2,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.08,
56.592933569,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
56.592933569,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C3,Frontend_Bound,24.31,% Slots,,,0.00,5.09,
56.592933569,S0-C3,Bad_Speculation,13.01,% Slots,,,0.00,5.09,
56.592933569,S0-C3,Backend_Bound,23.53,% Slots,,,0.00,5.09,
56.592933569,S0-C3,Frontend_Bound.Frontend_Latency,16.20,% Slots,,rs_events.empty_end,0.00,5.09,
56.592933569,S0-C3,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.09,
56.592933569,S0-C3,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.09,
56.592933569,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
56.592933569,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
56.592933569,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C4,Frontend_Bound,30.11,% Slots,,,0.00,5.08,
56.592933569,S0-C4,Bad_Speculation,12.87,% Slots,,,0.00,5.08,
56.592933569,S0-C4,Backend_Bound,23.70,% Slots,,,0.00,5.08,
56.592933569,S0-C4,Retiring,35.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
56.592933569,S0-C4,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.08,
56.592933569,S0-C4,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.08,
56.592933569,S0-C4,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.08,
56.592933569,S0-C4,Backend_Bound.Core_Bound,12.19,% Slots,,,0.00,5.08,
56.592933569,S0-C4,Retiring.Microcode_Sequencer,1.24,% Slots,,idq.ms_uops,0.00,5.32,<==
56.592933569,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.33,
56.592933569,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.61,% Clocks,,,0.00,5.08,
56.592933569,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C5,Frontend_Bound,27.39,% Slots,,,0.00,5.08,
56.592933569,S0-C5,Bad_Speculation,13.05,% Slots,,,0.00,5.08,
56.592933569,S0-C5,Backend_Bound,25.77,% Slots,,,0.00,5.08,
56.592933569,S0-C5,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.08,
56.592933569,S0-C5,Bad_Speculation.Branch_Mispredicts,12.90,% Slots,,br_misp_retired.all_branches,0.00,5.08,
56.592933569,S0-C5,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.08,
56.592933569,S0-C5,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.08,
56.592933569,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.32,
56.592933569,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
56.592933569,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C6,Frontend_Bound,22.31,% Slots,,,0.00,5.09,
56.592933569,S0-C6,Bad_Speculation,11.91,% Slots,,,0.00,5.09,
56.592933569,S0-C6,Backend_Bound,34.73,% Slots,,,0.00,5.09,<==
56.592933569,S0-C6,Frontend_Bound.Frontend_Latency,17.91,% Slots,,rs_events.empty_end,0.00,5.09,
56.592933569,S0-C6,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
56.592933569,S0-C6,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.09,
56.592933569,S0-C6,Backend_Bound.Core_Bound,16.67,% Slots,,,0.00,5.09,
56.592933569,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.32,
56.592933569,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C7,Frontend_Bound,26.11,% Slots,,,0.00,5.08,
56.592933569,S0-C7,Bad_Speculation,11.36,% Slots,,,0.00,5.08,
56.592933569,S0-C7,Backend_Bound,28.64,% Slots,,,0.00,5.08,<==
56.592933569,S0-C7,Frontend_Bound.Frontend_Latency,16.11,% Slots,,rs_events.empty_end,0.00,5.08,
56.592933569,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.91,% Slots,,,0.00,5.08,
56.592933569,S0-C7,Bad_Speculation.Branch_Mispredicts,11.26,% Slots,,br_misp_retired.all_branches,0.00,5.08,
56.592933569,S0-C7,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.08,
56.592933569,S0-C7,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.08,
56.592933569,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.98,% Core_Clocks,,,0.00,5.2,
56.592933569,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C0,Frontend_Bound,35.84,% Slots,,,0.00,5.09,
56.592933569,S1-C0,Bad_Speculation,14.75,% Slots,,,0.00,5.09,
56.592933569,S1-C0,Backend_Bound,13.88,% Slots,,,0.00,5.09,
56.592933569,S1-C0,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.09,
56.592933569,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.59,% Slots,,,0.00,5.09,
56.592933569,S1-C0,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.09,
56.592933569,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
56.592933569,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.64,% Core_Clocks,,,0.00,5.33,
56.592933569,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C1,Frontend_Bound,29.23,% Slots,,,0.00,5.09,
56.592933569,S1-C1,Bad_Speculation,15.25,% Slots,,,0.00,5.09,
56.592933569,S1-C1,Backend_Bound,15.65,% Slots,,,0.00,5.09,
56.592933569,S1-C1,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.09,
56.592933569,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.09,
56.592933569,S1-C1,Bad_Speculation.Branch_Mispredicts,15.12,% Slots,,br_misp_retired.all_branches,0.00,5.09,
56.592933569,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
56.592933569,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.03,% Core_Clocks,,,0.00,5.32,
56.592933569,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.17,% Core_Clocks,,,0.00,5.08,
56.592933569,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C2,Frontend_Bound,30.09,% Slots,,,0.00,5.33,
56.592933569,S1-C2,Bad_Speculation,13.13,% Slots,,,0.00,5.33,
56.592933569,S1-C2,Backend_Bound,21.99,% Slots,,,0.00,5.33,
56.592933569,S1-C2,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.14,
56.592933569,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.09,
56.592933569,S1-C2,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S1-C2,Backend_Bound.Memory_Bound,12.83,% Slots,,,0.00,5.14,
56.592933569,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.33,
56.592933569,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
56.592933569,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.63,% Core_Clocks,,,0.00,5.32,
56.592933569,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C3,Frontend_Bound,31.22,% Slots,,,0.00,5.32,
56.592933569,S1-C3,Bad_Speculation,14.96,% Slots,,,0.00,5.32,
56.592933569,S1-C3,Backend_Bound,17.27,% Slots,,,0.00,5.32,
56.592933569,S1-C3,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.14,
56.592933569,S1-C3,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.32,
56.592933569,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.32,
56.592933569,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
56.592933569,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C4,Frontend_Bound,27.83,% Slots,,,0.00,5.33,
56.592933569,S1-C4,Bad_Speculation,11.90,% Slots,,,0.00,5.33,
56.592933569,S1-C4,Backend_Bound,22.95,% Slots,,,0.00,5.33,
56.592933569,S1-C4,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.14,<==
56.592933569,S1-C4,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S1-C4,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.14,
56.592933569,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.33,
56.592933569,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
56.592933569,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.00,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
56.592933569,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C5,Frontend_Bound,25.25,% Slots,,,0.00,5.33,
56.592933569,S1-C5,Bad_Speculation,11.84,% Slots,,,0.00,5.33,
56.592933569,S1-C5,Backend_Bound,31.35,% Slots,,,0.00,5.33,
56.592933569,S1-C5,Frontend_Bound.Frontend_Latency,21.90,% Slots,,rs_events.empty_end,0.00,5.14,
56.592933569,S1-C5,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S1-C5,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.14,<==
56.592933569,S1-C5,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.14,
56.592933569,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.32,
56.592933569,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
56.592933569,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C6,Frontend_Bound,33.35,% Slots,,,0.00,5.32,
56.592933569,S1-C6,Bad_Speculation,12.56,% Slots,,,0.00,5.32,
56.592933569,S1-C6,Backend_Bound,16.20,% Slots,,,0.00,5.32,
56.592933569,S1-C6,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.15,<==
56.592933569,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.09,
56.592933569,S1-C6,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.32,
56.592933569,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.33,
56.592933569,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
56.592933569,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.53,% Core_Clocks,,,0.00,5.33,
56.592933569,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C7,Frontend_Bound,24.27,% Slots,,,0.00,5.33,
56.592933569,S1-C7,Bad_Speculation,10.78,% Slots,,,0.00,5.33,
56.592933569,S1-C7,Backend_Bound,27.62,% Slots,,,0.00,5.33,<==
56.592933569,S1-C7,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.14,
56.592933569,S1-C7,Bad_Speculation.Branch_Mispredicts,10.65,% Slots,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S1-C7,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.14,
56.592933569,S1-C7,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.14,
56.592933569,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.32,
56.592933569,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
56.592933569,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
56.592933569,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
56.592933569,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
56.592933569,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
58.120835837,S0-C0,Frontend_Bound,26.31,% Slots,,,0.00,5.23,
58.120835837,S0-C0,Bad_Speculation,17.36,% Slots,,,0.00,5.23,
58.120835837,S0-C0,Backend_Bound,20.41,% Slots,,,0.00,5.23,
58.120835837,S0-C0,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.23,
58.120835837,S0-C0,Bad_Speculation.Branch_Mispredicts,17.13,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S0-C0,Backend_Bound.Memory_Bound,23.89,% Slots,,,0.00,5.23,
58.120835837,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.24,
58.120835837,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
58.120835837,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C1,Frontend_Bound,35.22,% Slots,,,0.00,5.23,
58.120835837,S0-C1,Bad_Speculation,14.62,% Slots,,,0.00,5.23,
58.120835837,S0-C1,Backend_Bound,20.98,% Slots,,,0.00,5.23,
58.120835837,S0-C1,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.23,
58.120835837,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.23,
58.120835837,S0-C1,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S0-C1,Backend_Bound.Memory_Bound,18.61,% Slots,,,0.00,5.23,
58.120835837,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.77,% Clocks,,,0.00,5.23,
58.120835837,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
58.120835837,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.12,% Core_Clocks,,,0.00,5.24,
58.120835837,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C2,Frontend_Bound,31.45,% Slots,,,0.00,5.24,
58.120835837,S0-C2,Bad_Speculation,11.72,% Slots,,,0.00,5.24,
58.120835837,S0-C2,Backend_Bound,29.23,% Slots,,,0.00,5.24,
58.120835837,S0-C2,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.24,
58.120835837,S0-C2,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S0-C2,Backend_Bound.Memory_Bound,20.38,% Slots,,,0.00,5.24,
58.120835837,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.39,% Clocks,,,0.00,5.23,
58.120835837,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
58.120835837,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
58.120835837,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C3,Frontend_Bound,22.75,% Slots,,,0.00,5.24,
58.120835837,S0-C3,Bad_Speculation,12.06,% Slots,,,0.00,5.24,
58.120835837,S0-C3,Backend_Bound,30.36,% Slots,,,0.00,5.24,
58.120835837,S0-C3,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S0-C3,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.24,
58.120835837,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,<==
58.120835837,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C4,Frontend_Bound,29.25,% Slots,,,0.00,5.23,
58.120835837,S0-C4,Bad_Speculation,19.57,% Slots,,,0.00,5.23,
58.120835837,S0-C4,Backend_Bound,19.19,% Slots,,,0.00,5.23,
58.120835837,S0-C4,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.23,
58.120835837,S0-C4,Bad_Speculation.Branch_Mispredicts,19.37,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S0-C4,Backend_Bound.Memory_Bound,15.53,% Slots,,,0.00,5.23,
58.120835837,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.24,
58.120835837,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
58.120835837,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
58.120835837,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
58.120835837,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C5,Frontend_Bound,31.58,% Slots,,,0.00,5.23,
58.120835837,S0-C5,Bad_Speculation,15.89,% Slots,,,0.00,5.23,
58.120835837,S0-C5,Backend_Bound,23.21,% Slots,,,0.00,5.23,
58.120835837,S0-C5,Frontend_Bound.Frontend_Latency,22.41,% Slots,,rs_events.empty_end,0.00,5.23,<==
58.120835837,S0-C5,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S0-C5,Backend_Bound.Memory_Bound,23.82,% Slots,,,0.00,5.23,
58.120835837,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.37,% Clocks,,,0.00,5.23,
58.120835837,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
58.120835837,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C6,Frontend_Bound,31.88,% Slots,,,0.00,5.24,
58.120835837,S0-C6,Bad_Speculation,15.51,% Slots,,,0.00,5.24,
58.120835837,S0-C6,Backend_Bound,19.39,% Slots,,,0.00,5.24,
58.120835837,S0-C6,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.24,
58.120835837,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.24,
58.120835837,S0-C6,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S0-C6,Backend_Bound.Memory_Bound,28.16,% Slots,,,0.00,5.24,
58.120835837,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.21,% Clocks,,,0.00,5.23,
58.120835837,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
58.120835837,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.77,% Core_Clocks,,,0.00,5.23,
58.120835837,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
58.120835837,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C7,Frontend_Bound,30.32,% Slots,,,0.00,5.24,
58.120835837,S0-C7,Bad_Speculation,18.47,% Slots,,,0.00,5.24,
58.120835837,S0-C7,Backend_Bound,11.75,% Slots,,,0.00,5.24,
58.120835837,S0-C7,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.24,<==
58.120835837,S0-C7,Bad_Speculation.Branch_Mispredicts,18.19,% Slots,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S0-C7,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.24,
58.120835837,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.65,% Clocks,,,0.00,5.23,
58.120835837,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
58.120835837,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C0,Frontend_Bound,34.94,% Slots,,,0.00,5.23,
58.120835837,S1-C0,Bad_Speculation,12.31,% Slots,,,0.00,5.23,
58.120835837,S1-C0,Backend_Bound,17.67,% Slots,,,0.00,5.23,
58.120835837,S1-C0,Frontend_Bound.Frontend_Latency,23.56,% Slots,,rs_events.empty_end,0.00,5.23,<==
58.120835837,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.23,
58.120835837,S1-C0,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S1-C0,Backend_Bound.Memory_Bound,55.92,% Slots,,,0.00,5.23,
58.120835837,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.24,
58.120835837,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
58.120835837,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C1,Frontend_Bound,39.22,% Slots,,,0.00,5.23,
58.120835837,S1-C1,Bad_Speculation,12.08,% Slots,,,0.00,5.23,
58.120835837,S1-C1,Backend_Bound,16.89,% Slots,,,0.00,5.23,
58.120835837,S1-C1,Frontend_Bound.Frontend_Latency,27.32,% Slots,,rs_events.empty_end,0.00,5.23,
58.120835837,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.23,
58.120835837,S1-C1,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S1-C1,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.23,
58.120835837,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.23,
58.120835837,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
58.120835837,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.27,% Core_Clocks,,,0.00,5.23,
58.120835837,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.87,% Core_Clocks,,,0.00,5.5,
58.120835837,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
58.120835837,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C2,Frontend_Bound,33.28,% Slots,,,0.00,5.24,
58.120835837,S1-C2,Backend_Bound,17.71,% Slots,,,0.00,5.24,
58.120835837,S1-C2,Frontend_Bound.Frontend_Latency,20.17,% Slots,,rs_events.empty_end,0.00,5.24,<==
58.120835837,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.48,% Slots,,,0.00,5.23,
58.120835837,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.23,
58.120835837,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C3,Frontend_Bound,20.83,% Slots,,,0.00,5.24,
58.120835837,S1-C3,Bad_Speculation,16.66,% Slots,,,0.00,5.24,
58.120835837,S1-C3,Backend_Bound,25.68,% Slots,,,0.00,5.24,
58.120835837,S1-C3,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S1-C3,Backend_Bound.Memory_Bound,15.79,% Slots,,,0.00,5.23,<==
58.120835837,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
58.120835837,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
58.120835837,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C4,Frontend_Bound,24.26,% Slots,,,0.00,5.24,
58.120835837,S1-C4,Bad_Speculation,13.98,% Slots,,,0.00,5.24,
58.120835837,S1-C4,Backend_Bound,21.54,% Slots,,,0.00,5.24,
58.120835837,S1-C4,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.24,<==
58.120835837,S1-C4,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C4,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.24,
58.120835837,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,,,0.00,5.24,
58.120835837,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
58.120835837,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C5,Frontend_Bound,30.76,% Slots,,,0.00,5.24,
58.120835837,S1-C5,Bad_Speculation,12.99,% Slots,,,0.00,5.24,
58.120835837,S1-C5,Backend_Bound,19.77,% Slots,,,0.00,5.24,
58.120835837,S1-C5,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.24,
58.120835837,S1-C5,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C5,Backend_Bound.Memory_Bound,13.50,% Slots,,,0.00,5.24,
58.120835837,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.18,% Clocks,,,0.00,5.23,
58.120835837,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
58.120835837,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
58.120835837,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C6,Frontend_Bound,27.85,% Slots,,,0.00,5.24,
58.120835837,S1-C6,Bad_Speculation,13.79,% Slots,,,0.00,5.24,
58.120835837,S1-C6,Backend_Bound,24.97,% Slots,,,0.00,5.24,
58.120835837,S1-C6,Frontend_Bound.Frontend_Latency,23.11,% Slots,,rs_events.empty_end,0.00,5.24,
58.120835837,S1-C6,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,5.23,
58.120835837,S1-C6,Backend_Bound.Memory_Bound,18.66,% Slots,,,0.00,5.24,
58.120835837,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.24,
58.120835837,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
58.120835837,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
58.120835837,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C7,Frontend_Bound,28.02,% Slots,,,0.00,5.24,
58.120835837,S1-C7,Bad_Speculation,11.78,% Slots,,,0.00,5.24,
58.120835837,S1-C7,Backend_Bound,22.64,% Slots,,,0.00,5.24,
58.120835837,S1-C7,Frontend_Bound.Frontend_Latency,23.63,% Slots,,rs_events.empty_end,0.00,5.24,<==
58.120835837,S1-C7,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C7,Backend_Bound.Memory_Bound,16.83,% Slots,,,0.00,5.24,
58.120835837,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.83,% Clocks,,,0.00,5.23,
58.120835837,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
58.120835837,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.120835837,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
58.120835837,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
58.120835837,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
58.120835837,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
59.705515654,S0-C0,Frontend_Bound,36.56,% Slots,,,0.00,5.3,
59.705515654,S0-C0,Bad_Speculation,14.91,% Slots,,,0.00,5.3,
59.705515654,S0-C0,Backend_Bound,13.29,% Slots,,,0.00,5.3,
59.705515654,S0-C0,Frontend_Bound.Frontend_Latency,24.05,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.3,
59.705515654,S0-C0,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.31,
59.705515654,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.50,% Core_Clocks,,,0.00,5.3,
59.705515654,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C1,Frontend_Bound,34.64,% Slots,,,0.00,5.3,
59.705515654,S0-C1,Bad_Speculation,12.10,% Slots,,,0.00,5.3,
59.705515654,S0-C1,Backend_Bound,20.72,% Slots,,,0.00,5.3,
59.705515654,S0-C1,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.72,% Slots,,,0.00,5.3,
59.705515654,S0-C1,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C1,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.05,
59.705515654,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.31,
59.705515654,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.49,% Core_Clocks,,,0.00,5.3,
59.705515654,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.98,% Core_Clocks,,,0.00,5.05,
59.705515654,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C2,Frontend_Bound,29.80,% Slots,,,0.00,5.3,
59.705515654,S0-C2,Bad_Speculation,16.19,% Slots,,,0.00,5.3,
59.705515654,S0-C2,Backend_Bound,22.76,% Slots,,,0.00,5.3,
59.705515654,S0-C2,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,0.00,5.05,<==
59.705515654,S0-C2,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C2,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.05,
59.705515654,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.31,
59.705515654,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
59.705515654,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C3,Frontend_Bound,33.86,% Slots,,,0.00,5.3,
59.705515654,S0-C3,Bad_Speculation,13.78,% Slots,,,0.00,5.3,
59.705515654,S0-C3,Backend_Bound,13.03,% Slots,,,0.00,5.3,
59.705515654,S0-C3,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.3,
59.705515654,S0-C3,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
59.705515654,S0-C4,Frontend_Bound,30.33,% Slots,,,0.00,5.3,
59.705515654,S0-C4,Bad_Speculation,15.06,% Slots,,,0.00,5.3,
59.705515654,S0-C4,Backend_Bound,25.34,% Slots,,,0.00,5.3,
59.705515654,S0-C4,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.04,
59.705515654,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.73,% Slots,,,0.00,5.3,
59.705515654,S0-C4,Bad_Speculation.Branch_Mispredicts,14.91,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C4,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.04,
59.705515654,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.31,
59.705515654,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.04,% Core_Clocks,,,0.00,5.31,
59.705515654,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.56,% Core_Clocks,,,0.00,5.05,
59.705515654,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C5,Frontend_Bound,29.37,% Slots,,,0.00,5.3,
59.705515654,S0-C5,Bad_Speculation,13.61,% Slots,,,0.00,5.3,
59.705515654,S0-C5,Backend_Bound,29.72,% Slots,,,0.00,5.3,
59.705515654,S0-C5,Frontend_Bound.Frontend_Latency,24.73,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S0-C5,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C5,Backend_Bound.Memory_Bound,21.62,% Slots,,,0.00,5.05,
59.705515654,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.31,
59.705515654,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
59.705515654,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C6,Frontend_Bound,29.16,% Slots,,,0.00,5.3,
59.705515654,S0-C6,Bad_Speculation,15.75,% Slots,,,0.00,5.3,
59.705515654,S0-C6,Backend_Bound,21.54,% Slots,,,0.00,5.3,
59.705515654,S0-C6,Frontend_Bound.Frontend_Latency,20.80,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.3,
59.705515654,S0-C6,Bad_Speculation.Branch_Mispredicts,15.60,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C6,Backend_Bound.Memory_Bound,10.68,% Slots,,,0.00,5.05,
59.705515654,S0-C6,Backend_Bound.Core_Bound,10.86,% Slots,,,0.00,5.05,
59.705515654,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.31,
59.705515654,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.04,% Core_Clocks,,,0.00,5.3,
59.705515654,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.94,% Core_Clocks,,,0.00,5.05,
59.705515654,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
59.705515654,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C7,Frontend_Bound,35.35,% Slots,,,0.00,5.3,
59.705515654,S0-C7,Bad_Speculation,16.08,% Slots,,,0.00,5.3,
59.705515654,S0-C7,Backend_Bound,15.30,% Slots,,,0.00,5.3,
59.705515654,S0-C7,Frontend_Bound.Frontend_Latency,26.14,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S0-C7,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.14,% Clocks,,,0.00,5.3,
59.705515654,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C0,Frontend_Bound,32.10,% Slots,,,0.00,5.3,
59.705515654,S1-C0,Bad_Speculation,15.08,% Slots,,,0.00,5.3,
59.705515654,S1-C0,Backend_Bound,21.08,% Slots,,,0.00,5.3,
59.705515654,S1-C0,Frontend_Bound.Frontend_Latency,27.93,% Slots,,rs_events.empty_end,0.00,5.04,
59.705515654,S1-C0,Bad_Speculation.Branch_Mispredicts,14.96,% Slots,,br_misp_retired.all_branches,0.00,5.29,
59.705515654,S1-C0,Backend_Bound.Memory_Bound,16.46,% Slots,,,0.00,5.04,
59.705515654,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.3,
59.705515654,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
59.705515654,S1-C1,Frontend_Bound,30.43,% Slots,,,0.00,5.3,
59.705515654,S1-C1,Bad_Speculation,15.66,% Slots,,,0.00,5.3,
59.705515654,S1-C1,Backend_Bound,18.95,% Slots,,,0.00,5.3,
59.705515654,S1-C1,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S1-C1,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C1,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.05,
59.705515654,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.31,
59.705515654,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C2,Frontend_Bound,32.16,% Slots,,,0.00,5.3,
59.705515654,S1-C2,Bad_Speculation,13.68,% Slots,,,0.00,5.3,
59.705515654,S1-C2,Backend_Bound,18.03,% Slots,,,0.00,5.3,
59.705515654,S1-C2,Frontend_Bound.Frontend_Latency,25.12,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S1-C2,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.3,
59.705515654,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
59.705515654,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C3,Frontend_Bound,32.18,% Slots,,,0.00,5.3,<==
59.705515654,S1-C3,Bad_Speculation,17.74,% Slots,,,0.00,5.3,
59.705515654,S1-C3,Backend_Bound,18.66,% Slots,,,0.00,5.3,
59.705515654,S1-C3,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S1-C3,Frontend_Bound.Frontend_Bandwidth,19.39,% Slots,,,0.00,5.3,
59.705515654,S1-C3,Bad_Speculation.Branch_Mispredicts,17.57,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C3,Backend_Bound.Memory_Bound,39.34,% Slots,,,0.00,5.05,
59.705515654,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.3,
59.705515654,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.88,% Core_Clocks,,,0.00,5.3,
59.705515654,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
59.705515654,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C4,Backend_Bound,64.12,% Slots,,,0.00,5.3,
59.705515654,S1-C4,Backend_Bound.Memory_Bound,45.47,% Slots,,,0.00,5.05,
59.705515654,S1-C4,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.05,
59.705515654,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,24.82,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.6,<==
59.705515654,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
59.705515654,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.85,% Clocks,,,0.00,5.08,
59.705515654,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C5,Frontend_Bound,36.23,% Slots,,,0.00,5.3,
59.705515654,S1-C5,Bad_Speculation,13.39,% Slots,,,0.00,5.3,
59.705515654,S1-C5,Backend_Bound,16.23,% Slots,,,0.00,5.3,
59.705515654,S1-C5,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.3,
59.705515654,S1-C5,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C5,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.05,
59.705515654,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.3,
59.705515654,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
59.705515654,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.03,% Core_Clocks,,,0.00,5.3,
59.705515654,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
59.705515654,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C6,Frontend_Bound,23.00,% Slots,,,0.00,5.3,
59.705515654,S1-C6,Bad_Speculation,13.16,% Slots,,,0.00,5.3,
59.705515654,S1-C6,Backend_Bound,25.63,% Slots,,,0.00,5.3,
59.705515654,S1-C6,Frontend_Bound.Frontend_Latency,15.65,% Slots,,rs_events.empty_end,0.00,5.04,
59.705515654,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.32,% Slots,,,0.00,5.3,
59.705515654,S1-C6,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C6,Backend_Bound.Memory_Bound,18.33,% Slots,,,0.00,5.04,<==
59.705515654,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.3,
59.705515654,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
59.705515654,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.89,% Core_Clocks,,,0.00,5.3,
59.705515654,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
59.705515654,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C7,Frontend_Bound,36.32,% Slots,,,0.00,5.3,
59.705515654,S1-C7,Bad_Speculation,14.62,% Slots,,,0.00,5.3,
59.705515654,S1-C7,Backend_Bound,17.05,% Slots,,,0.00,5.3,
59.705515654,S1-C7,Frontend_Bound.Frontend_Latency,25.50,% Slots,,rs_events.empty_end,0.00,5.05,
59.705515654,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.3,
59.705515654,S1-C7,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.3,
59.705515654,S1-C7,Backend_Bound.Memory_Bound,12.66,% Slots,,,0.00,5.05,
59.705515654,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.3,
59.705515654,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
59.705515654,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.01,% Core_Clocks,,,0.00,5.29,
59.705515654,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
59.705515654,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
59.705515654,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
59.705515654,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
59.705515654,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
59.705515654,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
59.705515654,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
59.705515654,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
59.705515654,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
61.241944753,S0-C0,Frontend_Bound,31.59,% Slots,,,0.00,5.21,
61.241944753,S0-C0,Bad_Speculation,14.94,% Slots,,,0.00,5.21,
61.241944753,S0-C0,Backend_Bound,18.18,% Slots,,,0.00,5.21,
61.241944753,S0-C0,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S0-C0,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C0,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.21,
61.241944753,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.2,
61.241944753,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
61.241944753,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
61.241944753,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C1,Frontend_Bound,26.40,% Slots,,,0.00,5.21,
61.241944753,S0-C1,Bad_Speculation,13.90,% Slots,,,0.00,5.21,
61.241944753,S0-C1,Backend_Bound,25.74,% Slots,,,0.00,5.21,
61.241944753,S0-C1,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S0-C1,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S0-C1,Backend_Bound.Memory_Bound,21.52,% Slots,,,0.00,5.21,
61.241944753,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.2,
61.241944753,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
61.241944753,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C2,Frontend_Bound,22.11,% Slots,,,0.00,5.2,
61.241944753,S0-C2,Bad_Speculation,10.60,% Slots,,,0.00,5.2,
61.241944753,S0-C2,Backend_Bound,35.66,% Slots,,,0.00,5.2,
61.241944753,S0-C2,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.2,
61.241944753,S0-C2,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S0-C2,Backend_Bound.Memory_Bound,26.40,% Slots,,,0.00,5.2,
61.241944753,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.21,% Clocks,,,0.00,5.2,
61.241944753,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
61.241944753,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C3,Frontend_Bound,30.98,% Slots,,,0.00,5.21,
61.241944753,S0-C3,Bad_Speculation,17.29,% Slots,,,0.00,5.21,
61.241944753,S0-C3,Backend_Bound,14.98,% Slots,,,0.00,5.21,
61.241944753,S0-C3,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S0-C3,Bad_Speculation.Branch_Mispredicts,17.13,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.21,
61.241944753,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
61.241944753,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C4,Frontend_Bound,23.99,% Slots,,,0.00,5.21,
61.241944753,S0-C4,Bad_Speculation,12.37,% Slots,,,0.00,5.21,
61.241944753,S0-C4,Backend_Bound,26.23,% Slots,,,0.00,5.21,
61.241944753,S0-C4,Frontend_Bound.Frontend_Latency,18.90,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S0-C4,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C4,Backend_Bound.Memory_Bound,17.53,% Slots,,,0.00,5.21,<==
61.241944753,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
61.241944753,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C5,Frontend_Bound,27.89,% Slots,,,0.00,5.2,
61.241944753,S0-C5,Bad_Speculation,14.64,% Slots,,,0.00,5.2,
61.241944753,S0-C5,Backend_Bound,18.47,% Slots,,,0.00,5.2,
61.241944753,S0-C5,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.2,<==
61.241944753,S0-C5,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S0-C5,Backend_Bound.Memory_Bound,11.59,% Slots,,,0.00,5.2,
61.241944753,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.2,
61.241944753,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C6,Frontend_Bound,27.23,% Slots,,,0.00,5.21,
61.241944753,S0-C6,Bad_Speculation,11.90,% Slots,,,0.00,5.21,
61.241944753,S0-C6,Backend_Bound,27.31,% Slots,,,0.00,5.21,<==
61.241944753,S0-C6,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.2,
61.241944753,S0-C6,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C6,Backend_Bound.Memory_Bound,15.85,% Slots,,,0.00,5.2,
61.241944753,S0-C6,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.2,
61.241944753,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.37,% Clocks,,,0.00,5.24,
61.241944753,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C7,Frontend_Bound,27.55,% Slots,,,0.00,5.21,
61.241944753,S0-C7,Bad_Speculation,11.82,% Slots,,,0.00,5.21,
61.241944753,S0-C7,Backend_Bound,29.70,% Slots,,,0.00,5.21,<==
61.241944753,S0-C7,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S0-C7,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S0-C7,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.21,
61.241944753,S0-C7,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.21,
61.241944753,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.2,
61.241944753,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C0,Frontend_Bound,23.18,% Slots,,,0.00,5.21,
61.241944753,S1-C0,Bad_Speculation,13.91,% Slots,,,0.00,5.21,
61.241944753,S1-C0,Backend_Bound,28.78,% Slots,,,0.00,5.21,
61.241944753,S1-C0,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S1-C0,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C0,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.21,
61.241944753,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.21,
61.241944753,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
61.241944753,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C1,Frontend_Bound,27.72,% Slots,,,0.00,5.2,
61.241944753,S1-C1,Bad_Speculation,12.58,% Slots,,,0.00,5.2,
61.241944753,S1-C1,Backend_Bound,24.73,% Slots,,,0.00,5.2,
61.241944753,S1-C1,Frontend_Bound.Frontend_Latency,16.93,% Slots,,rs_events.empty_end,0.00,5.2,<==
61.241944753,S1-C1,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S1-C1,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.2,
61.241944753,S1-C1,Backend_Bound.Core_Bound,12.57,% Slots,,,0.00,5.2,
61.241944753,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.21,
61.241944753,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C2,Frontend_Bound,23.88,% Slots,,,0.00,5.21,
61.241944753,S1-C2,Bad_Speculation,15.28,% Slots,,,0.00,5.21,
61.241944753,S1-C2,Backend_Bound,27.76,% Slots,,,0.00,5.21,
61.241944753,S1-C2,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S1-C2,Bad_Speculation.Branch_Mispredicts,15.16,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C2,Backend_Bound.Memory_Bound,16.48,% Slots,,,0.00,5.21,<==
61.241944753,S1-C2,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.21,
61.241944753,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C3,Frontend_Bound,26.10,% Slots,,,0.00,5.21,
61.241944753,S1-C3,Bad_Speculation,13.76,% Slots,,,0.00,5.21,
61.241944753,S1-C3,Backend_Bound,26.02,% Slots,,,0.00,5.21,
61.241944753,S1-C3,Frontend_Bound.Frontend_Latency,17.94,% Slots,,rs_events.empty_end,0.00,5.21,<==
61.241944753,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.42,% Slots,,,0.00,5.21,
61.241944753,S1-C3,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C3,Backend_Bound.Memory_Bound,19.90,% Slots,,,0.00,5.21,
61.241944753,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.21,
61.241944753,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.21,% Core_Clocks,,,0.00,5.2,
61.241944753,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C4,Frontend_Bound,22.24,% Slots,,,0.00,5.2,
61.241944753,S1-C4,Bad_Speculation,14.60,% Slots,,,0.00,5.2,
61.241944753,S1-C4,Backend_Bound,32.08,% Slots,,,0.00,5.2,<==
61.241944753,S1-C4,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S1-C4,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.2,
61.241944753,S1-C4,Backend_Bound.Core_Bound,17.19,% Slots,,,0.00,5.2,
61.241944753,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.87,% Clocks,,,0.00,5.24,
61.241944753,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C5,Frontend_Bound,32.37,% Slots,,,0.00,5.21,
61.241944753,S1-C5,Bad_Speculation,13.03,% Slots,,,0.00,5.2,
61.241944753,S1-C5,Backend_Bound,19.38,% Slots,,,0.00,5.2,
61.241944753,S1-C5,Frontend_Bound.Frontend_Latency,22.66,% Slots,,rs_events.empty_end,0.00,5.21,
61.241944753,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.21,
61.241944753,S1-C5,Bad_Speculation.Branch_Mispredicts,12.84,% Slots,,br_misp_retired.all_branches,0.00,5.2,
61.241944753,S1-C5,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.2,
61.241944753,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.21,
61.241944753,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
61.241944753,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.39,% Core_Clocks,,,0.00,5.21,
61.241944753,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.45,% Core_Clocks,,,0.00,5.46,
61.241944753,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C6,Frontend_Bound,28.50,% Slots,,,0.00,5.2,
61.241944753,S1-C6,Backend_Bound,27.80,% Slots,,,0.00,5.2,
61.241944753,S1-C6,Retiring,36.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
61.241944753,S1-C6,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.2,
61.241944753,S1-C6,Backend_Bound.Memory_Bound,18.58,% Slots,,,0.00,5.2,
61.241944753,S1-C6,Retiring.Microcode_Sequencer,1.41,% Slots,,idq.ms_uops,0.00,5.2,<==
61.241944753,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,0.00,5.21,
61.241944753,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,0.00,5.21,
61.241944753,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C7,Frontend_Bound,28.97,% Slots,,,0.00,5.21,
61.241944753,S1-C7,Bad_Speculation,10.67,% Slots,,,0.00,5.21,
61.241944753,S1-C7,Backend_Bound,26.26,% Slots,,,0.00,5.21,
61.241944753,S1-C7,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.21,<==
61.241944753,S1-C7,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C7,Backend_Bound.Memory_Bound,13.40,% Slots,,,0.00,5.21,
61.241944753,S1-C7,Backend_Bound.Core_Bound,12.85,% Slots,,,0.00,5.21,
61.241944753,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.21,
61.241944753,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
61.241944753,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
61.241944753,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
61.241944753,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
61.241944753,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
61.241944753,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
62.749123591,S0-C0,Frontend_Bound,34.23,% Slots,,,0.00,5.25,
62.749123591,S0-C0,Bad_Speculation,11.51,% Slots,,,0.00,5.24,
62.749123591,S0-C0,Backend_Bound,18.50,% Slots,,,0.00,5.24,
62.749123591,S0-C0,Frontend_Bound.Frontend_Latency,20.20,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.2,
62.749123591,S0-C0,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.749123591,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.31,
62.749123591,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.88,% Core_Clocks,,,0.00,5.31,
62.749123591,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C1,Frontend_Bound,30.73,% Slots,,,0.00,5.26,
62.749123591,S0-C1,Bad_Speculation,14.29,% Slots,,,0.00,5.24,
62.749123591,S0-C1,Backend_Bound,24.37,% Slots,,,0.00,5.24,
62.749123591,S0-C1,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.2,
62.749123591,S0-C1,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.749123591,S0-C1,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.15,
62.749123591,S0-C1,Backend_Bound.Core_Bound,12.59,% Slots,,,0.00,5.15,
62.749123591,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.31,
62.749123591,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.81,% Core_Clocks,,,0.00,5.22,
62.749123591,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.749123591,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.749123591,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C2,Frontend_Bound,34.32,% Slots,,,0.00,5.25,
62.749123591,S0-C2,Backend_Bound,23.73,% Slots,,,0.00,5.24,
62.749123591,S0-C2,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.2,
62.749123591,S0-C2,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.16,
62.749123591,S0-C2,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.16,
62.749123591,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.53,% Clocks,,,0.00,5.31,
62.749123591,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C3,Frontend_Bound,34.11,% Slots,,,0.00,5.25,
62.749123591,S0-C3,Backend_Bound,36.43,% Slots,,,0.00,5.24,<==
62.749123591,S0-C3,Frontend_Bound.Frontend_Latency,27.84,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C3,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.16,
62.749123591,S0-C3,Backend_Bound.Core_Bound,19.73,% Slots,,,0.00,5.16,
62.749123591,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.31,
62.749123591,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.71,% Clocks,,,0.00,5.04,
62.749123591,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C4,Frontend_Bound,32.92,% Slots,,,0.00,5.25,
62.749123591,S0-C4,Bad_Speculation,14.26,% Slots,,,0.00,5.24,
62.749123591,S0-C4,Backend_Bound,24.85,% Slots,,,0.00,5.24,
62.749123591,S0-C4,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.2,
62.749123591,S0-C4,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.749123591,S0-C4,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.16,
62.749123591,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.3,
62.749123591,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.43,% Core_Clocks,,,0.00,5.31,
62.749123591,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.749123591,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C5,Frontend_Bound,34.50,% Slots,,,0.00,5.26,
62.749123591,S0-C5,Bad_Speculation,10.53,% Slots,,,0.00,5.24,
62.749123591,S0-C5,Backend_Bound,29.87,% Slots,,,0.00,5.24,
62.749123591,S0-C5,Frontend_Bound.Frontend_Latency,31.56,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C5,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.749123591,S0-C5,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.15,
62.749123591,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.14,% Clocks,,,0.00,5.31,
62.749123591,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.749123591,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C6,Frontend_Bound,34.77,% Slots,,,0.00,5.25,<==
62.749123591,S0-C6,Bad_Speculation,17.45,% Slots,,,0.00,5.24,
62.749123591,S0-C6,Backend_Bound,10.75,% Slots,,,0.00,5.24,
62.749123591,S0-C6,Frontend_Bound.Frontend_Latency,16.22,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S0-C6,Frontend_Bound.Frontend_Bandwidth,16.92,% Slots,,,0.00,5.2,
62.749123591,S0-C6,Bad_Speculation.Branch_Mispredicts,17.26,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.749123591,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.31,
62.749123591,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.74,% Core_Clocks,,,0.00,5.31,
62.749123591,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C7,Frontend_Bound,25.75,% Slots,,,0.00,5.25,
62.749123591,S0-C7,Bad_Speculation,16.96,% Slots,,,0.00,5.23,
62.749123591,S0-C7,Backend_Bound,18.61,% Slots,,,0.00,5.23,
62.749123591,S0-C7,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.04,
62.749123591,S0-C7,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.23,
62.749123591,S0-C7,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.04,
62.749123591,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.3,
62.749123591,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.749123591,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C0,Frontend_Bound,28.31,% Slots,,,0.00,5.26,<==
62.749123591,S1-C0,Bad_Speculation,16.22,% Slots,,,0.00,5.24,
62.749123591,S1-C0,Backend_Bound,22.62,% Slots,,,0.00,5.24,
62.749123591,S1-C0,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.24,
62.749123591,S1-C0,Backend_Bound.Memory_Bound,11.21,% Slots,,,0.00,5.16,
62.749123591,S1-C0,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.16,
62.749123591,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
62.749123591,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C1,Frontend_Bound,32.70,% Slots,,,0.00,5.26,
62.749123591,S1-C1,Bad_Speculation,10.44,% Slots,,,0.00,5.25,
62.749123591,S1-C1,Backend_Bound,22.23,% Slots,,,0.00,5.25,
62.749123591,S1-C1,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.16,<==
62.749123591,S1-C1,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.25,
62.749123591,S1-C1,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.15,
62.749123591,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.3,
62.749123591,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
62.749123591,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C2,Frontend_Bound,36.96,% Slots,,,0.00,5.3,
62.749123591,S1-C2,Bad_Speculation,10.99,% Slots,,,0.00,5.3,
62.749123591,S1-C2,Backend_Bound,27.42,% Slots,,,0.00,5.3,
62.749123591,S1-C2,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S1-C2,Bad_Speculation.Branch_Mispredicts,10.81,% Slots,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C2,Backend_Bound.Memory_Bound,18.51,% Slots,,,0.00,5.15,
62.749123591,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.3,
62.749123591,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
62.749123591,S1-C3,Frontend_Bound,21.75,% Slots,,,0.00,5.3,
62.749123591,S1-C3,Bad_Speculation,14.69,% Slots,,,0.00,5.3,
62.749123591,S1-C3,Backend_Bound,26.88,% Slots,,,0.00,5.3,
62.749123591,S1-C3,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.17,
62.749123591,S1-C3,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C3,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.16,<==
62.749123591,S1-C3,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.16,
62.749123591,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.3,
62.749123591,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
62.749123591,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C4,Frontend_Bound,31.63,% Slots,,,0.00,5.3,
62.749123591,S1-C4,Bad_Speculation,13.05,% Slots,,,0.00,5.3,
62.749123591,S1-C4,Backend_Bound,22.98,% Slots,,,0.00,5.3,
62.749123591,S1-C4,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.17,
62.749123591,S1-C4,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C4,Backend_Bound.Memory_Bound,12.61,% Slots,,,0.00,5.16,
62.749123591,S1-C4,Backend_Bound.Core_Bound,10.38,% Slots,,,0.00,5.16,
62.749123591,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.3,
62.749123591,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C5,Frontend_Bound,30.92,% Slots,,,0.00,5.31,
62.749123591,S1-C5,Bad_Speculation,14.05,% Slots,,,0.00,5.31,
62.749123591,S1-C5,Backend_Bound,21.94,% Slots,,,0.00,5.31,
62.749123591,S1-C5,Frontend_Bound.Frontend_Latency,20.70,% Slots,,rs_events.empty_end,0.00,5.16,
62.749123591,S1-C5,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C5,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.15,
62.749123591,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.3,
62.749123591,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
62.749123591,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C6,Frontend_Bound,21.91,% Slots,,,0.00,5.31,
62.749123591,S1-C6,Bad_Speculation,14.01,% Slots,,,0.00,5.31,
62.749123591,S1-C6,Backend_Bound,31.18,% Slots,,,0.00,5.31,
62.749123591,S1-C6,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.17,
62.749123591,S1-C6,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C6,Backend_Bound.Memory_Bound,19.72,% Slots,,,0.00,5.16,<==
62.749123591,S1-C6,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.16,
62.749123591,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.3,
62.749123591,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
62.749123591,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.02,% Clocks,,,0.00,5.04,
62.749123591,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C7,Frontend_Bound,29.15,% Slots,,,0.00,5.3,
62.749123591,S1-C7,Bad_Speculation,11.54,% Slots,,,0.00,5.3,
62.749123591,S1-C7,Backend_Bound,25.61,% Slots,,,0.00,5.3,
62.749123591,S1-C7,Frontend_Bound.Frontend_Latency,20.95,% Slots,,rs_events.empty_end,0.00,5.17,<==
62.749123591,S1-C7,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C7,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.16,
62.749123591,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.3,
62.749123591,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
62.749123591,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
62.749123591,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
62.749123591,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
62.749123591,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
62.749123591,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
64.311332129,S0-C0,Frontend_Bound,32.57,% Slots,,,0.00,5.12,
64.311332129,S0-C0,Bad_Speculation,14.44,% Slots,,,0.00,5.12,
64.311332129,S0-C0,Backend_Bound,16.56,% Slots,,,0.00,5.12,
64.311332129,S0-C0,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.31,% Slots,,,0.00,5.12,
64.311332129,S0-C0,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C0,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.12,
64.311332129,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.37,
64.311332129,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.59,% Core_Clocks,,,0.00,5.12,
64.311332129,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
64.311332129,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
64.311332129,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C1,Frontend_Bound,31.33,% Slots,,,0.00,5.12,
64.311332129,S0-C1,Bad_Speculation,14.79,% Slots,,,0.00,5.12,
64.311332129,S0-C1,Backend_Bound,17.16,% Slots,,,0.00,5.12,
64.311332129,S0-C1,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,5.12,
64.311332129,S0-C1,Bad_Speculation.Branch_Mispredicts,14.62,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.38,
64.311332129,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.10,% Core_Clocks,,,0.00,5.12,
64.311332129,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.86,% Core_Clocks,,,0.00,5.19,
64.311332129,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C2,Frontend_Bound,32.12,% Slots,,,0.00,5.12,
64.311332129,S0-C2,Bad_Speculation,16.40,% Slots,,,0.00,5.12,
64.311332129,S0-C2,Backend_Bound,14.32,% Slots,,,0.00,5.12,
64.311332129,S0-C2,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.12,<==
64.311332129,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.32,% Slots,,,0.00,5.12,
64.311332129,S0-C2,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.38,
64.311332129,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
64.311332129,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C3,Frontend_Bound,30.32,% Slots,,,0.00,5.12,
64.311332129,S0-C3,Bad_Speculation,16.10,% Slots,,,0.00,5.12,
64.311332129,S0-C3,Backend_Bound,18.15,% Slots,,,0.00,5.12,
64.311332129,S0-C3,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S0-C3,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C3,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.12,
64.311332129,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.38,
64.311332129,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
64.311332129,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C4,Frontend_Bound,35.17,% Slots,,,0.00,5.12,
64.311332129,S0-C4,Bad_Speculation,15.03,% Slots,,,0.00,5.12,
64.311332129,S0-C4,Backend_Bound,13.07,% Slots,,,0.00,5.12,
64.311332129,S0-C4,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.12,
64.311332129,S0-C4,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.38,
64.311332129,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.49,% Core_Clocks,,,0.00,5.12,
64.311332129,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C5,Frontend_Bound,32.02,% Slots,,,0.00,5.12,
64.311332129,S0-C5,Bad_Speculation,14.95,% Slots,,,0.00,5.12,
64.311332129,S0-C5,Backend_Bound,17.09,% Slots,,,0.00,5.12,
64.311332129,S0-C5,Frontend_Bound.Frontend_Latency,18.03,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.12,
64.311332129,S0-C5,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.38,
64.311332129,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.53,% Core_Clocks,,,0.00,5.12,
64.311332129,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C6,Frontend_Bound,32.58,% Slots,,,0.00,5.12,
64.311332129,S0-C6,Bad_Speculation,14.27,% Slots,,,0.00,5.12,
64.311332129,S0-C6,Backend_Bound,13.91,% Slots,,,0.00,5.12,
64.311332129,S0-C6,Frontend_Bound.Frontend_Latency,18.60,% Slots,,rs_events.empty_end,0.00,5.12,<==
64.311332129,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.43,% Slots,,,0.00,5.12,
64.311332129,S0-C6,Bad_Speculation.Branch_Mispredicts,14.08,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.38,
64.311332129,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
64.311332129,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.28,% Core_Clocks,,,0.00,5.13,
64.311332129,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C7,Frontend_Bound,27.29,% Slots,,,0.00,5.12,
64.311332129,S0-C7,Bad_Speculation,15.72,% Slots,,,0.00,5.12,
64.311332129,S0-C7,Backend_Bound,19.42,% Slots,,,0.00,5.12,
64.311332129,S0-C7,Frontend_Bound.Frontend_Latency,17.61,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S0-C7,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S0-C7,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.12,
64.311332129,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.38,
64.311332129,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
64.311332129,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C0,Frontend_Bound,32.48,% Slots,,,0.00,5.12,
64.311332129,S1-C0,Bad_Speculation,13.28,% Slots,,,0.00,5.12,
64.311332129,S1-C0,Backend_Bound,22.50,% Slots,,,0.00,5.12,
64.311332129,S1-C0,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S1-C0,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C0,Backend_Bound.Memory_Bound,11.96,% Slots,,,0.00,5.12,
64.311332129,S1-C0,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.12,
64.311332129,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.38,
64.311332129,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
64.311332129,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C1,Frontend_Bound,24.57,% Slots,,,0.00,5.12,
64.311332129,S1-C1,Bad_Speculation,14.69,% Slots,,,0.00,5.12,
64.311332129,S1-C1,Backend_Bound,24.50,% Slots,,,0.00,5.12,
64.311332129,S1-C1,Frontend_Bound.Frontend_Latency,16.00,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S1-C1,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C1,Backend_Bound.Memory_Bound,21.50,% Slots,,,0.00,5.12,
64.311332129,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
64.311332129,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
64.311332129,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C2,Frontend_Bound,28.77,% Slots,,,0.00,5.12,
64.311332129,S1-C2,Bad_Speculation,15.72,% Slots,,,0.00,5.12,
64.311332129,S1-C2,Backend_Bound,20.87,% Slots,,,0.00,5.12,
64.311332129,S1-C2,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S1-C2,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C2,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.12,
64.311332129,S1-C2,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.12,
64.311332129,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
64.311332129,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.47,% Clocks,,,0.00,5.38,
64.311332129,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C3,Frontend_Bound,22.35,% Slots,,,0.00,5.12,
64.311332129,S1-C3,Bad_Speculation,13.63,% Slots,,,0.00,5.12,
64.311332129,S1-C3,Backend_Bound,26.42,% Slots,,,0.00,5.12,
64.311332129,S1-C3,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C3,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.12,<==
64.311332129,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
64.311332129,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.12,
64.311332129,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C4,Frontend_Bound,33.64,% Slots,,,0.00,5.12,
64.311332129,S1-C4,Bad_Speculation,13.71,% Slots,,,0.00,5.12,
64.311332129,S1-C4,Backend_Bound,20.99,% Slots,,,0.00,5.12,
64.311332129,S1-C4,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S1-C4,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C4,Backend_Bound.Memory_Bound,14.57,% Slots,,,0.00,5.12,
64.311332129,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.38,
64.311332129,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
64.311332129,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C5,Frontend_Bound,23.77,% Slots,,,0.00,5.12,
64.311332129,S1-C5,Bad_Speculation,14.40,% Slots,,,0.00,5.12,
64.311332129,S1-C5,Backend_Bound,25.94,% Slots,,,0.00,5.12,<==
64.311332129,S1-C5,Bad_Speculation.Branch_Mispredicts,14.22,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C5,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.12,
64.311332129,S1-C5,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.12,
64.311332129,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
64.311332129,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C6,Frontend_Bound,34.19,% Slots,,,0.00,5.12,
64.311332129,S1-C6,Bad_Speculation,12.08,% Slots,,,0.00,5.12,
64.311332129,S1-C6,Backend_Bound,22.22,% Slots,,,0.00,5.12,
64.311332129,S1-C6,Frontend_Bound.Frontend_Latency,24.19,% Slots,,rs_events.empty_end,0.00,5.12,<==
64.311332129,S1-C6,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C6,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.12,
64.311332129,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.38,
64.311332129,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
64.311332129,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
64.311332129,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C7,Frontend_Bound,30.55,% Slots,,,0.00,5.12,
64.311332129,S1-C7,Bad_Speculation,13.61,% Slots,,,0.00,5.12,
64.311332129,S1-C7,Backend_Bound,21.41,% Slots,,,0.00,5.12,
64.311332129,S1-C7,Frontend_Bound.Frontend_Latency,19.01,% Slots,,rs_events.empty_end,0.00,5.12,
64.311332129,S1-C7,Bad_Speculation.Branch_Mispredicts,13.44,% Slots,,br_misp_retired.all_branches,0.00,5.12,
64.311332129,S1-C7,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.12,
64.311332129,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
64.311332129,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
64.311332129,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
64.311332129,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
64.311332129,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
65.903986988,S0-C0,Frontend_Bound,20.79,% Slots,,,0.00,5.28,
65.903986988,S0-C0,Bad_Speculation,11.84,% Slots,,,0.00,5.28,
65.903986988,S0-C0,Backend_Bound,37.51,% Slots,,,0.00,5.28,
65.903986988,S0-C0,Retiring,31.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
65.903986988,S0-C0,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.28,
65.903986988,S0-C0,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C0,Backend_Bound.Memory_Bound,28.95,% Slots,,,0.00,5.27,<==
65.903986988,S0-C0,Retiring.Microcode_Sequencer,0.91,% Slots,,idq.ms_uops,0.00,5.28,
65.903986988,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.27,
65.903986988,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
65.903986988,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.70,% Clocks,,idq.ms_switches,0.00,5.27,
65.903986988,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
65.903986988,S0-C1,Frontend_Bound,26.34,% Slots,,,0.00,5.27,
65.903986988,S0-C1,Bad_Speculation,13.67,% Slots,,,0.00,5.27,
65.903986988,S0-C1,Backend_Bound,26.83,% Slots,,,0.00,5.27,
65.903986988,S0-C1,Frontend_Bound.Frontend_Latency,16.13,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S0-C1,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C1,Backend_Bound.Memory_Bound,17.38,% Slots,,,0.00,5.27,<==
65.903986988,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.27,
65.903986988,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
65.903986988,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
65.903986988,S0-C2,Frontend_Bound,29.48,% Slots,,,0.00,5.27,
65.903986988,S0-C2,Bad_Speculation,12.90,% Slots,,,0.00,5.27,
65.903986988,S0-C2,Backend_Bound,23.12,% Slots,,,0.00,5.27,
65.903986988,S0-C2,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.27,<==
65.903986988,S0-C2,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C2,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.27,
65.903986988,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.28,
65.903986988,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
65.903986988,S0-C3,Frontend_Bound,30.15,% Slots,,,0.00,5.28,
65.903986988,S0-C3,Bad_Speculation,11.14,% Slots,,,0.00,5.28,
65.903986988,S0-C3,Backend_Bound,23.80,% Slots,,,0.00,5.28,
65.903986988,S0-C3,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.28,<==
65.903986988,S0-C3,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C3,Backend_Bound.Memory_Bound,14.80,% Slots,,,0.00,5.27,
65.903986988,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.27,
65.903986988,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
65.903986988,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
65.903986988,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
65.903986988,S0-C4,Frontend_Bound,29.66,% Slots,,,0.00,5.27,
65.903986988,S0-C4,Bad_Speculation,16.99,% Slots,,,0.00,5.27,
65.903986988,S0-C4,Backend_Bound,15.46,% Slots,,,0.00,5.27,
65.903986988,S0-C4,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.27,<==
65.903986988,S0-C4,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.27,
65.903986988,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
65.903986988,S0-C5,Frontend_Bound,34.55,% Slots,,,0.00,5.27,<==
65.903986988,S0-C5,Backend_Bound,19.76,% Slots,,,0.00,5.27,
65.903986988,S0-C5,Retiring,34.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
65.903986988,S0-C5,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.27,
65.903986988,S0-C5,Backend_Bound.Memory_Bound,11.59,% Slots,,,0.00,5.27,
65.903986988,S0-C5,Retiring.Microcode_Sequencer,1.85,% Slots,,idq.ms_uops,0.00,5.27,
65.903986988,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.27,
65.903986988,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.48,% Clocks,,idq.ms_switches,0.00,5.27,
65.903986988,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
65.903986988,S0-C6,Frontend_Bound,24.31,% Slots,,,0.00,5.27,
65.903986988,S0-C6,Bad_Speculation,13.18,% Slots,,,0.00,5.27,
65.903986988,S0-C6,Backend_Bound,23.53,% Slots,,,0.00,5.27,
65.903986988,S0-C6,Frontend_Bound.Frontend_Latency,21.01,% Slots,,rs_events.empty_end,0.00,5.27,<==
65.903986988,S0-C6,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C6,Backend_Bound.Memory_Bound,16.99,% Slots,,,0.00,5.27,
65.903986988,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.27,
65.903986988,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
65.903986988,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
65.903986988,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
65.903986988,S0-C7,Frontend_Bound,30.09,% Slots,,,0.00,5.27,
65.903986988,S0-C7,Bad_Speculation,14.11,% Slots,,,0.00,5.27,
65.903986988,S0-C7,Backend_Bound,20.72,% Slots,,,0.00,5.27,
65.903986988,S0-C7,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S0-C7,Bad_Speculation.Branch_Mispredicts,13.99,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S0-C7,Backend_Bound.Memory_Bound,15.61,% Slots,,,0.00,5.27,
65.903986988,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.27,
65.903986988,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
65.903986988,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
65.903986988,S1-C0,Frontend_Bound,32.72,% Slots,,,0.00,5.27,
65.903986988,S1-C0,Bad_Speculation,12.01,% Slots,,,0.00,5.27,
65.903986988,S1-C0,Backend_Bound,23.62,% Slots,,,0.00,5.27,
65.903986988,S1-C0,Frontend_Bound.Frontend_Latency,22.11,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C0,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C0,Backend_Bound.Memory_Bound,15.92,% Slots,,,0.00,5.27,
65.903986988,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
65.903986988,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
65.903986988,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
65.903986988,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
65.903986988,S1-C1,Frontend_Bound,29.22,% Slots,,,0.00,5.28,
65.903986988,S1-C1,Bad_Speculation,11.19,% Slots,,,0.00,5.28,
65.903986988,S1-C1,Backend_Bound,26.58,% Slots,,,0.00,5.28,
65.903986988,S1-C1,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C1,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.28,
65.903986988,S1-C1,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.27,
65.903986988,S1-C1,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.27,
65.903986988,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.27,
65.903986988,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
65.903986988,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
65.903986988,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
65.903986988,S1-C2,Frontend_Bound,29.74,% Slots,,,0.00,5.28,
65.903986988,S1-C2,Backend_Bound,23.12,% Slots,,,0.00,5.28,
65.903986988,S1-C2,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.28,
65.903986988,S1-C2,Backend_Bound.Memory_Bound,13.53,% Slots,,,0.00,5.27,
65.903986988,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.27,
65.903986988,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
65.903986988,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
65.903986988,S1-C3,Frontend_Bound,33.83,% Slots,,,0.00,5.28,
65.903986988,S1-C3,Bad_Speculation,15.03,% Slots,,,0.00,5.28,
65.903986988,S1-C3,Backend_Bound,20.33,% Slots,,,0.00,5.28,
65.903986988,S1-C3,Retiring,31.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
65.903986988,S1-C3,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.28,
65.903986988,S1-C3,Bad_Speculation.Branch_Mispredicts,14.86,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C3,Backend_Bound.Memory_Bound,13.85,% Slots,,,0.00,5.27,
65.903986988,S1-C3,Retiring.Microcode_Sequencer,1.36,% Slots,,idq.ms_uops,0.00,5.28,
65.903986988,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.27,
65.903986988,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
65.903986988,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.27,
65.903986988,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.16,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.99,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
65.903986988,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
65.903986988,S1-C4,Frontend_Bound,33.47,% Slots,,,0.00,5.28,
65.903986988,S1-C4,Bad_Speculation,13.15,% Slots,,,0.00,5.28,
65.903986988,S1-C4,Backend_Bound,16.44,% Slots,,,0.00,5.28,
65.903986988,S1-C4,Frontend_Bound.Frontend_Latency,19.28,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.28,
65.903986988,S1-C4,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.28,
65.903986988,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
65.903986988,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.94,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
65.903986988,S1-C5,Frontend_Bound,30.99,% Slots,,,0.00,5.28,
65.903986988,S1-C5,Bad_Speculation,15.49,% Slots,,,0.00,5.28,
65.903986988,S1-C5,Backend_Bound,18.52,% Slots,,,0.00,5.28,
65.903986988,S1-C5,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.25,% Slots,,,0.00,5.28,
65.903986988,S1-C5,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C5,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.27,
65.903986988,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.27,
65.903986988,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
65.903986988,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.31,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.54,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
65.903986988,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
65.903986988,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
65.903986988,S1-C6,Frontend_Bound,26.76,% Slots,,,0.00,5.28,
65.903986988,S1-C6,Bad_Speculation,13.57,% Slots,,,0.00,5.28,
65.903986988,S1-C6,Backend_Bound,22.51,% Slots,,,0.00,5.28,
65.903986988,S1-C6,Retiring,34.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
65.903986988,S1-C6,Frontend_Bound.Frontend_Latency,16.79,% Slots,,rs_events.empty_end,0.00,5.28,
65.903986988,S1-C6,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C6,Backend_Bound.Memory_Bound,14.89,% Slots,,,0.00,5.28,
65.903986988,S1-C6,Retiring.Microcode_Sequencer,0.92,% Slots,,idq.ms_uops,0.00,5.28,<==
65.903986988,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.82,% Clocks,,idq.ms_switches,0.00,5.28,
65.903986988,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
65.903986988,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
65.903986988,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
65.903986988,S1-C7,Frontend_Bound,33.38,% Slots,,,0.00,5.27,
65.903986988,S1-C7,Bad_Speculation,12.95,% Slots,,,0.00,5.27,
65.903986988,S1-C7,Backend_Bound,23.24,% Slots,,,0.00,5.27,
65.903986988,S1-C7,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.27,
65.903986988,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.80,% Slots,,,0.00,5.27,
65.903986988,S1-C7,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.27,
65.903986988,S1-C7,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.27,
65.903986988,S1-C7,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.27,
65.903986988,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.27,
65.903986988,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
65.903986988,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.59,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.51,% Core_Clocks,,,0.00,5.27,
65.903986988,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
65.903986988,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
65.903986988,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.24,% Clocks,,,0.00,5.27,
65.903986988,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
65.903986988,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
65.903986988,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
65.903986988,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
65.903986988,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
65.903986988,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S0-C5-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S0-C7-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C0-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C1-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C2-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C3-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
65.903986988,S1-C6-T1,MUX,5.27,%,,,0.00,100.0,
65.903986988,S1-C7-T1,MUX,5.27,%,,,0.00,100.0,
67.344399737,S0-C0,Frontend_Bound,29.97,% Slots,,,0.00,5.27,
67.344399737,S0-C0,Bad_Speculation,14.91,% Slots,,,0.00,5.27,
67.344399737,S0-C0,Backend_Bound,27.21,% Slots,,,0.00,5.27,
67.344399737,S0-C0,Frontend_Bound.Frontend_Latency,22.49,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C0,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C0,Backend_Bound.Memory_Bound,15.06,% Slots,,,0.00,5.27,
67.344399737,S0-C0,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.27,
67.344399737,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.27,
67.344399737,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.27,
67.344399737,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
67.344399737,S0-C1,Frontend_Bound,36.20,% Slots,,,0.00,5.27,
67.344399737,S0-C1,Bad_Speculation,17.93,% Slots,,,0.00,5.27,
67.344399737,S0-C1,Backend_Bound,15.18,% Slots,,,0.00,5.27,
67.344399737,S0-C1,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.27,
67.344399737,S0-C1,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.28,
67.344399737,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.25,% Core_Clocks,,,0.00,5.28,
67.344399737,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
67.344399737,S0-C2,Frontend_Bound,27.66,% Slots,,,0.00,5.27,
67.344399737,S0-C2,Bad_Speculation,11.64,% Slots,,,0.00,5.27,
67.344399737,S0-C2,Backend_Bound,24.93,% Slots,,,0.00,5.27,
67.344399737,S0-C2,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C2,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C2,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.27,
67.344399737,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.28,
67.344399737,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
67.344399737,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
67.344399737,S0-C3,Frontend_Bound,26.79,% Slots,,,0.00,5.27,
67.344399737,S0-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.27,
67.344399737,S0-C3,Backend_Bound,30.99,% Slots,,,0.00,5.27,
67.344399737,S0-C3,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C3,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C3,Backend_Bound.Memory_Bound,18.96,% Slots,,,0.00,5.27,<==
67.344399737,S0-C3,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.27,
67.344399737,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.28,
67.344399737,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
67.344399737,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S0-C4,Frontend_Bound,26.89,% Slots,,,0.00,5.27,
67.344399737,S0-C4,Bad_Speculation,17.44,% Slots,,,0.00,5.27,
67.344399737,S0-C4,Backend_Bound,28.13,% Slots,,,0.00,5.27,
67.344399737,S0-C4,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C4,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,
67.344399737,S0-C4,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.27,
67.344399737,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.28,
67.344399737,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
67.344399737,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
67.344399737,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S0-C5,Frontend_Bound,28.85,% Slots,,,0.00,5.27,
67.344399737,S0-C5,Bad_Speculation,14.51,% Slots,,,0.00,5.27,
67.344399737,S0-C5,Backend_Bound,27.63,% Slots,,,0.00,5.27,
67.344399737,S0-C5,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C5,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C5,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.27,
67.344399737,S0-C5,Backend_Bound.Core_Bound,13.07,% Slots,,,0.00,5.27,
67.344399737,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.28,
67.344399737,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
67.344399737,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S0-C6,Frontend_Bound,23.90,% Slots,,,0.00,5.27,
67.344399737,S0-C6,Bad_Speculation,12.39,% Slots,,,0.00,5.27,
67.344399737,S0-C6,Backend_Bound,32.66,% Slots,,,0.00,5.27,
67.344399737,S0-C6,Frontend_Bound.Frontend_Latency,20.84,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C6,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C6,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.27,<==
67.344399737,S0-C6,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.27,
67.344399737,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.28,
67.344399737,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
67.344399737,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.72,% Clocks,,,0.00,5.28,
67.344399737,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S0-C7,Frontend_Bound,31.15,% Slots,,,0.00,5.27,<==
67.344399737,S0-C7,Bad_Speculation,18.79,% Slots,,,0.00,5.27,
67.344399737,S0-C7,Backend_Bound,14.14,% Slots,,,0.00,5.27,
67.344399737,S0-C7,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.52,% Slots,,,0.00,5.27,
67.344399737,S0-C7,Bad_Speculation.Branch_Mispredicts,18.56,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.09,% Core_Clocks,,,0.00,5.27,
67.344399737,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.41,% Core_Clocks,,,0.00,5.28,
67.344399737,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S1-C0,Frontend_Bound,26.67,% Slots,,,0.00,5.27,
67.344399737,S1-C0,Bad_Speculation,14.31,% Slots,,,0.00,5.27,
67.344399737,S1-C0,Backend_Bound,33.30,% Slots,,,0.00,5.27,<==
67.344399737,S1-C0,Frontend_Bound.Frontend_Latency,23.82,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S1-C0,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C0,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.27,
67.344399737,S1-C0,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.27,
67.344399737,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
67.344399737,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
67.344399737,S1-C1,Frontend_Bound,26.15,% Slots,,,0.00,5.27,
67.344399737,S1-C1,Bad_Speculation,15.96,% Slots,,,0.00,5.27,
67.344399737,S1-C1,Backend_Bound,31.72,% Slots,,,0.00,5.27,<==
67.344399737,S1-C1,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S1-C1,Bad_Speculation.Branch_Mispredicts,15.80,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C1,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.27,
67.344399737,S1-C1,Backend_Bound.Core_Bound,15.14,% Slots,,,0.00,5.27,
67.344399737,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.28,
67.344399737,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
67.344399737,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.01,% Clocks,,,0.00,5.27,
67.344399737,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S1-C2,Frontend_Bound,36.97,% Slots,,,0.00,5.28,
67.344399737,S1-C2,Bad_Speculation,13.70,% Slots,,,0.00,5.28,
67.344399737,S1-C2,Backend_Bound,15.76,% Slots,,,0.00,5.28,
67.344399737,S1-C2,Frontend_Bound.Frontend_Latency,23.77,% Slots,,rs_events.empty_end,0.00,5.28,
67.344399737,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.40,% Slots,,,0.00,5.28,
67.344399737,S1-C2,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.28,
67.344399737,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.45,% Core_Clocks,,,0.00,5.28,
67.344399737,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.27,% Core_Clocks,,,0.00,5.28,
67.344399737,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
67.344399737,S1-C3,Frontend_Bound,25.30,% Slots,,,0.00,5.27,
67.344399737,S1-C3,Bad_Speculation,15.72,% Slots,,,0.00,5.27,
67.344399737,S1-C3,Backend_Bound,27.72,% Slots,,,0.00,5.27,<==
67.344399737,S1-C3,Frontend_Bound.Frontend_Latency,16.55,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S1-C3,Bad_Speculation.Branch_Mispredicts,15.54,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C3,Backend_Bound.Memory_Bound,12.89,% Slots,,,0.00,5.27,
67.344399737,S1-C3,Backend_Bound.Core_Bound,14.83,% Slots,,,0.00,5.27,
67.344399737,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.27,
67.344399737,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S1-C4,Frontend_Bound,34.91,% Slots,,,0.00,5.27,<==
67.344399737,S1-C4,Bad_Speculation,12.91,% Slots,,,0.00,5.27,
67.344399737,S1-C4,Backend_Bound,15.70,% Slots,,,0.00,5.27,
67.344399737,S1-C4,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.63,% Slots,,,0.00,5.27,
67.344399737,S1-C4,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C4,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.27,
67.344399737,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.28,
67.344399737,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
67.344399737,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
67.344399737,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
67.344399737,S1-C5,Frontend_Bound,33.72,% Slots,,,0.00,5.28,
67.344399737,S1-C5,Bad_Speculation,12.88,% Slots,,,0.00,5.28,
67.344399737,S1-C5,Backend_Bound,18.82,% Slots,,,0.00,5.28,
67.344399737,S1-C5,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,0.00,5.28,
67.344399737,S1-C5,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C5,Backend_Bound.Memory_Bound,11.69,% Slots,,,0.00,5.28,
67.344399737,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.28,
67.344399737,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
67.344399737,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
67.344399737,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S1-C6,Frontend_Bound,27.31,% Slots,,,0.00,5.27,
67.344399737,S1-C6,Bad_Speculation,16.46,% Slots,,,0.00,5.27,
67.344399737,S1-C6,Backend_Bound,21.63,% Slots,,,0.00,5.27,
67.344399737,S1-C6,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S1-C6,Bad_Speculation.Branch_Mispredicts,16.26,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C6,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.27,
67.344399737,S1-C6,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.27,
67.344399737,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.27,
67.344399737,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
67.344399737,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
67.344399737,S1-C7,Frontend_Bound,35.86,% Slots,,,0.00,5.27,
67.344399737,S1-C7,Bad_Speculation,13.53,% Slots,,,0.00,5.27,
67.344399737,S1-C7,Backend_Bound,18.78,% Slots,,,0.00,5.27,
67.344399737,S1-C7,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.27,
67.344399737,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.67,% Slots,,,0.00,5.27,
67.344399737,S1-C7,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.27,
67.344399737,S1-C7,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.27,
67.344399737,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.28,
67.344399737,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
67.344399737,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.19,% Core_Clocks,,,0.00,5.27,
67.344399737,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.42,% Core_Clocks,,,0.00,5.28,
67.344399737,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
67.344399737,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
67.344399737,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
67.344399737,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
67.344399737,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
67.344399737,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
67.344399737,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
67.344399737,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
67.344399737,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
67.344399737,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
67.344399737,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
67.344399737,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
67.344399737,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
67.344399737,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
67.344399737,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
67.344399737,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
67.344399737,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
67.344399737,S1-C6-T1,MUX,5.27,%,,,0.00,100.0,
67.344399737,S1-C7-T1,MUX,5.27,%,,,0.00,100.0,
68.809275183,S0-C0,Frontend_Bound,32.23,% Slots,,,0.00,5.18,
68.809275183,S0-C0,Bad_Speculation,10.60,% Slots,,,0.00,5.18,
68.809275183,S0-C0,Backend_Bound,19.99,% Slots,,,0.00,5.18,
68.809275183,S0-C0,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.18,
68.809275183,S0-C0,Bad_Speculation.Branch_Mispredicts,10.48,% Slots,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S0-C0,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.18,
68.809275183,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.18,
68.809275183,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.14,% Core_Clocks,,,0.00,5.36,
68.809275183,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
68.809275183,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C1,Frontend_Bound,28.87,% Slots,,,0.00,5.19,
68.809275183,S0-C1,Bad_Speculation,14.43,% Slots,,,0.00,5.19,
68.809275183,S0-C1,Backend_Bound,21.92,% Slots,,,0.00,5.19,
68.809275183,S0-C1,Frontend_Bound.Frontend_Latency,20.29,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S0-C1,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S0-C1,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.19,
68.809275183,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C2,Frontend_Bound,23.77,% Slots,,,0.00,5.18,
68.809275183,S0-C2,Bad_Speculation,13.35,% Slots,,,0.00,5.18,
68.809275183,S0-C2,Backend_Bound,29.37,% Slots,,,0.00,5.18,
68.809275183,S0-C2,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S0-C2,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S0-C2,Backend_Bound.Memory_Bound,20.95,% Slots,,,0.00,5.18,<==
68.809275183,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.19,
68.809275183,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C3,Bad_Speculation,12.90,% Slots,,,0.00,5.19,
68.809275183,S0-C3,Bad_Speculation.Branch_Mispredicts,12.76,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S0-C3,Backend_Bound,37.48,% Slots,,,0.00,5.19,
68.809275183,S0-C3,Backend_Bound.Memory_Bound,26.61,% Slots,,,0.00,5.19,<==
68.809275183,S0-C3,Backend_Bound.Core_Bound,10.86,% Slots,,,0.00,5.19,
68.809275183,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
68.809275183,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.07,% Clocks,,,0.00,5.19,
68.809275183,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C4,Frontend_Bound,27.10,% Slots,,,0.00,5.19,
68.809275183,S0-C4,Bad_Speculation,14.72,% Slots,,,0.00,5.19,
68.809275183,S0-C4,Backend_Bound,23.83,% Slots,,,0.00,5.19,
68.809275183,S0-C4,Frontend_Bound.Frontend_Latency,20.79,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.19,
68.809275183,S0-C4,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S0-C4,Backend_Bound.Memory_Bound,18.14,% Slots,,,0.00,5.19,
68.809275183,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.18,
68.809275183,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.57,% Core_Clocks,,,0.00,5.37,
68.809275183,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
68.809275183,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C5,Frontend_Bound,26.00,% Slots,,,0.00,5.19,
68.809275183,S0-C5,Bad_Speculation,11.30,% Slots,,,0.00,5.19,
68.809275183,S0-C5,Backend_Bound,28.32,% Slots,,,0.00,5.19,
68.809275183,S0-C5,Frontend_Bound.Frontend_Latency,16.25,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S0-C5,Bad_Speculation.Branch_Mispredicts,11.14,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S0-C5,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.19,
68.809275183,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,<==
68.809275183,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C6,Frontend_Bound,35.18,% Slots,,,0.00,5.19,
68.809275183,S0-C6,Bad_Speculation,14.03,% Slots,,,0.00,5.19,
68.809275183,S0-C6,Backend_Bound,18.21,% Slots,,,0.00,5.19,
68.809275183,S0-C6,Frontend_Bound.Frontend_Latency,23.83,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.12,% Slots,,,0.00,5.19,
68.809275183,S0-C6,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S0-C6,Backend_Bound.Memory_Bound,11.52,% Slots,,,0.00,5.19,
68.809275183,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.19,
68.809275183,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.99,% Core_Clocks,,,0.00,5.2,
68.809275183,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C7,Frontend_Bound,21.92,% Slots,,,0.00,5.18,
68.809275183,S0-C7,Bad_Speculation,13.85,% Slots,,,0.00,5.18,
68.809275183,S0-C7,Backend_Bound,30.67,% Slots,,,0.00,5.18,
68.809275183,S0-C7,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S0-C7,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S0-C7,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.18,<==
68.809275183,S0-C7,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.18,
68.809275183,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.19,
68.809275183,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
68.809275183,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
68.809275183,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
68.809275183,S1-C0,Frontend_Bound,28.05,% Slots,,,0.00,5.19,
68.809275183,S1-C0,Bad_Speculation,10.99,% Slots,,,0.00,5.19,
68.809275183,S1-C0,Backend_Bound,27.33,% Slots,,,0.00,5.19,
68.809275183,S1-C0,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S1-C0,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S1-C0,Backend_Bound.Memory_Bound,17.57,% Slots,,,0.00,5.19,
68.809275183,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.19,
68.809275183,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
68.809275183,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C1,Frontend_Bound,25.14,% Slots,,,0.00,5.18,
68.809275183,S1-C1,Bad_Speculation,13.32,% Slots,,,0.00,5.18,
68.809275183,S1-C1,Backend_Bound,28.96,% Slots,,,0.00,5.18,
68.809275183,S1-C1,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S1-C1,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S1-C1,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.18,
68.809275183,S1-C1,Backend_Bound.Core_Bound,10.54,% Slots,,,0.00,5.18,
68.809275183,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,<==
68.809275183,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C2,Frontend_Bound,29.18,% Slots,,,0.00,5.19,
68.809275183,S1-C2,Bad_Speculation,15.80,% Slots,,,0.00,5.19,
68.809275183,S1-C2,Backend_Bound,21.43,% Slots,,,0.00,5.19,
68.809275183,S1-C2,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S1-C2,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S1-C2,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.19,
68.809275183,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.19,
68.809275183,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
68.809275183,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C3,Frontend_Bound,30.21,% Slots,,,0.00,5.19,
68.809275183,S1-C3,Bad_Speculation,12.04,% Slots,,,0.00,5.19,
68.809275183,S1-C3,Backend_Bound,25.12,% Slots,,,0.00,5.19,
68.809275183,S1-C3,Frontend_Bound.Frontend_Latency,19.34,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.19,
68.809275183,S1-C3,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S1-C3,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.18,
68.809275183,S1-C3,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.18,
68.809275183,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.18,
68.809275183,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
68.809275183,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.34,% Core_Clocks,,,0.00,5.19,
68.809275183,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
68.809275183,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C4,Frontend_Bound,27.24,% Slots,,,0.00,5.19,
68.809275183,S1-C4,Bad_Speculation,13.14,% Slots,,,0.00,5.19,
68.809275183,S1-C4,Backend_Bound,20.23,% Slots,,,0.00,5.19,
68.809275183,S1-C4,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.19,
68.809275183,S1-C4,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S1-C4,Backend_Bound.Memory_Bound,12.72,% Slots,,,0.00,5.19,
68.809275183,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.18,
68.809275183,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C5,Frontend_Bound,31.67,% Slots,,,0.00,5.18,
68.809275183,S1-C5,Bad_Speculation,11.41,% Slots,,,0.00,5.18,
68.809275183,S1-C5,Backend_Bound,21.22,% Slots,,,0.00,5.18,
68.809275183,S1-C5,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.18,
68.809275183,S1-C5,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S1-C5,Backend_Bound.Memory_Bound,13.12,% Slots,,,0.00,5.18,
68.809275183,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.18,
68.809275183,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
68.809275183,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.68,% Core_Clocks,,,0.00,5.19,
68.809275183,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.09,% Core_Clocks,,,0.00,5.18,
68.809275183,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
68.809275183,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
68.809275183,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C6,Frontend_Bound,28.60,% Slots,,,0.00,5.18,
68.809275183,S1-C6,Bad_Speculation,15.86,% Slots,,,0.00,5.18,
68.809275183,S1-C6,Backend_Bound,25.78,% Slots,,,0.00,5.18,
68.809275183,S1-C6,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.18,
68.809275183,S1-C6,Bad_Speculation.Branch_Mispredicts,15.66,% Slots,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S1-C6,Backend_Bound.Memory_Bound,19.98,% Slots,,,0.00,5.18,
68.809275183,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
68.809275183,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
68.809275183,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
68.809275183,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C7,Frontend_Bound,28.53,% Slots,,,0.00,5.19,
68.809275183,S1-C7,Bad_Speculation,10.55,% Slots,,,0.00,5.19,
68.809275183,S1-C7,Backend_Bound,24.23,% Slots,,,0.00,5.19,
68.809275183,S1-C7,Frontend_Bound.Frontend_Latency,23.07,% Slots,,rs_events.empty_end,0.00,5.18,<==
68.809275183,S1-C7,Bad_Speculation.Branch_Mispredicts,10.42,% Slots,,br_misp_retired.all_branches,0.00,5.19,
68.809275183,S1-C7,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.18,
68.809275183,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.19,
68.809275183,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
68.809275183,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
68.809275183,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
68.809275183,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
68.809275183,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
70.20708907,S0-C0,Frontend_Bound,28.04,% Slots,,,0.00,5.16,
70.20708907,S0-C0,Backend_Bound,35.34,% Slots,,,0.00,5.16,
70.20708907,S0-C0,Retiring,34.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
70.20708907,S0-C0,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.16,
70.20708907,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.16,
70.20708907,S0-C0,Backend_Bound.Core_Bound,61.55,% Slots,,,0.00,5.16,<==
70.20708907,S0-C0,Retiring.Microcode_Sequencer,6.17,% Slots,,idq.ms_uops,0.00,5.16,
70.20708907,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.99,% Clocks,,,0.00,5.15,
70.20708907,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.52,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.97,% Core_Clocks,,,0.00,5.24,
70.20708907,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C1,Frontend_Bound,31.24,% Slots,,,0.00,5.16,
70.20708907,S0-C1,Backend_Bound,33.88,% Slots,,,0.00,5.16,
70.20708907,S0-C1,Frontend_Bound.Frontend_Latency,31.56,% Slots,,rs_events.empty_end,0.00,5.16,
70.20708907,S0-C1,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.15,<==
70.20708907,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.87,% Clocks,,,0.00,5.15,
70.20708907,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
70.20708907,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
70.20708907,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
70.20708907,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C2,Frontend_Bound,30.23,% Slots,,,0.00,5.17,<==
70.20708907,S0-C2,Bad_Speculation,24.21,% Slots,,,0.00,5.17,
70.20708907,S0-C2,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
70.20708907,S0-C2,Frontend_Bound.Frontend_Latency,15.35,% Slots,,rs_events.empty_end,0.00,5.17,
70.20708907,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.17,
70.20708907,S0-C2,Bad_Speculation.Branch_Mispredicts,23.70,% Slots,,br_misp_retired.all_branches,0.00,5.17,
70.20708907,S0-C2,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.16,
70.20708907,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.15,
70.20708907,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.47,% Core_Clocks,,,0.00,5.25,
70.20708907,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C3,Frontend_Bound,23.05,% Slots,,,0.00,5.16,
70.20708907,S0-C3,Bad_Speculation,10.40,% Slots,,,0.00,5.16,
70.20708907,S0-C3,Backend_Bound,53.01,% Slots,,,0.00,5.16,<==
70.20708907,S0-C3,Retiring,27.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
70.20708907,S0-C3,Frontend_Bound.Frontend_Latency,15.89,% Slots,,rs_events.empty_end,0.00,5.16,
70.20708907,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.72,% Slots,,,0.00,5.16,
70.20708907,S0-C3,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S0-C3,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.16,
70.20708907,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
70.20708907,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.89,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.39,% Core_Clocks,,,0.00,5.24,
70.20708907,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C4,Frontend_Bound,29.38,% Slots,,,0.00,5.16,<==
70.20708907,S0-C4,Bad_Speculation,22.38,% Slots,,,0.00,5.16,
70.20708907,S0-C4,Retiring,27.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
70.20708907,S0-C4,Frontend_Bound.Frontend_Latency,17.73,% Slots,,rs_events.empty_end,0.00,5.16,
70.20708907,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.16,
70.20708907,S0-C4,Bad_Speculation.Branch_Mispredicts,21.86,% Slots,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S0-C4,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.16,
70.20708907,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.15,
70.20708907,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
70.20708907,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.28,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.77,% Core_Clocks,,,0.00,5.24,
70.20708907,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.40,% Core_Clocks,,,0.00,5.44,
70.20708907,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C5,Backend_Bound,61.28,% Slots,,,0.00,5.16,
70.20708907,S0-C5,Retiring,32.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
70.20708907,S0-C5,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.16,
70.20708907,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
70.20708907,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C6,Frontend_Bound,38.36,% Slots,,,0.00,5.16,
70.20708907,S0-C6,Bad_Speculation,15.29,% Slots,,,0.00,5.16,
70.20708907,S0-C6,Backend_Bound,10.70,% Slots,,,0.00,5.16,
70.20708907,S0-C6,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
70.20708907,S0-C6,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.16,
70.20708907,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.16,
70.20708907,S0-C6,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S0-C6,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.16,
70.20708907,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.14,
70.20708907,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
70.20708907,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.47,% Clocks,,idq.ms_switches,0.00,5.14,
70.20708907,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.05,% Core_Clocks,,,0.00,5.44,
70.20708907,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C7,Backend_Bound,69.13,% Slots,,,0.00,5.16,<==
70.20708907,S0-C7,Backend_Bound.Memory_Bound,35.53,% Slots,,,0.00,5.15,
70.20708907,S0-C7,Backend_Bound.Core_Bound,33.60,% Slots,,,0.00,5.15,
70.20708907,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
70.20708907,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
70.20708907,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
70.20708907,S1-C0,Frontend_Bound,27.83,% Slots,,,0.00,5.17,
70.20708907,S1-C0,Bad_Speculation,24.67,% Slots,,,0.00,5.17,
70.20708907,S1-C0,Frontend_Bound.Frontend_Latency,25.39,% Slots,,rs_events.empty_end,0.00,5.17,<==
70.20708907,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.17,
70.20708907,S1-C0,Bad_Speculation.Branch_Mispredicts,23.69,% Slots,,br_misp_retired.all_branches,0.00,5.17,
70.20708907,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.84,% Clocks,,,0.00,5.15,
70.20708907,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
70.20708907,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.53,% Core_Clocks,,,0.00,5.44,
70.20708907,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C1,Frontend_Bound,34.26,% Slots,,,0.00,5.16,<==
70.20708907,S1-C1,Bad_Speculation,12.65,% Slots,,,0.00,5.16,
70.20708907,S1-C1,Backend_Bound,14.97,% Slots,,,0.00,5.16,
70.20708907,S1-C1,Frontend_Bound.Frontend_Latency,22.44,% Slots,,rs_events.empty_end,0.00,5.16,
70.20708907,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.97,% Slots,,,0.00,5.16,
70.20708907,S1-C1,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S1-C1,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.16,
70.20708907,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.15,
70.20708907,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
70.20708907,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.48,% Core_Clocks,,,0.00,5.44,
70.20708907,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
70.20708907,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
70.20708907,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C2,Backend_Bound,56.25,% Slots,,,0.00,5.44,
70.20708907,S1-C2,Retiring,21.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
70.20708907,S1-C2,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.15,
70.20708907,S1-C2,Backend_Bound.Core_Bound,43.07,% Slots,,,0.00,5.15,
70.20708907,S1-C2,Retiring.Microcode_Sequencer,7.90,% Slots,,idq.ms_uops,0.00,5.15,
70.20708907,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.32,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,104.42,% Clocks,,,0.00,5.15,<==
70.20708907,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C3,Frontend_Bound.Frontend_Bandwidth,27.95,% Slots,,,0.00,5.16,
70.20708907,S1-C3,Bad_Speculation.Branch_Mispredicts,15.43,% Slots,,br_misp_retired.all_branches,0.00,5.31,
70.20708907,S1-C3,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.16,
70.20708907,S1-C3,Backend_Bound.Core_Bound,17.33,% Slots,,,0.00,5.16,
70.20708907,S1-C3,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.15,<==
70.20708907,S1-C3,Bad_Speculation,15.70,% Slots,,,0.00,5.44,
70.20708907,S1-C3,Backend_Bound,30.19,% Slots,,,0.00,5.44,
70.20708907,S1-C3,Retiring,30.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
70.20708907,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.15,
70.20708907,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.46,% Core_Clocks,,,0.00,5.44,
70.20708907,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
70.20708907,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
70.20708907,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C4,Frontend_Bound,39.18,% Slots,,,0.00,5.45,
70.20708907,S1-C4,Frontend_Bound.Frontend_Latency,27.66,% Slots,,rs_events.empty_end,0.00,5.44,
70.20708907,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.15,
70.20708907,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
70.20708907,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C5,Frontend_Bound,31.60,% Slots,,,0.00,5.44,
70.20708907,S1-C5,Bad_Speculation,11.49,% Slots,,,0.00,5.44,
70.20708907,S1-C5,Backend_Bound,26.93,% Slots,,,0.00,5.44,
70.20708907,S1-C5,Retiring,25.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
70.20708907,S1-C5,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.44,<==
70.20708907,S1-C5,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.31,
70.20708907,S1-C5,Backend_Bound.Memory_Bound,22.31,% Slots,,,0.00,5.15,
70.20708907,S1-C5,Retiring.Microcode_Sequencer,1.46,% Slots,,idq.ms_uops,0.00,5.15,
70.20708907,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.49,% Clocks,,,0.00,5.16,
70.20708907,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.48,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
70.20708907,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
70.20708907,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.16,
70.20708907,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
70.20708907,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
70.20708907,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C6,Bad_Speculation,16.67,% Slots,,,0.00,5.45,
70.20708907,S1-C6,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.31,
70.20708907,S1-C6,Backend_Bound,37.47,% Slots,,,0.00,5.45,
70.20708907,S1-C6,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.15,
70.20708907,S1-C6,Backend_Bound.Core_Bound,27.39,% Slots,,,0.00,5.15,<==
70.20708907,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,
70.20708907,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
70.20708907,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C7,Frontend_Bound,29.89,% Slots,,,0.00,5.44,<==
70.20708907,S1-C7,Backend_Bound,20.42,% Slots,,,0.00,5.44,
70.20708907,S1-C7,Frontend_Bound.Frontend_Latency,15.14,% Slots,,rs_events.empty_end,0.00,5.44,
70.20708907,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.42,% Slots,,,0.00,5.16,
70.20708907,S1-C7,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.16,
70.20708907,S1-C7,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.16,
70.20708907,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.15,
70.20708907,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
70.20708907,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.54,% Core_Clocks,,,0.00,5.44,
70.20708907,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
70.20708907,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
70.20708907,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
70.20708907,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
70.20708907,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
72.910061298,S0-C0,Frontend_Bound,32.27,% Slots,,,0.00,5.18,
72.910061298,S0-C0,Bad_Speculation,11.81,% Slots,,,0.00,5.18,
72.910061298,S0-C0,Backend_Bound,25.09,% Slots,,,0.00,5.18,
72.910061298,S0-C0,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.66,% Slots,,,0.00,5.18,
72.910061298,S0-C0,Bad_Speculation.Branch_Mispredicts,11.61,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C0,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.18,
72.910061298,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.33,
72.910061298,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
72.910061298,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C1,Frontend_Bound,33.78,% Slots,,,0.00,5.18,
72.910061298,S0-C1,Bad_Speculation,10.89,% Slots,,,0.00,5.18,
72.910061298,S0-C1,Backend_Bound,30.04,% Slots,,,0.00,5.18,
72.910061298,S0-C1,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.20,% Slots,,,0.00,5.18,
72.910061298,S0-C1,Bad_Speculation.Branch_Mispredicts,10.79,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C1,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.18,
72.910061298,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.33,
72.910061298,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
72.910061298,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.13,% Core_Clocks,,,0.00,5.18,
72.910061298,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.20,% Core_Clocks,,,0.00,5.18,
72.910061298,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
72.910061298,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C2,Frontend_Bound,30.99,% Slots,,,0.00,5.19,
72.910061298,S0-C2,Bad_Speculation,13.78,% Slots,,,0.00,5.19,
72.910061298,S0-C2,Backend_Bound,25.43,% Slots,,,0.00,5.19,
72.910061298,S0-C2,Frontend_Bound.Frontend_Latency,22.59,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C2,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C2,Backend_Bound.Memory_Bound,15.88,% Slots,,,0.00,5.18,
72.910061298,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.33,
72.910061298,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
72.910061298,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
72.910061298,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
72.910061298,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
72.910061298,S0-C3,Frontend_Bound,33.01,% Slots,,,0.00,5.18,
72.910061298,S0-C3,Bad_Speculation,16.16,% Slots,,,0.00,5.18,
72.910061298,S0-C3,Backend_Bound,21.55,% Slots,,,0.00,5.18,
72.910061298,S0-C3,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C3,Bad_Speculation.Branch_Mispredicts,15.95,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C3,Backend_Bound.Memory_Bound,13.80,% Slots,,,0.00,5.18,
72.910061298,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.33,
72.910061298,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
72.910061298,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C4,Frontend_Bound,29.62,% Slots,,,0.00,5.18,
72.910061298,S0-C4,Bad_Speculation,12.74,% Slots,,,0.00,5.18,
72.910061298,S0-C4,Backend_Bound,20.77,% Slots,,,0.00,5.18,
72.910061298,S0-C4,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.18,<==
72.910061298,S0-C4,Bad_Speculation.Branch_Mispredicts,12.52,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C4,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.18,
72.910061298,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.32,
72.910061298,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C5,Frontend_Bound,31.93,% Slots,,,0.00,5.18,<==
72.910061298,S0-C5,Bad_Speculation,15.90,% Slots,,,0.00,5.18,
72.910061298,S0-C5,Backend_Bound,13.45,% Slots,,,0.00,5.18,
72.910061298,S0-C5,Frontend_Bound.Frontend_Latency,16.69,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.18,
72.910061298,S0-C5,Bad_Speculation.Branch_Mispredicts,15.74,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.96,% Clocks,,,0.00,5.33,
72.910061298,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
72.910061298,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.94,% Core_Clocks,,,0.00,5.18,
72.910061298,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.98,% Core_Clocks,,,0.00,5.18,
72.910061298,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C6,Frontend_Bound,30.50,% Slots,,,0.00,5.18,
72.910061298,S0-C6,Bad_Speculation,11.11,% Slots,,,0.00,5.18,
72.910061298,S0-C6,Backend_Bound,34.48,% Slots,,,0.00,5.18,
72.910061298,S0-C6,Frontend_Bound.Frontend_Latency,24.12,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C6,Bad_Speculation.Branch_Mispredicts,10.98,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C6,Backend_Bound.Memory_Bound,21.67,% Slots,,,0.00,5.18,<==
72.910061298,S0-C6,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.18,
72.910061298,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.33,
72.910061298,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.91,% Clocks,,,0.00,5.18,
72.910061298,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
72.910061298,S0-C7,Frontend_Bound,38.52,% Slots,,,0.00,5.18,
72.910061298,S0-C7,Bad_Speculation,14.51,% Slots,,,0.00,5.18,
72.910061298,S0-C7,Backend_Bound,12.22,% Slots,,,0.00,5.18,
72.910061298,S0-C7,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.15,% Slots,,,0.00,5.18,
72.910061298,S0-C7,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.33,
72.910061298,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
72.910061298,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.23,% Core_Clocks,,,0.00,5.17,
72.910061298,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
72.910061298,S1-C0,Frontend_Bound,31.94,% Slots,,,0.00,5.18,
72.910061298,S1-C0,Bad_Speculation,13.39,% Slots,,,0.00,5.18,
72.910061298,S1-C0,Backend_Bound,25.76,% Slots,,,0.00,5.18,
72.910061298,S1-C0,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S1-C0,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S1-C0,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.18,
72.910061298,S1-C0,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.18,
72.910061298,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.33,
72.910061298,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
72.910061298,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
72.910061298,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C1,Frontend_Bound,32.93,% Slots,,,0.00,5.18,
72.910061298,S1-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.18,
72.910061298,S1-C1,Backend_Bound,19.77,% Slots,,,0.00,5.18,
72.910061298,S1-C1,Frontend_Bound.Frontend_Latency,25.32,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.18,
72.910061298,S1-C1,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S1-C1,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.18,
72.910061298,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.32,
72.910061298,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
72.910061298,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.17,% Core_Clocks,,,0.00,5.18,
72.910061298,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
72.910061298,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C2,Frontend_Bound,37.14,% Slots,,,0.00,5.18,
72.910061298,S1-C2,Backend_Bound,19.17,% Slots,,,0.00,5.18,
72.910061298,S1-C2,Frontend_Bound.Frontend_Latency,25.27,% Slots,,rs_events.empty_end,0.00,5.18,<==
72.910061298,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.18,
72.910061298,S1-C2,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.18,
72.910061298,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.33,
72.910061298,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.46,% Core_Clocks,,,0.00,5.18,
72.910061298,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
72.910061298,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C3,Frontend_Bound,34.45,% Slots,,,0.00,5.18,
72.910061298,S1-C3,Backend_Bound,25.68,% Slots,,,0.00,5.18,
72.910061298,S1-C3,Frontend_Bound.Frontend_Latency,28.04,% Slots,,rs_events.empty_end,0.00,5.18,<==
72.910061298,S1-C3,Backend_Bound.Memory_Bound,15.98,% Slots,,,0.00,5.18,
72.910061298,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.33,
72.910061298,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
72.910061298,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
72.910061298,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
72.910061298,S1-C4,Frontend_Bound,24.80,% Slots,,,0.00,5.18,
72.910061298,S1-C4,Bad_Speculation,13.48,% Slots,,,0.00,5.18,
72.910061298,S1-C4,Backend_Bound,26.54,% Slots,,,0.00,5.18,
72.910061298,S1-C4,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S1-C4,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S1-C4,Backend_Bound.Memory_Bound,17.48,% Slots,,,0.00,5.18,<==
72.910061298,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.33,
72.910061298,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
72.910061298,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C5,Frontend_Bound,24.30,% Slots,,,0.00,5.18,
72.910061298,S1-C5,Bad_Speculation,15.21,% Slots,,,0.00,5.18,
72.910061298,S1-C5,Backend_Bound,24.87,% Slots,,,0.00,5.18,
72.910061298,S1-C5,Frontend_Bound.Frontend_Latency,16.67,% Slots,,rs_events.empty_end,0.00,5.18,
72.910061298,S1-C5,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S1-C5,Backend_Bound.Memory_Bound,17.81,% Slots,,,0.00,5.18,<==
72.910061298,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.33,
72.910061298,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
72.910061298,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C6,Frontend_Bound,32.86,% Slots,,,0.00,5.18,
72.910061298,S1-C6,Bad_Speculation,10.81,% Slots,,,0.00,5.18,
72.910061298,S1-C6,Backend_Bound,27.19,% Slots,,,0.00,5.18,
72.910061298,S1-C6,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.18,<==
72.910061298,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.67,% Slots,,,0.00,5.18,
72.910061298,S1-C6,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S1-C6,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.18,
72.910061298,S1-C6,Backend_Bound.Core_Bound,10.26,% Slots,,,0.00,5.18,
72.910061298,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.33,
72.910061298,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.63,% Core_Clocks,,,0.00,5.18,
72.910061298,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
72.910061298,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
72.910061298,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.52,% Clocks,,,0.00,5.18,
72.910061298,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C7,Frontend_Bound,27.69,% Slots,,,0.00,5.18,
72.910061298,S1-C7,Bad_Speculation,11.90,% Slots,,,0.00,5.18,
72.910061298,S1-C7,Backend_Bound,26.22,% Slots,,,0.00,5.18,
72.910061298,S1-C7,Frontend_Bound.Frontend_Latency,23.58,% Slots,,rs_events.empty_end,0.00,5.18,<==
72.910061298,S1-C7,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.910061298,S1-C7,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.18,
72.910061298,S1-C7,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.18,
72.910061298,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.33,
72.910061298,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
72.910061298,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
72.910061298,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
72.910061298,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
72.910061298,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
72.910061298,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
72.910061298,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
72.910061298,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
72.910061298,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
72.910061298,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
74.393583786,S0-C0,Frontend_Bound,38.34,% Slots,,,0.00,5.39,<==
74.393583786,S0-C0,Bad_Speculation,17.01,% Slots,,,0.00,5.39,
74.393583786,S0-C0,Frontend_Bound.Frontend_Latency,21.90,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.05,% Slots,,,0.00,5.39,
74.393583786,S0-C0,Bad_Speculation.Branch_Mispredicts,16.85,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.393583786,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.12,
74.393583786,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
74.393583786,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.74,% Core_Clocks,,,0.00,5.39,
74.393583786,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C1,Frontend_Bound,35.68,% Slots,,,0.00,5.39,
74.393583786,S0-C1,Bad_Speculation,15.19,% Slots,,,0.00,5.39,
74.393583786,S0-C1,Backend_Bound,16.04,% Slots,,,0.00,5.39,
74.393583786,S0-C1,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.39,
74.393583786,S0-C1,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.393583786,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.12,
74.393583786,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.60,% Core_Clocks,,,0.00,5.39,
74.393583786,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S0-C2,Frontend_Bound,36.58,% Slots,,,0.00,5.39,
74.393583786,S0-C2,Bad_Speculation,14.59,% Slots,,,0.00,5.39,
74.393583786,S0-C2,Backend_Bound,14.62,% Slots,,,0.00,5.39,
74.393583786,S0-C2,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.17,% Slots,,,0.00,5.39,
74.393583786,S0-C2,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.393583786,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.12,
74.393583786,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.82,% Core_Clocks,,,0.00,5.39,
74.393583786,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.04,% Core_Clocks,,,0.00,5.39,
74.393583786,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C3,Frontend_Bound,26.85,% Slots,,,0.00,5.39,
74.393583786,S0-C3,Bad_Speculation,12.90,% Slots,,,0.00,5.39,
74.393583786,S0-C3,Backend_Bound,23.88,% Slots,,,0.00,5.39,
74.393583786,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.39,<==
74.393583786,S0-C3,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S0-C3,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.12,
74.393583786,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.28,% Core_Clocks,,,0.00,5.39,
74.393583786,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.40,% Core_Clocks,,,0.00,5.39,
74.393583786,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
74.393583786,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C4,Frontend_Bound,26.12,% Slots,,,0.00,5.39,
74.393583786,S0-C4,Bad_Speculation,12.93,% Slots,,,0.00,5.39,
74.393583786,S0-C4,Backend_Bound,31.27,% Slots,,,0.00,5.39,
74.393583786,S0-C4,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S0-C4,Bad_Speculation.Branch_Mispredicts,12.72,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.393583786,S0-C4,Backend_Bound.Memory_Bound,21.59,% Slots,,,0.00,5.12,<==
74.393583786,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
74.393583786,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
74.393583786,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
74.393583786,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C5,Frontend_Bound,27.08,% Slots,,,0.00,5.39,
74.393583786,S0-C5,Bad_Speculation,17.85,% Slots,,,0.00,5.39,
74.393583786,S0-C5,Backend_Bound,17.75,% Slots,,,0.00,5.39,
74.393583786,S0-C5,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S0-C5,Bad_Speculation.Branch_Mispredicts,17.68,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S0-C5,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.12,
74.393583786,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.12,
74.393583786,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
74.393583786,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
74.393583786,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C6,Frontend_Bound,33.12,% Slots,,,0.00,5.39,
74.393583786,S0-C6,Bad_Speculation,17.06,% Slots,,,0.00,5.39,
74.393583786,S0-C6,Backend_Bound,15.89,% Slots,,,0.00,5.39,
74.393583786,S0-C6,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S0-C6,Bad_Speculation.Branch_Mispredicts,16.90,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.13,
74.393583786,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S0-C7,Frontend_Bound,34.00,% Slots,,,0.00,5.39,
74.393583786,S0-C7,Bad_Speculation,16.73,% Slots,,,0.00,5.39,
74.393583786,S0-C7,Backend_Bound,16.56,% Slots,,,0.00,5.39,
74.393583786,S0-C7,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.53,% Slots,,,0.00,5.39,
74.393583786,S0-C7,Bad_Speculation.Branch_Mispredicts,16.54,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C0,Frontend_Bound,38.71,% Slots,,,0.00,5.39,
74.393583786,S1-C0,Bad_Speculation,14.08,% Slots,,,0.00,5.39,
74.393583786,S1-C0,Backend_Bound,10.54,% Slots,,,0.00,5.39,
74.393583786,S1-C0,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.39,
74.393583786,S1-C0,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.38,
74.393583786,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.73,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C1,Frontend_Bound,35.72,% Slots,,,0.00,5.39,
74.393583786,S1-C1,Bad_Speculation,15.35,% Slots,,,0.00,5.39,
74.393583786,S1-C1,Backend_Bound,16.03,% Slots,,,0.00,5.39,
74.393583786,S1-C1,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S1-C1,Bad_Speculation.Branch_Mispredicts,15.21,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.12,
74.393583786,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C2,Frontend_Bound,35.57,% Slots,,,0.00,5.39,
74.393583786,S1-C2,Bad_Speculation,14.21,% Slots,,,0.00,5.39,
74.393583786,S1-C2,Backend_Bound,20.28,% Slots,,,0.00,5.39,
74.393583786,S1-C2,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.19,% Slots,,,0.00,5.39,
74.393583786,S1-C2,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C2,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.12,
74.393583786,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.12,
74.393583786,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.90,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.17,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
74.393583786,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
74.393583786,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C3,Frontend_Bound,23.02,% Slots,,,0.00,5.39,
74.393583786,S1-C3,Bad_Speculation,14.88,% Slots,,,0.00,5.39,
74.393583786,S1-C3,Backend_Bound,26.98,% Slots,,,0.00,5.39,<==
74.393583786,S1-C3,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S1-C3,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C3,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.13,
74.393583786,S1-C3,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.13,
74.393583786,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.393583786,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
74.393583786,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
74.393583786,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.09,% Clocks,,,0.00,5.39,
74.393583786,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C4,Frontend_Bound,35.89,% Slots,,,0.00,5.39,
74.393583786,S1-C4,Bad_Speculation,13.79,% Slots,,,0.00,5.39,
74.393583786,S1-C4,Backend_Bound,18.18,% Slots,,,0.00,5.39,
74.393583786,S1-C4,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.88,% Slots,,,0.00,5.39,
74.393583786,S1-C4,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C4,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.12,
74.393583786,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.12,
74.393583786,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.64,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.64,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
74.393583786,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
74.393583786,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C5,Frontend_Bound,33.12,% Slots,,,0.00,5.39,<==
74.393583786,S1-C5,Bad_Speculation,14.48,% Slots,,,0.00,5.39,
74.393583786,S1-C5,Backend_Bound,21.35,% Slots,,,0.00,5.39,
74.393583786,S1-C5,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.99,% Slots,,,0.00,5.38,
74.393583786,S1-C5,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C5,Backend_Bound.Memory_Bound,18.86,% Slots,,,0.00,5.12,
74.393583786,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.13,
74.393583786,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.393583786,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.91,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.24,
74.393583786,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
74.393583786,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C6,Frontend_Bound,33.14,% Slots,,,0.00,5.39,
74.393583786,S1-C6,Bad_Speculation,14.30,% Slots,,,0.00,5.39,
74.393583786,S1-C6,Backend_Bound,18.20,% Slots,,,0.00,5.39,
74.393583786,S1-C6,Retiring,32.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
74.393583786,S1-C6,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.38,
74.393583786,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.39,
74.393583786,S1-C6,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C6,Retiring.Microcode_Sequencer,1.30,% Slots,,idq.ms_uops,0.00,5.11,
74.393583786,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.12,
74.393583786,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
74.393583786,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.22,% Clocks,,idq.ms_switches,0.00,5.12,
74.393583786,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.64,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C7,Frontend_Bound,38.64,% Slots,,,0.00,5.39,<==
74.393583786,S1-C7,Bad_Speculation,14.11,% Slots,,,0.00,5.39,
74.393583786,S1-C7,Backend_Bound,16.21,% Slots,,,0.00,5.39,
74.393583786,S1-C7,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.39,
74.393583786,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.91,% Slots,,,0.00,5.39,
74.393583786,S1-C7,Bad_Speculation.Branch_Mispredicts,13.97,% Slots,,br_misp_retired.all_branches,0.00,5.39,
74.393583786,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
74.393583786,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.46,% Core_Clocks,,,0.00,5.39,
74.393583786,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
74.393583786,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
74.393583786,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
74.393583786,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
74.393583786,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
74.393583786,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
74.393583786,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
75.881111948,S0-C0,Frontend_Bound,28.58,% Slots,,,0.00,5.11,
75.881111948,S0-C0,Bad_Speculation,13.53,% Slots,,,0.00,5.11,
75.881111948,S0-C0,Backend_Bound,21.02,% Slots,,,0.00,5.11,
75.881111948,S0-C0,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.83,% Slots,,,0.00,5.11,
75.881111948,S0-C0,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C0,Backend_Bound.Memory_Bound,12.30,% Slots,,,0.00,5.11,
75.881111948,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.38,
75.881111948,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
75.881111948,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.87,% Core_Clocks,,,0.00,5.38,
75.881111948,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C1,Frontend_Bound,25.09,% Slots,,,0.00,5.11,
75.881111948,S0-C1,Bad_Speculation,13.86,% Slots,,,0.00,5.11,
75.881111948,S0-C1,Backend_Bound,32.17,% Slots,,,0.00,5.11,
75.881111948,S0-C1,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C1,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C1,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.11,
75.881111948,S0-C1,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.11,
75.881111948,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.38,
75.881111948,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.881111948,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,<==
75.881111948,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C2,Frontend_Bound,33.19,% Slots,,,0.00,5.11,
75.881111948,S0-C2,Bad_Speculation,13.68,% Slots,,,0.00,5.11,
75.881111948,S0-C2,Backend_Bound,20.51,% Slots,,,0.00,5.11,
75.881111948,S0-C2,Frontend_Bound.Frontend_Latency,22.88,% Slots,,rs_events.empty_end,0.00,5.11,<==
75.881111948,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.12,% Slots,,,0.00,5.11,
75.881111948,S0-C2,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C2,Backend_Bound.Memory_Bound,16.47,% Slots,,,0.00,5.11,
75.881111948,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.38,
75.881111948,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.881111948,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.23,% Core_Clocks,,,0.00,5.38,
75.881111948,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C3,Frontend_Bound,28.86,% Slots,,,0.00,5.11,
75.881111948,S0-C3,Bad_Speculation,14.91,% Slots,,,0.00,5.11,
75.881111948,S0-C3,Backend_Bound,24.50,% Slots,,,0.00,5.11,
75.881111948,S0-C3,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C3,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C3,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.11,
75.881111948,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.38,
75.881111948,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
75.881111948,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C4,Frontend_Bound,26.98,% Slots,,,0.00,5.11,
75.881111948,S0-C4,Bad_Speculation,12.62,% Slots,,,0.00,5.11,
75.881111948,S0-C4,Backend_Bound,30.47,% Slots,,,0.00,5.11,<==
75.881111948,S0-C4,Frontend_Bound.Frontend_Latency,19.15,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C4,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C4,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.11,
75.881111948,S0-C4,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.11,
75.881111948,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.881111948,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C5,Frontend_Bound,30.90,% Slots,,,0.00,5.11,
75.881111948,S0-C5,Bad_Speculation,10.07,% Slots,,,0.00,5.11,
75.881111948,S0-C5,Backend_Bound,23.67,% Slots,,,0.00,5.11,
75.881111948,S0-C5,Frontend_Bound.Frontend_Latency,23.29,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C5,Bad_Speculation.Branch_Mispredicts,9.96,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C5,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.11,
75.881111948,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.38,
75.881111948,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C6,Frontend_Bound,27.34,% Slots,,,0.00,5.11,
75.881111948,S0-C6,Bad_Speculation,13.48,% Slots,,,0.00,5.11,
75.881111948,S0-C6,Backend_Bound,25.91,% Slots,,,0.00,5.11,
75.881111948,S0-C6,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C6,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C6,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.11,
75.881111948,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C7,Frontend_Bound,28.55,% Slots,,,0.00,5.11,
75.881111948,S0-C7,Bad_Speculation,14.26,% Slots,,,0.00,5.11,
75.881111948,S0-C7,Backend_Bound,24.97,% Slots,,,0.00,5.11,
75.881111948,S0-C7,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.86,% Slots,,,0.00,5.11,
75.881111948,S0-C7,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S0-C7,Backend_Bound.Memory_Bound,19.14,% Slots,,,0.00,5.11,
75.881111948,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.38,
75.881111948,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.72,% Core_Clocks,,,0.00,5.11,
75.881111948,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C0,Frontend_Bound,38.89,% Slots,,,0.00,5.11,<==
75.881111948,S1-C0,Bad_Speculation,14.22,% Slots,,,0.00,5.11,
75.881111948,S1-C0,Backend_Bound,10.70,% Slots,,,0.00,5.11,
75.881111948,S1-C0,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.04,% Slots,,,0.00,5.11,
75.881111948,S1-C0,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.881111948,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.45,% Core_Clocks,,,0.00,5.11,
75.881111948,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C1,Frontend_Bound,23.09,% Slots,,,0.00,5.11,
75.881111948,S1-C1,Bad_Speculation,12.15,% Slots,,,0.00,5.11,
75.881111948,S1-C1,Backend_Bound,28.33,% Slots,,,0.00,5.11,
75.881111948,S1-C1,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C1,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C1,Backend_Bound.Memory_Bound,17.65,% Slots,,,0.00,5.11,<==
75.881111948,S1-C1,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.11,
75.881111948,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.881111948,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
75.881111948,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.77,% Clocks,,,0.00,5.11,
75.881111948,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C2,Frontend_Bound,29.08,% Slots,,,0.00,5.11,
75.881111948,S1-C2,Bad_Speculation,13.87,% Slots,,,0.00,5.11,
75.881111948,S1-C2,Backend_Bound,21.80,% Slots,,,0.00,5.11,
75.881111948,S1-C2,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.11,
75.881111948,S1-C2,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C2,Backend_Bound.Memory_Bound,15.60,% Slots,,,0.00,5.11,
75.881111948,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.38,
75.881111948,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
75.881111948,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
75.881111948,S1-C3,Frontend_Bound,22.27,% Slots,,,0.00,5.11,
75.881111948,S1-C3,Bad_Speculation,13.50,% Slots,,,0.00,5.11,
75.881111948,S1-C3,Backend_Bound,28.24,% Slots,,,0.00,5.11,<==
75.881111948,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.09,% Slots,,,0.00,5.11,
75.881111948,S1-C3,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C3,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.11,
75.881111948,S1-C3,Backend_Bound.Core_Bound,13.50,% Slots,,,0.00,5.11,
75.881111948,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.89,% Core_Clocks,,,0.00,5.11,
75.881111948,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.61,% Core_Clocks,,,0.00,5.12,
75.881111948,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C4,Frontend_Bound,29.21,% Slots,,,0.00,5.11,
75.881111948,S1-C4,Bad_Speculation,10.68,% Slots,,,0.00,5.11,
75.881111948,S1-C4,Backend_Bound,25.18,% Slots,,,0.00,5.11,
75.881111948,S1-C4,Frontend_Bound.Frontend_Latency,20.30,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C4,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C4,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.11,
75.881111948,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.38,
75.881111948,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C5,Frontend_Bound,27.58,% Slots,,,0.00,5.11,
75.881111948,S1-C5,Bad_Speculation,12.30,% Slots,,,0.00,5.11,
75.881111948,S1-C5,Backend_Bound,24.25,% Slots,,,0.00,5.11,
75.881111948,S1-C5,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.11,
75.881111948,S1-C5,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C5,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.11,
75.881111948,S1-C5,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.11,
75.881111948,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.68,% Core_Clocks,,,0.00,5.11,
75.881111948,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.13,% Clocks,,,0.00,5.11,
75.881111948,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
75.881111948,S1-C6,Frontend_Bound,32.22,% Slots,,,0.00,5.11,
75.881111948,S1-C6,Bad_Speculation,13.02,% Slots,,,0.00,5.11,
75.881111948,S1-C6,Backend_Bound,20.92,% Slots,,,0.00,5.11,
75.881111948,S1-C6,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C6,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C6,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.11,
75.881111948,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.38,
75.881111948,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
75.881111948,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
75.881111948,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C7,Frontend_Bound,30.72,% Slots,,,0.00,5.11,
75.881111948,S1-C7,Bad_Speculation,14.07,% Slots,,,0.00,5.11,
75.881111948,S1-C7,Backend_Bound,21.67,% Slots,,,0.00,5.11,
75.881111948,S1-C7,Frontend_Bound.Frontend_Latency,25.90,% Slots,,rs_events.empty_end,0.00,5.11,
75.881111948,S1-C7,Bad_Speculation.Branch_Mispredicts,13.88,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.881111948,S1-C7,Backend_Bound.Memory_Bound,17.20,% Slots,,,0.00,5.11,
75.881111948,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.38,
75.881111948,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
75.881111948,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.881111948,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.38,
75.881111948,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
75.881111948,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
75.881111948,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
75.881111948,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
75.881111948,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
75.881111948,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
77.43510076,S0-C0,Frontend_Bound,36.57,% Slots,,,0.00,5.41,
77.43510076,S0-C0,Bad_Speculation,10.98,% Slots,,,0.00,5.41,
77.43510076,S0-C0,Backend_Bound,21.05,% Slots,,,0.00,5.41,
77.43510076,S0-C0,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,,,0.00,5.41,
77.43510076,S0-C0,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C0,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.15,
77.43510076,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.15,
77.43510076,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
77.43510076,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.65,% Core_Clocks,,,0.00,5.15,
77.43510076,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C1,Frontend_Bound,30.59,% Slots,,,0.00,5.4,
77.43510076,S0-C1,Bad_Speculation,11.85,% Slots,,,0.00,5.4,
77.43510076,S0-C1,Backend_Bound,26.80,% Slots,,,0.00,5.4,
77.43510076,S0-C1,Frontend_Bound.Frontend_Latency,25.71,% Slots,,rs_events.empty_end,0.00,5.4,<==
77.43510076,S0-C1,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C1,Backend_Bound.Memory_Bound,23.45,% Slots,,,0.00,5.15,
77.43510076,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.14,
77.43510076,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
77.43510076,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C2,Frontend_Bound,26.95,% Slots,,,0.00,5.4,
77.43510076,S0-C2,Bad_Speculation,15.34,% Slots,,,0.00,5.4,
77.43510076,S0-C2,Backend_Bound,26.33,% Slots,,,0.00,5.4,
77.43510076,S0-C2,Frontend_Bound.Frontend_Latency,24.82,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C2,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C2,Backend_Bound.Memory_Bound,19.13,% Slots,,,0.00,5.14,
77.43510076,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.15,
77.43510076,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
77.43510076,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
77.43510076,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
77.43510076,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C3,Frontend_Bound,27.99,% Slots,,,0.00,5.4,
77.43510076,S0-C3,Bad_Speculation,12.97,% Slots,,,0.00,5.4,
77.43510076,S0-C3,Backend_Bound,27.23,% Slots,,,0.00,5.4,
77.43510076,S0-C3,Frontend_Bound.Frontend_Latency,24.20,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C3,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.14,
77.43510076,S0-C3,Backend_Bound.Memory_Bound,17.25,% Slots,,,0.00,5.15,
77.43510076,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.15,
77.43510076,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
77.43510076,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C4,Frontend_Bound,30.52,% Slots,,,0.00,5.4,
77.43510076,S0-C4,Bad_Speculation,13.52,% Slots,,,0.00,5.4,
77.43510076,S0-C4,Backend_Bound,20.91,% Slots,,,0.00,5.4,
77.43510076,S0-C4,Frontend_Bound.Frontend_Latency,19.93,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C4,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C4,Backend_Bound.Memory_Bound,13.21,% Slots,,,0.00,5.15,
77.43510076,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.14,
77.43510076,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
77.43510076,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C5,Frontend_Bound,33.38,% Slots,,,0.00,5.4,
77.43510076,S0-C5,Bad_Speculation,16.29,% Slots,,,0.00,5.4,
77.43510076,S0-C5,Backend_Bound,14.74,% Slots,,,0.00,5.4,
77.43510076,S0-C5,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C5,Bad_Speculation.Branch_Mispredicts,16.12,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.15,
77.43510076,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
77.43510076,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C6,Frontend_Bound,24.26,% Slots,,,0.00,5.4,
77.43510076,S0-C6,Bad_Speculation,17.94,% Slots,,,0.00,5.4,
77.43510076,S0-C6,Backend_Bound,24.59,% Slots,,,0.00,5.4,
77.43510076,S0-C6,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C6,Bad_Speculation.Branch_Mispredicts,17.80,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C6,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.14,
77.43510076,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
77.43510076,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.87,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,<==
77.43510076,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C7,Frontend_Bound,31.19,% Slots,,,0.00,5.4,
77.43510076,S0-C7,Bad_Speculation,15.82,% Slots,,,0.00,5.4,
77.43510076,S0-C7,Backend_Bound,13.68,% Slots,,,0.00,5.4,
77.43510076,S0-C7,Frontend_Bound.Frontend_Latency,29.91,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S0-C7,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S0-C7,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.14,
77.43510076,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.15,
77.43510076,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
77.43510076,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
77.43510076,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C0,Frontend_Bound,36.17,% Slots,,,0.00,5.41,
77.43510076,S1-C0,Bad_Speculation,11.89,% Slots,,,0.00,5.41,
77.43510076,S1-C0,Backend_Bound,20.74,% Slots,,,0.00,5.41,
77.43510076,S1-C0,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.41,<==
77.43510076,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.4,
77.43510076,S1-C0,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C0,Backend_Bound.Memory_Bound,20.72,% Slots,,,0.00,5.15,
77.43510076,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.15,
77.43510076,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
77.43510076,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.01,% Core_Clocks,,,0.00,5.4,
77.43510076,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C1,Frontend_Bound,30.19,% Slots,,,0.00,5.41,<==
77.43510076,S1-C1,Bad_Speculation,15.72,% Slots,,,0.00,5.41,
77.43510076,S1-C1,Backend_Bound,19.11,% Slots,,,0.00,5.41,
77.43510076,S1-C1,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.41,
77.43510076,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.41,
77.43510076,S1-C1,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C1,Backend_Bound.Memory_Bound,13.00,% Slots,,,0.00,5.15,
77.43510076,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.74,% Core_Clocks,,,0.00,5.4,
77.43510076,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C2,Frontend_Bound,27.14,% Slots,,,0.00,5.41,
77.43510076,S1-C2,Bad_Speculation,11.78,% Slots,,,0.00,5.41,
77.43510076,S1-C2,Backend_Bound,24.13,% Slots,,,0.00,5.41,
77.43510076,S1-C2,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.41,<==
77.43510076,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.35,% Slots,,,0.00,5.41,
77.43510076,S1-C2,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C2,Backend_Bound.Memory_Bound,21.49,% Slots,,,0.00,5.15,
77.43510076,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.15,
77.43510076,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
77.43510076,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.19,% Core_Clocks,,,0.00,5.4,
77.43510076,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
77.43510076,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C3,Frontend_Bound,32.19,% Slots,,,0.00,5.4,
77.43510076,S1-C3,Bad_Speculation,15.35,% Slots,,,0.00,5.4,
77.43510076,S1-C3,Backend_Bound,22.06,% Slots,,,0.00,5.4,
77.43510076,S1-C3,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.4,
77.43510076,S1-C3,Bad_Speculation.Branch_Mispredicts,15.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C3,Backend_Bound.Memory_Bound,20.35,% Slots,,,0.00,5.14,
77.43510076,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.15,
77.43510076,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
77.43510076,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.74,% Core_Clocks,,,0.00,5.41,
77.43510076,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
77.43510076,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C4,Frontend_Bound,30.72,% Slots,,,0.00,5.41,
77.43510076,S1-C4,Bad_Speculation,14.48,% Slots,,,0.00,5.41,
77.43510076,S1-C4,Backend_Bound,26.15,% Slots,,,0.00,5.41,
77.43510076,S1-C4,Frontend_Bound.Frontend_Latency,27.58,% Slots,,rs_events.empty_end,0.00,5.41,<==
77.43510076,S1-C4,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C4,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.15,
77.43510076,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.15,
77.43510076,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
77.43510076,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C5,Frontend_Bound,33.71,% Slots,,,0.00,5.4,
77.43510076,S1-C5,Bad_Speculation,13.20,% Slots,,,0.00,5.4,
77.43510076,S1-C5,Backend_Bound,21.60,% Slots,,,0.00,5.4,
77.43510076,S1-C5,Frontend_Bound.Frontend_Latency,29.16,% Slots,,rs_events.empty_end,0.00,5.4,
77.43510076,S1-C5,Bad_Speculation.Branch_Mispredicts,13.02,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C5,Backend_Bound.Memory_Bound,14.39,% Slots,,,0.00,5.15,
77.43510076,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.15,
77.43510076,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
77.43510076,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C6,Frontend_Bound,27.97,% Slots,,,0.00,5.41,
77.43510076,S1-C6,Bad_Speculation,13.40,% Slots,,,0.00,5.41,
77.43510076,S1-C6,Backend_Bound,23.22,% Slots,,,0.00,5.41,
77.43510076,S1-C6,Frontend_Bound.Frontend_Latency,20.73,% Slots,,rs_events.empty_end,0.00,5.41,
77.43510076,S1-C6,Bad_Speculation.Branch_Mispredicts,13.23,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C6,Backend_Bound.Memory_Bound,17.37,% Slots,,,0.00,5.15,
77.43510076,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.15,
77.43510076,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
77.43510076,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
77.43510076,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C7,Frontend_Bound,31.69,% Slots,,,0.00,5.41,
77.43510076,S1-C7,Bad_Speculation,10.69,% Slots,,,0.00,5.41,
77.43510076,S1-C7,Backend_Bound,22.90,% Slots,,,0.00,5.41,
77.43510076,S1-C7,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.41,<==
77.43510076,S1-C7,Bad_Speculation.Branch_Mispredicts,10.54,% Slots,,br_misp_retired.all_branches,0.00,5.15,
77.43510076,S1-C7,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.15,
77.43510076,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.15,
77.43510076,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
77.43510076,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
77.43510076,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
77.43510076,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
77.43510076,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
77.43510076,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
78.908716844,S0-C0,Frontend_Bound,34.58,% Slots,,,0.00,5.15,<==
78.908716844,S0-C0,Bad_Speculation,17.16,% Slots,,,0.00,5.15,
78.908716844,S0-C0,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.33,% Slots,,,0.00,5.15,
78.908716844,S0-C0,Bad_Speculation.Branch_Mispredicts,16.82,% Slots,,br_misp_retired.all_branches,0.00,5.14,
78.908716844,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
78.908716844,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.72,% Core_Clocks,,,0.00,5.16,
78.908716844,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
78.908716844,S0-C1,Frontend_Bound,33.41,% Slots,,,0.00,5.15,
78.908716844,S0-C1,Bad_Speculation,15.89,% Slots,,,0.00,5.15,
78.908716844,S0-C1,Retiring,32.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
78.908716844,S0-C1,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.15,
78.908716844,S0-C1,Bad_Speculation.Branch_Mispredicts,15.71,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C1,Retiring.Microcode_Sequencer,1.12,% Slots,,idq.ms_uops,0.00,5.43,
78.908716844,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.42,
78.908716844,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.42,
78.908716844,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.86,% Core_Clocks,,,0.00,5.16,
78.908716844,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.82,% Core_Clocks,,,0.00,5.15,
78.908716844,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C2,Frontend_Bound,27.20,% Slots,,,0.00,5.15,<==
78.908716844,S0-C2,Bad_Speculation,15.76,% Slots,,,0.00,5.15,
78.908716844,S0-C2,Backend_Bound,25.57,% Slots,,,0.00,5.15,
78.908716844,S0-C2,Frontend_Bound.Frontend_Latency,17.35,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.15,
78.908716844,S0-C2,Bad_Speculation.Branch_Mispredicts,15.62,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C2,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.15,
78.908716844,S0-C2,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.15,
78.908716844,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.42,
78.908716844,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
78.908716844,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.58,% Core_Clocks,,,0.00,5.16,
78.908716844,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.908716844,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C3,Frontend_Bound,34.09,% Slots,,,0.00,5.15,
78.908716844,S0-C3,Bad_Speculation,16.23,% Slots,,,0.00,5.15,
78.908716844,S0-C3,Backend_Bound,15.78,% Slots,,,0.00,5.15,
78.908716844,S0-C3,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.15,
78.908716844,S0-C3,Bad_Speculation.Branch_Mispredicts,16.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C3,Backend_Bound.Memory_Bound,10.33,% Slots,,,0.00,5.15,
78.908716844,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.42,
78.908716844,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.05,% Core_Clocks,,,0.00,5.16,
78.908716844,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.908716844,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C4,Frontend_Bound,41.43,% Slots,,,0.00,5.15,<==
78.908716844,S0-C4,Bad_Speculation,14.81,% Slots,,,0.00,5.15,
78.908716844,S0-C4,Retiring,27.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
78.908716844,S0-C4,Frontend_Bound.Frontend_Latency,25.28,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.08,% Slots,,,0.00,5.15,
78.908716844,S0-C4,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C4,Retiring.Microcode_Sequencer,1.45,% Slots,,idq.ms_uops,0.00,5.43,
78.908716844,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
78.908716844,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.43,
78.908716844,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C5,Frontend_Bound,30.85,% Slots,,,0.00,5.15,
78.908716844,S0-C5,Bad_Speculation,19.31,% Slots,,,0.00,5.15,
78.908716844,S0-C5,Backend_Bound,13.91,% Slots,,,0.00,5.15,
78.908716844,S0-C5,Frontend_Bound.Frontend_Latency,15.43,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.26,% Slots,,,0.00,5.15,
78.908716844,S0-C5,Bad_Speculation.Branch_Mispredicts,19.06,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.42,
78.908716844,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.35,% Core_Clocks,,,0.00,5.15,
78.908716844,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.07,% Core_Clocks,,,0.00,5.15,
78.908716844,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
78.908716844,S0-C6,Frontend_Bound,32.18,% Slots,,,0.00,5.15,
78.908716844,S0-C6,Bad_Speculation,21.79,% Slots,,,0.00,5.15,
78.908716844,S0-C6,Backend_Bound,11.46,% Slots,,,0.00,5.15,
78.908716844,S0-C6,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.98,% Slots,,,0.00,5.15,
78.908716844,S0-C6,Bad_Speculation.Branch_Mispredicts,21.58,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.61,% Core_Clocks,,,0.00,5.15,
78.908716844,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.75,% Core_Clocks,,,0.00,5.16,
78.908716844,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
78.908716844,S0-C7,Frontend_Bound,32.70,% Slots,,,0.00,5.15,<==
78.908716844,S0-C7,Bad_Speculation,17.10,% Slots,,,0.00,5.15,
78.908716844,S0-C7,Backend_Bound,14.46,% Slots,,,0.00,5.15,
78.908716844,S0-C7,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.76,% Slots,,,0.00,5.15,
78.908716844,S0-C7,Bad_Speculation.Branch_Mispredicts,16.94,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.42,
78.908716844,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
78.908716844,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.78,% Core_Clocks,,,0.00,5.15,
78.908716844,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.04,% Core_Clocks,,,0.00,5.16,
78.908716844,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C0,Frontend_Bound,37.00,% Slots,,,0.00,5.15,
78.908716844,S1-C0,Bad_Speculation,14.04,% Slots,,,0.00,5.15,
78.908716844,S1-C0,Backend_Bound,15.12,% Slots,,,0.00,5.15,
78.908716844,S1-C0,Frontend_Bound.Frontend_Latency,22.82,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.15,
78.908716844,S1-C0,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C0,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.15,
78.908716844,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.43,% Core_Clocks,,,0.00,5.16,
78.908716844,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.908716844,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C1,Frontend_Bound,31.75,% Slots,,,0.00,5.15,<==
78.908716844,S1-C1,Bad_Speculation,13.47,% Slots,,,0.00,5.15,
78.908716844,S1-C1,Backend_Bound,21.77,% Slots,,,0.00,5.15,
78.908716844,S1-C1,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.26,% Slots,,,0.00,5.15,
78.908716844,S1-C1,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C1,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.15,
78.908716844,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.43,
78.908716844,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
78.908716844,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.21,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.31,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.908716844,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C2,Bad_Speculation,15.98,% Slots,,,0.00,5.16,
78.908716844,S1-C2,Bad_Speculation.Branch_Mispredicts,15.83,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C2,Backend_Bound,25.79,% Slots,,,0.00,5.16,<==
78.908716844,S1-C2,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.15,
78.908716844,S1-C2,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.15,
78.908716844,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.908716844,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C3,Frontend_Bound,22.63,% Slots,,,0.00,5.16,
78.908716844,S1-C3,Bad_Speculation,17.06,% Slots,,,0.00,5.16,
78.908716844,S1-C3,Backend_Bound,23.89,% Slots,,,0.00,5.16,
78.908716844,S1-C3,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C3,Backend_Bound.Memory_Bound,14.74,% Slots,,,0.00,5.15,<==
78.908716844,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.908716844,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C4,Frontend_Bound,28.87,% Slots,,,0.00,5.16,
78.908716844,S1-C4,Bad_Speculation,12.64,% Slots,,,0.00,5.16,
78.908716844,S1-C4,Backend_Bound,25.31,% Slots,,,0.00,5.16,
78.908716844,S1-C4,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.16,
78.908716844,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.15,
78.908716844,S1-C4,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C4,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.16,
78.908716844,S1-C4,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.16,
78.908716844,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.42,
78.908716844,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.46,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
78.908716844,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.34,% Clocks,,,0.00,5.16,
78.908716844,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C5,Frontend_Bound,31.76,% Slots,,,0.00,5.15,
78.908716844,S1-C5,Bad_Speculation,12.63,% Slots,,,0.00,5.15,
78.908716844,S1-C5,Backend_Bound,23.51,% Slots,,,0.00,5.15,
78.908716844,S1-C5,Retiring,31.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
78.908716844,S1-C5,Frontend_Bound.Frontend_Latency,22.65,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S1-C5,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C5,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.15,
78.908716844,S1-C5,Retiring.Microcode_Sequencer,1.36,% Slots,,idq.ms_uops,0.00,5.42,
78.908716844,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.42,
78.908716844,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
78.908716844,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.42,
78.908716844,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
78.908716844,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C6,Frontend_Bound,28.50,% Slots,,,0.00,5.15,<==
78.908716844,S1-C6,Bad_Speculation,13.30,% Slots,,,0.00,5.15,
78.908716844,S1-C6,Backend_Bound,24.52,% Slots,,,0.00,5.15,
78.908716844,S1-C6,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.15,
78.908716844,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.20,% Slots,,,0.00,5.15,
78.908716844,S1-C6,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C6,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.15,
78.908716844,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.42,
78.908716844,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
78.908716844,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.81,% Core_Clocks,,,0.00,5.16,
78.908716844,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
78.908716844,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C7,Frontend_Bound,33.72,% Slots,,,0.00,5.16,
78.908716844,S1-C7,Bad_Speculation,12.59,% Slots,,,0.00,5.16,
78.908716844,S1-C7,Backend_Bound,19.14,% Slots,,,0.00,5.16,
78.908716844,S1-C7,Frontend_Bound.Frontend_Latency,19.36,% Slots,,rs_events.empty_end,0.00,5.15,<==
78.908716844,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.15,
78.908716844,S1-C7,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.15,
78.908716844,S1-C7,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.15,
78.908716844,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.42,
78.908716844,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
78.908716844,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.16,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.70,% Core_Clocks,,,0.00,5.15,
78.908716844,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
78.908716844,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
78.908716844,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
78.908716844,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
78.908716844,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
80.469588938,S0-C0,Frontend_Bound,30.84,% Slots,,,0.00,5.15,
80.469588938,S0-C0,Bad_Speculation,11.69,% Slots,,,0.00,5.15,
80.469588938,S0-C0,Backend_Bound,25.69,% Slots,,,0.00,5.15,
80.469588938,S0-C0,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,0.00,5.15,<==
80.469588938,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.16,
80.469588938,S0-C0,Bad_Speculation.Branch_Mispredicts,11.48,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.469588938,S0-C0,Backend_Bound.Memory_Bound,13.81,% Slots,,,0.00,5.13,
80.469588938,S0-C0,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.13,
80.469588938,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.12,
80.469588938,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
80.469588938,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.47,% Core_Clocks,,,0.00,5.39,
80.469588938,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
80.469588938,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.61,% Clocks,,,0.00,5.14,
80.469588938,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C1,Frontend_Bound,23.28,% Slots,,,0.00,5.15,
80.469588938,S0-C1,Bad_Speculation,15.54,% Slots,,,0.00,5.15,
80.469588938,S0-C1,Backend_Bound,27.86,% Slots,,,0.00,5.15,
80.469588938,S0-C1,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.15,
80.469588938,S0-C1,Bad_Speculation.Branch_Mispredicts,15.28,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.469588938,S0-C1,Backend_Bound.Memory_Bound,30.67,% Slots,,,0.00,5.13,<==
80.469588938,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
80.469588938,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C2,Frontend_Bound,29.95,% Slots,,,0.00,5.15,
80.469588938,S0-C2,Backend_Bound,32.66,% Slots,,,0.00,5.15,
80.469588938,S0-C2,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.15,
80.469588938,S0-C2,Backend_Bound.Memory_Bound,28.18,% Slots,,,0.00,5.13,<==
80.469588938,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.13,
80.469588938,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
80.469588938,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C3,Backend_Bound,47.48,% Slots,,,0.00,5.15,
80.469588938,S0-C3,Backend_Bound.Memory_Bound,48.15,% Slots,,,0.00,5.13,
80.469588938,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
80.469588938,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C4,Frontend_Bound,23.61,% Slots,,,0.00,5.14,
80.469588938,S0-C4,Bad_Speculation,12.60,% Slots,,,0.00,5.14,
80.469588938,S0-C4,Backend_Bound,26.59,% Slots,,,0.00,5.14,
80.469588938,S0-C4,Frontend_Bound.Frontend_Latency,17.06,% Slots,,rs_events.empty_end,0.00,5.14,
80.469588938,S0-C4,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.469588938,S0-C4,Backend_Bound.Memory_Bound,16.39,% Slots,,,0.00,5.12,
80.469588938,S0-C4,Backend_Bound.Core_Bound,10.20,% Slots,,,0.00,5.12,
80.469588938,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,<==
80.469588938,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.79,% Clocks,,,0.00,5.14,
80.469588938,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C5,Frontend_Bound,26.18,% Slots,,,0.00,5.15,
80.469588938,S0-C5,Bad_Speculation,14.39,% Slots,,,0.00,5.15,
80.469588938,S0-C5,Backend_Bound,19.11,% Slots,,,0.00,5.15,
80.469588938,S0-C5,Frontend_Bound.Frontend_Latency,20.36,% Slots,,rs_events.empty_end,0.00,5.15,
80.469588938,S0-C5,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.469588938,S0-C5,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.13,
80.469588938,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
80.469588938,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C6,Frontend_Bound,31.00,% Slots,,,0.00,5.15,
80.469588938,S0-C6,Bad_Speculation,16.41,% Slots,,,0.00,5.15,
80.469588938,S0-C6,Backend_Bound,11.99,% Slots,,,0.00,5.15,
80.469588938,S0-C6,Frontend_Bound.Frontend_Latency,22.46,% Slots,,rs_events.empty_end,0.00,5.15,
80.469588938,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.02,% Slots,,,0.00,5.16,
80.469588938,S0-C6,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.469588938,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.13,
80.469588938,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
80.469588938,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.67,% Core_Clocks,,,0.00,5.38,
80.469588938,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C7,Frontend_Bound,30.23,% Slots,,,0.00,5.15,
80.469588938,S0-C7,Bad_Speculation,11.89,% Slots,,,0.00,5.15,
80.469588938,S0-C7,Backend_Bound,29.54,% Slots,,,0.00,5.15,
80.469588938,S0-C7,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.15,
80.469588938,S0-C7,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.469588938,S0-C7,Backend_Bound.Memory_Bound,25.25,% Slots,,,0.00,5.13,
80.469588938,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
80.469588938,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C0,Frontend_Bound,41.57,% Slots,,,0.00,5.15,
80.469588938,S1-C0,Backend_Bound,21.38,% Slots,,,0.00,5.15,
80.469588938,S1-C0,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,0.00,5.15,<==
80.469588938,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,5.16,
80.469588938,S1-C0,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.12,
80.469588938,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.12,
80.469588938,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.76,% Core_Clocks,,,0.00,5.38,
80.469588938,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
80.469588938,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C1,Frontend_Bound,24.00,% Slots,,,0.00,5.15,
80.469588938,S1-C1,Bad_Speculation,10.72,% Slots,,,0.00,5.15,
80.469588938,S1-C1,Backend_Bound,38.54,% Slots,,,0.00,5.15,
80.469588938,S1-C1,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.15,
80.469588938,S1-C1,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.469588938,S1-C1,Backend_Bound.Memory_Bound,25.05,% Slots,,,0.00,5.14,
80.469588938,S1-C1,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.14,
80.469588938,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
80.469588938,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C2,Frontend_Bound,29.90,% Slots,,,0.00,5.38,
80.469588938,S1-C2,Backend_Bound,25.27,% Slots,,,0.00,5.38,
80.469588938,S1-C2,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.38,<==
80.469588938,S1-C2,Backend_Bound.Memory_Bound,22.97,% Slots,,,0.00,5.12,
80.469588938,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.13,
80.469588938,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C3,Frontend_Bound,27.67,% Slots,,,0.00,5.38,
80.469588938,S1-C3,Bad_Speculation,11.06,% Slots,,,0.00,5.38,
80.469588938,S1-C3,Backend_Bound,25.33,% Slots,,,0.00,5.38,
80.469588938,S1-C3,Frontend_Bound.Frontend_Latency,22.33,% Slots,,rs_events.empty_end,0.00,5.38,<==
80.469588938,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.19,
80.469588938,S1-C3,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.38,
80.469588938,S1-C3,Backend_Bound.Memory_Bound,37.86,% Slots,,,0.00,5.13,
80.469588938,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.12,
80.469588938,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
80.469588938,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
80.469588938,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C4,Frontend_Bound,32.89,% Slots,,,0.00,5.38,
80.469588938,S1-C4,Bad_Speculation,12.65,% Slots,,,0.00,5.38,
80.469588938,S1-C4,Backend_Bound,24.85,% Slots,,,0.00,5.38,
80.469588938,S1-C4,Frontend_Bound.Frontend_Latency,22.90,% Slots,,rs_events.empty_end,0.00,5.38,
80.469588938,S1-C4,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.38,
80.469588938,S1-C4,Backend_Bound.Memory_Bound,28.22,% Slots,,,0.00,5.13,
80.469588938,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.12,
80.469588938,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
80.469588938,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
80.469588938,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
80.469588938,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C5,Frontend_Bound,29.13,% Slots,,,0.00,5.38,
80.469588938,S1-C5,Bad_Speculation,11.44,% Slots,,,0.00,5.38,
80.469588938,S1-C5,Backend_Bound,31.32,% Slots,,,0.00,5.38,
80.469588938,S1-C5,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.38,
80.469588938,S1-C5,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.38,
80.469588938,S1-C5,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.13,<==
80.469588938,S1-C5,Backend_Bound.Core_Bound,13.04,% Slots,,,0.00,5.13,
80.469588938,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.12,
80.469588938,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
80.469588938,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
80.469588938,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.81,% Clocks,,,0.00,5.14,
80.469588938,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C6,Frontend_Bound,30.19,% Slots,,,0.00,5.38,
80.469588938,S1-C6,Bad_Speculation,10.86,% Slots,,,0.00,5.38,
80.469588938,S1-C6,Backend_Bound,26.68,% Slots,,,0.00,5.38,
80.469588938,S1-C6,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.38,<==
80.469588938,S1-C6,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.38,
80.469588938,S1-C6,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.13,
80.469588938,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.47,% Clocks,,,0.00,5.13,
80.469588938,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
80.469588938,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
80.469588938,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
80.469588938,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C7,Frontend_Bound,22.56,% Slots,,,0.00,5.39,
80.469588938,S1-C7,Bad_Speculation,12.51,% Slots,,,0.00,5.38,
80.469588938,S1-C7,Backend_Bound,26.86,% Slots,,,0.00,5.38,
80.469588938,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.07,% Slots,,,0.00,5.2,
80.469588938,S1-C7,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.38,
80.469588938,S1-C7,Backend_Bound.Memory_Bound,18.77,% Slots,,,0.00,5.12,
80.469588938,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.77,% Core_Clocks,,,0.00,5.38,
80.469588938,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,<==
80.469588938,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
80.469588938,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
81.995168754,S0-C0,Frontend_Bound,52.49,% Slots,,,0.00,5.25,
81.995168754,S0-C0,Backend_Bound,24.43,% Slots,,,0.00,5.25,
81.995168754,S0-C0,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S0-C0,Frontend_Bound.Frontend_Latency,36.22,% Slots,,rs_events.empty_end,0.00,5.25,<==
81.995168754,S0-C0,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.24,
81.995168754,S0-C0,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.24,
81.995168754,S0-C0,Retiring.Microcode_Sequencer,3.79,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
81.995168754,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.52,% Clocks,,,0.00,5.25,
81.995168754,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C1,Bad_Speculation,15.58,% Slots,,,0.00,5.25,
81.995168754,S0-C1,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S0-C1,Backend_Bound,39.56,% Slots,,,0.00,5.25,<==
81.995168754,S0-C1,Backend_Bound.Memory_Bound,20.74,% Slots,,,0.00,5.24,
81.995168754,S0-C1,Backend_Bound.Core_Bound,18.82,% Slots,,,0.00,5.24,
81.995168754,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C2,Backend_Bound,66.67,% Slots,,,0.00,5.25,
81.995168754,S0-C2,Backend_Bound.Core_Bound,96.69,% Slots,,,0.00,5.25,<==
81.995168754,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C3,Backend_Bound,42.41,% Slots,,,0.00,5.25,
81.995168754,S0-C3,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
81.995168754,S0-C3,Retiring.Microcode_Sequencer,9.13,% Slots,,idq.ms_uops,0.00,5.24,
81.995168754,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.40,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
81.995168754,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C4,Frontend_Bound,36.21,% Slots,,,0.00,5.25,
81.995168754,S0-C4,Backend_Bound,45.50,% Slots,,,0.00,5.25,<==
81.995168754,S0-C4,Retiring,14.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S0-C4,Frontend_Bound.Frontend_Latency,45.46,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S0-C4,Backend_Bound.Memory_Bound,22.13,% Slots,,,0.00,5.24,
81.995168754,S0-C4,Backend_Bound.Core_Bound,23.36,% Slots,,,0.00,5.24,
81.995168754,S0-C4,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.57,% Clocks,,,0.00,5.25,
81.995168754,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
81.995168754,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.77,% Clocks,,,0.00,5.25,
81.995168754,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C5,Frontend_Bound,27.76,% Slots,,,0.00,5.25,
81.995168754,S0-C5,Backend_Bound,54.13,% Slots,,,0.00,5.25,<==
81.995168754,S0-C5,Retiring,15.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S0-C5,Frontend_Bound.Frontend_Latency,34.04,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S0-C5,Backend_Bound.Memory_Bound,27.94,% Slots,,,0.00,5.24,
81.995168754,S0-C5,Backend_Bound.Core_Bound,26.18,% Slots,,,0.00,5.24,
81.995168754,S0-C5,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.95,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
81.995168754,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
81.995168754,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C6,Frontend_Bound,48.55,% Slots,,,0.00,5.26,
81.995168754,S0-C6,Backend_Bound,19.94,% Slots,,,0.00,5.25,
81.995168754,S0-C6,Retiring,13.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
81.995168754,S0-C6,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S0-C6,Frontend_Bound.Frontend_Bandwidth,43.46,% Slots,,,0.00,5.26,
81.995168754,S0-C6,Backend_Bound.Core_Bound,11.16,% Slots,,,0.00,5.25,
81.995168754,S0-C6,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.24,
81.995168754,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.25,
81.995168754,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.12,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.11,% Core_Clocks,,,0.00,5.25,<==
81.995168754,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C7,Frontend_Bound,43.70,% Slots,,,0.00,5.25,
81.995168754,S0-C7,Bad_Speculation,13.78,% Slots,,,0.00,5.25,
81.995168754,S0-C7,Backend_Bound,21.37,% Slots,,,0.00,5.25,
81.995168754,S0-C7,Retiring,13.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.25,
81.995168754,S0-C7,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S0-C7,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.25,
81.995168754,S0-C7,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.72,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.64,% Core_Clocks,,,0.00,5.25,<==
81.995168754,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
81.995168754,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
81.995168754,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C0,Frontend_Bound,35.41,% Slots,,,0.00,5.26,
81.995168754,S1-C0,Backend_Bound,20.83,% Slots,,,0.00,5.25,
81.995168754,S1-C0,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.26,<==
81.995168754,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.25,% Slots,,,0.00,5.25,
81.995168754,S1-C0,Backend_Bound.Memory_Bound,10.74,% Slots,,,0.00,5.25,
81.995168754,S1-C0,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.25,
81.995168754,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.25,
81.995168754,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.17,% Core_Clocks,,,0.00,5.25,
81.995168754,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C1,Frontend_Bound,30.74,% Slots,,,0.00,5.26,
81.995168754,S1-C1,Backend_Bound,33.40,% Slots,,,0.00,5.26,
81.995168754,S1-C1,Retiring,29.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C1,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S1-C1,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.25,
81.995168754,S1-C1,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.25,
81.995168754,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
81.995168754,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.65,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
81.995168754,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C2,Frontend_Bound,31.99,% Slots,,,0.00,5.26,<==
81.995168754,S1-C2,Bad_Speculation,15.41,% Slots,,,0.00,5.26,
81.995168754,S1-C2,Backend_Bound,28.75,% Slots,,,0.00,5.26,
81.995168754,S1-C2,Retiring,18.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C2,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.26,
81.995168754,S1-C2,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.25,
81.995168754,S1-C2,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.25,
81.995168754,S1-C2,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.84,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
81.995168754,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.75,% Clocks,,,0.00,5.25,
81.995168754,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C3,Frontend_Bound,43.75,% Slots,,,0.00,5.26,<==
81.995168754,S1-C3,Backend_Bound,35.02,% Slots,,,0.00,5.26,
81.995168754,S1-C3,Retiring,21.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C3,Frontend_Bound.Frontend_Latency,26.35,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.65,% Slots,,,0.00,5.26,
81.995168754,S1-C3,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.25,
81.995168754,S1-C3,Backend_Bound.Core_Bound,21.53,% Slots,,,0.00,5.25,
81.995168754,S1-C3,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.48,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.60,% Core_Clocks,,,0.00,5.25,
81.995168754,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
81.995168754,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
81.995168754,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.33,% Clocks,,,0.00,5.25,
81.995168754,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C4,Frontend_Bound,27.98,% Slots,,,0.00,5.26,
81.995168754,S1-C4,Bad_Speculation,25.20,% Slots,,,0.00,5.26,
81.995168754,S1-C4,Backend_Bound,17.10,% Slots,,,0.00,5.26,
81.995168754,S1-C4,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C4,Frontend_Bound.Frontend_Latency,16.95,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S1-C4,Frontend_Bound.Frontend_Bandwidth,56.69,% Slots,,,0.00,5.26,
81.995168754,S1-C4,Bad_Speculation.Branch_Mispredicts,23.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
81.995168754,S1-C4,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
81.995168754,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.03,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.64,% Core_Clocks,,,0.00,5.25,<==
81.995168754,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C5,Frontend_Bound,32.51,% Slots,,,0.00,5.26,
81.995168754,S1-C5,Bad_Speculation,18.17,% Slots,,,0.00,5.26,
81.995168754,S1-C5,Backend_Bound,24.08,% Slots,,,0.00,5.26,
81.995168754,S1-C5,Retiring,16.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C5,Frontend_Bound.Frontend_Latency,28.28,% Slots,,rs_events.empty_end,0.00,5.25,
81.995168754,S1-C5,Frontend_Bound.Frontend_Bandwidth,41.35,% Slots,,,0.00,5.26,
81.995168754,S1-C5,Bad_Speculation.Branch_Mispredicts,17.57,% Slots,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S1-C5,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.25,
81.995168754,S1-C5,Retiring.Microcode_Sequencer,9.58,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.57,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
81.995168754,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.25,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.88,% Core_Clocks,,,0.00,5.25,<==
81.995168754,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.21,% Core_Clocks,,,0.00,5.26,
81.995168754,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
81.995168754,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C6,Frontend_Bound,33.65,% Slots,,,0.00,5.26,
81.995168754,S1-C6,Backend_Bound,44.58,% Slots,,,0.00,5.26,
81.995168754,S1-C6,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C6,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.25,
81.995168754,S1-C6,Backend_Bound.Core_Bound,27.03,% Slots,,,0.00,5.25,
81.995168754,S1-C6,Retiring.Microcode_Sequencer,12.71,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.00,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
81.995168754,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
81.995168754,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.26,% Clocks,,,0.00,5.25,<==
81.995168754,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C7,Frontend_Bound,38.70,% Slots,,,0.00,5.26,
81.995168754,S1-C7,Bad_Speculation,11.18,% Slots,,,0.00,5.25,
81.995168754,S1-C7,Backend_Bound,30.10,% Slots,,,0.00,5.25,
81.995168754,S1-C7,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
81.995168754,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.63,% Slots,,,0.00,5.26,
81.995168754,S1-C7,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.25,
81.995168754,S1-C7,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.25,
81.995168754,S1-C7,Retiring.Microcode_Sequencer,8.85,% Slots,,idq.ms_uops,0.00,5.25,
81.995168754,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.25,
81.995168754,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.43,% Core_Clocks,,,0.00,5.25,<==
81.995168754,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
81.995168754,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
81.995168754,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
82.669423874,S0-C0,Backend_Bound,79.61,% Slots,,,0.00,4.78,
82.669423874,S0-C0,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S0-C0,Backend_Bound.Core_Bound,86.55,% Slots,,,0.00,4.78,
82.669423874,S0-C0,Retiring.Microcode_Sequencer,8.51,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.37,
82.669423874,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.62,% Clocks,,,0.00,4.73,<==
82.669423874,S0-C0-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C1,Frontend_Bound,54.01,% Slots,,,0.00,4.96,
82.669423874,S0-C1,Bad_Speculation,14.67,% Slots,,,0.00,4.79,
82.669423874,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.30,% Slots,,,0.00,4.78,
82.669423874,S0-C1,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,4.79,
82.669423874,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.05,% Core_Clocks,,,0.00,5.36,<==
82.669423874,S0-C1-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C2,Backend_Bound,77.70,% Slots,,,0.00,4.79,<==
82.669423874,S0-C2,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S0-C2,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S0-C2-T0,MUX,4.72,%,,,0.00,100.0,
82.669423874,S0-C3,Frontend_Bound,39.02,% Slots,,,0.00,4.94,<==
82.669423874,S0-C3,Backend_Bound,38.57,% Slots,,,0.00,4.78,
82.669423874,S0-C3,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S0-C3,Frontend_Bound.Frontend_Latency,23.26,% Slots,,rs_events.empty_end,0.00,5.0,
82.669423874,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.25,% Slots,,,0.00,4.77,
82.669423874,S0-C3,Backend_Bound.Memory_Bound,31.92,% Slots,,,0.00,4.78,
82.669423874,S0-C3,Retiring.Microcode_Sequencer,7.45,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.37,
82.669423874,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
82.669423874,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.37,
82.669423874,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.84,% Core_Clocks,,,0.00,5.36,
82.669423874,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
82.669423874,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
82.669423874,S0-C3-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C4,Frontend_Bound,43.91,% Slots,,,0.00,4.93,
82.669423874,S0-C4,Backend_Bound,37.27,% Slots,,,0.00,4.78,
82.669423874,S0-C4,Frontend_Bound.Frontend_Latency,38.39,% Slots,,rs_events.empty_end,0.00,4.99,
82.669423874,S0-C4,Frontend_Bound.Frontend_Bandwidth,69.85,% Slots,,,0.00,4.77,
82.669423874,S0-C4,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,4.78,
82.669423874,S0-C4,Backend_Bound.Core_Bound,21.94,% Slots,,,0.00,4.78,
82.669423874,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.36,
82.669423874,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.69,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
82.669423874,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
82.669423874,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.59,% Core_Clocks,,,0.00,5.36,<==
82.669423874,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S0-C4-T0,MUX,4.72,%,,,0.00,100.0,
82.669423874,S0-C5,Frontend_Bound,47.33,% Slots,,,0.00,4.93,
82.669423874,S0-C5,Bad_Speculation,16.83,% Slots,,,0.00,4.78,
82.669423874,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.58,% Slots,,,0.00,4.77,
82.669423874,S0-C5,Bad_Speculation.Branch_Mispredicts,16.56,% Slots,,br_misp_retired.all_branches,0.00,4.78,
82.669423874,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.62,% Core_Clocks,,,0.00,5.36,<==
82.669423874,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.41,% Core_Clocks,,,0.00,5.34,
82.669423874,S0-C5-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.05,% Slots,,,0.00,4.78,
82.669423874,S0-C6,Backend_Bound.Core_Bound,88.12,% Slots,,,0.00,4.78,<==
82.669423874,S0-C6,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.38,
82.669423874,S0-C6,Backend_Bound,72.04,% Slots,,,0.00,4.78,
82.669423874,S0-C6,Retiring,14.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
82.669423874,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.56,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.98,% Core_Clocks,,,0.00,5.36,
82.669423874,S0-C6-T0,MUX,4.72,%,,,0.00,100.0,
82.669423874,S0-C7,Frontend_Bound,37.95,% Slots,,,0.00,4.92,
82.669423874,S0-C7,Bad_Speculation,10.84,% Slots,,,0.00,4.78,
82.669423874,S0-C7,Backend_Bound,39.01,% Slots,,,0.00,4.78,
82.669423874,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,4.78,
82.669423874,S0-C7,Bad_Speculation.Branch_Mispredicts,10.77,% Slots,,br_misp_retired.all_branches,0.00,4.78,
82.669423874,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
82.669423874,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S0-C7-T0,MUX,4.72,%,,,0.00,100.0,
82.669423874,S1-C0,Frontend_Bound,38.44,% Slots,,,0.00,4.92,
82.669423874,S1-C0,Bad_Speculation,10.38,% Slots,,,0.00,4.79,
82.669423874,S1-C0,Frontend_Bound.Frontend_Latency,23.31,% Slots,,rs_events.empty_end,0.00,4.98,<==
82.669423874,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.47,% Slots,,,0.00,4.78,
82.669423874,S1-C0,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,4.79,
82.669423874,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.36,
82.669423874,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
82.669423874,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.61,% Core_Clocks,,,0.00,5.37,
82.669423874,S1-C0-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S1-C1,Frontend_Bound,23.55,% Slots,,,0.00,4.91,
82.669423874,S1-C1,Backend_Bound,61.06,% Slots,,,0.00,4.78,<==
82.669423874,S1-C1,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S1-C1,Frontend_Bound.Frontend_Latency,23.19,% Slots,,rs_events.empty_end,0.00,4.97,
82.669423874,S1-C1,Backend_Bound.Memory_Bound,29.81,% Slots,,,0.00,4.78,
82.669423874,S1-C1,Backend_Bound.Core_Bound,31.25,% Slots,,,0.00,4.78,
82.669423874,S1-C1,Retiring.Microcode_Sequencer,12.53,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
82.669423874,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.43,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
82.669423874,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S1-C1-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S1-C2,Frontend_Bound,21.75,% Slots,,,0.00,5.35,
82.669423874,S1-C2,Backend_Bound,43.42,% Slots,,,0.00,5.35,<==
82.669423874,S1-C2,Retiring,29.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S1-C2,Frontend_Bound.Frontend_Latency,16.03,% Slots,,rs_events.empty_end,0.00,5.35,
82.669423874,S1-C2,Backend_Bound.Memory_Bound,21.74,% Slots,,,0.00,5.35,
82.669423874,S1-C2,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.35,
82.669423874,S1-C2,Retiring.Microcode_Sequencer,0.89,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.36,
82.669423874,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
82.669423874,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
82.669423874,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.72,% Clocks,,,0.00,4.74,
82.669423874,S1-C2-T0,MUX,4.74,%,,,0.00,100.0,
82.669423874,S1-C3,Frontend_Bound,34.41,% Slots,,,0.00,5.35,<==
82.669423874,S1-C3,Bad_Speculation,13.09,% Slots,,,0.00,5.35,
82.669423874,S1-C3,Backend_Bound,33.42,% Slots,,,0.00,5.35,
82.669423874,S1-C3,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S1-C3,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.35,
82.669423874,S1-C3,Backend_Bound.Memory_Bound,11.15,% Slots,,,0.00,5.35,
82.669423874,S1-C3,Backend_Bound.Core_Bound,22.27,% Slots,,,0.00,5.35,
82.669423874,S1-C3,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.98,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
82.669423874,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S1-C3-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S1-C4,Frontend_Bound.Frontend_Bandwidth,35.38,% Slots,,,0.00,4.77,
82.669423874,S1-C4,Backend_Bound.Memory_Bound,62.56,% Slots,,,0.00,5.35,
82.669423874,S1-C4,Retiring.Microcode_Sequencer,16.47,% Slots,,idq.ms_uops,0.00,5.37,
82.669423874,S1-C4,Backend_Bound,58.62,% Slots,,,0.00,5.35,
82.669423874,S1-C4,Retiring,19.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
82.669423874,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S1-C4-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S1-C5,Frontend_Bound,32.40,% Slots,,,0.00,5.35,
82.669423874,S1-C5,Backend_Bound,28.69,% Slots,,,0.00,5.35,
82.669423874,S1-C5,Frontend_Bound.Frontend_Bandwidth,58.65,% Slots,,,0.00,4.78,
82.669423874,S1-C5,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.35,
82.669423874,S1-C5,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.35,
82.669423874,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.39,% Core_Clocks,,,0.00,5.37,<==
82.669423874,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
82.669423874,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.68,% Clocks,,,0.00,4.73,
82.669423874,S1-C5-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S1-C6,Frontend_Bound,23.42,% Slots,,,0.00,5.35,
82.669423874,S1-C6,Bad_Speculation,10.67,% Slots,,,0.00,5.35,
82.669423874,S1-C6,Backend_Bound,43.62,% Slots,,,0.00,5.35,
82.669423874,S1-C6,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
82.669423874,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.67,% Slots,,,0.00,4.77,
82.669423874,S1-C6,Bad_Speculation.Branch_Mispredicts,9.92,% Slots,,br_misp_retired.all_branches,0.00,5.35,
82.669423874,S1-C6,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.35,
82.669423874,S1-C6,Backend_Bound.Core_Bound,29.26,% Slots,,,0.00,5.35,<==
82.669423874,S1-C6,Retiring.Microcode_Sequencer,13.11,% Slots,,idq.ms_uops,0.00,5.36,
82.669423874,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.37,
82.669423874,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.63,% Core_Clocks,,,0.00,5.37,
82.669423874,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.07,% Core_Clocks,,,0.00,5.0,
82.669423874,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
82.669423874,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
82.669423874,S1-C6-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S1-C7,Frontend_Bound,30.87,% Slots,,,0.00,5.35,
82.669423874,S1-C7,Backend_Bound,28.91,% Slots,,,0.00,5.35,
82.669423874,S1-C7,Retiring,34.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
82.669423874,S1-C7,Frontend_Bound.Frontend_Latency,19.97,% Slots,,rs_events.empty_end,0.00,5.35,
82.669423874,S1-C7,Backend_Bound.Memory_Bound,18.67,% Slots,,,0.00,5.35,
82.669423874,S1-C7,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.35,
82.669423874,S1-C7,Retiring.Microcode_Sequencer,1.91,% Slots,,idq.ms_uops,0.00,5.37,<==
82.669423874,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.36,
82.669423874,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
82.669423874,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.54,% Clocks,,idq.ms_switches,0.00,5.36,
82.669423874,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
82.669423874,S1-C7-T0,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C0-T1,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C1-T1,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C2-T1,MUX,4.72,%,,,0.00,100.0,
82.669423874,S0-C3-T1,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C4-T1,MUX,4.72,%,,,0.00,100.0,
82.669423874,S0-C5-T1,MUX,4.73,%,,,0.00,100.0,
82.669423874,S0-C6-T1,MUX,4.72,%,,,0.00,100.0,
82.669423874,S0-C7-T1,MUX,4.78,%,,,0.00,100.0,
82.669423874,S1-C0-T1,MUX,4.78,%,,,0.00,100.0,
82.669423874,S1-C1-T1,MUX,4.77,%,,,0.00,100.0,
82.669423874,S1-C2-T1,MUX,4.77,%,,,0.00,100.0,
82.669423874,S1-C3-T1,MUX,4.78,%,,,0.00,100.0,
82.669423874,S1-C4-T1,MUX,4.77,%,,,0.00,100.0,
82.669423874,S1-C5-T1,MUX,4.78,%,,,0.00,100.0,
82.669423874,S1-C6-T1,MUX,4.77,%,,,0.00,100.0,
82.669423874,S1-C7-T1,MUX,4.77,%,,,0.00,100.0,
