

================================================================
== Vivado HLS Report for 'up_conv'
================================================================
* Date:           Mon Dec 21 15:51:23 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+-----+-----+-----+-----+----------+
        |                    |                 |  Latency  |  Interval | Pipeline |
        |      Instance      |      Module     | min | max | min | max |   Type   |
        +--------------------+-----------------+-----+-----+-----+-----+----------+
        |fir_filter_a_U0     |fir_filter_a     |    4|    4|    1|    1| function |
        |fir_filter_b_U0     |fir_filter_b     |    4|    4|    1|    1| function |
        |iq_mult_U0          |iq_mult          |    2|    2|    1|    1| function |
        |up_conv_entry14_U0  |up_conv_entry14  |    0|    0|    0|    0|   none   |
        +--------------------+-----------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       2|    -|
|FIFO             |        0|      -|      30|     216|    -|
|Instance         |        -|    236|   10083|    6996|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       -|    -|
|Register         |        -|      -|       -|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|    236|   10113|    7214|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|     26|       2|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+------+------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |fir_filter_a_U0     |fir_filter_a     |        0|    116|  4966|  3439|    0|
    |fir_filter_b_U0     |fir_filter_b     |        0|    116|  4966|  3439|    0|
    |iq_mult_U0          |iq_mult          |        0|      4|   148|    87|    0|
    |up_conv_entry14_U0  |up_conv_entry14  |        0|      0|     3|    31|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+
    |Total               |                 |        0|    236| 10083|  6996|    0|
    +--------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+---+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+---+----+-----+------+-----+---------+
    |i_tmp_U      |        0|  5|   0|    -|     2|   32|       64|
    |q_tmp_U      |        0|  5|   0|    -|     2|   32|       64|
    |ref_i_V_c_U  |        0|  5|   0|    -|     3|    8|       24|
    |ref_q_V_c_U  |        0|  5|   0|    -|     3|    8|       24|
    |x_i_c_U      |        0|  5|   0|    -|     2|   32|       64|
    |x_q_c_U      |        0|  5|   0|    -|     2|   32|       64|
    +-------------+---------+---+----+-----+------+-----+---------+
    |Total        |        0| 30|   0|    0|    14|  144|      304|
    +-------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |iq_mult_U0_ap_start              |    and   |      0|  0|   1|           1|           1|
    |up_conv_entry14_U0_start_full_n  |    and   |      0|  0|   1|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           2|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|x_i             |  in |   32|    ap_vld    |      x_i     |    scalar    |
|x_i_ap_vld      |  in |    1|    ap_vld    |      x_i     |    scalar    |
|x_q             |  in |   32|    ap_vld    |      x_q     |    scalar    |
|x_q_ap_vld      |  in |    1|    ap_vld    |      x_q     |    scalar    |
|ref_i_V         |  in |    8|    ap_vld    |    ref_i_V   |    scalar    |
|ref_i_V_ap_vld  |  in |    1|    ap_vld    |    ref_i_V   |    scalar    |
|ref_q_V         |  in |    8|    ap_vld    |    ref_q_V   |    scalar    |
|ref_q_V_ap_vld  |  in |    1|    ap_vld    |    ref_q_V   |    scalar    |
|y               | out |   32|    ap_vld    |       y      |    pointer   |
|y_ap_vld        | out |    1|    ap_vld    |       y      |    pointer   |
|ap_clk          |  in |    1| ap_ctrl_none |    up_conv   | return value |
|ap_rst          |  in |    1| ap_ctrl_none |    up_conv   | return value |
+----------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ref_q_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %ref_q_V)" [../sources/up_conv.cpp:20]   --->   Operation 9 'read' 'ref_q_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ref_i_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %ref_i_V)" [../sources/up_conv.cpp:20]   --->   Operation 10 'read' 'ref_i_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_q_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x_q)" [../sources/up_conv.cpp:20]   --->   Operation 11 'read' 'x_q_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_i_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %x_i)" [../sources/up_conv.cpp:20]   --->   Operation 12 'read' 'x_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ref_q_V_c = alloca i8, align 1" [../sources/up_conv.cpp:20]   --->   Operation 13 'alloca' 'ref_q_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ref_i_V_c = alloca i8, align 1" [../sources/up_conv.cpp:20]   --->   Operation 14 'alloca' 'ref_i_V_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_q_c = alloca i32, align 4" [../sources/up_conv.cpp:12]   --->   Operation 15 'alloca' 'x_q_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_i_c = alloca i32, align 4" [../sources/up_conv.cpp:12]   --->   Operation 16 'alloca' 'x_i_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.40ns)   --->   "call fastcc void @up_conv.entry14(i32 %x_i_read, i32 %x_q_read, i8 %ref_i_V_read, i8 %ref_q_V_read, i32* %x_i_c, i32* %x_q_c, i8* %ref_i_V_c, i8* %ref_q_V_c)" [../sources/up_conv.cpp:20]   --->   Operation 17 'call' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [5/5] (0.00ns)   --->   "%i_tmp = call fastcc i32 @fir_filter_a(i32* %x_i_c)" [../sources/up_conv.cpp:24]   --->   Operation 18 'call' 'i_tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 19 [5/5] (0.00ns)   --->   "%q_tmp = call fastcc i32 @fir_filter_b(i32* %x_q_c)" [../sources/up_conv.cpp:25]   --->   Operation 19 'call' 'q_tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 7.17>
ST_3 : Operation 20 [4/5] (7.17ns)   --->   "%i_tmp = call fastcc i32 @fir_filter_a(i32* %x_i_c)" [../sources/up_conv.cpp:24]   --->   Operation 20 'call' 'i_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 21 [4/5] (7.17ns)   --->   "%q_tmp = call fastcc i32 @fir_filter_b(i32* %x_q_c)" [../sources/up_conv.cpp:25]   --->   Operation 21 'call' 'q_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 7.17>
ST_4 : Operation 22 [3/5] (7.17ns)   --->   "%i_tmp = call fastcc i32 @fir_filter_a(i32* %x_i_c)" [../sources/up_conv.cpp:24]   --->   Operation 22 'call' 'i_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 23 [3/5] (7.17ns)   --->   "%q_tmp = call fastcc i32 @fir_filter_b(i32* %x_q_c)" [../sources/up_conv.cpp:25]   --->   Operation 23 'call' 'q_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 7.17>
ST_5 : Operation 24 [2/5] (7.17ns)   --->   "%i_tmp = call fastcc i32 @fir_filter_a(i32* %x_i_c)" [../sources/up_conv.cpp:24]   --->   Operation 24 'call' 'i_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 25 [2/5] (7.17ns)   --->   "%q_tmp = call fastcc i32 @fir_filter_b(i32* %x_q_c)" [../sources/up_conv.cpp:25]   --->   Operation 25 'call' 'q_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 7.17>
ST_6 : Operation 26 [1/5] (7.17ns)   --->   "%i_tmp = call fastcc i32 @fir_filter_a(i32* %x_i_c)" [../sources/up_conv.cpp:24]   --->   Operation 26 'call' 'i_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 27 [1/5] (7.17ns)   --->   "%q_tmp = call fastcc i32 @fir_filter_b(i32* %x_q_c)" [../sources/up_conv.cpp:25]   --->   Operation 27 'call' 'q_tmp' <Predicate = true> <Delay = 7.17> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 28 [3/3] (0.00ns)   --->   "call fastcc void @iq_mult(i32 %i_tmp, i32 %q_tmp, i8* %ref_i_V_c, i8* %ref_q_V_c, i32* %y)" [../sources/up_conv.cpp:26]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 29 [2/3] (7.05ns)   --->   "call fastcc void @iq_mult(i32 %i_tmp, i32 %q_tmp, i8* %ref_i_V_c, i8* %ref_q_V_c, i32* %y)" [../sources/up_conv.cpp:26]   --->   Operation 29 'call' <Predicate = true> <Delay = 7.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:20]   --->   Operation 30 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x_i), !map !39"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x_q), !map !45"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %ref_i_V), !map !49"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %ref_q_V), !map !53"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !57"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @up_conv_str) nounwind"   --->   Operation 36 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:14]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %ref_q_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:15]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %ref_i_V, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:16]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x_q, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:17]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x_i, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:18]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:19]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @x_i_c_str, i32 1, [1 x i8]* @p_str36, [1 x i8]* @p_str36, i32 2, i32 0, i32* %x_i_c, i32* %x_i_c)" [../sources/up_conv.cpp:12]   --->   Operation 43 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str37, i32 0, i32 0, [1 x i8]* @p_str38, [1 x i8]* @p_str39, [1 x i8]* @p_str40, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str41, [1 x i8]* @p_str42)" [../sources/up_conv.cpp:12]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @x_q_c_str, i32 1, [1 x i8]* @p_str43, [1 x i8]* @p_str43, i32 2, i32 0, i32* %x_q_c, i32* %x_q_c)" [../sources/up_conv.cpp:12]   --->   Operation 45 'specchannel' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_q_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 0, [1 x i8]* @p_str45, [1 x i8]* @p_str46, [1 x i8]* @p_str47, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str48, [1 x i8]* @p_str49)" [../sources/up_conv.cpp:12]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @ref_i_OC_V_c_str, i32 1, [1 x i8]* @p_str50, [1 x i8]* @p_str50, i32 3, i32 0, i8* %ref_i_V_c, i8* %ref_i_V_c)" [../sources/up_conv.cpp:20]   --->   Operation 47 'specchannel' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %ref_i_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str51, i32 0, i32 0, [1 x i8]* @p_str52, [1 x i8]* @p_str53, [1 x i8]* @p_str54, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str55, [1 x i8]* @p_str56)" [../sources/up_conv.cpp:20]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @ref_q_OC_V_c_str, i32 1, [1 x i8]* @p_str57, [1 x i8]* @p_str57, i32 3, i32 0, i8* %ref_q_V_c, i8* %ref_q_V_c)" [../sources/up_conv.cpp:20]   --->   Operation 49 'specchannel' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %ref_q_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str58, i32 0, i32 0, [1 x i8]* @p_str59, [1 x i8]* @p_str60, [1 x i8]* @p_str61, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str62, [1 x i8]* @p_str63)" [../sources/up_conv.cpp:20]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/3] (1.89ns)   --->   "call fastcc void @iq_mult(i32 %i_tmp, i32 %q_tmp, i8* %ref_i_V_c, i8* %ref_q_V_c, i32* %y)" [../sources/up_conv.cpp:26]   --->   Operation 51 'call' <Predicate = true> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [../sources/up_conv.cpp:28]   --->   Operation 52 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ x_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ref_i_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ref_q_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_1_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_62]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_61]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_60]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_59]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_58]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_57]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_56]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_55]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_54]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ref_q_V_read              (read                ) [ 000000000]
ref_i_V_read              (read                ) [ 000000000]
x_q_read                  (read                ) [ 000000000]
x_i_read                  (read                ) [ 000000000]
ref_q_V_c                 (alloca              ) [ 011111111]
ref_i_V_c                 (alloca              ) [ 011111111]
x_q_c                     (alloca              ) [ 011111111]
x_i_c                     (alloca              ) [ 011111111]
call_ln20                 (call                ) [ 000000000]
i_tmp                     (call                ) [ 000000000]
q_tmp                     (call                ) [ 000000000]
specdataflowpipeline_ln20 (specdataflowpipeline) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
spectopmodule_ln0         (spectopmodule       ) [ 000000000]
specinterface_ln14        (specinterface       ) [ 000000000]
specinterface_ln15        (specinterface       ) [ 000000000]
specinterface_ln16        (specinterface       ) [ 000000000]
specinterface_ln17        (specinterface       ) [ 000000000]
specinterface_ln18        (specinterface       ) [ 000000000]
specinterface_ln19        (specinterface       ) [ 000000000]
empty                     (specchannel         ) [ 000000000]
specinterface_ln12        (specinterface       ) [ 000000000]
empty_4                   (specchannel         ) [ 000000000]
specinterface_ln12        (specinterface       ) [ 000000000]
empty_5                   (specchannel         ) [ 000000000]
specinterface_ln20        (specinterface       ) [ 000000000]
empty_6                   (specchannel         ) [ 000000000]
specinterface_ln20        (specinterface       ) [ 000000000]
call_ln26                 (call                ) [ 000000000]
ret_ln28                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_q"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ref_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_i_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ref_q_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_q_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_1_62">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_1_61">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_61"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_1_60">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_60"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_1_59">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_59"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_1_58">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_58"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_1_57">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_57"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_1_56">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_56"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_1_55">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_55"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_1_54">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_54"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg_1_53">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_53"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_1_52">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_52"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_reg_1_51">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_51"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_reg_1_50">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_50"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_reg_1_49">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_49"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="shift_reg_1_48">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_48"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="shift_reg_1_47">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_47"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="shift_reg_1_46">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_46"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_reg_1_45">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_45"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shift_reg_1_44">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_44"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="shift_reg_1_43">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_43"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="shift_reg_1_42">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_42"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="shift_reg_1_41">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_41"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="shift_reg_1_40">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_40"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="shift_reg_1_39">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_39"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="shift_reg_1_38">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_38"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="shift_reg_1_37">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_37"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="shift_reg_1_36">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_36"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="shift_reg_1_35">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_35"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="shift_reg_1_34">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_34"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="shift_reg_1_33">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_33"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="shift_reg_1_32">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="shift_reg_1_31">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_31"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="shift_reg_1_30">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_30"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="shift_reg_1_29">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_29"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="shift_reg_1_28">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_28"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="shift_reg_1_27">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_27"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="shift_reg_1_26">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_26"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="shift_reg_1_25">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_25"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="shift_reg_1_24">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="shift_reg_1_23">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_23"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="shift_reg_1_22">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_22"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="shift_reg_1_21">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_21"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="shift_reg_1_20">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_20"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="shift_reg_1_19">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_19"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="shift_reg_1_18">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_18"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="shift_reg_1_17">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_17"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="shift_reg_1_16">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="shift_reg_1_15">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_15"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="shift_reg_1_14">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="shift_reg_1_13">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_13"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="shift_reg_1_12">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_12"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="shift_reg_1_11">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_11"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="shift_reg_1_10">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_10"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="shift_reg_1_9">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_9"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="shift_reg_1_8">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="shift_reg_1_7">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_7"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="shift_reg_1_6">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="shift_reg_1_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="shift_reg_1_4">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_4"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="shift_reg_1_3">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_3"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="shift_reg_1_2">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="shift_reg_1_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="shift_reg_1_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1_0"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="shift_reg_62">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_62"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="shift_reg_61">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_61"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="shift_reg_60">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_60"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="shift_reg_59">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_59"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="shift_reg_58">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_58"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="shift_reg_57">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_57"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="shift_reg_56">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_56"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="shift_reg_55">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_55"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="shift_reg_54">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_54"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="shift_reg_53">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_53"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="shift_reg_52">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_52"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="shift_reg_51">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_51"/></StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="shift_reg_50">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_50"/></StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="shift_reg_49">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_49"/></StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="shift_reg_48">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_48"/></StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="shift_reg_47">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_47"/></StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="shift_reg_46">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_46"/></StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="shift_reg_45">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_45"/></StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="shift_reg_44">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_44"/></StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="shift_reg_43">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_43"/></StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="shift_reg_42">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_42"/></StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="shift_reg_41">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_41"/></StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="shift_reg_40">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_40"/></StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="shift_reg_39">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_39"/></StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="shift_reg_38">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_38"/></StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="shift_reg_37">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_37"/></StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="shift_reg_36">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_36"/></StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="shift_reg_35">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_35"/></StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="shift_reg_34">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_34"/></StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="shift_reg_33">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_33"/></StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="shift_reg_32">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="shift_reg_31">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_31"/></StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="shift_reg_30">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_30"/></StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="shift_reg_29">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_29"/></StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="shift_reg_28">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_28"/></StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="shift_reg_27">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_27"/></StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="shift_reg_26">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_26"/></StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="shift_reg_25">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_25"/></StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="shift_reg_24">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_24"/></StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="shift_reg_23">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_23"/></StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="shift_reg_22">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_22"/></StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="shift_reg_21">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_21"/></StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="shift_reg_20">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_20"/></StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="shift_reg_19">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_19"/></StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="shift_reg_18">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_18"/></StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="shift_reg_17">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_17"/></StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="shift_reg_16">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_16"/></StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="shift_reg_15">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_15"/></StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="shift_reg_14">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="shift_reg_13">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="shift_reg_12">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="shift_reg_11">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="shift_reg_10">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="shift_reg_9">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="shift_reg_8">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="shift_reg_7">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="shift_reg_6">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="shift_reg_5">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="shift_reg_4">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="shift_reg_3">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="shift_reg_2">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="shift_reg_1">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="shift_reg_0">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i8"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_conv.entry14"/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_a"/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_b"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iq_mult"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="up_conv_str"/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_i_c_str"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_q_c_str"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str43"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_i_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_q_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str62"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="372" class="1004" name="ref_q_V_c_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ref_q_V_c/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="ref_i_V_c_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ref_i_V_c/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="x_q_c_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_q_c/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="x_i_c_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_i_c/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="ref_q_V_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_q_V_read/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ref_i_V_read_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="8" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_i_V_read/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="x_q_read_read_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_q_read/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="x_i_read_read_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_i_read/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fir_filter_a_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="1"/>
<pin id="415" dir="0" index="2" bw="32" slack="0"/>
<pin id="416" dir="0" index="3" bw="32" slack="0"/>
<pin id="417" dir="0" index="4" bw="32" slack="0"/>
<pin id="418" dir="0" index="5" bw="32" slack="0"/>
<pin id="419" dir="0" index="6" bw="32" slack="0"/>
<pin id="420" dir="0" index="7" bw="32" slack="0"/>
<pin id="421" dir="0" index="8" bw="32" slack="0"/>
<pin id="422" dir="0" index="9" bw="32" slack="0"/>
<pin id="423" dir="0" index="10" bw="32" slack="0"/>
<pin id="424" dir="0" index="11" bw="32" slack="0"/>
<pin id="425" dir="0" index="12" bw="32" slack="0"/>
<pin id="426" dir="0" index="13" bw="32" slack="0"/>
<pin id="427" dir="0" index="14" bw="32" slack="0"/>
<pin id="428" dir="0" index="15" bw="32" slack="0"/>
<pin id="429" dir="0" index="16" bw="32" slack="0"/>
<pin id="430" dir="0" index="17" bw="32" slack="0"/>
<pin id="431" dir="0" index="18" bw="32" slack="0"/>
<pin id="432" dir="0" index="19" bw="32" slack="0"/>
<pin id="433" dir="0" index="20" bw="32" slack="0"/>
<pin id="434" dir="0" index="21" bw="32" slack="0"/>
<pin id="435" dir="0" index="22" bw="32" slack="0"/>
<pin id="436" dir="0" index="23" bw="32" slack="0"/>
<pin id="437" dir="0" index="24" bw="32" slack="0"/>
<pin id="438" dir="0" index="25" bw="32" slack="0"/>
<pin id="439" dir="0" index="26" bw="32" slack="0"/>
<pin id="440" dir="0" index="27" bw="32" slack="0"/>
<pin id="441" dir="0" index="28" bw="32" slack="0"/>
<pin id="442" dir="0" index="29" bw="32" slack="0"/>
<pin id="443" dir="0" index="30" bw="32" slack="0"/>
<pin id="444" dir="0" index="31" bw="32" slack="0"/>
<pin id="445" dir="0" index="32" bw="32" slack="0"/>
<pin id="446" dir="0" index="33" bw="32" slack="0"/>
<pin id="447" dir="0" index="34" bw="32" slack="0"/>
<pin id="448" dir="0" index="35" bw="32" slack="0"/>
<pin id="449" dir="0" index="36" bw="32" slack="0"/>
<pin id="450" dir="0" index="37" bw="32" slack="0"/>
<pin id="451" dir="0" index="38" bw="32" slack="0"/>
<pin id="452" dir="0" index="39" bw="32" slack="0"/>
<pin id="453" dir="0" index="40" bw="32" slack="0"/>
<pin id="454" dir="0" index="41" bw="32" slack="0"/>
<pin id="455" dir="0" index="42" bw="32" slack="0"/>
<pin id="456" dir="0" index="43" bw="32" slack="0"/>
<pin id="457" dir="0" index="44" bw="32" slack="0"/>
<pin id="458" dir="0" index="45" bw="32" slack="0"/>
<pin id="459" dir="0" index="46" bw="32" slack="0"/>
<pin id="460" dir="0" index="47" bw="32" slack="0"/>
<pin id="461" dir="0" index="48" bw="32" slack="0"/>
<pin id="462" dir="0" index="49" bw="32" slack="0"/>
<pin id="463" dir="0" index="50" bw="32" slack="0"/>
<pin id="464" dir="0" index="51" bw="32" slack="0"/>
<pin id="465" dir="0" index="52" bw="32" slack="0"/>
<pin id="466" dir="0" index="53" bw="32" slack="0"/>
<pin id="467" dir="0" index="54" bw="32" slack="0"/>
<pin id="468" dir="0" index="55" bw="32" slack="0"/>
<pin id="469" dir="0" index="56" bw="32" slack="0"/>
<pin id="470" dir="0" index="57" bw="32" slack="0"/>
<pin id="471" dir="0" index="58" bw="32" slack="0"/>
<pin id="472" dir="0" index="59" bw="32" slack="0"/>
<pin id="473" dir="0" index="60" bw="32" slack="0"/>
<pin id="474" dir="0" index="61" bw="32" slack="0"/>
<pin id="475" dir="0" index="62" bw="32" slack="0"/>
<pin id="476" dir="0" index="63" bw="32" slack="0"/>
<pin id="477" dir="0" index="64" bw="32" slack="0"/>
<pin id="478" dir="1" index="65" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="i_tmp/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fir_filter_b_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="1"/>
<pin id="546" dir="0" index="2" bw="32" slack="0"/>
<pin id="547" dir="0" index="3" bw="32" slack="0"/>
<pin id="548" dir="0" index="4" bw="32" slack="0"/>
<pin id="549" dir="0" index="5" bw="32" slack="0"/>
<pin id="550" dir="0" index="6" bw="32" slack="0"/>
<pin id="551" dir="0" index="7" bw="32" slack="0"/>
<pin id="552" dir="0" index="8" bw="32" slack="0"/>
<pin id="553" dir="0" index="9" bw="32" slack="0"/>
<pin id="554" dir="0" index="10" bw="32" slack="0"/>
<pin id="555" dir="0" index="11" bw="32" slack="0"/>
<pin id="556" dir="0" index="12" bw="32" slack="0"/>
<pin id="557" dir="0" index="13" bw="32" slack="0"/>
<pin id="558" dir="0" index="14" bw="32" slack="0"/>
<pin id="559" dir="0" index="15" bw="32" slack="0"/>
<pin id="560" dir="0" index="16" bw="32" slack="0"/>
<pin id="561" dir="0" index="17" bw="32" slack="0"/>
<pin id="562" dir="0" index="18" bw="32" slack="0"/>
<pin id="563" dir="0" index="19" bw="32" slack="0"/>
<pin id="564" dir="0" index="20" bw="32" slack="0"/>
<pin id="565" dir="0" index="21" bw="32" slack="0"/>
<pin id="566" dir="0" index="22" bw="32" slack="0"/>
<pin id="567" dir="0" index="23" bw="32" slack="0"/>
<pin id="568" dir="0" index="24" bw="32" slack="0"/>
<pin id="569" dir="0" index="25" bw="32" slack="0"/>
<pin id="570" dir="0" index="26" bw="32" slack="0"/>
<pin id="571" dir="0" index="27" bw="32" slack="0"/>
<pin id="572" dir="0" index="28" bw="32" slack="0"/>
<pin id="573" dir="0" index="29" bw="32" slack="0"/>
<pin id="574" dir="0" index="30" bw="32" slack="0"/>
<pin id="575" dir="0" index="31" bw="32" slack="0"/>
<pin id="576" dir="0" index="32" bw="32" slack="0"/>
<pin id="577" dir="0" index="33" bw="32" slack="0"/>
<pin id="578" dir="0" index="34" bw="32" slack="0"/>
<pin id="579" dir="0" index="35" bw="32" slack="0"/>
<pin id="580" dir="0" index="36" bw="32" slack="0"/>
<pin id="581" dir="0" index="37" bw="32" slack="0"/>
<pin id="582" dir="0" index="38" bw="32" slack="0"/>
<pin id="583" dir="0" index="39" bw="32" slack="0"/>
<pin id="584" dir="0" index="40" bw="32" slack="0"/>
<pin id="585" dir="0" index="41" bw="32" slack="0"/>
<pin id="586" dir="0" index="42" bw="32" slack="0"/>
<pin id="587" dir="0" index="43" bw="32" slack="0"/>
<pin id="588" dir="0" index="44" bw="32" slack="0"/>
<pin id="589" dir="0" index="45" bw="32" slack="0"/>
<pin id="590" dir="0" index="46" bw="32" slack="0"/>
<pin id="591" dir="0" index="47" bw="32" slack="0"/>
<pin id="592" dir="0" index="48" bw="32" slack="0"/>
<pin id="593" dir="0" index="49" bw="32" slack="0"/>
<pin id="594" dir="0" index="50" bw="32" slack="0"/>
<pin id="595" dir="0" index="51" bw="32" slack="0"/>
<pin id="596" dir="0" index="52" bw="32" slack="0"/>
<pin id="597" dir="0" index="53" bw="32" slack="0"/>
<pin id="598" dir="0" index="54" bw="32" slack="0"/>
<pin id="599" dir="0" index="55" bw="32" slack="0"/>
<pin id="600" dir="0" index="56" bw="32" slack="0"/>
<pin id="601" dir="0" index="57" bw="32" slack="0"/>
<pin id="602" dir="0" index="58" bw="32" slack="0"/>
<pin id="603" dir="0" index="59" bw="32" slack="0"/>
<pin id="604" dir="0" index="60" bw="32" slack="0"/>
<pin id="605" dir="0" index="61" bw="32" slack="0"/>
<pin id="606" dir="0" index="62" bw="32" slack="0"/>
<pin id="607" dir="0" index="63" bw="32" slack="0"/>
<pin id="608" dir="0" index="64" bw="32" slack="0"/>
<pin id="609" dir="1" index="65" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="q_tmp/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="grp_iq_mult_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="0" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="0"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="0" index="3" bw="8" slack="5"/>
<pin id="679" dir="0" index="4" bw="8" slack="5"/>
<pin id="680" dir="0" index="5" bw="32" slack="0"/>
<pin id="681" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="call_ln20_up_conv_entry14_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="0" index="3" bw="8" slack="0"/>
<pin id="691" dir="0" index="4" bw="8" slack="0"/>
<pin id="692" dir="0" index="5" bw="32" slack="0"/>
<pin id="693" dir="0" index="6" bw="32" slack="0"/>
<pin id="694" dir="0" index="7" bw="8" slack="0"/>
<pin id="695" dir="0" index="8" bw="8" slack="0"/>
<pin id="696" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="ref_q_V_c_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ref_q_V_c "/>
</bind>
</comp>

<comp id="708" class="1005" name="ref_i_V_c_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ref_i_V_c "/>
</bind>
</comp>

<comp id="714" class="1005" name="x_q_c_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_q_c "/>
</bind>
</comp>

<comp id="720" class="1005" name="x_i_c_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_i_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="375"><net_src comp="266" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="266" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="266" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="266" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="262" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="6" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="262" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="4" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="264" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="2" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="264" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="0" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="479"><net_src comp="270" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="480"><net_src comp="10" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="481"><net_src comp="12" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="482"><net_src comp="14" pin="0"/><net_sink comp="412" pin=4"/></net>

<net id="483"><net_src comp="16" pin="0"/><net_sink comp="412" pin=5"/></net>

<net id="484"><net_src comp="18" pin="0"/><net_sink comp="412" pin=6"/></net>

<net id="485"><net_src comp="20" pin="0"/><net_sink comp="412" pin=7"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="412" pin=8"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="412" pin=9"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="412" pin=10"/></net>

<net id="489"><net_src comp="28" pin="0"/><net_sink comp="412" pin=11"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="412" pin=12"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="412" pin=13"/></net>

<net id="492"><net_src comp="34" pin="0"/><net_sink comp="412" pin=14"/></net>

<net id="493"><net_src comp="36" pin="0"/><net_sink comp="412" pin=15"/></net>

<net id="494"><net_src comp="38" pin="0"/><net_sink comp="412" pin=16"/></net>

<net id="495"><net_src comp="40" pin="0"/><net_sink comp="412" pin=17"/></net>

<net id="496"><net_src comp="42" pin="0"/><net_sink comp="412" pin=18"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="412" pin=19"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="412" pin=20"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="412" pin=21"/></net>

<net id="500"><net_src comp="50" pin="0"/><net_sink comp="412" pin=22"/></net>

<net id="501"><net_src comp="52" pin="0"/><net_sink comp="412" pin=23"/></net>

<net id="502"><net_src comp="54" pin="0"/><net_sink comp="412" pin=24"/></net>

<net id="503"><net_src comp="56" pin="0"/><net_sink comp="412" pin=25"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="412" pin=26"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="412" pin=27"/></net>

<net id="506"><net_src comp="62" pin="0"/><net_sink comp="412" pin=28"/></net>

<net id="507"><net_src comp="64" pin="0"/><net_sink comp="412" pin=29"/></net>

<net id="508"><net_src comp="66" pin="0"/><net_sink comp="412" pin=30"/></net>

<net id="509"><net_src comp="68" pin="0"/><net_sink comp="412" pin=31"/></net>

<net id="510"><net_src comp="70" pin="0"/><net_sink comp="412" pin=32"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="412" pin=33"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="412" pin=34"/></net>

<net id="513"><net_src comp="76" pin="0"/><net_sink comp="412" pin=35"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="412" pin=36"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="412" pin=37"/></net>

<net id="516"><net_src comp="82" pin="0"/><net_sink comp="412" pin=38"/></net>

<net id="517"><net_src comp="84" pin="0"/><net_sink comp="412" pin=39"/></net>

<net id="518"><net_src comp="86" pin="0"/><net_sink comp="412" pin=40"/></net>

<net id="519"><net_src comp="88" pin="0"/><net_sink comp="412" pin=41"/></net>

<net id="520"><net_src comp="90" pin="0"/><net_sink comp="412" pin=42"/></net>

<net id="521"><net_src comp="92" pin="0"/><net_sink comp="412" pin=43"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="412" pin=44"/></net>

<net id="523"><net_src comp="96" pin="0"/><net_sink comp="412" pin=45"/></net>

<net id="524"><net_src comp="98" pin="0"/><net_sink comp="412" pin=46"/></net>

<net id="525"><net_src comp="100" pin="0"/><net_sink comp="412" pin=47"/></net>

<net id="526"><net_src comp="102" pin="0"/><net_sink comp="412" pin=48"/></net>

<net id="527"><net_src comp="104" pin="0"/><net_sink comp="412" pin=49"/></net>

<net id="528"><net_src comp="106" pin="0"/><net_sink comp="412" pin=50"/></net>

<net id="529"><net_src comp="108" pin="0"/><net_sink comp="412" pin=51"/></net>

<net id="530"><net_src comp="110" pin="0"/><net_sink comp="412" pin=52"/></net>

<net id="531"><net_src comp="112" pin="0"/><net_sink comp="412" pin=53"/></net>

<net id="532"><net_src comp="114" pin="0"/><net_sink comp="412" pin=54"/></net>

<net id="533"><net_src comp="116" pin="0"/><net_sink comp="412" pin=55"/></net>

<net id="534"><net_src comp="118" pin="0"/><net_sink comp="412" pin=56"/></net>

<net id="535"><net_src comp="120" pin="0"/><net_sink comp="412" pin=57"/></net>

<net id="536"><net_src comp="122" pin="0"/><net_sink comp="412" pin=58"/></net>

<net id="537"><net_src comp="124" pin="0"/><net_sink comp="412" pin=59"/></net>

<net id="538"><net_src comp="126" pin="0"/><net_sink comp="412" pin=60"/></net>

<net id="539"><net_src comp="128" pin="0"/><net_sink comp="412" pin=61"/></net>

<net id="540"><net_src comp="130" pin="0"/><net_sink comp="412" pin=62"/></net>

<net id="541"><net_src comp="132" pin="0"/><net_sink comp="412" pin=63"/></net>

<net id="542"><net_src comp="134" pin="0"/><net_sink comp="412" pin=64"/></net>

<net id="610"><net_src comp="272" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="611"><net_src comp="136" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="612"><net_src comp="138" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="613"><net_src comp="140" pin="0"/><net_sink comp="543" pin=4"/></net>

<net id="614"><net_src comp="142" pin="0"/><net_sink comp="543" pin=5"/></net>

<net id="615"><net_src comp="144" pin="0"/><net_sink comp="543" pin=6"/></net>

<net id="616"><net_src comp="146" pin="0"/><net_sink comp="543" pin=7"/></net>

<net id="617"><net_src comp="148" pin="0"/><net_sink comp="543" pin=8"/></net>

<net id="618"><net_src comp="150" pin="0"/><net_sink comp="543" pin=9"/></net>

<net id="619"><net_src comp="152" pin="0"/><net_sink comp="543" pin=10"/></net>

<net id="620"><net_src comp="154" pin="0"/><net_sink comp="543" pin=11"/></net>

<net id="621"><net_src comp="156" pin="0"/><net_sink comp="543" pin=12"/></net>

<net id="622"><net_src comp="158" pin="0"/><net_sink comp="543" pin=13"/></net>

<net id="623"><net_src comp="160" pin="0"/><net_sink comp="543" pin=14"/></net>

<net id="624"><net_src comp="162" pin="0"/><net_sink comp="543" pin=15"/></net>

<net id="625"><net_src comp="164" pin="0"/><net_sink comp="543" pin=16"/></net>

<net id="626"><net_src comp="166" pin="0"/><net_sink comp="543" pin=17"/></net>

<net id="627"><net_src comp="168" pin="0"/><net_sink comp="543" pin=18"/></net>

<net id="628"><net_src comp="170" pin="0"/><net_sink comp="543" pin=19"/></net>

<net id="629"><net_src comp="172" pin="0"/><net_sink comp="543" pin=20"/></net>

<net id="630"><net_src comp="174" pin="0"/><net_sink comp="543" pin=21"/></net>

<net id="631"><net_src comp="176" pin="0"/><net_sink comp="543" pin=22"/></net>

<net id="632"><net_src comp="178" pin="0"/><net_sink comp="543" pin=23"/></net>

<net id="633"><net_src comp="180" pin="0"/><net_sink comp="543" pin=24"/></net>

<net id="634"><net_src comp="182" pin="0"/><net_sink comp="543" pin=25"/></net>

<net id="635"><net_src comp="184" pin="0"/><net_sink comp="543" pin=26"/></net>

<net id="636"><net_src comp="186" pin="0"/><net_sink comp="543" pin=27"/></net>

<net id="637"><net_src comp="188" pin="0"/><net_sink comp="543" pin=28"/></net>

<net id="638"><net_src comp="190" pin="0"/><net_sink comp="543" pin=29"/></net>

<net id="639"><net_src comp="192" pin="0"/><net_sink comp="543" pin=30"/></net>

<net id="640"><net_src comp="194" pin="0"/><net_sink comp="543" pin=31"/></net>

<net id="641"><net_src comp="196" pin="0"/><net_sink comp="543" pin=32"/></net>

<net id="642"><net_src comp="198" pin="0"/><net_sink comp="543" pin=33"/></net>

<net id="643"><net_src comp="200" pin="0"/><net_sink comp="543" pin=34"/></net>

<net id="644"><net_src comp="202" pin="0"/><net_sink comp="543" pin=35"/></net>

<net id="645"><net_src comp="204" pin="0"/><net_sink comp="543" pin=36"/></net>

<net id="646"><net_src comp="206" pin="0"/><net_sink comp="543" pin=37"/></net>

<net id="647"><net_src comp="208" pin="0"/><net_sink comp="543" pin=38"/></net>

<net id="648"><net_src comp="210" pin="0"/><net_sink comp="543" pin=39"/></net>

<net id="649"><net_src comp="212" pin="0"/><net_sink comp="543" pin=40"/></net>

<net id="650"><net_src comp="214" pin="0"/><net_sink comp="543" pin=41"/></net>

<net id="651"><net_src comp="216" pin="0"/><net_sink comp="543" pin=42"/></net>

<net id="652"><net_src comp="218" pin="0"/><net_sink comp="543" pin=43"/></net>

<net id="653"><net_src comp="220" pin="0"/><net_sink comp="543" pin=44"/></net>

<net id="654"><net_src comp="222" pin="0"/><net_sink comp="543" pin=45"/></net>

<net id="655"><net_src comp="224" pin="0"/><net_sink comp="543" pin=46"/></net>

<net id="656"><net_src comp="226" pin="0"/><net_sink comp="543" pin=47"/></net>

<net id="657"><net_src comp="228" pin="0"/><net_sink comp="543" pin=48"/></net>

<net id="658"><net_src comp="230" pin="0"/><net_sink comp="543" pin=49"/></net>

<net id="659"><net_src comp="232" pin="0"/><net_sink comp="543" pin=50"/></net>

<net id="660"><net_src comp="234" pin="0"/><net_sink comp="543" pin=51"/></net>

<net id="661"><net_src comp="236" pin="0"/><net_sink comp="543" pin=52"/></net>

<net id="662"><net_src comp="238" pin="0"/><net_sink comp="543" pin=53"/></net>

<net id="663"><net_src comp="240" pin="0"/><net_sink comp="543" pin=54"/></net>

<net id="664"><net_src comp="242" pin="0"/><net_sink comp="543" pin=55"/></net>

<net id="665"><net_src comp="244" pin="0"/><net_sink comp="543" pin=56"/></net>

<net id="666"><net_src comp="246" pin="0"/><net_sink comp="543" pin=57"/></net>

<net id="667"><net_src comp="248" pin="0"/><net_sink comp="543" pin=58"/></net>

<net id="668"><net_src comp="250" pin="0"/><net_sink comp="543" pin=59"/></net>

<net id="669"><net_src comp="252" pin="0"/><net_sink comp="543" pin=60"/></net>

<net id="670"><net_src comp="254" pin="0"/><net_sink comp="543" pin=61"/></net>

<net id="671"><net_src comp="256" pin="0"/><net_sink comp="543" pin=62"/></net>

<net id="672"><net_src comp="258" pin="0"/><net_sink comp="543" pin=63"/></net>

<net id="673"><net_src comp="260" pin="0"/><net_sink comp="543" pin=64"/></net>

<net id="682"><net_src comp="274" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="412" pin="65"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="543" pin="65"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="8" pin="0"/><net_sink comp="674" pin=5"/></net>

<net id="697"><net_src comp="268" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="698"><net_src comp="406" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="699"><net_src comp="400" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="700"><net_src comp="394" pin="2"/><net_sink comp="686" pin=3"/></net>

<net id="701"><net_src comp="388" pin="2"/><net_sink comp="686" pin=4"/></net>

<net id="705"><net_src comp="372" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="686" pin=8"/></net>

<net id="707"><net_src comp="702" pin="1"/><net_sink comp="674" pin=4"/></net>

<net id="711"><net_src comp="376" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="686" pin=7"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="674" pin=3"/></net>

<net id="717"><net_src comp="380" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="686" pin=6"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="723"><net_src comp="384" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="686" pin=5"/></net>

<net id="725"><net_src comp="720" pin="1"/><net_sink comp="412" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {8 }
	Port: shift_reg_1_62 | {3 }
	Port: shift_reg_1_61 | {3 }
	Port: shift_reg_1_60 | {3 }
	Port: shift_reg_1_59 | {3 }
	Port: shift_reg_1_58 | {3 }
	Port: shift_reg_1_57 | {3 }
	Port: shift_reg_1_56 | {3 }
	Port: shift_reg_1_55 | {3 }
	Port: shift_reg_1_54 | {3 }
	Port: shift_reg_1_53 | {3 }
	Port: shift_reg_1_52 | {3 }
	Port: shift_reg_1_51 | {3 }
	Port: shift_reg_1_50 | {3 }
	Port: shift_reg_1_49 | {3 }
	Port: shift_reg_1_48 | {3 }
	Port: shift_reg_1_47 | {3 }
	Port: shift_reg_1_46 | {3 }
	Port: shift_reg_1_45 | {3 }
	Port: shift_reg_1_44 | {3 }
	Port: shift_reg_1_43 | {3 }
	Port: shift_reg_1_42 | {3 }
	Port: shift_reg_1_41 | {3 }
	Port: shift_reg_1_40 | {3 }
	Port: shift_reg_1_39 | {3 }
	Port: shift_reg_1_38 | {3 }
	Port: shift_reg_1_37 | {3 }
	Port: shift_reg_1_36 | {3 }
	Port: shift_reg_1_35 | {3 }
	Port: shift_reg_1_34 | {3 }
	Port: shift_reg_1_33 | {3 }
	Port: shift_reg_1_32 | {3 }
	Port: shift_reg_1_31 | {3 }
	Port: shift_reg_1_30 | {3 }
	Port: shift_reg_1_29 | {3 }
	Port: shift_reg_1_28 | {3 }
	Port: shift_reg_1_27 | {3 }
	Port: shift_reg_1_26 | {3 }
	Port: shift_reg_1_25 | {3 }
	Port: shift_reg_1_24 | {3 }
	Port: shift_reg_1_23 | {3 }
	Port: shift_reg_1_22 | {3 }
	Port: shift_reg_1_21 | {3 }
	Port: shift_reg_1_20 | {3 }
	Port: shift_reg_1_19 | {3 }
	Port: shift_reg_1_18 | {3 }
	Port: shift_reg_1_17 | {3 }
	Port: shift_reg_1_16 | {3 }
	Port: shift_reg_1_15 | {3 }
	Port: shift_reg_1_14 | {3 }
	Port: shift_reg_1_13 | {3 }
	Port: shift_reg_1_12 | {3 }
	Port: shift_reg_1_11 | {3 }
	Port: shift_reg_1_10 | {3 }
	Port: shift_reg_1_9 | {3 }
	Port: shift_reg_1_8 | {3 }
	Port: shift_reg_1_7 | {3 }
	Port: shift_reg_1_6 | {3 }
	Port: shift_reg_1_5 | {3 }
	Port: shift_reg_1_4 | {3 }
	Port: shift_reg_1_3 | {3 }
	Port: shift_reg_1_2 | {3 }
	Port: shift_reg_1_1 | {3 }
	Port: shift_reg_1_0 | {3 }
	Port: shift_reg_62 | {3 }
	Port: shift_reg_61 | {3 }
	Port: shift_reg_60 | {3 }
	Port: shift_reg_59 | {3 }
	Port: shift_reg_58 | {3 }
	Port: shift_reg_57 | {3 }
	Port: shift_reg_56 | {3 }
	Port: shift_reg_55 | {3 }
	Port: shift_reg_54 | {3 }
	Port: shift_reg_53 | {3 }
	Port: shift_reg_52 | {3 }
	Port: shift_reg_51 | {3 }
	Port: shift_reg_50 | {3 }
	Port: shift_reg_49 | {3 }
	Port: shift_reg_48 | {3 }
	Port: shift_reg_47 | {3 }
	Port: shift_reg_46 | {3 }
	Port: shift_reg_45 | {3 }
	Port: shift_reg_44 | {3 }
	Port: shift_reg_43 | {3 }
	Port: shift_reg_42 | {3 }
	Port: shift_reg_41 | {3 }
	Port: shift_reg_40 | {3 }
	Port: shift_reg_39 | {3 }
	Port: shift_reg_38 | {3 }
	Port: shift_reg_37 | {3 }
	Port: shift_reg_36 | {3 }
	Port: shift_reg_35 | {3 }
	Port: shift_reg_34 | {3 }
	Port: shift_reg_33 | {3 }
	Port: shift_reg_32 | {3 }
	Port: shift_reg_31 | {3 }
	Port: shift_reg_30 | {3 }
	Port: shift_reg_29 | {3 }
	Port: shift_reg_28 | {3 }
	Port: shift_reg_27 | {3 }
	Port: shift_reg_26 | {3 }
	Port: shift_reg_25 | {3 }
	Port: shift_reg_24 | {3 }
	Port: shift_reg_23 | {3 }
	Port: shift_reg_22 | {3 }
	Port: shift_reg_21 | {3 }
	Port: shift_reg_20 | {3 }
	Port: shift_reg_19 | {3 }
	Port: shift_reg_18 | {3 }
	Port: shift_reg_17 | {3 }
	Port: shift_reg_16 | {3 }
	Port: shift_reg_15 | {3 }
	Port: shift_reg_14 | {3 }
	Port: shift_reg_13 | {3 }
	Port: shift_reg_12 | {3 }
	Port: shift_reg_11 | {3 }
	Port: shift_reg_10 | {3 }
	Port: shift_reg_9 | {3 }
	Port: shift_reg_8 | {3 }
	Port: shift_reg_7 | {3 }
	Port: shift_reg_6 | {3 }
	Port: shift_reg_5 | {3 }
	Port: shift_reg_4 | {3 }
	Port: shift_reg_3 | {3 }
	Port: shift_reg_2 | {3 }
	Port: shift_reg_1 | {3 }
	Port: shift_reg_0 | {3 }
 - Input state : 
	Port: up_conv : x_i | {1 }
	Port: up_conv : x_q | {1 }
	Port: up_conv : ref_i_V | {1 }
	Port: up_conv : ref_q_V | {1 }
	Port: up_conv : shift_reg_1_62 | {3 }
	Port: up_conv : shift_reg_1_61 | {3 }
	Port: up_conv : shift_reg_1_60 | {3 }
	Port: up_conv : shift_reg_1_59 | {3 }
	Port: up_conv : shift_reg_1_58 | {3 }
	Port: up_conv : shift_reg_1_57 | {3 }
	Port: up_conv : shift_reg_1_56 | {3 }
	Port: up_conv : shift_reg_1_55 | {3 }
	Port: up_conv : shift_reg_1_54 | {3 }
	Port: up_conv : shift_reg_1_53 | {3 }
	Port: up_conv : shift_reg_1_52 | {3 }
	Port: up_conv : shift_reg_1_51 | {3 }
	Port: up_conv : shift_reg_1_50 | {3 }
	Port: up_conv : shift_reg_1_49 | {3 }
	Port: up_conv : shift_reg_1_48 | {3 }
	Port: up_conv : shift_reg_1_47 | {3 }
	Port: up_conv : shift_reg_1_46 | {3 }
	Port: up_conv : shift_reg_1_45 | {3 }
	Port: up_conv : shift_reg_1_44 | {3 }
	Port: up_conv : shift_reg_1_43 | {3 }
	Port: up_conv : shift_reg_1_42 | {3 }
	Port: up_conv : shift_reg_1_41 | {3 }
	Port: up_conv : shift_reg_1_40 | {3 }
	Port: up_conv : shift_reg_1_39 | {3 }
	Port: up_conv : shift_reg_1_38 | {3 }
	Port: up_conv : shift_reg_1_37 | {3 }
	Port: up_conv : shift_reg_1_36 | {3 }
	Port: up_conv : shift_reg_1_35 | {3 }
	Port: up_conv : shift_reg_1_34 | {3 }
	Port: up_conv : shift_reg_1_33 | {3 }
	Port: up_conv : shift_reg_1_32 | {3 }
	Port: up_conv : shift_reg_1_31 | {3 }
	Port: up_conv : shift_reg_1_30 | {3 }
	Port: up_conv : shift_reg_1_29 | {3 }
	Port: up_conv : shift_reg_1_28 | {3 }
	Port: up_conv : shift_reg_1_27 | {3 }
	Port: up_conv : shift_reg_1_26 | {3 }
	Port: up_conv : shift_reg_1_25 | {3 }
	Port: up_conv : shift_reg_1_24 | {3 }
	Port: up_conv : shift_reg_1_23 | {3 }
	Port: up_conv : shift_reg_1_22 | {3 }
	Port: up_conv : shift_reg_1_21 | {3 }
	Port: up_conv : shift_reg_1_20 | {3 }
	Port: up_conv : shift_reg_1_19 | {3 }
	Port: up_conv : shift_reg_1_18 | {3 }
	Port: up_conv : shift_reg_1_17 | {3 }
	Port: up_conv : shift_reg_1_16 | {3 }
	Port: up_conv : shift_reg_1_15 | {3 }
	Port: up_conv : shift_reg_1_14 | {3 }
	Port: up_conv : shift_reg_1_13 | {3 }
	Port: up_conv : shift_reg_1_12 | {3 }
	Port: up_conv : shift_reg_1_11 | {3 }
	Port: up_conv : shift_reg_1_10 | {3 }
	Port: up_conv : shift_reg_1_9 | {3 }
	Port: up_conv : shift_reg_1_8 | {3 }
	Port: up_conv : shift_reg_1_7 | {3 }
	Port: up_conv : shift_reg_1_6 | {3 }
	Port: up_conv : shift_reg_1_5 | {3 }
	Port: up_conv : shift_reg_1_4 | {3 }
	Port: up_conv : shift_reg_1_3 | {3 }
	Port: up_conv : shift_reg_1_2 | {3 }
	Port: up_conv : shift_reg_1_1 | {3 }
	Port: up_conv : shift_reg_1_0 | {3 }
	Port: up_conv : shift_reg_62 | {3 }
	Port: up_conv : shift_reg_61 | {3 }
	Port: up_conv : shift_reg_60 | {3 }
	Port: up_conv : shift_reg_59 | {3 }
	Port: up_conv : shift_reg_58 | {3 }
	Port: up_conv : shift_reg_57 | {3 }
	Port: up_conv : shift_reg_56 | {3 }
	Port: up_conv : shift_reg_55 | {3 }
	Port: up_conv : shift_reg_54 | {3 }
	Port: up_conv : shift_reg_53 | {3 }
	Port: up_conv : shift_reg_52 | {3 }
	Port: up_conv : shift_reg_51 | {3 }
	Port: up_conv : shift_reg_50 | {3 }
	Port: up_conv : shift_reg_49 | {3 }
	Port: up_conv : shift_reg_48 | {3 }
	Port: up_conv : shift_reg_47 | {3 }
	Port: up_conv : shift_reg_46 | {3 }
	Port: up_conv : shift_reg_45 | {3 }
	Port: up_conv : shift_reg_44 | {3 }
	Port: up_conv : shift_reg_43 | {3 }
	Port: up_conv : shift_reg_42 | {3 }
	Port: up_conv : shift_reg_41 | {3 }
	Port: up_conv : shift_reg_40 | {3 }
	Port: up_conv : shift_reg_39 | {3 }
	Port: up_conv : shift_reg_38 | {3 }
	Port: up_conv : shift_reg_37 | {3 }
	Port: up_conv : shift_reg_36 | {3 }
	Port: up_conv : shift_reg_35 | {3 }
	Port: up_conv : shift_reg_34 | {3 }
	Port: up_conv : shift_reg_33 | {3 }
	Port: up_conv : shift_reg_32 | {3 }
	Port: up_conv : shift_reg_31 | {3 }
	Port: up_conv : shift_reg_30 | {3 }
	Port: up_conv : shift_reg_29 | {3 }
	Port: up_conv : shift_reg_28 | {3 }
	Port: up_conv : shift_reg_27 | {3 }
	Port: up_conv : shift_reg_26 | {3 }
	Port: up_conv : shift_reg_25 | {3 }
	Port: up_conv : shift_reg_24 | {3 }
	Port: up_conv : shift_reg_23 | {3 }
	Port: up_conv : shift_reg_22 | {3 }
	Port: up_conv : shift_reg_21 | {3 }
	Port: up_conv : shift_reg_20 | {3 }
	Port: up_conv : shift_reg_19 | {3 }
	Port: up_conv : shift_reg_18 | {3 }
	Port: up_conv : shift_reg_17 | {3 }
	Port: up_conv : shift_reg_16 | {3 }
	Port: up_conv : shift_reg_15 | {3 }
	Port: up_conv : shift_reg_14 | {3 }
	Port: up_conv : shift_reg_13 | {3 }
	Port: up_conv : shift_reg_12 | {3 }
	Port: up_conv : shift_reg_11 | {3 }
	Port: up_conv : shift_reg_10 | {3 }
	Port: up_conv : shift_reg_9 | {3 }
	Port: up_conv : shift_reg_8 | {3 }
	Port: up_conv : shift_reg_7 | {3 }
	Port: up_conv : shift_reg_6 | {3 }
	Port: up_conv : shift_reg_5 | {3 }
	Port: up_conv : shift_reg_4 | {3 }
	Port: up_conv : shift_reg_3 | {3 }
	Port: up_conv : shift_reg_2 | {3 }
	Port: up_conv : shift_reg_1 | {3 }
	Port: up_conv : shift_reg_0 | {3 }
  - Chain level:
	State 1
		call_ln20 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		call_ln26 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |      grp_fir_filter_a_fu_412     |   116   |   2912  |   3426  |
|   call   |      grp_fir_filter_b_fu_543     |   116   |   2912  |   3426  |
|          |        grp_iq_mult_fu_674        |    4    |   144   |    74   |
|          | call_ln20_up_conv_entry14_fu_686 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |     ref_q_V_read_read_fu_388     |    0    |    0    |    0    |
|   read   |     ref_i_V_read_read_fu_394     |    0    |    0    |    0    |
|          |       x_q_read_read_fu_400       |    0    |    0    |    0    |
|          |       x_i_read_read_fu_406       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |   236   |   5968  |   6926  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|ref_i_V_c_reg_708|    8   |
|ref_q_V_c_reg_702|    8   |
|  x_i_c_reg_720  |   32   |
|  x_q_c_reg_714  |   32   |
+-----------------+--------+
|      Total      |   80   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   236  |  5968  |  6926  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |   236  |  6048  |  6926  |
+-----------+--------+--------+--------+
