Loading plugins phase: Elapsed time ==> 0s.304ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -d CY8C5888LTI-LP097 -s R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.703ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.522ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Test_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -dcpsoc3 Test_01.v -verilog
======================================================================

======================================================================
Compiling:  Test_01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -dcpsoc3 Test_01.v -verilog
======================================================================

======================================================================
Compiling:  Test_01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -dcpsoc3 -verilog Test_01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 25 05:57:46 2019


======================================================================
Compiling:  Test_01.v
Program  :   vpp
Options  :    -yv2 -q10 Test_01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 25 05:57:46 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Test_01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Test_01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -dcpsoc3 -verilog Test_01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 25 05:57:50 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\codegentemp\Test_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\codegentemp\Test_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Test_01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -dcpsoc3 -verilog Test_01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 25 05:57:55 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\codegentemp\Test_01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\codegentemp\Test_01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\QuadDec_L:Net_1129\
	\QuadDec_L:Cnt16:Net_82\
	\QuadDec_L:Cnt16:Net_95\
	\QuadDec_L:Cnt16:Net_91\
	\QuadDec_L:Cnt16:Net_102\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_L:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec_R:Net_1129\
	\QuadDec_R:Cnt16:Net_82\
	\QuadDec_R:Cnt16:Net_95\
	\QuadDec_R:Cnt16:Net_91\
	\QuadDec_R:Cnt16:Net_102\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec_R:Cnt16:CounterUDB:ctrl_cmod_0\
	\PWM_Motor:PWMUDB:km_run\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motor:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motor:PWMUDB:capt_rising\
	\PWM_Motor:PWMUDB:capt_falling\
	\PWM_Motor:PWMUDB:trig_rise\
	\PWM_Motor:PWMUDB:trig_fall\
	\PWM_Motor:PWMUDB:sc_kill\
	\PWM_Motor:PWMUDB:min_kill\
	\PWM_Motor:PWMUDB:km_tc\
	\PWM_Motor:PWMUDB:db_tc\
	\PWM_Motor:PWMUDB:dith_sel\
	\PWM_Motor:Net_101\
	\PWM_Motor:Net_96\
	\PWM_Motor:PWMUDB:MODULE_1:b_31\
	\PWM_Motor:PWMUDB:MODULE_1:b_30\
	\PWM_Motor:PWMUDB:MODULE_1:b_29\
	\PWM_Motor:PWMUDB:MODULE_1:b_28\
	\PWM_Motor:PWMUDB:MODULE_1:b_27\
	\PWM_Motor:PWMUDB:MODULE_1:b_26\
	\PWM_Motor:PWMUDB:MODULE_1:b_25\
	\PWM_Motor:PWMUDB:MODULE_1:b_24\
	\PWM_Motor:PWMUDB:MODULE_1:b_23\
	\PWM_Motor:PWMUDB:MODULE_1:b_22\
	\PWM_Motor:PWMUDB:MODULE_1:b_21\
	\PWM_Motor:PWMUDB:MODULE_1:b_20\
	\PWM_Motor:PWMUDB:MODULE_1:b_19\
	\PWM_Motor:PWMUDB:MODULE_1:b_18\
	\PWM_Motor:PWMUDB:MODULE_1:b_17\
	\PWM_Motor:PWMUDB:MODULE_1:b_16\
	\PWM_Motor:PWMUDB:MODULE_1:b_15\
	\PWM_Motor:PWMUDB:MODULE_1:b_14\
	\PWM_Motor:PWMUDB:MODULE_1:b_13\
	\PWM_Motor:PWMUDB:MODULE_1:b_12\
	\PWM_Motor:PWMUDB:MODULE_1:b_11\
	\PWM_Motor:PWMUDB:MODULE_1:b_10\
	\PWM_Motor:PWMUDB:MODULE_1:b_9\
	\PWM_Motor:PWMUDB:MODULE_1:b_8\
	\PWM_Motor:PWMUDB:MODULE_1:b_7\
	\PWM_Motor:PWMUDB:MODULE_1:b_6\
	\PWM_Motor:PWMUDB:MODULE_1:b_5\
	\PWM_Motor:PWMUDB:MODULE_1:b_4\
	\PWM_Motor:PWMUDB:MODULE_1:b_3\
	\PWM_Motor:PWMUDB:MODULE_1:b_2\
	\PWM_Motor:PWMUDB:MODULE_1:b_1\
	\PWM_Motor:PWMUDB:MODULE_1:b_0\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_833
	Net_827
	Net_824
	\PWM_Motor:Net_113\
	\PWM_Motor:Net_107\
	\PWM_Motor:Net_114\
	\UART:BUART:reset_sr\
	Net_1316
	Net_1317
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_1311
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\S1_Timer:Net_260\
	Net_1333
	\S1_Timer:Net_53\
	\S1_Timer:TimerUDB:ctrl_ten\
	\S1_Timer:TimerUDB:ctrl_tmode_1\
	\S1_Timer:TimerUDB:ctrl_tmode_0\
	Net_1332
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lt_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gt_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:lti_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:gti_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:albi_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:agbi_0\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xneq\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xlte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xgte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:lt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:gt\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:gte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:lte\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:neq\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_1\
	\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:b_0\
	\S1_Timer:TimerUDB:zeros_3\
	\S1_Timer:TimerUDB:zeros_2\
	\S1_Timer:Net_102\
	\S1_Timer:Net_266\
	Net_1255
	Net_1252
	\Flicker_Servo:Net_114\
	\Color_Timer:Net_260\
	Net_993
	\Color_Timer:Net_53\
	\Color_Timer:TimerUDB:ctrl_ten\
	\Color_Timer:TimerUDB:ctrl_cmode_0\
	\Color_Timer:TimerUDB:ctrl_tmode_1\
	\Color_Timer:TimerUDB:ctrl_tmode_0\
	\Color_Timer:TimerUDB:ctrl_ic_1\
	\Color_Timer:TimerUDB:ctrl_ic_0\
	Net_992
	\Color_Timer:TimerUDB:zeros_3\
	\Color_Timer:TimerUDB:zeros_2\
	\Color_Timer:Net_102\
	\Color_Timer:Net_266\
	Net_996
	\Color_Counter:Net_49\
	\Color_Counter:Net_82\
	\Color_Counter:Net_95\
	\Color_Counter:Net_91\
	\Color_Counter:Net_102\
	\Color_Counter:CounterUDB:ctrl_cmod_2\
	\Color_Counter:CounterUDB:ctrl_cmod_1\
	\Color_Counter:CounterUDB:ctrl_cmod_0\
	Net_997
	Net_1013
	Net_1014
	Net_1015
	Net_1017
	Net_1018
	Net_1019
	Net_1020
	Net_1376
	\S2_Timer:Net_260\
	Net_1059
	\S2_Timer:Net_53\
	\S2_Timer:TimerUDB:ctrl_ten\
	\S2_Timer:TimerUDB:ctrl_tmode_1\
	\S2_Timer:TimerUDB:ctrl_tmode_0\
	Net_1058
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lt_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gt_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:lti_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:gti_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:albi_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:agbi_0\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xneq\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xlte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xgte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:lt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:gt\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:gte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:lte\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:neq\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_1\
	\S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:b_0\
	\S2_Timer:TimerUDB:zeros_3\
	\S2_Timer:TimerUDB:zeros_2\
	\S2_Timer:Net_102\
	\S2_Timer:Net_266\
	\S3_Timer:Net_260\
	Net_1077
	\S3_Timer:Net_53\
	\S3_Timer:TimerUDB:ctrl_ten\
	\S3_Timer:TimerUDB:ctrl_tmode_1\
	\S3_Timer:TimerUDB:ctrl_tmode_0\
	Net_1076
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:lt\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:gt\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:gte\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:lte\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:neq\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\
	\S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\
	\S3_Timer:TimerUDB:zeros_3\
	\S3_Timer:TimerUDB:zeros_2\
	\S3_Timer:Net_102\
	\S3_Timer:Net_266\
	\S4_Timer:Net_260\
	Net_1155
	\S4_Timer:Net_53\
	\S4_Timer:TimerUDB:ctrl_ten\
	\S4_Timer:TimerUDB:ctrl_tmode_1\
	\S4_Timer:TimerUDB:ctrl_tmode_0\
	Net_1154
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:lt\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:gt\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:gte\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:lte\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:neq\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\
	\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\
	\S4_Timer:TimerUDB:zeros_3\
	\S4_Timer:TimerUDB:zeros_2\
	\S4_Timer:Net_102\
	\S4_Timer:Net_266\
	\RobotArm_Servo:PWMUDB:km_run\
	\RobotArm_Servo:PWMUDB:ctrl_cmpmode2_2\
	\RobotArm_Servo:PWMUDB:ctrl_cmpmode2_1\
	\RobotArm_Servo:PWMUDB:ctrl_cmpmode2_0\
	\RobotArm_Servo:PWMUDB:ctrl_cmpmode1_2\
	\RobotArm_Servo:PWMUDB:ctrl_cmpmode1_1\
	\RobotArm_Servo:PWMUDB:ctrl_cmpmode1_0\
	\RobotArm_Servo:PWMUDB:capt_rising\
	\RobotArm_Servo:PWMUDB:capt_falling\
	\RobotArm_Servo:PWMUDB:trig_rise\
	\RobotArm_Servo:PWMUDB:trig_fall\
	\RobotArm_Servo:PWMUDB:sc_kill\
	\RobotArm_Servo:PWMUDB:min_kill\
	\RobotArm_Servo:PWMUDB:km_tc\
	\RobotArm_Servo:PWMUDB:db_tc\
	\RobotArm_Servo:PWMUDB:dith_sel\
	\RobotArm_Servo:Net_101\
	\RobotArm_Servo:Net_96\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_31\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_30\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_29\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_28\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_27\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_26\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_25\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_24\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_23\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_22\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_21\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_20\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_19\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_18\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_17\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_16\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_15\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_14\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_13\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_12\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_11\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_10\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_9\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_8\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_7\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_6\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_5\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_4\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_3\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_2\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_1\
	\RobotArm_Servo:PWMUDB:MODULE_15:b_0\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_31\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_30\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_29\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_28\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_27\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_26\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_25\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_24\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_31\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_30\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_29\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_28\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_27\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_26\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_25\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_24\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_23\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_22\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_21\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_20\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_19\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_18\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_17\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_16\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_15\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_14\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_13\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_12\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_11\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_10\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_9\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_8\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_7\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_6\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_5\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_4\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_3\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_2\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_1\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:b_0\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_31\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_30\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_29\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_28\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_27\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_26\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_25\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_24\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_23\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_22\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_21\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_20\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_19\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_18\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_17\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_16\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_15\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_14\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_13\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_12\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_11\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_10\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_9\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_8\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_7\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_6\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_5\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_4\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_3\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_2\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1288
	Net_1282
	Net_1279
	\RobotArm_Servo:Net_113\
	\RobotArm_Servo:Net_107\
	\RobotArm_Servo:Net_114\
	Net_1367
	\I2C:udb_clk\
	Net_1409
	\I2C:Net_973\
	Net_1410
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_1415
	\I2C:Net_975\
	Net_1413
	Net_1414

    Synthesized names
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_2\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_31\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_30\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_29\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_28\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_27\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_26\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_25\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_24\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_23\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_22\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_21\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_20\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_19\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_18\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_17\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_16\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_15\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_14\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_13\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_12\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_11\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_10\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_9\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_8\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_7\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_6\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_5\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_4\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_3\
	\RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_2\

Deleted 487 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing zero to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:capt_rising\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:underflow\ to \QuadDec_L:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:tc_i\ to \QuadDec_L:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_L:bQuadDec:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:bQuadDec:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:bQuadDec:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Net_1229\ to one
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:capt_rising\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:underflow\ to \QuadDec_R:Cnt16:CounterUDB:status_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:tc_i\ to \QuadDec_R:Cnt16:CounterUDB:reload_tc\
Aliasing \QuadDec_R:bQuadDec:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:bQuadDec:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:bQuadDec:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Net_1229\ to one
Aliasing tmpOE__PhaseA_L_net_0 to one
Aliasing tmpOE__PhaseB_L_net_0 to one
Aliasing tmpOE__PhaseA_R_net_0 to one
Aliasing tmpOE__PhaseB_R_net_0 to one
Aliasing \PWM_Motor:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:trig_out\ to one
Aliasing Net_799 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:final_kill\ to one
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\R\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:cs_addr_0\ to \PWM_Motor:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motor:PWMUDB:pwm_temp\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_R_net_0 to one
Aliasing Net_1170 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_hd_send_break\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:HalfDuplexSend\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalParityType_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:FinalAddrMode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_ctrl_mark\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:tx_status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_status_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__PWM_L_net_0 to one
Aliasing tmpOE__Forward_L_net_0 to one
Aliasing tmpOE__Backward_L_net_0 to one
Aliasing tmpOE__Forwad_R_net_0 to one
Aliasing tmpOE__Backward_R_net_0 to one
Aliasing tmpOE__limitSW_1_net_0 to one
Aliasing tmpOE__limitSW_2_net_0 to one
Aliasing \S1_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \S1_Timer:TimerUDB:ctrl_cmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:trigger_enable\ to one
Aliasing \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN8_1 to MODIN6_1
Aliasing MODIN8_0 to MODIN6_0
Aliasing \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \S1_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S1_Timer:TimerUDB:status_0\ to \S1_Timer:TimerUDB:tc_i\
Aliasing tmpOE__S1_Echo_net_0 to one
Aliasing tmpOE__S1_Trigger_net_0 to one
Aliasing tmpOE__RED_LED_net_0 to one
Aliasing tmpOE__GREEN_LED_net_0 to one
Aliasing tmpOE__Flicker_net_0 to one
Aliasing \Flicker_Servo:Net_113\ to one
Aliasing Net_1257 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:ctrl_cmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:trigger_enable\ to one
Aliasing \Color_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:status_0\ to \Color_Timer:TimerUDB:tc_i\
Aliasing \Color_Counter:Net_89\ to one
Aliasing \Color_Counter:CounterUDB:ctrl_capmode_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Counter:CounterUDB:ctrl_capmode_0\ to one
Aliasing \Color_Counter:CounterUDB:tc_i\ to \Color_Counter:CounterUDB:reload_tc\
Aliasing \Control_Reg_Color:clk\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Control_Reg_Color:rst\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__ColorS_Out_net_0 to one
Aliasing tmpOE__Color_S0_net_0 to one
Aliasing tmpOE__Color_S1_net_0 to one
Aliasing tmpOE__Color_S2_net_0 to one
Aliasing tmpOE__Color_S3_net_0 to one
Aliasing tmpOE__Color_LED_net_0 to one
Aliasing \Status_Reg_1:status_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_1:status_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_1:status_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_1:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_1:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_1:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_1:status_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \S2_Timer:TimerUDB:ctrl_cmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:trigger_enable\ to one
Aliasing \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \S2_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S2_Timer:TimerUDB:status_0\ to \S2_Timer:TimerUDB:tc_i\
Aliasing tmpOE__S2_Echo_net_0 to one
Aliasing tmpOE__S2_Trigger_net_0 to one
Aliasing \S3_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \S3_Timer:TimerUDB:ctrl_cmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S3_Timer:TimerUDB:trigger_enable\ to one
Aliasing \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ to one
Aliasing MODIN14_1 to MODIN12_1
Aliasing MODIN14_0 to MODIN12_0
Aliasing \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \S3_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S3_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S3_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S3_Timer:TimerUDB:status_0\ to \S3_Timer:TimerUDB:tc_i\
Aliasing tmpOE__S3_Trigger_net_0 to one
Aliasing tmpOE__S3_Echo_net_0 to one
Aliasing tmpOE__IR_Out_net_0 to one
Aliasing \S4_Timer:TimerUDB:ctrl_cmode_1\ to one
Aliasing \S4_Timer:TimerUDB:ctrl_cmode_0\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S4_Timer:TimerUDB:trigger_enable\ to one
Aliasing \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \S4_Timer:TimerUDB:sIntCapCount:MODIN17_1\ to \S4_Timer:TimerUDB:sIntCapCount:MODIN15_1\
Aliasing \S4_Timer:TimerUDB:sIntCapCount:MODIN17_0\ to \S4_Timer:TimerUDB:sIntCapCount:MODIN15_0\
Aliasing \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \S4_Timer:TimerUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S4_Timer:TimerUDB:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S4_Timer:TimerUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \S4_Timer:TimerUDB:status_0\ to \S4_Timer:TimerUDB:tc_i\
Aliasing tmpOE__S4_Echo_net_0 to one
Aliasing tmpOE__S4_Trigger_net_0 to one
Aliasing \RobotArm_Servo:PWMUDB:hwCapture\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:trig_out\ to one
Aliasing Net_1277 to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:runmode_enable\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:ltch_kill_reg\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:ltch_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:min_kill_reg\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:min_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:final_kill\ to one
Aliasing \RobotArm_Servo:PWMUDB:dith_count_1\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:dith_count_1\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:dith_count_0\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:dith_count_0\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:cmp1_status_reg\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:cmp1_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:cmp2_status_reg\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:cmp2_status_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:final_kill_reg\\R\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:final_kill_reg\\S\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:cs_addr_0\ to \RobotArm_Servo:PWMUDB:runmode_enable\\R\
Aliasing \RobotArm_Servo:PWMUDB:pwm_temp\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_23\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_22\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_21\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_20\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_19\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_18\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_17\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_16\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_15\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_14\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_13\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_12\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_11\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_10\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_9\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_8\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Rack_net_0 to one
Aliasing tmpOE__Gripper_net_0 to one
Aliasing \Status_Reg_2:status_1\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_2:status_2\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_2:status_3\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_2:status_4\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_2:status_5\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_2:status_6\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Status_Reg_2:status_7\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing tmpOE__Base_Selector_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing tmpOE__BLUE_LED_net_0 to one
Aliasing \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM_Motor:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Motor:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \PWM_Motor:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Motor:PWMUDB:tc_i_reg\\D\ to \PWM_Motor:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \UART:BUART:rx_break_status\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:capture_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \Color_Timer:TimerUDB:capture_out_reg_i\\D\ to \Color_Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Color_Counter:CounterUDB:cmp_out_reg_i\\D\ to \Color_Counter:CounterUDB:prevCompare\\D\
Aliasing Net_1379D to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing Net_1378D to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:min_kill_reg\\D\ to one
Aliasing \RobotArm_Servo:PWMUDB:prevCapture\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:trig_last\\D\ to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing \RobotArm_Servo:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \RobotArm_Servo:PWMUDB:tc_i_reg\\D\ to \RobotArm_Servo:PWMUDB:status_2\
Aliasing Net_1370D to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Aliasing Net_1369D to \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\
Removing Rhs of wire \QuadDec_L:Net_1275\[4] = \QuadDec_L:Cnt16:Net_49\[5]
Removing Rhs of wire \QuadDec_L:Net_1275\[4] = \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\[64]
Removing Lhs of wire \QuadDec_L:Cnt16:Net_89\[7] = \QuadDec_L:Net_1251\[8]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_0\[20] = \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[19]
Removing Rhs of wire zero[24] = \QuadDec_L:Cnt16:CounterUDB:ctrl_capmode_1\[19]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:ctrl_enable\[33] = \QuadDec_L:Cnt16:CounterUDB:control_7\[25]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_rising\[35] = zero[24]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:capt_falling\[36] = \QuadDec_L:Cnt16:CounterUDB:prevCapture\[34]
Removing Rhs of wire \QuadDec_L:Net_1260\[40] = \QuadDec_L:bQuadDec:state_2\[178]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:final_enable\[42] = \QuadDec_L:Cnt16:CounterUDB:control_7\[25]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:counter_enable\[43] = \QuadDec_L:Cnt16:CounterUDB:control_7\[25]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_0\[44] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_status\[45]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_1\[46] = \QuadDec_L:Cnt16:CounterUDB:per_zero\[47]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_2\[48] = \QuadDec_L:Cnt16:CounterUDB:overflow_status\[49]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_3\[50] = \QuadDec_L:Cnt16:CounterUDB:underflow_status\[51]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:status_4\[52] = \QuadDec_L:Cnt16:CounterUDB:hwCapture\[38]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_5\[53] = \QuadDec_L:Cnt16:CounterUDB:fifo_full\[54]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:status_6\[55] = \QuadDec_L:Cnt16:CounterUDB:fifo_nempty\[56]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow\[58] = \QuadDec_L:Cnt16:CounterUDB:per_FF\[59]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow\[60] = \QuadDec_L:Cnt16:CounterUDB:status_1\[46]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_i\[63] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[41]
Removing Rhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[65] = \QuadDec_L:Cnt16:CounterUDB:cmp_equal\[66]
Removing Rhs of wire \QuadDec_L:Net_1264\[69] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\[68]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:dp_dir\[73] = \QuadDec_L:Net_1251\[8]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_2\[74] = \QuadDec_L:Net_1251\[8]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_1\[75] = \QuadDec_L:Cnt16:CounterUDB:count_enable\[72]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cs_addr_0\[76] = \QuadDec_L:Cnt16:CounterUDB:reload\[39]
Removing Lhs of wire \QuadDec_L:Net_1290\[153] = \QuadDec_L:Net_1275\[4]
Removing Lhs of wire \QuadDec_L:bQuadDec:index_filt\[176] = \QuadDec_L:Net_1232\[177]
Removing Lhs of wire \QuadDec_L:Net_1232\[177] = one[14]
Removing Rhs of wire \QuadDec_L:bQuadDec:error\[179] = \QuadDec_L:bQuadDec:state_3\[180]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_0\[183] = \QuadDec_L:Net_530\[184]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_1\[185] = \QuadDec_L:Net_611\[186]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_2\[187] = \QuadDec_L:Net_1260\[40]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_3\[188] = \QuadDec_L:bQuadDec:error\[179]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_4\[189] = zero[24]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_5\[190] = zero[24]
Removing Lhs of wire \QuadDec_L:bQuadDec:status_6\[191] = zero[24]
Removing Lhs of wire \QuadDec_L:Net_1229\[195] = one[14]
Removing Lhs of wire \QuadDec_L:Net_1272\[196] = \QuadDec_L:Net_1264\[69]
Removing Rhs of wire \QuadDec_R:Net_1275\[202] = \QuadDec_R:Cnt16:Net_49\[203]
Removing Rhs of wire \QuadDec_R:Net_1275\[202] = \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\[259]
Removing Lhs of wire \QuadDec_R:Cnt16:Net_89\[205] = \QuadDec_R:Net_1251\[206]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_1\[215] = zero[24]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_capmode_0\[216] = zero[24]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:ctrl_enable\[228] = \QuadDec_R:Cnt16:CounterUDB:control_7\[220]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_rising\[230] = zero[24]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:capt_falling\[231] = \QuadDec_R:Cnt16:CounterUDB:prevCapture\[229]
Removing Rhs of wire \QuadDec_R:Net_1260\[235] = \QuadDec_R:bQuadDec:state_2\[373]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:final_enable\[237] = \QuadDec_R:Cnt16:CounterUDB:control_7\[220]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:counter_enable\[238] = \QuadDec_R:Cnt16:CounterUDB:control_7\[220]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_0\[239] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_status\[240]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_1\[241] = \QuadDec_R:Cnt16:CounterUDB:per_zero\[242]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_2\[243] = \QuadDec_R:Cnt16:CounterUDB:overflow_status\[244]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_3\[245] = \QuadDec_R:Cnt16:CounterUDB:underflow_status\[246]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:status_4\[247] = \QuadDec_R:Cnt16:CounterUDB:hwCapture\[233]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_5\[248] = \QuadDec_R:Cnt16:CounterUDB:fifo_full\[249]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:status_6\[250] = \QuadDec_R:Cnt16:CounterUDB:fifo_nempty\[251]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow\[253] = \QuadDec_R:Cnt16:CounterUDB:per_FF\[254]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow\[255] = \QuadDec_R:Cnt16:CounterUDB:status_1\[241]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_i\[258] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[236]
Removing Rhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[260] = \QuadDec_R:Cnt16:CounterUDB:cmp_equal\[261]
Removing Rhs of wire \QuadDec_R:Net_1264\[264] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\[263]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:dp_dir\[268] = \QuadDec_R:Net_1251\[206]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_2\[269] = \QuadDec_R:Net_1251\[206]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_1\[270] = \QuadDec_R:Cnt16:CounterUDB:count_enable\[267]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cs_addr_0\[271] = \QuadDec_R:Cnt16:CounterUDB:reload\[234]
Removing Lhs of wire \QuadDec_R:Net_1290\[348] = \QuadDec_R:Net_1275\[202]
Removing Lhs of wire \QuadDec_R:bQuadDec:index_filt\[371] = \QuadDec_R:Net_1232\[372]
Removing Lhs of wire \QuadDec_R:Net_1232\[372] = one[14]
Removing Rhs of wire \QuadDec_R:bQuadDec:error\[374] = \QuadDec_R:bQuadDec:state_3\[375]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_0\[378] = \QuadDec_R:Net_530\[379]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_1\[380] = \QuadDec_R:Net_611\[381]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_2\[382] = \QuadDec_R:Net_1260\[235]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_3\[383] = \QuadDec_R:bQuadDec:error\[374]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_4\[384] = zero[24]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_5\[385] = zero[24]
Removing Lhs of wire \QuadDec_R:bQuadDec:status_6\[386] = zero[24]
Removing Lhs of wire \QuadDec_R:Net_1229\[390] = one[14]
Removing Lhs of wire \QuadDec_R:Net_1272\[391] = \QuadDec_R:Net_1264\[264]
Removing Lhs of wire tmpOE__PhaseA_L_net_0[394] = one[14]
Removing Lhs of wire tmpOE__PhaseB_L_net_0[399] = one[14]
Removing Lhs of wire tmpOE__PhaseA_R_net_0[404] = one[14]
Removing Lhs of wire tmpOE__PhaseB_R_net_0[409] = one[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:ctrl_enable\[428] = \PWM_Motor:PWMUDB:control_7\[420]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwCapture\[438] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:hwEnable\[439] = \PWM_Motor:PWMUDB:control_7\[420]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_out\[443] = one[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\R\[445] = zero[24]
Removing Lhs of wire Net_799[446] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\S\[447] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_enable\[448] = \PWM_Motor:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\R\[452] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\S\[453] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\R\[454] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\S\[455] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill\[458] = one[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_1\[462] = \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\[750]
Removing Lhs of wire \PWM_Motor:PWMUDB:add_vi_vv_MODGEN_1_0\[464] = \PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\[751]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\R\[465] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_1\\S\[466] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\R\[467] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:dith_count_0\\S\[468] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_6\[471] = zero[24]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_5\[472] = \PWM_Motor:PWMUDB:final_kill_reg\[487]
Removing Lhs of wire \PWM_Motor:PWMUDB:status_4\[473] = zero[24]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_3\[474] = \PWM_Motor:PWMUDB:fifo_full\[494]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_1\[476] = \PWM_Motor:PWMUDB:cmp2_status_reg\[486]
Removing Rhs of wire \PWM_Motor:PWMUDB:status_0\[477] = \PWM_Motor:PWMUDB:cmp1_status_reg\[485]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\R\[488] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\S\[489] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\R\[490] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\S\[491] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\R\[492] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\S\[493] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_2\[495] = \PWM_Motor:PWMUDB:tc_i\[450]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_1\[496] = \PWM_Motor:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \PWM_Motor:PWMUDB:cs_addr_0\[497] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:compare1\[578] = \PWM_Motor:PWMUDB:cmp1_less\[549]
Removing Lhs of wire \PWM_Motor:PWMUDB:compare2\[579] = \PWM_Motor:PWMUDB:cmp2_less\[552]
Removing Rhs of wire Net_1147[589] = \PWM_Motor:PWMUDB:pwm1_i_reg\[582]
Removing Rhs of wire Net_826[590] = \PWM_Motor:PWMUDB:pwm2_i_reg\[584]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_temp\[591] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_23\[632] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_22\[633] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_21\[634] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_20\[635] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_19\[636] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_18\[637] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_17\[638] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_16\[639] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_15\[640] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_14\[641] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_13\[642] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_12\[643] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_11\[644] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_10\[645] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_9\[646] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_8\[647] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_7\[648] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_6\[649] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_5\[650] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_4\[651] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_3\[652] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_2\[653] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_1\[654] = \PWM_Motor:PWMUDB:MODIN1_1\[655]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN1_1\[655] = \PWM_Motor:PWMUDB:dith_count_1\[461]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:a_0\[656] = \PWM_Motor:PWMUDB:MODIN1_0\[657]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODIN1_0\[657] = \PWM_Motor:PWMUDB:dith_count_0\[463]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[789] = one[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[790] = one[14]
Removing Lhs of wire tmpOE__PWM_R_net_0[798] = one[14]
Removing Lhs of wire Net_1170[804] = zero[24]
Removing Lhs of wire \UART:Net_61\[807] = \UART:Net_9\[806]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[811] = zero[24]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[812] = zero[24]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[813] = zero[24]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[814] = zero[24]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[815] = zero[24]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[816] = zero[24]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[817] = zero[24]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[818] = zero[24]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[830] = \UART:BUART:tx_bitclk_dp\[866]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[876] = \UART:BUART:tx_counter_dp\[867]
Removing Lhs of wire \UART:BUART:tx_status_6\[877] = zero[24]
Removing Lhs of wire \UART:BUART:tx_status_5\[878] = zero[24]
Removing Lhs of wire \UART:BUART:tx_status_4\[879] = zero[24]
Removing Lhs of wire \UART:BUART:tx_status_1\[881] = \UART:BUART:tx_fifo_empty\[844]
Removing Lhs of wire \UART:BUART:tx_status_3\[883] = \UART:BUART:tx_fifo_notfull\[843]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[943] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[951] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[962]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[953] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[963]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[954] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[979]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[955] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[993]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[956] = \UART:BUART:sRX:s23Poll:MODIN2_1\[957]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[957] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[958] = \UART:BUART:sRX:s23Poll:MODIN2_0\[959]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[959] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[965] = one[14]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[966] = one[14]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[967] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[968] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[969] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[970] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[971] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[972] = one[14]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[973] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[974] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[975] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[976] = one[14]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[981] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[982] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[983] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[984] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[985] = one[14]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[986] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[987] = \UART:BUART:pollcount_1\[949]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[988] = \UART:BUART:pollcount_0\[952]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[989] = one[14]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[990] = zero[24]
Removing Lhs of wire \UART:BUART:rx_status_1\[997] = zero[24]
Removing Rhs of wire \UART:BUART:rx_status_2\[998] = \UART:BUART:rx_parity_error_status\[999]
Removing Rhs of wire \UART:BUART:rx_status_3\[1000] = \UART:BUART:rx_stop_bit_error\[1001]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[1011] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[1060]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[1015] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[1082]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[1016] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[1017] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[1018] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[1019] = \UART:BUART:sRX:MODIN5_6\[1020]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[1020] = \UART:BUART:rx_count_6\[938]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[1021] = \UART:BUART:sRX:MODIN5_5\[1022]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[1022] = \UART:BUART:rx_count_5\[939]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[1023] = \UART:BUART:sRX:MODIN5_4\[1024]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[1024] = \UART:BUART:rx_count_4\[940]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[1025] = \UART:BUART:sRX:MODIN5_3\[1026]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[1026] = \UART:BUART:rx_count_3\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[1027] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[1028] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[1029] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[1030] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[1031] = one[14]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[1032] = one[14]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[1033] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[1034] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[1035] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[1036] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[1037] = \UART:BUART:rx_count_6\[938]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[1038] = \UART:BUART:rx_count_5\[939]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[1039] = \UART:BUART:rx_count_4\[940]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[1040] = \UART:BUART:rx_count_3\[941]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[1041] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[1042] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[1043] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[1044] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[1045] = one[14]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[1046] = one[14]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[1047] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[1062] = \UART:BUART:rx_postpoll\[897]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[1063] = \UART:BUART:rx_parity_bit\[1014]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[1064] = \UART:BUART:rx_postpoll\[897]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[1065] = \UART:BUART:rx_parity_bit\[1014]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[1066] = \UART:BUART:rx_postpoll\[897]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[1067] = \UART:BUART:rx_parity_bit\[1014]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[1069] = one[14]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[1070] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1068]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[1071] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[1068]
Removing Lhs of wire tmpOE__Rx_1_net_0[1093] = one[14]
Removing Lhs of wire tmpOE__Tx_1_net_0[1098] = one[14]
Removing Lhs of wire tmpOE__PWM_L_net_0[1104] = one[14]
Removing Lhs of wire tmpOE__Forward_L_net_0[1110] = one[14]
Removing Lhs of wire tmpOE__Backward_L_net_0[1116] = one[14]
Removing Lhs of wire tmpOE__Forwad_R_net_0[1122] = one[14]
Removing Lhs of wire tmpOE__Backward_R_net_0[1128] = one[14]
Removing Lhs of wire tmpOE__limitSW_1_net_0[1134] = one[14]
Removing Lhs of wire tmpOE__limitSW_2_net_0[1140] = one[14]
Removing Rhs of wire Net_1340[1146] = \S1_Timer:Net_55\[1147]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_enable\[1164] = \S1_Timer:TimerUDB:control_7\[1156]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_cmode_1\[1166] = one[14]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_cmode_0\[1167] = zero[24]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_ic_1\[1170] = \S1_Timer:TimerUDB:control_1\[1162]
Removing Lhs of wire \S1_Timer:TimerUDB:ctrl_ic_0\[1171] = \S1_Timer:TimerUDB:control_0\[1163]
Removing Rhs of wire \S1_Timer:TimerUDB:timer_enable\[1176] = \S1_Timer:TimerUDB:runmode_enable\[1250]
Removing Rhs of wire \S1_Timer:TimerUDB:run_mode\[1177] = \S1_Timer:TimerUDB:hwEnable_reg\[1178]
Removing Lhs of wire \S1_Timer:TimerUDB:trigger_enable\[1180] = one[14]
Removing Lhs of wire \S1_Timer:TimerUDB:tc_i\[1182] = \S1_Timer:TimerUDB:status_tc\[1179]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[1189] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[1228]
Removing Rhs of wire add_vv_vv_MODGEN_8_1[1190] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_1\[1245]
Removing Rhs of wire add_vv_vv_MODGEN_8_0[1192] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:s_0\[1246]
Removing Lhs of wire \S1_Timer:TimerUDB:capt_fifo_load_int\[1194] = \S1_Timer:TimerUDB:capt_int_temp\[1193]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_1\[1195] = MODIN6_1[1196]
Removing Rhs of wire MODIN6_1[1196] = \S1_Timer:TimerUDB:int_capt_count_1\[1187]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newa_0\[1197] = MODIN6_0[1198]
Removing Rhs of wire MODIN6_0[1198] = \S1_Timer:TimerUDB:int_capt_count_0\[1191]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_1\[1199] = MODIN7_1[1200]
Removing Rhs of wire MODIN7_1[1200] = \S1_Timer:TimerUDB:control_1\[1162]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:newb_0\[1201] = MODIN7_0[1202]
Removing Rhs of wire MODIN7_0[1202] = \S1_Timer:TimerUDB:control_0\[1163]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_1\[1203] = MODIN6_1[1196]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:dataa_0\[1204] = MODIN6_0[1198]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_1\[1205] = MODIN7_1[1200]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:datab_0\[1206] = MODIN7_0[1202]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_1\[1207] = MODIN6_1[1196]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:a_0\[1208] = MODIN6_0[1198]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_1\[1209] = MODIN7_1[1200]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:b_0\[1210] = MODIN7_0[1202]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_0\[1213] = one[14]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_0\[1214] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\[1212]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eqi_0\[1216] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\[1215]
Removing Rhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\[1228] = \S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:aeqb_1\[1217]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_1\[1239] = MODIN6_1[1196]
Removing Lhs of wire MODIN8_1[1240] = MODIN6_1[1196]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:a_0\[1241] = MODIN6_0[1198]
Removing Lhs of wire MODIN8_0[1242] = MODIN6_0[1198]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1248] = one[14]
Removing Lhs of wire \S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1249] = one[14]
Removing Lhs of wire \S1_Timer:TimerUDB:status_6\[1253] = zero[24]
Removing Lhs of wire \S1_Timer:TimerUDB:status_5\[1254] = zero[24]
Removing Lhs of wire \S1_Timer:TimerUDB:status_4\[1255] = zero[24]
Removing Lhs of wire \S1_Timer:TimerUDB:status_0\[1256] = \S1_Timer:TimerUDB:status_tc\[1179]
Removing Lhs of wire \S1_Timer:TimerUDB:status_1\[1257] = \S1_Timer:TimerUDB:capt_int_temp\[1193]
Removing Rhs of wire \S1_Timer:TimerUDB:status_2\[1258] = \S1_Timer:TimerUDB:fifo_full\[1259]
Removing Rhs of wire \S1_Timer:TimerUDB:status_3\[1260] = \S1_Timer:TimerUDB:fifo_nempty\[1261]
Removing Lhs of wire \S1_Timer:TimerUDB:cs_addr_2\[1263] = Net_1335[1188]
Removing Lhs of wire \S1_Timer:TimerUDB:cs_addr_1\[1264] = \S1_Timer:TimerUDB:trig_reg\[1252]
Removing Lhs of wire \S1_Timer:TimerUDB:cs_addr_0\[1265] = \S1_Timer:TimerUDB:per_zero\[1181]
Removing Lhs of wire tmpOE__S1_Echo_net_0[1349] = one[14]
Removing Lhs of wire tmpOE__S1_Trigger_net_0[1354] = one[14]
Removing Lhs of wire tmpOE__RED_LED_net_0[1360] = one[14]
Removing Lhs of wire tmpOE__GREEN_LED_net_0[1366] = one[14]
Removing Lhs of wire tmpOE__Flicker_net_0[1372] = one[14]
Removing Rhs of wire Net_1238[1373] = \Flicker_Servo:Net_57\[1384]
Removing Lhs of wire \Flicker_Servo:Net_107\[1381] = zero[24]
Removing Lhs of wire \Flicker_Servo:Net_113\[1382] = one[14]
Removing Lhs of wire Net_1257[1388] = zero[24]
Removing Rhs of wire Net_1036[1393] = \Color_Counter:Net_43\[1534]
Removing Rhs of wire Net_988[1395] = \Color_Timer:Net_55\[1396]
Removing Lhs of wire \Color_Timer:TimerUDB:ctrl_enable\[1412] = \Color_Timer:TimerUDB:control_7\[1404]
Removing Lhs of wire \Color_Timer:TimerUDB:ctrl_cmode_1\[1414] = zero[24]
Removing Rhs of wire \Color_Timer:TimerUDB:timer_enable\[1423] = \Color_Timer:TimerUDB:runmode_enable\[1435]
Removing Rhs of wire \Color_Timer:TimerUDB:run_mode\[1424] = \Color_Timer:TimerUDB:hwEnable_reg\[1425]
Removing Lhs of wire \Color_Timer:TimerUDB:trigger_enable\[1427] = one[14]
Removing Lhs of wire \Color_Timer:TimerUDB:tc_i\[1429] = \Color_Timer:TimerUDB:status_tc\[1426]
Removing Lhs of wire \Color_Timer:TimerUDB:hwEnable\[1431] = \Color_Timer:TimerUDB:control_7\[1404]
Removing Lhs of wire \Color_Timer:TimerUDB:capt_fifo_load_int\[1434] = \Color_Timer:TimerUDB:capt_fifo_load\[1422]
Removing Rhs of wire Net_1034[1436] = \Control_Reg_Color:control_out_0\[1682]
Removing Rhs of wire Net_1034[1436] = \Control_Reg_Color:control_0\[1705]
Removing Lhs of wire \Color_Timer:TimerUDB:status_6\[1439] = zero[24]
Removing Lhs of wire \Color_Timer:TimerUDB:status_5\[1440] = zero[24]
Removing Lhs of wire \Color_Timer:TimerUDB:status_4\[1441] = zero[24]
Removing Lhs of wire \Color_Timer:TimerUDB:status_0\[1442] = \Color_Timer:TimerUDB:status_tc\[1426]
Removing Lhs of wire \Color_Timer:TimerUDB:status_1\[1443] = \Color_Timer:TimerUDB:capt_fifo_load\[1422]
Removing Rhs of wire \Color_Timer:TimerUDB:status_2\[1444] = \Color_Timer:TimerUDB:fifo_full\[1445]
Removing Rhs of wire \Color_Timer:TimerUDB:status_3\[1446] = \Color_Timer:TimerUDB:fifo_nempty\[1447]
Removing Lhs of wire \Color_Timer:TimerUDB:cs_addr_2\[1449] = Net_1034[1436]
Removing Lhs of wire \Color_Timer:TimerUDB:cs_addr_1\[1450] = \Color_Timer:TimerUDB:trig_reg\[1438]
Removing Lhs of wire \Color_Timer:TimerUDB:cs_addr_0\[1451] = \Color_Timer:TimerUDB:per_zero\[1428]
Removing Lhs of wire \Color_Counter:Net_89\[1538] = one[14]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_capmode_1\[1547] = zero[24]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_capmode_0\[1548] = one[14]
Removing Lhs of wire \Color_Counter:CounterUDB:ctrl_enable\[1560] = \Color_Counter:CounterUDB:control_7\[1552]
Removing Lhs of wire \Color_Counter:CounterUDB:final_enable\[1568] = \Color_Counter:CounterUDB:control_7\[1552]
Removing Rhs of wire \Color_Counter:CounterUDB:status_0\[1573] = \Color_Counter:CounterUDB:cmp_out_status\[1574]
Removing Rhs of wire \Color_Counter:CounterUDB:status_1\[1575] = \Color_Counter:CounterUDB:per_zero\[1576]
Removing Lhs of wire \Color_Counter:CounterUDB:status_2\[1577] = \Color_Counter:CounterUDB:overflow_status\[1570]
Removing Lhs of wire \Color_Counter:CounterUDB:status_3\[1578] = \Color_Counter:CounterUDB:underflow_status\[1571]
Removing Lhs of wire \Color_Counter:CounterUDB:status_4\[1579] = \Color_Counter:CounterUDB:hwCapture\[1565]
Removing Rhs of wire \Color_Counter:CounterUDB:status_5\[1580] = \Color_Counter:CounterUDB:fifo_full\[1581]
Removing Rhs of wire \Color_Counter:CounterUDB:status_6\[1582] = \Color_Counter:CounterUDB:fifo_nempty\[1583]
Removing Lhs of wire \Color_Counter:CounterUDB:dp_dir\[1586] = one[14]
Removing Lhs of wire \Color_Counter:CounterUDB:tc_i\[1591] = \Color_Counter:CounterUDB:reload_tc\[1567]
Removing Rhs of wire \Color_Counter:CounterUDB:cmp_out_i\[1593] = \Color_Counter:CounterUDB:cmp_less\[1594]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_2\[1601] = one[14]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_1\[1602] = \Color_Counter:CounterUDB:count_enable\[1600]
Removing Lhs of wire \Color_Counter:CounterUDB:cs_addr_0\[1603] = \Color_Counter:CounterUDB:reload\[1566]
Removing Lhs of wire \Control_Reg_Color:clk\[1680] = zero[24]
Removing Lhs of wire \Control_Reg_Color:rst\[1681] = zero[24]
Removing Lhs of wire tmpOE__ColorS_Out_net_0[1707] = one[14]
Removing Lhs of wire tmpOE__Color_S0_net_0[1712] = one[14]
Removing Lhs of wire tmpOE__Color_S1_net_0[1718] = one[14]
Removing Lhs of wire tmpOE__Color_S2_net_0[1724] = one[14]
Removing Lhs of wire tmpOE__Color_S3_net_0[1730] = one[14]
Removing Lhs of wire tmpOE__Color_LED_net_0[1736] = one[14]
Removing Lhs of wire \Status_Reg_1:status_0\[1751] = Net_1381[1752]
Removing Lhs of wire \Status_Reg_1:status_1\[1753] = zero[24]
Removing Lhs of wire \Status_Reg_1:status_2\[1754] = zero[24]
Removing Lhs of wire \Status_Reg_1:status_3\[1755] = zero[24]
Removing Lhs of wire \Status_Reg_1:status_4\[1756] = zero[24]
Removing Lhs of wire \Status_Reg_1:status_5\[1757] = zero[24]
Removing Lhs of wire \Status_Reg_1:status_6\[1758] = zero[24]
Removing Lhs of wire \Status_Reg_1:status_7\[1759] = zero[24]
Removing Rhs of wire Net_1334[1762] = \S2_Timer:Net_55\[1763]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_enable\[1779] = \S2_Timer:TimerUDB:control_7\[1771]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_cmode_1\[1781] = one[14]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_cmode_0\[1782] = zero[24]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_ic_1\[1785] = \S2_Timer:TimerUDB:control_1\[1777]
Removing Lhs of wire \S2_Timer:TimerUDB:ctrl_ic_0\[1786] = \S2_Timer:TimerUDB:control_0\[1778]
Removing Rhs of wire \S2_Timer:TimerUDB:timer_enable\[1791] = \S2_Timer:TimerUDB:runmode_enable\[1865]
Removing Rhs of wire \S2_Timer:TimerUDB:run_mode\[1792] = \S2_Timer:TimerUDB:hwEnable_reg\[1793]
Removing Lhs of wire \S2_Timer:TimerUDB:trigger_enable\[1795] = one[14]
Removing Lhs of wire \S2_Timer:TimerUDB:tc_i\[1797] = \S2_Timer:TimerUDB:status_tc\[1794]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[1804] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\[1843]
Removing Rhs of wire add_vv_vv_MODGEN_10_1[1805] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_1\[1860]
Removing Rhs of wire add_vv_vv_MODGEN_10_0[1807] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:s_0\[1861]
Removing Lhs of wire \S2_Timer:TimerUDB:capt_fifo_load_int\[1809] = \S2_Timer:TimerUDB:capt_int_temp\[1808]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_1\[1810] = MODIN9_1[1811]
Removing Rhs of wire MODIN9_1[1811] = \S2_Timer:TimerUDB:int_capt_count_1\[1802]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newa_0\[1812] = MODIN9_0[1813]
Removing Rhs of wire MODIN9_0[1813] = \S2_Timer:TimerUDB:int_capt_count_0\[1806]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_1\[1814] = MODIN10_1[1815]
Removing Rhs of wire MODIN10_1[1815] = \S2_Timer:TimerUDB:control_1\[1777]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:newb_0\[1816] = MODIN10_0[1817]
Removing Rhs of wire MODIN10_0[1817] = \S2_Timer:TimerUDB:control_0\[1778]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_1\[1818] = MODIN9_1[1811]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:dataa_0\[1819] = MODIN9_0[1813]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_1\[1820] = MODIN10_1[1815]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:datab_0\[1821] = MODIN10_0[1817]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_1\[1822] = MODIN9_1[1811]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:a_0\[1823] = MODIN9_0[1813]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_1\[1824] = MODIN10_1[1815]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:b_0\[1825] = MODIN10_0[1817]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_0\[1828] = one[14]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_0\[1829] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1827]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eqi_0\[1831] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\[1830]
Removing Rhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\[1843] = \S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:aeqb_1\[1832]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_1\[1854] = MODIN9_1[1811]
Removing Lhs of wire MODIN11_1[1855] = MODIN9_1[1811]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:a_0\[1856] = MODIN9_0[1813]
Removing Lhs of wire MODIN11_0[1857] = MODIN9_0[1813]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1863] = one[14]
Removing Lhs of wire \S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1864] = one[14]
Removing Lhs of wire \S2_Timer:TimerUDB:status_6\[1868] = zero[24]
Removing Lhs of wire \S2_Timer:TimerUDB:status_5\[1869] = zero[24]
Removing Lhs of wire \S2_Timer:TimerUDB:status_4\[1870] = zero[24]
Removing Lhs of wire \S2_Timer:TimerUDB:status_0\[1871] = \S2_Timer:TimerUDB:status_tc\[1794]
Removing Lhs of wire \S2_Timer:TimerUDB:status_1\[1872] = \S2_Timer:TimerUDB:capt_int_temp\[1808]
Removing Rhs of wire \S2_Timer:TimerUDB:status_2\[1873] = \S2_Timer:TimerUDB:fifo_full\[1874]
Removing Rhs of wire \S2_Timer:TimerUDB:status_3\[1875] = \S2_Timer:TimerUDB:fifo_nempty\[1876]
Removing Lhs of wire \S2_Timer:TimerUDB:cs_addr_2\[1878] = Net_1347[1803]
Removing Lhs of wire \S2_Timer:TimerUDB:cs_addr_1\[1879] = \S2_Timer:TimerUDB:trig_reg\[1867]
Removing Lhs of wire \S2_Timer:TimerUDB:cs_addr_0\[1880] = \S2_Timer:TimerUDB:per_zero\[1796]
Removing Lhs of wire tmpOE__S2_Echo_net_0[1965] = one[14]
Removing Lhs of wire tmpOE__S2_Trigger_net_0[1970] = one[14]
Removing Rhs of wire Net_1072[1975] = \S3_Timer:Net_55\[1976]
Removing Lhs of wire \S3_Timer:TimerUDB:ctrl_enable\[1993] = \S3_Timer:TimerUDB:control_7\[1985]
Removing Lhs of wire \S3_Timer:TimerUDB:ctrl_cmode_1\[1995] = one[14]
Removing Lhs of wire \S3_Timer:TimerUDB:ctrl_cmode_0\[1996] = zero[24]
Removing Lhs of wire \S3_Timer:TimerUDB:ctrl_ic_1\[1999] = \S3_Timer:TimerUDB:control_1\[1991]
Removing Lhs of wire \S3_Timer:TimerUDB:ctrl_ic_0\[2000] = \S3_Timer:TimerUDB:control_0\[1992]
Removing Rhs of wire \S3_Timer:TimerUDB:timer_enable\[2005] = \S3_Timer:TimerUDB:runmode_enable\[2079]
Removing Rhs of wire \S3_Timer:TimerUDB:run_mode\[2006] = \S3_Timer:TimerUDB:hwEnable_reg\[2007]
Removing Lhs of wire \S3_Timer:TimerUDB:trigger_enable\[2009] = one[14]
Removing Lhs of wire \S3_Timer:TimerUDB:tc_i\[2011] = \S3_Timer:TimerUDB:status_tc\[2008]
Removing Lhs of wire cmp_vv_vv_MODGEN_11[2018] = \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[2057]
Removing Rhs of wire add_vv_vv_MODGEN_12_1[2019] = \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\[2074]
Removing Rhs of wire add_vv_vv_MODGEN_12_0[2021] = \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\[2075]
Removing Lhs of wire \S3_Timer:TimerUDB:capt_fifo_load_int\[2023] = \S3_Timer:TimerUDB:capt_int_temp\[2022]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\[2024] = MODIN12_1[2025]
Removing Rhs of wire MODIN12_1[2025] = \S3_Timer:TimerUDB:int_capt_count_1\[2016]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\[2026] = MODIN12_0[2027]
Removing Rhs of wire MODIN12_0[2027] = \S3_Timer:TimerUDB:int_capt_count_0\[2020]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\[2028] = MODIN13_1[2029]
Removing Rhs of wire MODIN13_1[2029] = \S3_Timer:TimerUDB:control_1\[1991]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\[2030] = MODIN13_0[2031]
Removing Rhs of wire MODIN13_0[2031] = \S3_Timer:TimerUDB:control_0\[1992]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\[2032] = MODIN12_1[2025]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\[2033] = MODIN12_0[2027]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\[2034] = MODIN13_1[2029]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\[2035] = MODIN13_0[2031]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\[2036] = MODIN12_1[2025]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\[2037] = MODIN12_0[2027]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\[2038] = MODIN13_1[2029]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\[2039] = MODIN13_0[2031]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\[2042] = one[14]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\[2043] = \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\[2041]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\[2045] = \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\[2044]
Removing Rhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\[2057] = \S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\[2046]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\[2068] = MODIN12_1[2025]
Removing Lhs of wire MODIN14_1[2069] = MODIN12_1[2025]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\[2070] = MODIN12_0[2027]
Removing Lhs of wire MODIN14_0[2071] = MODIN12_0[2027]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\[2077] = one[14]
Removing Lhs of wire \S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\[2078] = one[14]
Removing Lhs of wire \S3_Timer:TimerUDB:status_6\[2082] = zero[24]
Removing Lhs of wire \S3_Timer:TimerUDB:status_5\[2083] = zero[24]
Removing Lhs of wire \S3_Timer:TimerUDB:status_4\[2084] = zero[24]
Removing Lhs of wire \S3_Timer:TimerUDB:status_0\[2085] = \S3_Timer:TimerUDB:status_tc\[2008]
Removing Lhs of wire \S3_Timer:TimerUDB:status_1\[2086] = \S3_Timer:TimerUDB:capt_int_temp\[2022]
Removing Rhs of wire \S3_Timer:TimerUDB:status_2\[2087] = \S3_Timer:TimerUDB:fifo_full\[2088]
Removing Rhs of wire \S3_Timer:TimerUDB:status_3\[2089] = \S3_Timer:TimerUDB:fifo_nempty\[2090]
Removing Lhs of wire \S3_Timer:TimerUDB:cs_addr_2\[2092] = Net_1115[2017]
Removing Lhs of wire \S3_Timer:TimerUDB:cs_addr_1\[2093] = \S3_Timer:TimerUDB:trig_reg\[2081]
Removing Lhs of wire \S3_Timer:TimerUDB:cs_addr_0\[2094] = \S3_Timer:TimerUDB:per_zero\[2010]
Removing Lhs of wire tmpOE__S3_Trigger_net_0[2178] = one[14]
Removing Lhs of wire tmpOE__S3_Echo_net_0[2183] = one[14]
Removing Lhs of wire tmpOE__IR_Out_net_0[2189] = one[14]
Removing Rhs of wire Net_1152[2196] = \S4_Timer:Net_55\[2199]
Removing Lhs of wire \S4_Timer:TimerUDB:ctrl_enable\[2215] = \S4_Timer:TimerUDB:control_7\[2207]
Removing Lhs of wire \S4_Timer:TimerUDB:ctrl_cmode_1\[2217] = one[14]
Removing Lhs of wire \S4_Timer:TimerUDB:ctrl_cmode_0\[2218] = zero[24]
Removing Lhs of wire \S4_Timer:TimerUDB:ctrl_ic_1\[2221] = \S4_Timer:TimerUDB:control_1\[2213]
Removing Lhs of wire \S4_Timer:TimerUDB:ctrl_ic_0\[2222] = \S4_Timer:TimerUDB:control_0\[2214]
Removing Rhs of wire \S4_Timer:TimerUDB:timer_enable\[2227] = \S4_Timer:TimerUDB:runmode_enable\[2301]
Removing Rhs of wire \S4_Timer:TimerUDB:run_mode\[2228] = \S4_Timer:TimerUDB:hwEnable_reg\[2229]
Removing Lhs of wire \S4_Timer:TimerUDB:trigger_enable\[2231] = one[14]
Removing Lhs of wire \S4_Timer:TimerUDB:tc_i\[2233] = \S4_Timer:TimerUDB:status_tc\[2230]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\[2240] = \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[2279]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\[2241] = \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\[2296]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\[2243] = \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\[2297]
Removing Lhs of wire \S4_Timer:TimerUDB:capt_fifo_load_int\[2245] = \S4_Timer:TimerUDB:capt_int_temp\[2244]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\[2246] = \S4_Timer:TimerUDB:sIntCapCount:MODIN15_1\[2247]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODIN15_1\[2247] = \S4_Timer:TimerUDB:int_capt_count_1\[2238]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\[2248] = \S4_Timer:TimerUDB:sIntCapCount:MODIN15_0\[2249]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODIN15_0\[2249] = \S4_Timer:TimerUDB:int_capt_count_0\[2242]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\[2250] = \S4_Timer:TimerUDB:sIntCapCount:MODIN16_1\[2251]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODIN16_1\[2251] = \S4_Timer:TimerUDB:control_1\[2213]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\[2252] = \S4_Timer:TimerUDB:sIntCapCount:MODIN16_0\[2253]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODIN16_0\[2253] = \S4_Timer:TimerUDB:control_0\[2214]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\[2254] = \S4_Timer:TimerUDB:int_capt_count_1\[2238]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\[2255] = \S4_Timer:TimerUDB:int_capt_count_0\[2242]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\[2256] = \S4_Timer:TimerUDB:control_1\[2213]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\[2257] = \S4_Timer:TimerUDB:control_0\[2214]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\[2258] = \S4_Timer:TimerUDB:int_capt_count_1\[2238]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\[2259] = \S4_Timer:TimerUDB:int_capt_count_0\[2242]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\[2260] = \S4_Timer:TimerUDB:control_1\[2213]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\[2261] = \S4_Timer:TimerUDB:control_0\[2214]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\[2264] = one[14]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\[2265] = \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\[2263]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\[2267] = \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\[2266]
Removing Rhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\[2279] = \S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\[2268]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\[2290] = \S4_Timer:TimerUDB:int_capt_count_1\[2238]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODIN17_1\[2291] = \S4_Timer:TimerUDB:int_capt_count_1\[2238]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\[2292] = \S4_Timer:TimerUDB:int_capt_count_0\[2242]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODIN17_0\[2293] = \S4_Timer:TimerUDB:int_capt_count_0\[2242]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\[2299] = one[14]
Removing Lhs of wire \S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\[2300] = one[14]
Removing Lhs of wire \S4_Timer:TimerUDB:status_6\[2304] = zero[24]
Removing Lhs of wire \S4_Timer:TimerUDB:status_5\[2305] = zero[24]
Removing Lhs of wire \S4_Timer:TimerUDB:status_4\[2306] = zero[24]
Removing Lhs of wire \S4_Timer:TimerUDB:status_0\[2307] = \S4_Timer:TimerUDB:status_tc\[2230]
Removing Lhs of wire \S4_Timer:TimerUDB:status_1\[2308] = \S4_Timer:TimerUDB:capt_int_temp\[2244]
Removing Rhs of wire \S4_Timer:TimerUDB:status_2\[2309] = \S4_Timer:TimerUDB:fifo_full\[2310]
Removing Rhs of wire \S4_Timer:TimerUDB:status_3\[2311] = \S4_Timer:TimerUDB:fifo_nempty\[2312]
Removing Lhs of wire \S4_Timer:TimerUDB:cs_addr_2\[2314] = Net_22[2239]
Removing Lhs of wire \S4_Timer:TimerUDB:cs_addr_1\[2315] = \S4_Timer:TimerUDB:trig_reg\[2303]
Removing Lhs of wire \S4_Timer:TimerUDB:cs_addr_0\[2316] = \S4_Timer:TimerUDB:per_zero\[2232]
Removing Lhs of wire tmpOE__S4_Echo_net_0[2400] = one[14]
Removing Lhs of wire tmpOE__S4_Trigger_net_0[2405] = one[14]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:ctrl_enable\[2423] = \RobotArm_Servo:PWMUDB:control_7\[2415]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:hwCapture\[2433] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:hwEnable\[2434] = \RobotArm_Servo:PWMUDB:control_7\[2415]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:trig_out\[2438] = one[14]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:runmode_enable\\R\[2440] = zero[24]
Removing Lhs of wire Net_1277[2441] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:runmode_enable\\S\[2442] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:final_enable\[2443] = \RobotArm_Servo:PWMUDB:runmode_enable\[2439]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:ltch_kill_reg\\R\[2447] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:ltch_kill_reg\\S\[2448] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:min_kill_reg\\R\[2449] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:min_kill_reg\\S\[2450] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:final_kill\[2453] = one[14]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_1\[2457] = \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_1\[2745]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:add_vi_vv_MODGEN_15_0\[2459] = \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_0\[2746]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:dith_count_1\\R\[2460] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:dith_count_1\\S\[2461] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:dith_count_0\\R\[2462] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:dith_count_0\\S\[2463] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:status_6\[2466] = zero[24]
Removing Rhs of wire \RobotArm_Servo:PWMUDB:status_5\[2467] = \RobotArm_Servo:PWMUDB:final_kill_reg\[2482]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:status_4\[2468] = zero[24]
Removing Rhs of wire \RobotArm_Servo:PWMUDB:status_3\[2469] = \RobotArm_Servo:PWMUDB:fifo_full\[2489]
Removing Rhs of wire \RobotArm_Servo:PWMUDB:status_1\[2471] = \RobotArm_Servo:PWMUDB:cmp2_status_reg\[2481]
Removing Rhs of wire \RobotArm_Servo:PWMUDB:status_0\[2472] = \RobotArm_Servo:PWMUDB:cmp1_status_reg\[2480]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cmp1_status_reg\\R\[2483] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cmp1_status_reg\\S\[2484] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cmp2_status_reg\\R\[2485] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cmp2_status_reg\\S\[2486] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:final_kill_reg\\R\[2487] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:final_kill_reg\\S\[2488] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cs_addr_2\[2490] = \RobotArm_Servo:PWMUDB:tc_i\[2445]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cs_addr_1\[2491] = \RobotArm_Servo:PWMUDB:runmode_enable\[2439]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cs_addr_0\[2492] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:compare1\[2573] = \RobotArm_Servo:PWMUDB:cmp1_less\[2544]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:compare2\[2574] = \RobotArm_Servo:PWMUDB:cmp2_less\[2547]
Removing Rhs of wire Net_1280[2584] = \RobotArm_Servo:PWMUDB:pwm1_i_reg\[2577]
Removing Rhs of wire Net_1281[2585] = \RobotArm_Servo:PWMUDB:pwm2_i_reg\[2579]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:pwm_temp\[2586] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_23\[2627] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_22\[2628] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_21\[2629] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_20\[2630] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_19\[2631] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_18\[2632] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_17\[2633] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_16\[2634] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_15\[2635] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_14\[2636] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_13\[2637] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_12\[2638] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_11\[2639] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_10\[2640] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_9\[2641] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_8\[2642] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_7\[2643] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_6\[2644] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_5\[2645] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_4\[2646] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_3\[2647] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_2\[2648] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_1\[2649] = \RobotArm_Servo:PWMUDB:MODIN18_1\[2650]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODIN18_1\[2650] = \RobotArm_Servo:PWMUDB:dith_count_1\[2456]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:a_0\[2651] = \RobotArm_Servo:PWMUDB:MODIN18_0\[2652]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODIN18_0\[2652] = \RobotArm_Servo:PWMUDB:dith_count_0\[2458]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[2784] = one[14]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[2785] = one[14]
Removing Lhs of wire tmpOE__Rack_net_0[2800] = one[14]
Removing Lhs of wire tmpOE__Gripper_net_0[2806] = one[14]
Removing Lhs of wire \Status_Reg_2:status_0\[2811] = Net_1392[1748]
Removing Lhs of wire \Status_Reg_2:status_1\[2812] = zero[24]
Removing Lhs of wire \Status_Reg_2:status_2\[2813] = zero[24]
Removing Lhs of wire \Status_Reg_2:status_3\[2814] = zero[24]
Removing Lhs of wire \Status_Reg_2:status_4\[2815] = zero[24]
Removing Lhs of wire \Status_Reg_2:status_5\[2816] = zero[24]
Removing Lhs of wire \Status_Reg_2:status_6\[2817] = zero[24]
Removing Lhs of wire \Status_Reg_2:status_7\[2818] = zero[24]
Removing Lhs of wire tmpOE__Base_Selector_net_0[2821] = one[14]
Removing Rhs of wire \I2C:sda_x_wire\[2826] = \I2C:Net_643_1\[2827]
Removing Rhs of wire \I2C:Net_697\[2829] = \I2C:Net_643_2\[2835]
Removing Rhs of wire \I2C:Net_1109_0\[2832] = \I2C:scl_yfb\[2845]
Removing Rhs of wire \I2C:Net_1109_1\[2833] = \I2C:sda_yfb\[2846]
Removing Lhs of wire \I2C:scl_x_wire\[2836] = \I2C:Net_643_0\[2834]
Removing Lhs of wire \I2C:Net_969\[2837] = one[14]
Removing Lhs of wire \I2C:Net_968\[2838] = one[14]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[2848] = one[14]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[2851] = one[14]
Removing Lhs of wire tmpOE__SDA_net_0[2859] = one[14]
Removing Lhs of wire tmpOE__SCL_net_0[2864] = one[14]
Removing Lhs of wire tmpOE__BLUE_LED_net_0[2869] = one[14]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCapture\\D\[2875] = zero[24]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\\D\[2876] = \QuadDec_L:Cnt16:CounterUDB:overflow\[58]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\\D\[2877] = \QuadDec_L:Cnt16:CounterUDB:status_1\[46]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:tc_reg_i\\D\[2878] = \QuadDec_L:Cnt16:CounterUDB:reload_tc\[41]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:prevCompare\\D\[2879] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[65]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2880] = \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\[65]
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:count_stored_i\\D\[2881] = \QuadDec_L:Net_1203\[71]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCapture\\D\[2890] = zero[24]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\\D\[2891] = \QuadDec_R:Cnt16:CounterUDB:overflow\[253]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\\D\[2892] = \QuadDec_R:Cnt16:CounterUDB:status_1\[241]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:tc_reg_i\\D\[2893] = \QuadDec_R:Cnt16:CounterUDB:reload_tc\[236]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:prevCompare\\D\[2894] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[260]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:cmp_out_reg_i\\D\[2895] = \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\[260]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:count_stored_i\\D\[2896] = \QuadDec_R:Net_1203\[266]
Removing Lhs of wire \PWM_Motor:PWMUDB:min_kill_reg\\D\[2904] = one[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCapture\\D\[2905] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:trig_last\\D\[2906] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:ltch_kill_reg\\D\[2909] = one[14]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCompare1\\D\[2912] = \PWM_Motor:PWMUDB:cmp1\[480]
Removing Lhs of wire \PWM_Motor:PWMUDB:prevCompare2\\D\[2913] = \PWM_Motor:PWMUDB:cmp2\[483]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp1_status_reg\\D\[2914] = \PWM_Motor:PWMUDB:cmp1_status\[481]
Removing Lhs of wire \PWM_Motor:PWMUDB:cmp2_status_reg\\D\[2915] = \PWM_Motor:PWMUDB:cmp2_status\[484]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_i_reg\\D\[2917] = \PWM_Motor:PWMUDB:pwm_i\[581]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm1_i_reg\\D\[2918] = \PWM_Motor:PWMUDB:pwm1_i\[583]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm2_i_reg\\D\[2919] = \PWM_Motor:PWMUDB:pwm2_i\[585]
Removing Lhs of wire \PWM_Motor:PWMUDB:tc_i_reg\\D\[2920] = \PWM_Motor:PWMUDB:status_2\[475]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2921] = zero[24]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2936] = \UART:BUART:rx_bitclk_pre\[932]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2945] = \UART:BUART:rx_parity_error_pre\[1009]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2946] = zero[24]
Removing Lhs of wire \S1_Timer:TimerUDB:capture_last\\D\[2950] = Net_1342[1173]
Removing Lhs of wire \S1_Timer:TimerUDB:hwEnable_reg\\D\[2951] = \S1_Timer:TimerUDB:hwEnable\[1184]
Removing Lhs of wire \S1_Timer:TimerUDB:tc_reg_i\\D\[2952] = \S1_Timer:TimerUDB:status_tc\[1179]
Removing Lhs of wire \S1_Timer:TimerUDB:capture_out_reg_i\\D\[2953] = \S1_Timer:TimerUDB:capt_fifo_load\[1175]
Removing Lhs of wire \Color_Timer:TimerUDB:capture_last\\D\[2959] = zero[24]
Removing Lhs of wire \Color_Timer:TimerUDB:hwEnable_reg\\D\[2960] = \Color_Timer:TimerUDB:control_7\[1404]
Removing Lhs of wire \Color_Timer:TimerUDB:tc_reg_i\\D\[2961] = \Color_Timer:TimerUDB:status_tc\[1426]
Removing Lhs of wire \Color_Timer:TimerUDB:capture_out_reg_i\\D\[2962] = \Color_Timer:TimerUDB:capt_fifo_load\[1422]
Removing Lhs of wire \Color_Counter:CounterUDB:prevCapture\\D\[2965] = Net_988[1395]
Removing Lhs of wire \Color_Counter:CounterUDB:overflow_reg_i\\D\[2967] = \Color_Counter:CounterUDB:overflow\[1585]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow_reg_i\\D\[2968] = \Color_Counter:CounterUDB:underflow\[1588]
Removing Lhs of wire \Color_Counter:CounterUDB:tc_reg_i\\D\[2969] = \Color_Counter:CounterUDB:reload_tc\[1567]
Removing Lhs of wire \Color_Counter:CounterUDB:prevCompare\\D\[2970] = \Color_Counter:CounterUDB:cmp_out_i\[1593]
Removing Lhs of wire \Color_Counter:CounterUDB:cmp_out_reg_i\\D\[2971] = \Color_Counter:CounterUDB:cmp_out_i\[1593]
Removing Lhs of wire \Color_Counter:CounterUDB:count_stored_i\\D\[2972] = Net_1005[1599]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[2973] = Net_1374[1141]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[2974] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[1744]
Removing Lhs of wire Net_1379D[2975] = zero[24]
Removing Lhs of wire Net_1378D[2977] = zero[24]
Removing Lhs of wire \S2_Timer:TimerUDB:capture_last\\D\[2979] = Net_1348[1788]
Removing Lhs of wire \S2_Timer:TimerUDB:hwEnable_reg\\D\[2980] = \S2_Timer:TimerUDB:hwEnable\[1799]
Removing Lhs of wire \S2_Timer:TimerUDB:tc_reg_i\\D\[2981] = \S2_Timer:TimerUDB:status_tc\[1794]
Removing Lhs of wire \S2_Timer:TimerUDB:capture_out_reg_i\\D\[2982] = \S2_Timer:TimerUDB:capt_fifo_load\[1790]
Removing Lhs of wire \S3_Timer:TimerUDB:capture_last\\D\[2988] = Net_1089[2002]
Removing Lhs of wire \S3_Timer:TimerUDB:hwEnable_reg\\D\[2989] = \S3_Timer:TimerUDB:hwEnable\[2013]
Removing Lhs of wire \S3_Timer:TimerUDB:tc_reg_i\\D\[2990] = \S3_Timer:TimerUDB:status_tc\[2008]
Removing Lhs of wire \S3_Timer:TimerUDB:capture_out_reg_i\\D\[2991] = \S3_Timer:TimerUDB:capt_fifo_load\[2004]
Removing Lhs of wire \S4_Timer:TimerUDB:capture_last\\D\[2997] = Net_2238[2224]
Removing Lhs of wire \S4_Timer:TimerUDB:hwEnable_reg\\D\[2998] = \S4_Timer:TimerUDB:hwEnable\[2235]
Removing Lhs of wire \S4_Timer:TimerUDB:tc_reg_i\\D\[2999] = \S4_Timer:TimerUDB:status_tc\[2230]
Removing Lhs of wire \S4_Timer:TimerUDB:capture_out_reg_i\\D\[3000] = \S4_Timer:TimerUDB:capt_fifo_load\[2226]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:min_kill_reg\\D\[3006] = one[14]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:prevCapture\\D\[3007] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:trig_last\\D\[3008] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:ltch_kill_reg\\D\[3011] = one[14]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:prevCompare1\\D\[3014] = \RobotArm_Servo:PWMUDB:cmp1\[2475]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:prevCompare2\\D\[3015] = \RobotArm_Servo:PWMUDB:cmp2\[2478]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cmp1_status_reg\\D\[3016] = \RobotArm_Servo:PWMUDB:cmp1_status\[2476]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:cmp2_status_reg\\D\[3017] = \RobotArm_Servo:PWMUDB:cmp2_status\[2479]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:pwm_i_reg\\D\[3019] = \RobotArm_Servo:PWMUDB:pwm_i\[2576]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:pwm1_i_reg\\D\[3020] = \RobotArm_Servo:PWMUDB:pwm1_i\[2578]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:pwm2_i_reg\\D\[3021] = \RobotArm_Servo:PWMUDB:pwm2_i\[2580]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:tc_i_reg\\D\[3022] = \RobotArm_Servo:PWMUDB:status_2\[2470]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[3023] = Net_1365[1135]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[3024] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[2794]
Removing Lhs of wire Net_1370D[3025] = zero[24]
Removing Lhs of wire Net_1369D[3026] = zero[24]

------------------------------------------------------
Aliased 0 equations, 694 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_L:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_L:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_L:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_L:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_L:Cnt16:CounterUDB:status_1\
	OR \QuadDec_L:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_j\' (cost = 1):
\QuadDec_L:bQuadDec:A_j\ <= ((\QuadDec_L:bQuadDec:quad_A_delayed_0\ and \QuadDec_L:bQuadDec:quad_A_delayed_1\ and \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:A_k\' (cost = 3):
\QuadDec_L:bQuadDec:A_k\ <= ((not \QuadDec_L:bQuadDec:quad_A_delayed_0\ and not \QuadDec_L:bQuadDec:quad_A_delayed_1\ and not \QuadDec_L:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_j\' (cost = 1):
\QuadDec_L:bQuadDec:B_j\ <= ((\QuadDec_L:bQuadDec:quad_B_delayed_0\ and \QuadDec_L:bQuadDec:quad_B_delayed_1\ and \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:bQuadDec:B_k\' (cost = 3):
\QuadDec_L:bQuadDec:B_k\ <= ((not \QuadDec_L:bQuadDec:quad_B_delayed_0\ and not \QuadDec_L:bQuadDec:quad_B_delayed_1\ and not \QuadDec_L:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_L:Net_1151\' (cost = 0):
\QuadDec_L:Net_1151\ <= (not \QuadDec_L:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_L:Net_1287\' (cost = 0):
\QuadDec_L:Net_1287\ <= (not \QuadDec_L:Net_1264\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec_R:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec_R:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec_R:Cnt16:CounterUDB:reload_tc\' (cost = 2):
\QuadDec_R:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_R:Cnt16:CounterUDB:status_1\
	OR \QuadDec_R:Cnt16:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_j\' (cost = 1):
\QuadDec_R:bQuadDec:A_j\ <= ((\QuadDec_R:bQuadDec:quad_A_delayed_0\ and \QuadDec_R:bQuadDec:quad_A_delayed_1\ and \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:A_k\' (cost = 3):
\QuadDec_R:bQuadDec:A_k\ <= ((not \QuadDec_R:bQuadDec:quad_A_delayed_0\ and not \QuadDec_R:bQuadDec:quad_A_delayed_1\ and not \QuadDec_R:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_j\' (cost = 1):
\QuadDec_R:bQuadDec:B_j\ <= ((\QuadDec_R:bQuadDec:quad_B_delayed_0\ and \QuadDec_R:bQuadDec:quad_B_delayed_1\ and \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:bQuadDec:B_k\' (cost = 3):
\QuadDec_R:bQuadDec:B_k\ <= ((not \QuadDec_R:bQuadDec:quad_B_delayed_0\ and not \QuadDec_R:bQuadDec:quad_B_delayed_1\ and not \QuadDec_R:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1151\' (cost = 0):
\QuadDec_R:Net_1151\ <= (not \QuadDec_R:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec_R:Net_1287\' (cost = 0):
\QuadDec_R:Net_1287\ <= (not \QuadDec_R:Net_1264\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:cmp1\' (cost = 0):
\PWM_Motor:PWMUDB:cmp1\ <= (\PWM_Motor:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:cmp2\' (cost = 0):
\PWM_Motor:PWMUDB:cmp2\ <= (\PWM_Motor:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Motor:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\S1_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1342 and \S1_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\S1_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1342 and \S1_Timer:TimerUDB:capture_last\ and \S1_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:hwEnable\' (cost = 2):
\S1_Timer:TimerUDB:hwEnable\ <= ((\S1_Timer:TimerUDB:control_7\ and Net_1342));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:status_tc\' (cost = 3):
\S1_Timer:TimerUDB:status_tc\ <= ((\S1_Timer:TimerUDB:run_mode\ and \S1_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN6_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_0' (cost = 0):
add_vv_vv_MODGEN_8_0 <= (not MODIN6_0);

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN6_1 and not MODIN7_1)
	OR (MODIN6_1 and MODIN7_1));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN6_0 and not MODIN7_0)
	OR (MODIN6_0 and MODIN7_0));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 4):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\' (cost = 60):
\S1_Timer:TimerUDB:sIntCapCount:MODULE_7:g1:a0:xeq\ <= ((not MODIN6_1 and not MODIN6_0 and not MODIN7_1 and not MODIN7_0)
	OR (not MODIN6_1 and not MODIN7_1 and MODIN6_0 and MODIN7_0)
	OR (not MODIN6_0 and not MODIN7_0 and MODIN6_1 and MODIN7_1)
	OR (MODIN6_1 and MODIN6_0 and MODIN7_1 and MODIN7_0));

Note:  Expanding virtual equation for '\Color_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Color_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Timer:TimerUDB:status_tc\' (cost = 3):
\Color_Timer:TimerUDB:status_tc\ <= ((\Color_Timer:TimerUDB:run_mode\ and \Color_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_rising\' (cost = 2):
\Color_Counter:CounterUDB:capt_rising\ <= ((not \Color_Counter:CounterUDB:prevCapture\ and Net_988));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_falling\' (cost = 1):
\Color_Counter:CounterUDB:capt_falling\ <= ((not Net_988 and \Color_Counter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Color_Counter:CounterUDB:capt_either_edge\ <= ((not Net_988 and \Color_Counter:CounterUDB:prevCapture\)
	OR (not \Color_Counter:CounterUDB:prevCapture\ and Net_988));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:overflow\' (cost = 0):
\Color_Counter:CounterUDB:overflow\ <= (\Color_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:underflow\' (cost = 0):
\Color_Counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:overflow_status\' (cost = 1):
\Color_Counter:CounterUDB:overflow_status\ <= ((not \Color_Counter:CounterUDB:overflow_reg_i\ and \Color_Counter:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:underflow_status\' (cost = 0):
\Color_Counter:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:counter_enable\' (cost = 1):
\Color_Counter:CounterUDB:counter_enable\ <= ((not \Color_Counter:CounterUDB:disable_run_i\ and \Color_Counter:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\S2_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1348 and \S2_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\S2_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1348 and \S2_Timer:TimerUDB:capture_last\ and \S2_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:hwEnable\' (cost = 2):
\S2_Timer:TimerUDB:hwEnable\ <= ((\S2_Timer:TimerUDB:control_7\ and Net_1348));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:status_tc\' (cost = 3):
\S2_Timer:TimerUDB:status_tc\ <= ((\S2_Timer:TimerUDB:run_mode\ and \S2_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_10_0' (cost = 0):
add_vv_vv_MODGEN_10_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN9_1 and not MODIN10_1)
	OR (MODIN9_1 and MODIN10_1));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN9_0 and not MODIN10_0)
	OR (MODIN9_0 and MODIN10_0));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\' (cost = 4):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:gx:u0:eq_1\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0)
	OR (not MODIN9_1 and not MODIN10_1 and MODIN9_0 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_0 and MODIN9_1 and MODIN10_1)
	OR (MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\' (cost = 60):
\S2_Timer:TimerUDB:sIntCapCount:MODULE_9:g1:a0:xeq\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0)
	OR (not MODIN9_1 and not MODIN10_1 and MODIN9_0 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_0 and MODIN9_1 and MODIN10_1)
	OR (MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\S3_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_1089 and \S3_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\S3_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_1089 and \S3_Timer:TimerUDB:capture_last\ and \S3_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:hwEnable\' (cost = 2):
\S3_Timer:TimerUDB:hwEnable\ <= ((\S3_Timer:TimerUDB:control_7\ and Net_1089));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:status_tc\' (cost = 3):
\S3_Timer:TimerUDB:status_tc\ <= ((\S3_Timer:TimerUDB:run_mode\ and \S3_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\S3_Timer:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN12_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_0' (cost = 0):
add_vv_vv_MODGEN_12_0 <= (not MODIN12_0);

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ <= ((not MODIN12_1 and not MODIN13_1)
	OR (MODIN12_1 and MODIN13_1));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ <= ((not MODIN12_0 and not MODIN13_0)
	OR (MODIN12_0 and MODIN13_0));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\' (cost = 4):
\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0)
	OR (not MODIN12_1 and not MODIN13_1 and MODIN12_0 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_0 and MODIN12_1 and MODIN13_1)
	OR (MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\' (cost = 60):
\S3_Timer:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ <= ((not MODIN12_1 and not MODIN12_0 and not MODIN13_1 and not MODIN13_0)
	OR (not MODIN12_1 and not MODIN13_1 and MODIN12_0 and MODIN13_0)
	OR (not MODIN12_0 and not MODIN13_0 and MODIN12_1 and MODIN13_1)
	OR (MODIN12_1 and MODIN12_0 and MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\S4_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_2238 and \S4_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\S4_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_2238 and \S4_Timer:TimerUDB:capture_last\ and \S4_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:hwEnable\' (cost = 2):
\S4_Timer:TimerUDB:hwEnable\ <= ((\S4_Timer:TimerUDB:control_7\ and Net_2238));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:status_tc\' (cost = 3):
\S4_Timer:TimerUDB:status_tc\ <= ((\S4_Timer:TimerUDB:run_mode\ and \S4_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ <= ((not \S4_Timer:TimerUDB:control_1\ and not \S4_Timer:TimerUDB:int_capt_count_1\)
	OR (\S4_Timer:TimerUDB:control_1\ and \S4_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ <= ((not \S4_Timer:TimerUDB:control_0\ and not \S4_Timer:TimerUDB:int_capt_count_0\)
	OR (\S4_Timer:TimerUDB:control_0\ and \S4_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\' (cost = 4):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ <= ((not \S4_Timer:TimerUDB:control_1\ and not \S4_Timer:TimerUDB:control_0\ and not \S4_Timer:TimerUDB:int_capt_count_1\ and not \S4_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S4_Timer:TimerUDB:control_1\ and not \S4_Timer:TimerUDB:int_capt_count_1\ and \S4_Timer:TimerUDB:control_0\ and \S4_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S4_Timer:TimerUDB:control_0\ and not \S4_Timer:TimerUDB:int_capt_count_0\ and \S4_Timer:TimerUDB:control_1\ and \S4_Timer:TimerUDB:int_capt_count_1\)
	OR (\S4_Timer:TimerUDB:control_1\ and \S4_Timer:TimerUDB:control_0\ and \S4_Timer:TimerUDB:int_capt_count_1\ and \S4_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\' (cost = 60):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ <= ((not \S4_Timer:TimerUDB:control_1\ and not \S4_Timer:TimerUDB:control_0\ and not \S4_Timer:TimerUDB:int_capt_count_1\ and not \S4_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S4_Timer:TimerUDB:control_1\ and not \S4_Timer:TimerUDB:int_capt_count_1\ and \S4_Timer:TimerUDB:control_0\ and \S4_Timer:TimerUDB:int_capt_count_0\)
	OR (not \S4_Timer:TimerUDB:control_0\ and not \S4_Timer:TimerUDB:int_capt_count_0\ and \S4_Timer:TimerUDB:control_1\ and \S4_Timer:TimerUDB:int_capt_count_1\)
	OR (\S4_Timer:TimerUDB:control_1\ and \S4_Timer:TimerUDB:control_0\ and \S4_Timer:TimerUDB:int_capt_count_1\ and \S4_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\S4_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\' (cost = 0):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ <= (not \S4_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:cmp1\' (cost = 0):
\RobotArm_Servo:PWMUDB:cmp1\ <= (\RobotArm_Servo:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:cmp2\' (cost = 0):
\RobotArm_Servo:PWMUDB:cmp2\ <= (\RobotArm_Servo:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RobotArm_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_0\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_0\ <= (not \RobotArm_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RobotArm_Servo:PWMUDB:dith_count_1\ and \RobotArm_Servo:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\QuadDec_L:Net_1248\' (cost = 2):
\QuadDec_L:Net_1248\ <= ((not \QuadDec_L:Net_1264\ and \QuadDec_L:Net_1275\));

Note:  Expanding virtual equation for '\QuadDec_R:Net_1248\' (cost = 2):
\QuadDec_R:Net_1248\ <= ((not \QuadDec_R:Net_1264\ and \QuadDec_R:Net_1275\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Motor:PWMUDB:dith_count_0\ and \PWM_Motor:PWMUDB:dith_count_1\)
	OR (not \PWM_Motor:PWMUDB:dith_count_1\ and \PWM_Motor:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_8_1' (cost = 8):
add_vv_vv_MODGEN_8_1 <= ((not MODIN6_0 and MODIN6_1)
	OR (not MODIN6_1 and MODIN6_0));

Note:  Expanding virtual equation for '\Color_Counter:CounterUDB:reload_tc\' (cost = 0):
\Color_Counter:CounterUDB:reload_tc\ <= (\Color_Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_10_1' (cost = 8):
add_vv_vv_MODGEN_10_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_12_1' (cost = 8):
add_vv_vv_MODGEN_12_1 <= ((not MODIN12_0 and MODIN12_1)
	OR (not MODIN12_1 and MODIN12_0));

Note:  Expanding virtual equation for '\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\' (cost = 8):
\S4_Timer:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ <= ((not \S4_Timer:TimerUDB:int_capt_count_0\ and \S4_Timer:TimerUDB:int_capt_count_1\)
	OR (not \S4_Timer:TimerUDB:int_capt_count_1\ and \S4_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_1\' (cost = 2):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:s_1\ <= ((not \RobotArm_Servo:PWMUDB:dith_count_0\ and \RobotArm_Servo:PWMUDB:dith_count_1\)
	OR (not \RobotArm_Servo:PWMUDB:dith_count_1\ and \RobotArm_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_1315 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_1315 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_1315 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_1315 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_1315 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 156 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec_L:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec_R:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM_Motor:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motor:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \Color_Timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \Color_Counter:CounterUDB:underflow_status\ to zero
Aliasing \Color_Counter:CounterUDB:underflow\ to zero
Aliasing \RobotArm_Servo:PWMUDB:final_capture\ to zero
Aliasing \RobotArm_Servo:PWMUDB:pwm_i\ to zero
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Motor:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RobotArm_Servo:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \QuadDec_L:Cnt16:CounterUDB:hwCapture\[38] = zero[24]
Removing Lhs of wire \QuadDec_R:Cnt16:CounterUDB:hwCapture\[233] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_capture\[499] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:pwm_i\[581] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[760] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[770] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[780] = zero[24]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[896] = \UART:BUART:rx_bitclk\[944]
Removing Lhs of wire \UART:BUART:rx_status_0\[995] = zero[24]
Removing Lhs of wire \UART:BUART:rx_status_6\[1004] = zero[24]
Removing Lhs of wire \S1_Timer:TimerUDB:trig_reg\[1252] = \S1_Timer:TimerUDB:timer_enable\[1176]
Removing Lhs of wire \Color_Timer:TimerUDB:capt_fifo_load\[1422] = zero[24]
Removing Lhs of wire \Color_Timer:TimerUDB:trig_reg\[1438] = \Color_Timer:TimerUDB:timer_enable\[1423]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow_status\[1571] = zero[24]
Removing Lhs of wire \Color_Counter:CounterUDB:underflow\[1588] = zero[24]
Removing Lhs of wire \S2_Timer:TimerUDB:trig_reg\[1867] = \S2_Timer:TimerUDB:timer_enable\[1791]
Removing Lhs of wire \S3_Timer:TimerUDB:trig_reg\[2081] = \S3_Timer:TimerUDB:timer_enable\[2005]
Removing Lhs of wire \S4_Timer:TimerUDB:trig_reg\[2303] = \S4_Timer:TimerUDB:timer_enable\[2227]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:final_capture\[2494] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:pwm_i\[2576] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\[2755] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\[2765] = zero[24]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\[2775] = zero[24]
Removing Lhs of wire \PWM_Motor:PWMUDB:runmode_enable\\D\[2907] = \PWM_Motor:PWMUDB:control_7\[420]
Removing Lhs of wire \PWM_Motor:PWMUDB:final_kill_reg\\D\[2916] = zero[24]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2928] = \UART:BUART:tx_ctrl_mark_last\[887]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2940] = zero[24]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2941] = zero[24]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2943] = zero[24]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2944] = \UART:BUART:rx_markspace_pre\[1008]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2949] = \UART:BUART:rx_parity_bit\[1014]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:runmode_enable\\D\[3009] = \RobotArm_Servo:PWMUDB:control_7\[2415]
Removing Lhs of wire \RobotArm_Servo:PWMUDB:final_kill_reg\\D\[3018] = zero[24]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_1315 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_1315 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj" -dcpsoc3 Test_01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 14s.565ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 25 October 2019 05:57:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=R:\Year 03\ECE3091 - Engineering Design\Codes\Version_03\Version_03\Test_01.cydsn\Test_01.cyprj -d CY8C5888LTI-LP097 Test_01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motor:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RobotArm_Servo:PWMUDB:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \QuadDec_L:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec_R:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motor:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Color_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Color_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Color_Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: Net_1379 from registered to combinatorial
    Converted constant MacroCell: Net_1378 from registered to combinatorial
    Converted constant MacroCell: \RobotArm_Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RobotArm_Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RobotArm_Servo:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RobotArm_Servo:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1370 from registered to combinatorial
    Converted constant MacroCell: Net_1369 from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clk2'. Fanout=1, Signal=Net_1295
    Digital Clock 1: Automatic-assigning  clock 'clk1'. Fanout=6, Signal=Net_23
    Digital Clock 2: Automatic-assigning  clock 'clk3'. Fanout=4, Signal=Net_1351
    Digital Clock 3: Automatic-assigning  clock 'clk6'. Fanout=2, Signal=Net_1356
    Digital Clock 4: Automatic-assigning  clock 'clk4'. Fanout=4, Signal=Net_20
    Digital Clock 5: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'clk5'. Fanout=4, Signal=Net_1033
    Digital Clock 7: Automatic-assigning  clock 'clk7'. Fanout=2, Signal=Net_1366
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_L:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec_R:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: clk1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Motor:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk2, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \S1_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk3, EnableOut: Constant 1
    UDB Clk/Enable \S1_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk3, EnableOut: Constant 1
    UDB Clk/Enable \Color_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk5, EnableOut: Constant 1
    UDB Clk/Enable \Color_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk5, EnableOut: Constant 1
    UDB Clk/Enable \Color_Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk5, EnableOut: Constant 1
    UDB Clk/Enable \Color_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk5, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: clk7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk7, EnableOut: Constant 1
    UDB Clk/Enable \S2_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk3, EnableOut: Constant 1
    UDB Clk/Enable \S2_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk3, EnableOut: Constant 1
    UDB Clk/Enable \S3_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk4, EnableOut: Constant 1
    UDB Clk/Enable \S3_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk4, EnableOut: Constant 1
    UDB Clk/Enable \S4_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk4, EnableOut: Constant 1
    UDB Clk/Enable \S4_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clk4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk4, EnableOut: Constant 1
    UDB Clk/Enable \RobotArm_Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clk6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk6, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: clk7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clk7, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: GREEN_LED(0)

Info: plm.M0038: The pin named Forward_L(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \QuadDec_R:Net_1264\, Duplicate of \QuadDec_R:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_R:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Net_1264\ (fanout=2)

    Removing \QuadDec_L:Net_1264\, Duplicate of \QuadDec_L:Cnt16:CounterUDB:prevCompare\ 
    MacroCell: Name=\QuadDec_L:Net_1264\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Net_1264\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PhaseA_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseA_L(0)__PA ,
            fb => Net_11 ,
            pad => PhaseA_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PhaseB_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseB_L(0)__PA ,
            fb => Net_12 ,
            pad => PhaseB_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PhaseA_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseA_R(0)__PA ,
            fb => Net_13 ,
            pad => PhaseA_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PhaseB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PhaseB_R(0)__PA ,
            fb => Net_14 ,
            pad => PhaseB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_R(0)__PA ,
            pin_input => Net_826 ,
            pad => PWM_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_1315 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_1310 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_L(0)__PA ,
            pin_input => Net_1147 ,
            pad => PWM_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Forward_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Forward_L(0)__PA ,
            pad => Forward_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Backward_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Backward_L(0)__PA ,
            pad => Backward_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Forwad_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Forwad_R(0)__PA ,
            pad => Forwad_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Backward_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Backward_R(0)__PA ,
            pad => Backward_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = limitSW_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => limitSW_1(0)__PA ,
            fb => Net_1365 ,
            pad => limitSW_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = limitSW_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => limitSW_2(0)__PA ,
            fb => Net_1374 ,
            pad => limitSW_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1_Echo(0)__PA ,
            fb => Net_1342 ,
            pad => S1_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1_Trigger(0)__PA ,
            fb => Net_1335 ,
            pad => S1_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN_LED(0)__PA ,
            pad => GREEN_LED(0)_PAD );

    Pin : Name = Flicker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Flicker(0)__PA ,
            pin_input => Net_1238 ,
            pad => Flicker(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ColorS_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ColorS_Out(0)__PA ,
            fb => Net_1005 ,
            pad => ColorS_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S0(0)__PA ,
            pad => Color_S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S1(0)__PA ,
            pad => Color_S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S2(0)__PA ,
            pad => Color_S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_S3(0)__PA ,
            pad => Color_S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Color_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Color_LED(0)__PA ,
            pad => Color_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2_Echo(0)__PA ,
            fb => Net_1348 ,
            pad => S2_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2_Trigger(0)__PA ,
            fb => Net_1347 ,
            pad => S2_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3_Trigger(0)__PA ,
            fb => Net_1115 ,
            pad => S3_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3_Echo(0)__PA ,
            fb => Net_1089 ,
            pad => S3_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IR_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => IR_Out(0)__PA ,
            pad => IR_Out(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S4_Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S4_Echo(0)__PA ,
            fb => Net_2238 ,
            pad => S4_Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S4_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S4_Trigger(0)__PA ,
            fb => Net_22 ,
            pad => S4_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rack(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rack(0)__PA ,
            pin_input => Net_1280 ,
            pad => Rack(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Gripper(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Gripper(0)__PA ,
            pin_input => Net_1281 ,
            pad => Gripper(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Base_Selector(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Base_Selector(0)__PA ,
            pad => Base_Selector(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE_LED(0)__PA ,
            pad => BLUE_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * \PWM_Motor:PWMUDB:tc_i\
        );
        Output = \PWM_Motor:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1310, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1310 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1315 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\S1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\
        );
        Output = \S1_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\S1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:run_mode\ * \S1_Timer:TimerUDB:per_zero\
        );
        Output = \S1_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Color_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\
        );
        Output = \Color_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988 * !\Color_Counter:CounterUDB:prevCapture\
        );
        Output = \Color_Counter:CounterUDB:hwCapture\ (fanout=3)

    MacroCell: Name=\Color_Counter:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1034 * !\Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\ * 
              !\Color_Counter:CounterUDB:prevCompare\
        );
        Output = \Color_Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:control_7\ * 
              !\Color_Counter:CounterUDB:disable_run_i\ * 
              !\Color_Counter:CounterUDB:count_stored_i\ * Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\S2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\
        );
        Output = \S2_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\S2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:run_mode\ * \S2_Timer:TimerUDB:per_zero\
        );
        Output = \S2_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\S3_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\
        );
        Output = \S3_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\S3_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S3_Timer:TimerUDB:run_mode\ * \S3_Timer:TimerUDB:per_zero\
        );
        Output = \S3_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\S4_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\
        );
        Output = \S4_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\S4_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S4_Timer:TimerUDB:run_mode\ * \S4_Timer:TimerUDB:per_zero\
        );
        Output = \S4_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\RobotArm_Servo:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:runmode_enable\ * 
              \RobotArm_Servo:PWMUDB:tc_i\
        );
        Output = \RobotArm_Servo:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=8)

    MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)

    MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)

    MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:control_7\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare1\ * \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Motor:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare2\ * \PWM_Motor:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1147, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = Net_1147 (fanout=1)

    MacroCell: Name=Net_826, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp2_less\
        );
        Output = Net_826 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1315 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1315 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1315
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1315 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1315 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1315
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\S1_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1342
        );
        Output = \S1_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\S1_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:control_7\ * Net_1342
        );
        Output = \S1_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN6_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_0 * 
              MODIN7_1
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_0 * 
              !MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN6_1 * MODIN6_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + Net_1335 * MODIN6_1
        );
        Output = MODIN6_1 (fanout=3)

    MacroCell: Name=MODIN6_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * !MODIN6_1 * 
              MODIN7_1
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_1 * 
              !MODIN7_1
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN6_0
            + Net_1335 * MODIN6_0
        );
        Output = MODIN6_0 (fanout=3)

    MacroCell: Name=\S1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * !MODIN6_1 * 
              !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * !MODIN6_1 * 
              MODIN6_0 * !MODIN7_1 * MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_1 * 
              !MODIN6_0 * MODIN7_1 * !MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_1 * 
              MODIN6_0 * MODIN7_1 * MODIN7_0
        );
        Output = \S1_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\S1_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S1_Timer:TimerUDB:control_7\ * Net_1342 * 
              !\S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_1342 * 
              !\S1_Timer:TimerUDB:run_mode\ * !Net_1335 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_1342 * 
              !\S1_Timer:TimerUDB:per_zero\ * !Net_1335 * 
              !\S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\S1_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S1_Timer:TimerUDB:timer_enable\ * \S1_Timer:TimerUDB:run_mode\ * 
              \S1_Timer:TimerUDB:per_zero\ * !Net_1335
            + !Net_1335 * \S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Color_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:control_7\
        );
        Output = \Color_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Color_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:timer_enable\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:run_mode\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:per_zero\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\Color_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Color_Timer:TimerUDB:timer_enable\ * 
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\ * !Net_1034
            + !Net_1034 * \Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988
        );
        Output = \Color_Counter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1034 * \Color_Counter:CounterUDB:disable_run_i\
            + !Net_1034 * \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\Color_Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Color_Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Color_Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1374
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1392, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_2:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1392 (fanout=1)

    MacroCell: Name=Net_1381, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1381 (fanout=1)

    MacroCell: Name=\S2_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1348
        );
        Output = \S2_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\S2_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1348
        );
        Output = \S2_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN9_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_0 * 
              MODIN10_1
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_0 * 
              !MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * MODIN9_1 * MODIN9_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * MODIN9_1 * MODIN10_1 * 
              !MODIN10_0
            + Net_1347 * MODIN9_1
        );
        Output = MODIN9_1 (fanout=3)

    MacroCell: Name=MODIN9_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * !MODIN9_1 * 
              MODIN10_1
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_1 * 
              !MODIN10_1
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * MODIN9_0
            + Net_1347 * MODIN9_0
        );
        Output = MODIN9_0 (fanout=3)

    MacroCell: Name=\S2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * !MODIN9_1 * 
              !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * !MODIN9_1 * 
              MODIN9_0 * !MODIN10_1 * MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_1 * 
              !MODIN9_0 * MODIN10_1 * !MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_1 * 
              MODIN9_0 * MODIN10_1 * MODIN10_0
        );
        Output = \S2_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\S2_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1348 * 
              !\S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1348 * 
              !\S2_Timer:TimerUDB:run_mode\ * !Net_1347 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1348 * 
              !\S2_Timer:TimerUDB:per_zero\ * !Net_1347 * 
              !\S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\S2_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S2_Timer:TimerUDB:timer_enable\ * \S2_Timer:TimerUDB:run_mode\ * 
              \S2_Timer:TimerUDB:per_zero\ * !Net_1347
            + !Net_1347 * \S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\S3_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1089
        );
        Output = \S3_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\S3_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S3_Timer:TimerUDB:control_7\ * Net_1089
        );
        Output = \S3_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=MODIN12_1, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_0 * 
              MODIN13_1
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_0 * 
              !MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * MODIN12_1 * MODIN12_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * MODIN12_1 * MODIN13_1 * 
              !MODIN13_0
            + Net_1115 * MODIN12_1
        );
        Output = MODIN12_1 (fanout=3)

    MacroCell: Name=MODIN12_0, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * !MODIN12_1 * 
              MODIN13_1
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_1 * 
              !MODIN13_1
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * MODIN12_0
            + Net_1115 * MODIN12_0
        );
        Output = MODIN12_0 (fanout=3)

    MacroCell: Name=\S3_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * !MODIN12_1 * 
              !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * !MODIN12_1 * 
              MODIN12_0 * !MODIN13_1 * MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_1 * 
              !MODIN12_0 * MODIN13_1 * !MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_1 * 
              MODIN12_0 * MODIN13_1 * MODIN13_0
        );
        Output = \S3_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\S3_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S3_Timer:TimerUDB:control_7\ * Net_1089 * 
              !\S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * 
              !\S3_Timer:TimerUDB:trig_disable\
            + \S3_Timer:TimerUDB:control_7\ * Net_1089 * 
              !\S3_Timer:TimerUDB:run_mode\ * !Net_1115 * 
              !\S3_Timer:TimerUDB:trig_disable\
            + \S3_Timer:TimerUDB:control_7\ * Net_1089 * 
              !\S3_Timer:TimerUDB:per_zero\ * !Net_1115 * 
              !\S3_Timer:TimerUDB:trig_disable\
        );
        Output = \S3_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\S3_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S3_Timer:TimerUDB:timer_enable\ * \S3_Timer:TimerUDB:run_mode\ * 
              \S3_Timer:TimerUDB:per_zero\ * !Net_1115
            + !Net_1115 * \S3_Timer:TimerUDB:trig_disable\
        );
        Output = \S3_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\S4_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2238
        );
        Output = \S4_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\S4_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S4_Timer:TimerUDB:control_7\ * Net_2238
        );
        Output = \S4_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\S4_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \S4_Timer:TimerUDB:control_1\ * !\S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\
            + \S4_Timer:TimerUDB:control_1\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + !\S4_Timer:TimerUDB:control_0\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + \S4_Timer:TimerUDB:int_capt_count_1\ * Net_22
        );
        Output = \S4_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\S4_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\S4_Timer:TimerUDB:control_1\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22
            + \S4_Timer:TimerUDB:control_1\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              !\S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22
            + \S4_Timer:TimerUDB:control_0\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * !Net_22
            + !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + Net_22 * \S4_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S4_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\S4_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\S4_Timer:TimerUDB:control_1\ * !\S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              !\S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              !\S4_Timer:TimerUDB:int_capt_count_0\
            + !\S4_Timer:TimerUDB:control_1\ * \S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              !\S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + \S4_Timer:TimerUDB:control_1\ * !\S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              !\S4_Timer:TimerUDB:int_capt_count_0\
            + \S4_Timer:TimerUDB:control_1\ * \S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S4_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\S4_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S4_Timer:TimerUDB:control_7\ * Net_2238 * 
              !\S4_Timer:TimerUDB:timer_enable\ * !Net_22 * 
              !\S4_Timer:TimerUDB:trig_disable\
            + \S4_Timer:TimerUDB:control_7\ * Net_2238 * 
              !\S4_Timer:TimerUDB:run_mode\ * !Net_22 * 
              !\S4_Timer:TimerUDB:trig_disable\
            + \S4_Timer:TimerUDB:control_7\ * Net_2238 * 
              !\S4_Timer:TimerUDB:per_zero\ * !Net_22 * 
              !\S4_Timer:TimerUDB:trig_disable\
        );
        Output = \S4_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\S4_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S4_Timer:TimerUDB:timer_enable\ * \S4_Timer:TimerUDB:run_mode\ * 
              \S4_Timer:TimerUDB:per_zero\ * !Net_22
            + !Net_22 * \S4_Timer:TimerUDB:trig_disable\
        );
        Output = \S4_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\RobotArm_Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:control_7\
        );
        Output = \RobotArm_Servo:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\RobotArm_Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:cmp1_less\
        );
        Output = \RobotArm_Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RobotArm_Servo:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:cmp2_less\
        );
        Output = \RobotArm_Servo:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\RobotArm_Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RobotArm_Servo:PWMUDB:prevCompare1\ * 
              \RobotArm_Servo:PWMUDB:cmp1_less\
        );
        Output = \RobotArm_Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\RobotArm_Servo:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RobotArm_Servo:PWMUDB:prevCompare2\ * 
              \RobotArm_Servo:PWMUDB:cmp2_less\
        );
        Output = \RobotArm_Servo:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)

    MacroCell: Name=Net_1280, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:runmode_enable\ * 
              \RobotArm_Servo:PWMUDB:cmp1_less\
        );
        Output = Net_1280 (fanout=1)

    MacroCell: Name=Net_1281, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:runmode_enable\ * 
              \RobotArm_Servo:PWMUDB:cmp2_less\
        );
        Output = Net_1281 (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1365
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_L:Net_1251\ ,
            cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_23 ,
            cs_addr_2 => \QuadDec_R:Net_1251\ ,
            cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1295 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1295 ,
            cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motor:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Motor:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ ,
            chain_in => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1351 ,
            cs_addr_2 => Net_1335 ,
            cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
            f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \S1_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1351 ,
            cs_addr_2 => Net_1335 ,
            cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
            f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \S1_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \S1_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \S1_Timer:TimerUDB:status_2\ ,
            chain_in => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \S1_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Color_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => Net_1034 ,
            cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
            chain_out => \Color_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Color_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Color_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => Net_1034 ,
            cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Color_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Color_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Color_Timer:TimerUDB:status_2\ ,
            chain_in => \Color_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            chain_out => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Color_Counter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1033 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
            f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
            ce0_comb => \Color_Counter:CounterUDB:per_equal\ ,
            z0_comb => \Color_Counter:CounterUDB:status_1\ ,
            cl1_comb => \Color_Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Color_Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Color_Counter:CounterUDB:status_5\ ,
            chain_in => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Color_Counter:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1351 ,
            cs_addr_2 => Net_1347 ,
            cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
            f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \S2_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1351 ,
            cs_addr_2 => Net_1347 ,
            cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
            f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \S2_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \S2_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \S2_Timer:TimerUDB:status_2\ ,
            chain_in => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \S2_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\S3_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_20 ,
            cs_addr_2 => Net_1115 ,
            cs_addr_1 => \S3_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S3_Timer:TimerUDB:per_zero\ ,
            f0_load => \S3_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \S3_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \S3_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\S3_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_20 ,
            cs_addr_2 => Net_1115 ,
            cs_addr_1 => \S3_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S3_Timer:TimerUDB:per_zero\ ,
            f0_load => \S3_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \S3_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \S3_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \S3_Timer:TimerUDB:status_2\ ,
            chain_in => \S3_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \S3_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\S4_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_20 ,
            cs_addr_2 => Net_22 ,
            cs_addr_1 => \S4_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S4_Timer:TimerUDB:per_zero\ ,
            f0_load => \S4_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \S4_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \S4_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\S4_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_20 ,
            cs_addr_2 => Net_22 ,
            cs_addr_1 => \S4_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \S4_Timer:TimerUDB:per_zero\ ,
            f0_load => \S4_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \S4_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \S4_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \S4_Timer:TimerUDB:status_2\ ,
            chain_in => \S4_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \S4_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\RobotArm_Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1356 ,
            cs_addr_2 => \RobotArm_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \RobotArm_Servo:PWMUDB:runmode_enable\ ,
            chain_out => \RobotArm_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RobotArm_Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RobotArm_Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1356 ,
            cs_addr_2 => \RobotArm_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \RobotArm_Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \RobotArm_Servo:PWMUDB:cmp1_less\ ,
            z0_comb => \RobotArm_Servo:PWMUDB:tc_i\ ,
            cl1_comb => \RobotArm_Servo:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \RobotArm_Servo:PWMUDB:status_3\ ,
            chain_in => \RobotArm_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RobotArm_Servo:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Status_Reg_1:sts:sts_reg\
        PORT MAP (
            status_0 => Net_1381 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\Status_Reg_2:sts:sts_reg\
        PORT MAP (
            status_0 => Net_1392 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_L:Net_1260\ ,
            clock => Net_23 ,
            status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_23 ,
            status_3 => \QuadDec_L:bQuadDec:error\ ,
            status_2 => \QuadDec_L:Net_1260\ ,
            status_1 => \QuadDec_L:Net_611\ ,
            status_0 => \QuadDec_L:Net_530\ ,
            interrupt => Net_5 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \QuadDec_R:Net_1260\ ,
            clock => Net_23 ,
            status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
            status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_23 ,
            status_3 => \QuadDec_R:bQuadDec:error\ ,
            status_2 => \QuadDec_R:Net_1260\ ,
            status_1 => \QuadDec_R:Net_611\ ,
            status_0 => \QuadDec_R:Net_530\ ,
            interrupt => Net_10 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Motor:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1295 ,
            status_3 => \PWM_Motor:PWMUDB:status_3\ ,
            status_2 => \PWM_Motor:PWMUDB:status_2\ ,
            status_1 => \PWM_Motor:PWMUDB:status_1\ ,
            status_0 => \PWM_Motor:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\S1_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1335 ,
            clock => Net_1351 ,
            status_3 => \S1_Timer:TimerUDB:status_3\ ,
            status_2 => \S1_Timer:TimerUDB:status_2\ ,
            status_1 => \S1_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \S1_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1340 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Color_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1034 ,
            clock => Net_1033 ,
            status_3 => \Color_Timer:TimerUDB:status_3\ ,
            status_2 => \Color_Timer:TimerUDB:status_2\ ,
            status_0 => \Color_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_988 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Color_Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_1034 ,
            clock => Net_1033 ,
            status_6 => \Color_Counter:CounterUDB:status_6\ ,
            status_5 => \Color_Counter:CounterUDB:status_5\ ,
            status_4 => \Color_Counter:CounterUDB:hwCapture\ ,
            status_2 => \Color_Counter:CounterUDB:overflow_status\ ,
            status_1 => \Color_Counter:CounterUDB:status_1\ ,
            status_0 => \Color_Counter:CounterUDB:status_0\ ,
            interrupt => Net_1036 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\S2_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1347 ,
            clock => Net_1351 ,
            status_3 => \S2_Timer:TimerUDB:status_3\ ,
            status_2 => \S2_Timer:TimerUDB:status_2\ ,
            status_1 => \S2_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \S2_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1334 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\S3_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1115 ,
            clock => Net_20 ,
            status_3 => \S3_Timer:TimerUDB:status_3\ ,
            status_2 => \S3_Timer:TimerUDB:status_2\ ,
            status_1 => \S3_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \S3_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1072 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\S4_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_22 ,
            clock => Net_20 ,
            status_3 => \S4_Timer:TimerUDB:status_3\ ,
            status_2 => \S4_Timer:TimerUDB:status_2\ ,
            status_1 => \S4_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \S4_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1152 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RobotArm_Servo:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1356 ,
            status_3 => \RobotArm_Servo:PWMUDB:status_3\ ,
            status_2 => \RobotArm_Servo:PWMUDB:status_2\ ,
            status_1 => \RobotArm_Servo:PWMUDB:status_1\ ,
            status_0 => \RobotArm_Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_23 ,
            control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_23 ,
            control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Motor:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1295 ,
            control_7 => \PWM_Motor:PWMUDB:control_7\ ,
            control_6 => \PWM_Motor:PWMUDB:control_6\ ,
            control_5 => \PWM_Motor:PWMUDB:control_5\ ,
            control_4 => \PWM_Motor:PWMUDB:control_4\ ,
            control_3 => \PWM_Motor:PWMUDB:control_3\ ,
            control_2 => \PWM_Motor:PWMUDB:control_2\ ,
            control_1 => \PWM_Motor:PWMUDB:control_1\ ,
            control_0 => \PWM_Motor:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\S1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1351 ,
            control_7 => \S1_Timer:TimerUDB:control_7\ ,
            control_6 => \S1_Timer:TimerUDB:control_6\ ,
            control_5 => \S1_Timer:TimerUDB:control_5\ ,
            control_4 => \S1_Timer:TimerUDB:control_4\ ,
            control_3 => \S1_Timer:TimerUDB:control_3\ ,
            control_2 => \S1_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN7_1 ,
            control_0 => MODIN7_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Color_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1033 ,
            control_7 => \Color_Timer:TimerUDB:control_7\ ,
            control_6 => \Color_Timer:TimerUDB:control_6\ ,
            control_5 => \Color_Timer:TimerUDB:control_5\ ,
            control_4 => \Color_Timer:TimerUDB:control_4\ ,
            control_3 => \Color_Timer:TimerUDB:control_3\ ,
            control_2 => \Color_Timer:TimerUDB:control_2\ ,
            control_1 => \Color_Timer:TimerUDB:control_1\ ,
            control_0 => \Color_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1033 ,
            control_7 => \Color_Counter:CounterUDB:control_7\ ,
            control_6 => \Color_Counter:CounterUDB:control_6\ ,
            control_5 => \Color_Counter:CounterUDB:control_5\ ,
            control_4 => \Color_Counter:CounterUDB:control_4\ ,
            control_3 => \Color_Counter:CounterUDB:control_3\ ,
            control_2 => \Color_Counter:CounterUDB:control_2\ ,
            control_1 => \Color_Counter:CounterUDB:control_1\ ,
            control_0 => \Color_Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_Color:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_Color:control_7\ ,
            control_6 => \Control_Reg_Color:control_6\ ,
            control_5 => \Control_Reg_Color:control_5\ ,
            control_4 => \Control_Reg_Color:control_4\ ,
            control_3 => \Control_Reg_Color:control_3\ ,
            control_2 => \Control_Reg_Color:control_2\ ,
            control_1 => \Control_Reg_Color:control_1\ ,
            control_0 => Net_1034 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\S2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1351 ,
            control_7 => \S2_Timer:TimerUDB:control_7\ ,
            control_6 => \S2_Timer:TimerUDB:control_6\ ,
            control_5 => \S2_Timer:TimerUDB:control_5\ ,
            control_4 => \S2_Timer:TimerUDB:control_4\ ,
            control_3 => \S2_Timer:TimerUDB:control_3\ ,
            control_2 => \S2_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN10_1 ,
            control_0 => MODIN10_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\S3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_20 ,
            control_7 => \S3_Timer:TimerUDB:control_7\ ,
            control_6 => \S3_Timer:TimerUDB:control_6\ ,
            control_5 => \S3_Timer:TimerUDB:control_5\ ,
            control_4 => \S3_Timer:TimerUDB:control_4\ ,
            control_3 => \S3_Timer:TimerUDB:control_3\ ,
            control_2 => \S3_Timer:TimerUDB:control_2\ ,
            control_1 => MODIN13_1 ,
            control_0 => MODIN13_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\S4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_20 ,
            control_7 => \S4_Timer:TimerUDB:control_7\ ,
            control_6 => \S4_Timer:TimerUDB:control_6\ ,
            control_5 => \S4_Timer:TimerUDB:control_5\ ,
            control_4 => \S4_Timer:TimerUDB:control_4\ ,
            control_3 => \S4_Timer:TimerUDB:control_3\ ,
            control_2 => \S4_Timer:TimerUDB:control_2\ ,
            control_1 => \S4_Timer:TimerUDB:control_1\ ,
            control_0 => \S4_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RobotArm_Servo:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1356 ,
            control_7 => \RobotArm_Servo:PWMUDB:control_7\ ,
            control_6 => \RobotArm_Servo:PWMUDB:control_6\ ,
            control_5 => \RobotArm_Servo:PWMUDB:control_5\ ,
            control_4 => \RobotArm_Servo:PWMUDB:control_4\ ,
            control_3 => \RobotArm_Servo:PWMUDB:control_3\ ,
            control_2 => \RobotArm_Servo:PWMUDB:control_2\ ,
            control_1 => \RobotArm_Servo:PWMUDB:control_1\ ,
            control_0 => \RobotArm_Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\QuadDec_L:isr\
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\QuadDec_R:isr\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_1036 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_1334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1072 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_1353 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_1152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   41 :    7 :   48 : 85.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :  153 :   39 :  192 : 79.69 %
  Unique P-terms              :  282 :  102 :  384 : 73.44 %
  Total P-terms               :  303 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   17 :    7 :   24 : 70.83 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :   14 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   11 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.202ms
Tech Mapping phase: Elapsed time ==> 1s.817ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(15)][IoId=(4)] : BLUE_LED(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : Backward_L(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Backward_R(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Base_Selector(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : ColorS_Out(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Color_LED(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Color_S0(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Color_S1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Color_S2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Color_S3(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Flicker(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Forwad_R(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : Forward_L(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Gripper(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : IR_Out(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : PWM_L(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : PWM_R(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PhaseA_L(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : PhaseA_R(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PhaseB_L(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : PhaseB_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : RED_LED(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Rack(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : S1_Echo(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : S1_Trigger(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : S2_Echo(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : S2_Trigger(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : S3_Echo(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : S3_Trigger(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : S4_Echo(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : S4_Trigger(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : limitSW_1(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : limitSW_2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.929ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 9.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.17
                   Pterms :            6.17
               Macrocells :            3.19
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.913ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      11.17 :       6.38
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\
        );
        Output = \Color_Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:cmp_out_i\ * 
              !\Color_Counter:CounterUDB:prevCompare\
        );
        Output = \Color_Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Color_Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1315
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1315
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => Net_1034 ,
        cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
        chain_out => \Color_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Color_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1315 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1315
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1315 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1315 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_1034 * !\Color_Counter:CounterUDB:per_equal\
        );
        Output = \Color_Counter:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1034 * \Color_Counter:CounterUDB:disable_run_i\
            + !Net_1034 * \Color_Counter:CounterUDB:per_equal\ * 
              !\Color_Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Color_Counter:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Counter:CounterUDB:control_7\ * 
              !\Color_Counter:CounterUDB:disable_run_i\ * 
              !\Color_Counter:CounterUDB:count_stored_i\ * Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Color_Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1005
        );
        Output = \Color_Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        ce0_comb => \Color_Counter:CounterUDB:per_equal\ ,
        z0_comb => \Color_Counter:CounterUDB:status_1\ ,
        cl1_comb => \Color_Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Color_Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Color_Counter:CounterUDB:status_5\ ,
        chain_in => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Counter:CounterUDB:sC16:counterdp:u0\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\
            + \QuadDec_L:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_11
        );
        Output = \QuadDec_L:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1315 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\S3_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_20 ,
        cs_addr_2 => Net_1115 ,
        cs_addr_1 => \S3_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S3_Timer:TimerUDB:per_zero\ ,
        f0_load => \S3_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \S3_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \S3_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \S3_Timer:TimerUDB:status_2\ ,
        chain_in => \S3_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \S3_Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\Color_Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1033 ,
        control_7 => \Color_Counter:CounterUDB:control_7\ ,
        control_6 => \Color_Counter:CounterUDB:control_6\ ,
        control_5 => \Color_Counter:CounterUDB:control_5\ ,
        control_4 => \Color_Counter:CounterUDB:control_4\ ,
        control_3 => \Color_Counter:CounterUDB:control_3\ ,
        control_2 => \Color_Counter:CounterUDB:control_2\ ,
        control_1 => \Color_Counter:CounterUDB:control_1\ ,
        control_0 => \Color_Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\S3_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S3_Timer:TimerUDB:timer_enable\ * \S3_Timer:TimerUDB:run_mode\ * 
              \S3_Timer:TimerUDB:per_zero\ * !Net_1115
            + !Net_1115 * \S3_Timer:TimerUDB:trig_disable\
        );
        Output = \S3_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\S3_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * !MODIN12_1 * 
              !MODIN12_0 * !MODIN13_1 * !MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * !MODIN12_1 * 
              MODIN12_0 * !MODIN13_1 * MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_1 * 
              !MODIN12_0 * MODIN13_1 * !MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_1 * 
              MODIN12_0 * MODIN13_1 * MODIN13_0
        );
        Output = \S3_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\S3_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S3_Timer:TimerUDB:run_mode\ * \S3_Timer:TimerUDB:per_zero\
        );
        Output = \S3_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN12_1, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_0 * 
              MODIN13_1
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_0 * 
              !MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * MODIN12_1 * MODIN12_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * MODIN12_1 * MODIN13_1 * 
              !MODIN13_0
            + Net_1115 * MODIN12_1
        );
        Output = MODIN12_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S3_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S3_Timer:TimerUDB:control_7\ * Net_1089 * 
              !\S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * 
              !\S3_Timer:TimerUDB:trig_disable\
            + \S3_Timer:TimerUDB:control_7\ * Net_1089 * 
              !\S3_Timer:TimerUDB:run_mode\ * !Net_1115 * 
              !\S3_Timer:TimerUDB:trig_disable\
            + \S3_Timer:TimerUDB:control_7\ * Net_1089 * 
              !\S3_Timer:TimerUDB:per_zero\ * !Net_1115 * 
              !\S3_Timer:TimerUDB:trig_disable\
        );
        Output = \S3_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\S4_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_20 ,
        cs_addr_2 => Net_22 ,
        cs_addr_1 => \S4_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S4_Timer:TimerUDB:per_zero\ ,
        f0_load => \S4_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \S4_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \S4_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\S3_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1115 ,
        clock => Net_20 ,
        status_3 => \S3_Timer:TimerUDB:status_3\ ,
        status_2 => \S3_Timer:TimerUDB:status_2\ ,
        status_1 => \S3_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \S3_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1072 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S3_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\
        );
        Output = \S3_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S3_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S3_Timer:TimerUDB:control_7\ * Net_1089
        );
        Output = \S3_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN12_0, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * !MODIN12_1 * 
              MODIN13_1
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN12_1 * 
              !MODIN13_1
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * !Net_1115 * MODIN13_0
            + !Net_1089 * \S3_Timer:TimerUDB:capture_last\ * 
              \S3_Timer:TimerUDB:timer_enable\ * MODIN12_0
            + Net_1115 * MODIN12_0
        );
        Output = MODIN12_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\S3_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1089
        );
        Output = \S3_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\S1_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\
        );
        Output = \S1_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S1_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1342
        );
        Output = \S1_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN6_0, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * !MODIN6_1 * 
              MODIN7_1
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_1 * 
              !MODIN7_1
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN6_0
            + Net_1335 * MODIN6_0
        );
        Output = MODIN6_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1351 ,
        cs_addr_2 => Net_1335 ,
        cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
        f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \S1_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \S1_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \S1_Timer:TimerUDB:status_2\ ,
        chain_in => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \S1_Timer:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\S3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_20 ,
        control_7 => \S3_Timer:TimerUDB:control_7\ ,
        control_6 => \S3_Timer:TimerUDB:control_6\ ,
        control_5 => \S3_Timer:TimerUDB:control_5\ ,
        control_4 => \S3_Timer:TimerUDB:control_4\ ,
        control_3 => \S3_Timer:TimerUDB:control_3\ ,
        control_2 => \S3_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN13_1 ,
        control_0 => MODIN13_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S1_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S1_Timer:TimerUDB:control_7\ * Net_1342 * 
              !\S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_1342 * 
              !\S1_Timer:TimerUDB:run_mode\ * !Net_1335 * 
              !\S1_Timer:TimerUDB:trig_disable\
            + \S1_Timer:TimerUDB:control_7\ * Net_1342 * 
              !\S1_Timer:TimerUDB:per_zero\ * !Net_1335 * 
              !\S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S1_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:control_7\ * Net_1342
        );
        Output = \S1_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\S1_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * !MODIN6_1 * 
              !MODIN6_0 * !MODIN7_1 * !MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * !MODIN6_1 * 
              MODIN6_0 * !MODIN7_1 * MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_1 * 
              !MODIN6_0 * MODIN7_1 * !MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_1 * 
              MODIN6_0 * MODIN7_1 * MODIN7_0
        );
        Output = \S1_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN6_1, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_0 * 
              MODIN7_1
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * !Net_1335 * MODIN6_0 * 
              !MODIN7_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN6_1 * MODIN6_0
            + !Net_1342 * \S1_Timer:TimerUDB:capture_last\ * 
              \S1_Timer:TimerUDB:timer_enable\ * MODIN6_1 * MODIN7_1 * 
              !MODIN7_0
            + Net_1335 * MODIN6_1
        );
        Output = MODIN6_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S1_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S1_Timer:TimerUDB:timer_enable\ * \S1_Timer:TimerUDB:run_mode\ * 
              \S1_Timer:TimerUDB:per_zero\ * !Net_1335
            + !Net_1335 * \S1_Timer:TimerUDB:trig_disable\
        );
        Output = \S1_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\S1_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S1_Timer:TimerUDB:run_mode\ * \S1_Timer:TimerUDB:per_zero\
        );
        Output = \S1_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\S1_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1335 ,
        clock => Net_1351 ,
        status_3 => \S1_Timer:TimerUDB:status_3\ ,
        status_2 => \S1_Timer:TimerUDB:status_2\ ,
        status_1 => \S1_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \S1_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1340 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\S1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1351 ,
        control_7 => \S1_Timer:TimerUDB:control_7\ ,
        control_6 => \S1_Timer:TimerUDB:control_6\ ,
        control_5 => \S1_Timer:TimerUDB:control_5\ ,
        control_4 => \S1_Timer:TimerUDB:control_4\ ,
        control_3 => \S1_Timer:TimerUDB:control_3\ ,
        control_2 => \S1_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN7_1 ,
        control_0 => MODIN7_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1392, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_2:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_2:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1392 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1374
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\
            + \QuadDec_L:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_L:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_12
        );
        Output = \QuadDec_L:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => Net_1034 ,
        cs_addr_1 => \Color_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Color_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Color_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Color_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Color_Timer:TimerUDB:status_2\ ,
        chain_in => \Color_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Color_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Color_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1034 ,
        clock => Net_1033 ,
        status_3 => \Color_Timer:TimerUDB:status_3\ ,
        status_2 => \Color_Timer:TimerUDB:status_2\ ,
        status_0 => \Color_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_988 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Color_Counter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988 * !\Color_Counter:CounterUDB:prevCapture\
        );
        Output = \Color_Counter:CounterUDB:hwCapture\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Counter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_988
        );
        Output = \Color_Counter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Color_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\
        );
        Output = \Color_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Color_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Color_Timer:TimerUDB:timer_enable\ * 
              \Color_Timer:TimerUDB:run_mode\ * 
              \Color_Timer:TimerUDB:per_zero\ * !Net_1034
            + !Net_1034 * \Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Color_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:timer_enable\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:run_mode\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
            + \Color_Timer:TimerUDB:control_7\ * 
              !\Color_Timer:TimerUDB:per_zero\ * !Net_1034 * 
              !\Color_Timer:TimerUDB:trig_disable\
        );
        Output = \Color_Timer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Color_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Color_Timer:TimerUDB:control_7\
        );
        Output = \Color_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\Color_Counter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1033 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Color_Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Color_Counter:CounterUDB:reload\ ,
        f0_load => \Color_Counter:CounterUDB:hwCapture\ ,
        chain_out => \Color_Counter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Color_Counter:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Color_Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_1034 ,
        clock => Net_1033 ,
        status_6 => \Color_Counter:CounterUDB:status_6\ ,
        status_5 => \Color_Counter:CounterUDB:status_5\ ,
        status_4 => \Color_Counter:CounterUDB:hwCapture\ ,
        status_2 => \Color_Counter:CounterUDB:overflow_status\ ,
        status_1 => \Color_Counter:CounterUDB:status_1\ ,
        status_0 => \Color_Counter:CounterUDB:status_0\ ,
        interrupt => Net_1036 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Color_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1033 ,
        control_7 => \Color_Timer:TimerUDB:control_7\ ,
        control_6 => \Color_Timer:TimerUDB:control_6\ ,
        control_5 => \Color_Timer:TimerUDB:control_5\ ,
        control_4 => \Color_Timer:TimerUDB:control_4\ ,
        control_3 => \Color_Timer:TimerUDB:control_3\ ,
        control_2 => \Color_Timer:TimerUDB:control_2\ ,
        control_1 => \Color_Timer:TimerUDB:control_1\ ,
        control_0 => \Color_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S4_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S4_Timer:TimerUDB:control_7\ * Net_2238 * 
              !\S4_Timer:TimerUDB:timer_enable\ * !Net_22 * 
              !\S4_Timer:TimerUDB:trig_disable\
            + \S4_Timer:TimerUDB:control_7\ * Net_2238 * 
              !\S4_Timer:TimerUDB:run_mode\ * !Net_22 * 
              !\S4_Timer:TimerUDB:trig_disable\
            + \S4_Timer:TimerUDB:control_7\ * Net_2238 * 
              !\S4_Timer:TimerUDB:per_zero\ * !Net_22 * 
              !\S4_Timer:TimerUDB:trig_disable\
        );
        Output = \S4_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\S4_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\S4_Timer:TimerUDB:control_1\ * !\S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              !\S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              !\S4_Timer:TimerUDB:int_capt_count_0\
            + !\S4_Timer:TimerUDB:control_1\ * \S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              !\S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + \S4_Timer:TimerUDB:control_1\ * !\S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              !\S4_Timer:TimerUDB:int_capt_count_0\
            + \S4_Timer:TimerUDB:control_1\ * \S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S4_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\S4_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S4_Timer:TimerUDB:control_7\ * Net_2238
        );
        Output = \S4_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S4_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S4_Timer:TimerUDB:timer_enable\ * \S4_Timer:TimerUDB:run_mode\ * 
              \S4_Timer:TimerUDB:per_zero\ * !Net_22
            + !Net_22 * \S4_Timer:TimerUDB:trig_disable\
        );
        Output = \S4_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S4_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S4_Timer:TimerUDB:run_mode\ * \S4_Timer:TimerUDB:per_zero\
        );
        Output = \S4_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\S4_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \S4_Timer:TimerUDB:control_1\ * !\S4_Timer:TimerUDB:control_0\ * 
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\
            + \S4_Timer:TimerUDB:control_1\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + !\S4_Timer:TimerUDB:control_0\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * !Net_22 * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + \S4_Timer:TimerUDB:int_capt_count_1\ * Net_22
        );
        Output = \S4_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\S3_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_20 ,
        cs_addr_2 => Net_1115 ,
        cs_addr_1 => \S3_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S3_Timer:TimerUDB:per_zero\ ,
        f0_load => \S3_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \S3_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \S3_Timer:TimerUDB:sT16:timerdp:u1\

statuscell: Name =\Status_Reg_2:sts:sts_reg\
    PORT MAP (
        status_0 => Net_1392 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\Control_Reg_Color:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_Color:control_7\ ,
        control_6 => \Control_Reg_Color:control_6\ ,
        control_5 => \Control_Reg_Color:control_5\ ,
        control_4 => \Control_Reg_Color:control_4\ ,
        control_3 => \Control_Reg_Color:control_3\ ,
        control_2 => \Control_Reg_Color:control_2\ ,
        control_1 => \Control_Reg_Color:control_1\ ,
        control_0 => Net_1034 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\S4_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\S4_Timer:TimerUDB:control_1\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22
            + \S4_Timer:TimerUDB:control_1\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              !\S4_Timer:TimerUDB:int_capt_count_1\ * !Net_22
            + \S4_Timer:TimerUDB:control_0\ * !Net_2238 * 
              \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * !Net_22
            + !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\ * 
              \S4_Timer:TimerUDB:int_capt_count_0\
            + Net_22 * \S4_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \S4_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S4_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2238 * \S4_Timer:TimerUDB:capture_last\ * 
              \S4_Timer:TimerUDB:timer_enable\
        );
        Output = \S4_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\S4_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_20) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2238
        );
        Output = \S4_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\S4_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_20 ,
        cs_addr_2 => Net_22 ,
        cs_addr_1 => \S4_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S4_Timer:TimerUDB:per_zero\ ,
        f0_load => \S4_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \S4_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \S4_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \S4_Timer:TimerUDB:status_2\ ,
        chain_in => \S4_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \S4_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\S4_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_22 ,
        clock => Net_20 ,
        status_3 => \S4_Timer:TimerUDB:status_3\ ,
        status_2 => \S4_Timer:TimerUDB:status_2\ ,
        status_1 => \S4_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \S4_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1152 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\S4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_20 ,
        control_7 => \S4_Timer:TimerUDB:control_7\ ,
        control_6 => \S4_Timer:TimerUDB:control_6\ ,
        control_5 => \S4_Timer:TimerUDB:control_5\ ,
        control_4 => \S4_Timer:TimerUDB:control_4\ ,
        control_3 => \S4_Timer:TimerUDB:control_3\ ,
        control_2 => \S4_Timer:TimerUDB:control_2\ ,
        control_1 => \S4_Timer:TimerUDB:control_1\ ,
        control_0 => \S4_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\S1_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1351 ,
        cs_addr_2 => Net_1335 ,
        cs_addr_1 => \S1_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S1_Timer:TimerUDB:per_zero\ ,
        f0_load => \S1_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \S1_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \S1_Timer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\QuadDec_L:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_L:Net_1260\ ,
        clock => Net_23 ,
        status_6 => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_L:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_L:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_L:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Net_1275\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_L:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_L:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Net_530\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * \QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:Net_611\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1275\ * !\QuadDec_L:Net_1251\ * 
              !\QuadDec_L:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_L:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_L:Net_1251\ ,
        cs_addr_1 => \QuadDec_L:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_L:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_L:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_L:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_L:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_L:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_L:Cnt16:CounterUDB:sC16:counterdp:u0\

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1381, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[0]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_1381 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1365
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1315 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1366) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1295 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u1\

statuscell: Name =\Status_Reg_1:sts:sts_reg\
    PORT MAP (
        status_0 => Net_1381 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\S2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1351 ,
        control_7 => \S2_Timer:TimerUDB:control_7\ ,
        control_6 => \S2_Timer:TimerUDB:control_6\ ,
        control_5 => \S2_Timer:TimerUDB:control_5\ ,
        control_4 => \S2_Timer:TimerUDB:control_4\ ,
        control_3 => \S2_Timer:TimerUDB:control_3\ ,
        control_2 => \S2_Timer:TimerUDB:control_2\ ,
        control_1 => MODIN10_1 ,
        control_0 => MODIN10_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S2_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \S2_Timer:TimerUDB:timer_enable\ * \S2_Timer:TimerUDB:run_mode\ * 
              \S2_Timer:TimerUDB:per_zero\ * !Net_1347
            + !Net_1347 * \S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S2_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1348
        );
        Output = \S2_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\S2_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * !MODIN9_1 * 
              !MODIN9_0 * !MODIN10_1 * !MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * !MODIN9_1 * 
              MODIN9_0 * !MODIN10_1 * MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_1 * 
              !MODIN9_0 * MODIN10_1 * !MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_1 * 
              MODIN9_0 * MODIN10_1 * MODIN10_0
        );
        Output = \S2_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\S2_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \S2_Timer:TimerUDB:run_mode\ * \S2_Timer:TimerUDB:per_zero\
        );
        Output = \S2_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_0 * 
              MODIN10_1
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_0 * 
              !MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * MODIN9_1 * MODIN9_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * MODIN9_1 * MODIN10_1 * 
              !MODIN10_0
            + Net_1347 * MODIN9_1
        );
        Output = MODIN9_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\S2_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \S2_Timer:TimerUDB:control_7\ * Net_1348 * 
              !\S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1348 * 
              !\S2_Timer:TimerUDB:run_mode\ * !Net_1347 * 
              !\S2_Timer:TimerUDB:trig_disable\
            + \S2_Timer:TimerUDB:control_7\ * Net_1348 * 
              !\S2_Timer:TimerUDB:per_zero\ * !Net_1347 * 
              !\S2_Timer:TimerUDB:trig_disable\
        );
        Output = \S2_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1351 ,
        cs_addr_2 => Net_1347 ,
        cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
        f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \S2_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \S2_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \S2_Timer:TimerUDB:status_2\ ,
        chain_in => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \S2_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\S2_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1347 ,
        clock => Net_1351 ,
        status_3 => \S2_Timer:TimerUDB:status_3\ ,
        status_2 => \S2_Timer:TimerUDB:status_2\ ,
        status_1 => \S2_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \S2_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1334 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\S2_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\
        );
        Output = \S2_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN9_0, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * !MODIN9_1 * 
              MODIN10_1
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN9_1 * 
              !MODIN10_1
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * !Net_1347 * MODIN10_0
            + !Net_1348 * \S2_Timer:TimerUDB:capture_last\ * 
              \S2_Timer:TimerUDB:timer_enable\ * MODIN9_0
            + Net_1347 * MODIN9_0
        );
        Output = MODIN9_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\S2_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1351) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1348
        );
        Output = \S2_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1310, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1310 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\
            + \QuadDec_R:bQuadDec:quad_B_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_B_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_B_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RobotArm_Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1356 ,
        cs_addr_2 => \RobotArm_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \RobotArm_Servo:PWMUDB:runmode_enable\ ,
        chain_out => \RobotArm_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RobotArm_Servo:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1251\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              \QuadDec_L:bQuadDec:quad_A_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1251\ * !\QuadDec_L:Net_1260\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + \QuadDec_L:Net_1251_split\
        );
        Output = \QuadDec_L:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Net_1260\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:error\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        f0_comb => \QuadDec_R:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec_R:Cnt16:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \QuadDec_R:Net_1260\ ,
        clock => Net_23 ,
        status_6 => \QuadDec_R:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec_R:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec_R:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec_R:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec_R:Cnt16:CounterUDB:status_1\ ,
        status_0 => \QuadDec_R:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_L:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_L:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_L:Net_1203\
        );
        Output = \QuadDec_L:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_L:Net_1203\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:Net_1203_split\
        );
        Output = \QuadDec_L:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_L:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              !\QuadDec_L:bQuadDec:error\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_B_filt\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_L:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_L:Net_1260\ * \QuadDec_L:Net_1203\ * 
              \QuadDec_L:bQuadDec:error\ * !\QuadDec_L:bQuadDec:state_1\ * 
              !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * !\QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * \QuadDec_L:bQuadDec:state_0\
            + !\QuadDec_L:Net_1260\ * \QuadDec_L:bQuadDec:quad_A_filt\ * 
              \QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              \QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
            + \QuadDec_L:bQuadDec:quad_A_filt\ * 
              !\QuadDec_L:bQuadDec:quad_B_filt\ * !\QuadDec_L:bQuadDec:error\ * 
              !\QuadDec_L:bQuadDec:state_1\ * !\QuadDec_L:bQuadDec:state_0\
        );
        Output = \QuadDec_L:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\QuadDec_L:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_23 ,
        status_3 => \QuadDec_L:bQuadDec:error\ ,
        status_2 => \QuadDec_L:Net_1260\ ,
        status_1 => \QuadDec_L:Net_611\ ,
        status_0 => \QuadDec_L:Net_530\ ,
        interrupt => Net_5 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_L:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_23 ,
        control_7 => \QuadDec_L:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_L:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_L:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_L:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_L:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_L:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_L:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_L:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:control_7\
        );
        Output = \PWM_Motor:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * \PWM_Motor:PWMUDB:tc_i\
        );
        Output = \PWM_Motor:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1147, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = Net_1147 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_826, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:runmode_enable\ * 
              \PWM_Motor:PWMUDB:cmp2_less\
        );
        Output = Net_826 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare1\ * \PWM_Motor:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motor:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motor:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motor:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motor:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1295) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motor:PWMUDB:prevCompare2\ * \PWM_Motor:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motor:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Motor:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1295 ,
        cs_addr_2 => \PWM_Motor:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motor:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motor:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motor:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Motor:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Motor:PWMUDB:status_3\ ,
        chain_in => \PWM_Motor:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Motor:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Motor:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1295 ,
        status_3 => \PWM_Motor:PWMUDB:status_3\ ,
        status_2 => \PWM_Motor:PWMUDB:status_2\ ,
        status_1 => \PWM_Motor:PWMUDB:status_1\ ,
        status_0 => \PWM_Motor:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Motor:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1295 ,
        control_7 => \PWM_Motor:PWMUDB:control_7\ ,
        control_6 => \PWM_Motor:PWMUDB:control_6\ ,
        control_5 => \PWM_Motor:PWMUDB:control_5\ ,
        control_4 => \PWM_Motor:PWMUDB:control_4\ ,
        control_3 => \PWM_Motor:PWMUDB:control_3\ ,
        control_2 => \PWM_Motor:PWMUDB:control_2\ ,
        control_1 => \PWM_Motor:PWMUDB:control_1\ ,
        control_0 => \PWM_Motor:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:error\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_13
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \QuadDec_R:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\S2_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1351 ,
        cs_addr_2 => Net_1347 ,
        cs_addr_1 => \S2_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \S2_Timer:TimerUDB:per_zero\ ,
        f0_load => \S2_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \S2_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \S2_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:bQuadDec:state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              !\QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\
            + \QuadDec_R:bQuadDec:quad_A_delayed_0\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_1\ * 
              \QuadDec_R:bQuadDec:quad_A_delayed_2\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_filt\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_1\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:bQuadDec:quad_A_delayed_0\
        );
        Output = \QuadDec_R:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * \QuadDec_R:bQuadDec:quad_B_filt\ * 
              !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Net_1203_split\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\QuadDec_R:Net_1260\ * \QuadDec_R:Net_1203\ * 
              \QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * \QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:Net_1260\ * \QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:bQuadDec:quad_A_filt\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1203_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec_R:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec_R:Net_1203\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_1203\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\QuadDec_R:bQuadDec:quad_A_filt\ * 
              \QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_1\ * !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1203_split\
        );
        Output = \QuadDec_R:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_1251\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              \QuadDec_R:bQuadDec:quad_A_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_0\
            + \QuadDec_R:Net_1251\ * !\QuadDec_R:Net_1260\ * 
              !\QuadDec_R:bQuadDec:quad_B_filt\ * !\QuadDec_R:bQuadDec:error\ * 
              \QuadDec_R:bQuadDec:state_1\
            + \QuadDec_R:Net_1251_split\
        );
        Output = \QuadDec_R:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\RobotArm_Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1356 ,
        cs_addr_2 => \RobotArm_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \RobotArm_Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \RobotArm_Servo:PWMUDB:cmp1_less\ ,
        z0_comb => \RobotArm_Servo:PWMUDB:tc_i\ ,
        cl1_comb => \RobotArm_Servo:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \RobotArm_Servo:PWMUDB:status_3\ ,
        chain_in => \RobotArm_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RobotArm_Servo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\QuadDec_R:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_23 ,
        status_3 => \QuadDec_R:bQuadDec:error\ ,
        status_2 => \QuadDec_R:Net_1260\ ,
        status_1 => \QuadDec_R:Net_611\ ,
        status_0 => \QuadDec_R:Net_530\ ,
        interrupt => Net_10 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec_R:Cnt16:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_23 ,
        control_7 => \QuadDec_R:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec_R:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec_R:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec_R:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec_R:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec_R:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec_R:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec_R:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Net_1275\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec_R:Cnt16:CounterUDB:status_1\ * 
              !\QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Net_1275\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_1260\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:error\
            + !\QuadDec_R:Net_1260\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
            + !\QuadDec_R:bQuadDec:error\ * !\QuadDec_R:bQuadDec:state_1\ * 
              !\QuadDec_R:bQuadDec:state_0\
        );
        Output = \QuadDec_R:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec_R:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_23) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec_R:Cnt16:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec_R:Net_530\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * \QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec_R:Net_611\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec_R:Net_1275\ * !\QuadDec_R:Net_1251\ * 
              !\QuadDec_R:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec_R:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_23 ,
        cs_addr_2 => \QuadDec_R:Net_1251\ ,
        cs_addr_1 => \QuadDec_R:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec_R:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec_R:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RobotArm_Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:control_7\
        );
        Output = \RobotArm_Servo:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RobotArm_Servo:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:runmode_enable\ * 
              \RobotArm_Servo:PWMUDB:tc_i\
        );
        Output = \RobotArm_Servo:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1280, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:runmode_enable\ * 
              \RobotArm_Servo:PWMUDB:cmp1_less\
        );
        Output = Net_1280 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1281, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:runmode_enable\ * 
              \RobotArm_Servo:PWMUDB:cmp2_less\
        );
        Output = Net_1281 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RobotArm_Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:cmp1_less\
        );
        Output = \RobotArm_Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RobotArm_Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RobotArm_Servo:PWMUDB:prevCompare1\ * 
              \RobotArm_Servo:PWMUDB:cmp1_less\
        );
        Output = \RobotArm_Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RobotArm_Servo:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RobotArm_Servo:PWMUDB:cmp2_less\
        );
        Output = \RobotArm_Servo:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RobotArm_Servo:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1356) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RobotArm_Servo:PWMUDB:prevCompare2\ * 
              \RobotArm_Servo:PWMUDB:cmp2_less\
        );
        Output = \RobotArm_Servo:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\RobotArm_Servo:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1356 ,
        status_3 => \RobotArm_Servo:PWMUDB:status_3\ ,
        status_2 => \RobotArm_Servo:PWMUDB:status_2\ ,
        status_1 => \RobotArm_Servo:PWMUDB:status_1\ ,
        status_0 => \RobotArm_Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RobotArm_Servo:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1356 ,
        control_7 => \RobotArm_Servo:PWMUDB:control_7\ ,
        control_6 => \RobotArm_Servo:PWMUDB:control_6\ ,
        control_5 => \RobotArm_Servo:PWMUDB:control_5\ ,
        control_4 => \RobotArm_Servo:PWMUDB:control_4\ ,
        control_3 => \RobotArm_Servo:PWMUDB:control_3\ ,
        control_2 => \RobotArm_Servo:PWMUDB:control_2\ ,
        control_1 => \RobotArm_Servo:PWMUDB:control_1\ ,
        control_0 => \RobotArm_Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\QuadDec_L:isr\
        PORT MAP (
            interrupt => Net_5 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\QuadDec_R:isr\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_1340 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_2
        PORT MAP (
            interrupt => Net_1334 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_3
        PORT MAP (
            interrupt => Net_1072 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_4
        PORT MAP (
            interrupt => Net_1152 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_5
        PORT MAP (
            interrupt => Net_1353 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_6
        PORT MAP (
            interrupt => Net_1036 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Color_S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S2(0)__PA ,
        pad => Color_S2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Color_S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S3(0)__PA ,
        pad => Color_S3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = GREEN_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN_LED(0)__PA ,
        pad => GREEN_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Color_S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S1(0)__PA ,
        pad => Color_S1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Color_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_LED(0)__PA ,
        pad => Color_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Color_S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Color_S0(0)__PA ,
        pad => Color_S0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Gripper(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Gripper(0)__PA ,
        pin_input => Net_1281 ,
        pad => Gripper(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Flicker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Flicker(0)__PA ,
        pin_input => Net_1238 ,
        pad => Flicker(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = PWM_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_L(0)__PA ,
        pin_input => Net_1147 ,
        pad => PWM_L(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S4_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S4_Trigger(0)__PA ,
        fb => Net_22 ,
        pad => S4_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S4_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S4_Echo(0)__PA ,
        fb => Net_2238 ,
        pad => S4_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PhaseB_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseB_L(0)__PA ,
        fb => Net_12 ,
        pad => PhaseB_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PhaseA_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseA_L(0)__PA ,
        fb => Net_11 ,
        pad => PhaseA_L(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =IR_Out
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_1353 ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "83d94051-ec98-4a2d-b957-aed1acf2e45b"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = IR_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => IR_Out(0)__PA ,
        pad => IR_Out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rack(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rack(0)__PA ,
        pin_input => Net_1280 ,
        pad => Rack(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S1_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1_Echo(0)__PA ,
        fb => Net_1342 ,
        pad => S1_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S1_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1_Trigger(0)__PA ,
        fb => Net_1335 ,
        pad => S1_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Forwad_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Forwad_R(0)__PA ,
        pad => Forwad_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Backward_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Backward_R(0)__PA ,
        pad => Backward_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Base_Selector(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Base_Selector(0)__PA ,
        pad => Base_Selector(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = limitSW_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => limitSW_1(0)__PA ,
        fb => Net_1365 ,
        pad => limitSW_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = limitSW_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => limitSW_2(0)__PA ,
        fb => Net_1374 ,
        pad => limitSW_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PhaseA_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseA_R(0)__PA ,
        fb => Net_13 ,
        pad => PhaseA_R(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PhaseB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PhaseB_R(0)__PA ,
        fb => Net_14 ,
        pad => PhaseB_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWM_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_R(0)__PA ,
        pin_input => Net_826 ,
        pad => PWM_R(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Forward_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Forward_L(0)__PA ,
        pad => Forward_L(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Backward_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Backward_L(0)__PA ,
        pad => Backward_L(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_1315 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_1310 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = S3_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3_Echo(0)__PA ,
        fb => Net_1089 ,
        pad => S3_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S3_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3_Trigger(0)__PA ,
        fb => Net_1115 ,
        pad => S3_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S2_Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2_Echo(0)__PA ,
        fb => Net_1348 ,
        pad => S2_Echo(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S2_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2_Trigger(0)__PA ,
        fb => Net_1347 ,
        pad => S2_Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BLUE_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE_LED(0)__PA ,
        pad => BLUE_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ColorS_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ColorS_Out(0)__PA ,
        fb => Net_1005 ,
        pad => ColorS_Out(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1295 ,
            dclk_0 => Net_1295_local ,
            dclk_glb_1 => Net_23 ,
            dclk_1 => Net_23_local ,
            dclk_glb_2 => Net_1351 ,
            dclk_2 => Net_1351_local ,
            dclk_glb_3 => Net_1356 ,
            dclk_3 => Net_1356_local ,
            dclk_glb_4 => Net_20 ,
            dclk_4 => Net_20_local ,
            dclk_glb_5 => \UART:Net_9\ ,
            dclk_5 => \UART:Net_9_local\ ,
            dclk_glb_6 => Net_1033 ,
            dclk_6 => Net_1033_local ,
            dclk_glb_7 => Net_1366 ,
            dclk_7 => Net_1366_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Flicker_Servo:PWMHW\
        PORT MAP (
            clock => Net_1356 ,
            enable => __ONE__ ,
            tc => \Flicker_Servo:Net_63\ ,
            cmp => Net_1238 ,
            irq => \Flicker_Servo:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      Color_S2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      Color_S3(0) | 
     |   2 |       |      NONE |         CMOS_OUT |     GREEN_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      Color_S1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |     Color_LED(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |      Color_S0(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       Gripper(0) | In(Net_1281)
     |   7 |     * |      NONE |         CMOS_OUT |       Flicker(0) | In(Net_1238)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   1 |   2 |     * |      NONE |         CMOS_OUT |         PWM_L(0) | In(Net_1147)
     |   4 |     * |      NONE |         CMOS_OUT |    S4_Trigger(0) | FB(Net_22)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       S4_Echo(0) | FB(Net_2238)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      PhaseB_L(0) | FB(Net_12)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      PhaseA_L(0) | FB(Net_11)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   2 |   0 |     * |   FALLING |     HI_Z_DIGITAL |        IR_Out(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |       RED_LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          Rack(0) | In(Net_1280)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       S1_Echo(0) | FB(Net_1342)
     |   5 |     * |      NONE |         CMOS_OUT |    S1_Trigger(0) | FB(Net_1335)
     |   6 |     * |      NONE |         CMOS_OUT |      Forwad_R(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    Backward_R(0) | 
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP | Base_Selector(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |     limitSW_1(0) | FB(Net_1365)
     |   2 |     * |      NONE |      RES_PULL_UP |     limitSW_2(0) | FB(Net_1374)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |      PhaseA_R(0) | FB(Net_13)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |      PhaseB_R(0) | FB(Net_14)
     |   7 |     * |      NONE |         CMOS_OUT |         PWM_R(0) | In(Net_826)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |           SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |     Forward_L(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    Backward_L(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_1315)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_1310)
-----+-----+-------+-----------+------------------+------------------+-------------------------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |       S3_Echo(0) | FB(Net_1089)
     |   1 |     * |      NONE |         CMOS_OUT |    S3_Trigger(0) | FB(Net_1115)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       S2_Echo(0) | FB(Net_1348)
     |   3 |     * |      NONE |         CMOS_OUT |    S2_Trigger(0) | FB(Net_1347)
     |   4 |     * |      NONE |         CMOS_OUT |      BLUE_LED(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |    ColorS_Out(0) | FB(Net_1005)
-----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.384ms
Digital Placement phase: Elapsed time ==> 14s.730ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Test_01_r.vh2" --pcf-path "Test_01.pco" --des-name "Test_01" --dsf-path "Test_01.dsf" --sdc-path "Test_01.sdc" --lib-path "Test_01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 9s.613ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.133ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Test_01_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.722ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.985ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 32s.981ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 33s.108ms
API generation phase: Elapsed time ==> 9s.553ms
Dependency generation phase: Elapsed time ==> 0s.135ms
Cleanup phase: Elapsed time ==> 0s.000ms
