# Reading C:/Modeltech_xe_starter57/tcl/vsim/pref.tcl 
# do testbench.ldo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity f4m_genlock_regen
# -- Compiling architecture behavioral of f4m_genlock_regen
# Model Technology ModelSim XE II vcom 5.7g Compiler 2003.10 Oct 13 2003
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_signed
# -- Loading package textio
# -- Loading package util
# -- Compiling entity testbench
# -- Compiling architecture behavioral of testbench
# -- Loading package std_logic_unsigned
# -- Loading entity f4m_genlock_regen
# vsim -t 1ps testbench 
# Loading C:/Modeltech_xe_starter57/win32xoem/../std.standard
# Loading C:/Modeltech_xe_starter57/win32xoem/../ieee.std_logic_1164(body)
# Loading C:/Modeltech_xe_starter57/win32xoem/../ieee.std_logic_arith(body)
# Loading C:/Modeltech_xe_starter57/win32xoem/../ieee.std_logic_signed(body)
# Loading C:/Modeltech_xe_starter57/win32xoem/../std.textio(body)
# Loading C:/Modeltech_xe_starter57/win32xoem/../modelsim_lib.util(body)
# Loading C:/Modeltech_xe_starter57/win32xoem/../ieee.std_logic_unsigned(body)
# Loading work.testbench(behavioral)
# Loading work.f4m_genlock_regen(behavioral)
# .wave
# .structure
# .signals
run
run
run
run
run
run -all
# Break key hit 
# Simulation stop requested
# Break key hit 
