// Seed: 326098614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  assign module_1._id_1 = 0;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_13;
  wire id_22;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd40
) (
    output tri   id_0,
    input  uwire _id_1,
    input  wor   _id_2,
    input  wor   id_3
    , id_8,
    input  uwire id_4,
    output wand  id_5,
    input  wire  id_6
);
  logic [id_1 : id_2] id_9, id_10 = 1, id_11;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_8,
      id_10,
      id_8,
      id_11,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10,
      id_11,
      id_9,
      id_9,
      id_8,
      id_11
  );
  wire id_12;
endmodule
