and r0, r1, r0 
mov r2, r0 
mvn r3, r1 
rsb r1, r1, r3, lsr #31 
add r0, r2, r1 
