{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459590193919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459590193924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 02 15:13:13 2016 " "Processing started: Sat Apr 02 15:13:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459590193924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590193924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined_RISC_Processor -c Pipelined_RISC_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_RISC_Processor -c Pipelined_RISC_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590193924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1459590194220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_Extender-behavioural " "Found design unit 1: Sign_Extender-behavioural" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Sign_Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extender " "Found entity 1: Sign_Extender" {  } { { "Sign_Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Sign_Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavioural " "Found design unit 1: Shifter-behavioural" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Shifter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register_File-behavioural " "Found design unit 1: Register_File-behavioural" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioural " "Found design unit 1: PC-behavioural" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/PC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205035 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-behavioural " "Found design unit 1: Mux4-behavioural" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "Mux4.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205036 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.vhd " "Entity \"Mux\" obtained from \"Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1459590205037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-behavioural " "Found design unit 1: Mux-behavioural" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "munit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file munit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUnit-behavioural " "Found design unit 1: MUnit-behavioural" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/MUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205039 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUnit " "Found entity 1: MUnit" {  } { { "MUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/MUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-behavioural " "Found design unit 1: Multiplier-behavioural" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Multiplier.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Mem-behavioural " "Found design unit 1: Instr_Mem-behavioural" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Instr_Mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Mem " "Found entity 1: Instr_Mem" {  } { { "Instr_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Instr_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-behavioural " "Found design unit 1: Flags-behavioural" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Flags.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "Flags.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Extender-behavioural " "Found design unit 1: Extender-behavioural" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Extender.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Extender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Path-behavioural " "Found design unit 1: Data_Path-behavioural" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Path.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-behavioural " "Found design unit 1: Data_Mem-behavioural" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choose.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choose.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Choose-behavioural " "Found design unit 1: Choose-behavioural" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Choose.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205049 ""} { "Info" "ISGN_ENTITY_NAME" "1 Choose " "Found entity 1: Choose" {  } { { "Choose.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Choose.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Andder-behavioural " "Found design unit 1: Andder-behavioural" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Andder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Andder " "Found entity 1: Andder" {  } { { "Andder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Andder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUnit-behavioural " "Found design unit 1: ALUnit-behavioural" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205052 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUnit " "Found entity 1: ALUnit" {  } { { "ALUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205053 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddUnit-behavioural " "Found design unit 1: AddUnit-behavioural" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/AddUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205055 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddUnit " "Found entity 1: AddUnit" {  } { { "AddUnit.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/AddUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-behavioural " "Found design unit 1: Adder-behavioural" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590205056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_risc_processor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pipelined_risc_processor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590205057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Data_Mem " "Elaborating entity \"Data_Mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1459590205091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en Data_Mem.vhd(26) " "VHDL Process Statement warning at Data_Mem.vhd(26): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459590205108 "|Data_Mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en2 Data_Mem.vhd(32) " "VHDL Process Statement warning at Data_Mem.vhd(32): signal \"en2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459590205321 "|Data_Mem"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "Memory1_rtl_0 " "Inferred dual-clock RAM node \"Memory1_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1459590205858 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Memory1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Memory1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Pipelined_RISC_Processor.ram0_Data_Mem_a7764c7d.hdl.mif " "Parameter INIT_FILE set to db/Pipelined_RISC_Processor.ram0_Data_Mem_a7764c7d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1459590205869 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1459590205869 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1459590205869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Memory1_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Memory1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590206562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Memory1_rtl_0 " "Instantiated megafunction \"altsyncram:Memory1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Pipelined_RISC_Processor.ram0_Data_Mem_a7764c7d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Pipelined_RISC_Processor.ram0_Data_Mem_a7764c7d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1459590206568 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1459590206568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnq1 " "Found entity 1: altsyncram_tnq1" {  } { { "db/altsyncram_tnq1.tdf" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/db/altsyncram_tnq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459590206737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590206737 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1459590207424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459590207424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[10\] " "No output dependent on input pin \"Addr\[10\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[11\] " "No output dependent on input pin \"Addr\[11\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[12\] " "No output dependent on input pin \"Addr\[12\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[13\] " "No output dependent on input pin \"Addr\[13\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[14\] " "No output dependent on input pin \"Addr\[14\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[15\] " "No output dependent on input pin \"Addr\[15\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[16\] " "No output dependent on input pin \"Addr\[16\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[17\] " "No output dependent on input pin \"Addr\[17\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[18\] " "No output dependent on input pin \"Addr\[18\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[19\] " "No output dependent on input pin \"Addr\[19\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[20\] " "No output dependent on input pin \"Addr\[20\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[21\] " "No output dependent on input pin \"Addr\[21\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[22\] " "No output dependent on input pin \"Addr\[22\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[23\] " "No output dependent on input pin \"Addr\[23\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[24\] " "No output dependent on input pin \"Addr\[24\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[25\] " "No output dependent on input pin \"Addr\[25\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[26\] " "No output dependent on input pin \"Addr\[26\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[27\] " "No output dependent on input pin \"Addr\[27\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[28\] " "No output dependent on input pin \"Addr\[28\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[29\] " "No output dependent on input pin \"Addr\[29\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[30\] " "No output dependent on input pin \"Addr\[30\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Addr\[31\] " "No output dependent on input pin \"Addr\[31\]\"" {  } { { "Data_Mem.vhd" "" { Text "C:/Python27/COL 216 Arm and VHDL/Assignment 4 - Pipelined Processor/Data_Mem.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1459590207540 "|Data_Mem|Addr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1459590207540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1459590207541 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1459590207541 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1459590207541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1459590207541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "916 " "Peak virtual memory: 916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459590207584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 02 15:13:27 2016 " "Processing ended: Sat Apr 02 15:13:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459590207584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459590207584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459590207584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1459590207584 ""}
