// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reservxd.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2026-10-08
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************

`include "ervp_global.vh"



module ERVP_FIFO
(
	clk,
  rstnn,
	enable,
  clear,
	wready,
	wfull,
	wrequest,
	wdata,
	wnum,
	rready,
	rempty,
	rrequest,
	rdata,
	rnum
);



parameter BW_DATA = 1;
parameter DEPTH = 1;
parameter BW_NUM_DATA = 32;
parameter READ_READY_SIZE = 1;
parameter WRITE_READY_SIZE = 1;
parameter STREAM = 0;

`include "ervp_log_util.vf"
`include "ervp_bitwidth_util.vf"

localparam  RVX_LPARA_0 = REQUIRED_BITWIDTH_INDEX(DEPTH);
localparam  RVX_LPARA_2 = REQUIRED_BITWIDTH_UNSIGNED(DEPTH);
localparam  RVX_LPARA_1 = 1<<RVX_LPARA_0;

input wire clk;
input wire rstnn;
input wire enable;
input wire clear;

output reg [WRITE_READY_SIZE-1:0] wready;
input wire wrequest;
output wire wfull;
input wire [BW_DATA-1:0] wdata;
output wire [BW_NUM_DATA-1:0] wnum;

output reg [READ_READY_SIZE-1:0] rready;
input wire rrequest;
output wire rempty;
output wire [BW_DATA-1:0] rdata;
output wire [BW_NUM_DATA-1:0] rnum;

genvar i;
integer j;

reg [BW_DATA-1:0] rvx_signal_8 [RVX_LPARA_1-1:0];
wire [BW_DATA*RVX_LPARA_1-1:0] rvx_signal_6;
wire [RVX_LPARA_0-1:0] rvx_signal_5, rvx_signal_0;
wire rvx_signal_4, rvx_signal_7;

wire [RVX_LPARA_2-1:0] rvx_signal_2, rvx_signal_3;

wire rvx_signal_1;

ERVP_UPDOWN_COUNTER
#(
	.BW_COUNTER(RVX_LPARA_2),
	.BW_COUNT_AMOUNT(2),
	.UPPER_LIMIT_NUMBER(DEPTH),
	.LOWER_LIMIT_NUMBER(0)
)
i_rvx_instance_2
(
	.clk(clk),
	.rstnn(rstnn),
	.enable(enable),
	.init(clear),
	.up(rvx_signal_7),
	.down(rvx_signal_4),
	.count_amount(2'b 1),
	.value(rvx_signal_2),
	.is_upper_limit(),
	.is_lower_limit()
);

ERVP_UPDOWN_COUNTER
#(
	.BW_COUNTER(RVX_LPARA_2),
	.BW_COUNT_AMOUNT(2),
	.RESET_NUMBER(DEPTH),
	.UPPER_LIMIT_NUMBER(DEPTH),
	.LOWER_LIMIT_NUMBER(0)
)
i_rvx_instance_1
(
	.clk(clk),
	.rstnn(rstnn),
	.enable(enable),
	.init(clear),
	.up(rvx_signal_4),
	.down(rvx_signal_7),
	.count_amount(2'b 1),
	.value(rvx_signal_3),
	.is_upper_limit(),
	.is_lower_limit()
);

ERVP_COUNTER
#(
	.BW_COUNTER(RVX_LPARA_0),
	.CIRCULAR(1)
)
i_rvx_instance_4
(
	.clk(clk),
	.rstnn(rstnn),
	.enable(enable),
	.init(clear),
	.count(rvx_signal_7),
	.value(rvx_signal_0),
	.is_first_count(),
	.is_last_count()
);

always@(posedge clk, negedge rstnn)
begin
	if(rstnn==0)
		for (j=0; j<RVX_LPARA_1; j=j+1)
			rvx_signal_8[j] <= 0;
	else if(enable && rvx_signal_7)
		rvx_signal_8[rvx_signal_0] <= wdata;
end

ERVP_COUNTER
#(
	.BW_COUNTER(RVX_LPARA_0),
	.CIRCULAR(1)
)
i_rvx_instance_0
(
	.clk(clk),
	.rstnn(rstnn),
	.enable(enable),
	.init(clear),
	.count(rvx_signal_4),
	.value(rvx_signal_5),
	.is_first_count(),
	.is_last_count()
);

generate
	for(i=0; i<RVX_LPARA_1; i=i+1)
	begin : i_concatenation
		assign rvx_signal_6[BW_DATA*(i+1)-1-:BW_DATA] = rvx_signal_8[i];
	end
endgenerate

ERVP_MUX
#(
	.BW_DATA(BW_DATA),
	.NUM_DATA(RVX_LPARA_1)
)
i_rvx_instance_3
(
	.data_input_list(rvx_signal_6),
	.select(rvx_signal_5),
	.data_output(rdata)
);

always@(*)
begin
	wready = 0;
	for(j=0; j<WRITE_READY_SIZE; j=j+1)
		if(j<RVX_LPARA_1)
			wready[j] = (~clear) & ($unsigned(rvx_signal_2)<(DEPTH-j));
end

assign wfull = ~wready[0];
assign rvx_signal_7 = wrequest & (wready[0] | rvx_signal_1);

always@(*)
begin
	rready = 0;
	for(j=0; j<READ_READY_SIZE; j=j+1)
		if(j<RVX_LPARA_1)
			rready[j] = ($unsigned(rvx_signal_2)>j);
end

assign rempty = ~rready[0];
assign rvx_signal_4 = (rrequest & rready[0]) | rvx_signal_1;

assign wnum = rvx_signal_3;
assign rnum = rvx_signal_2;

assign rvx_signal_1 = (STREAM==1) & wfull & wrequest;

endmodule
