

================================================================
== Vitis HLS Report for 'l_softmax_layer_stream'
================================================================
* Date:           Fri Aug  1 07:20:08 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  3.239 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.289 us|  0.289 us|    3|    3|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 82


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 1
  Pipeline-0 : II = 3, D = 82, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.30>
ST_1 : Operation 83 [1/1] ( I:1.30ns O:1.30ns )   --->   "%fc2_embedding_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fc2_embedding_0" [./ComponentStream.h:337]   --->   Operation 83 'read' 'fc2_embedding_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 84 [1/1] ( I:1.30ns O:1.30ns )   --->   "%fc2_embedding_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fc2_embedding_1" [./ComponentStream.h:337]   --->   Operation 84 'read' 'fc2_embedding_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>

State 2 <SV = 1> <Delay = 3.23>
ST_2 : Operation 85 [7/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 85 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 86 [6/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 86 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 87 [7/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 87 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 88 [5/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 88 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 89 [6/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 89 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 90 [4/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 90 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 91 [5/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 91 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 92 [3/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 92 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 93 [4/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 93 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.23>
ST_7 : Operation 94 [2/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 94 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 95 [3/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 95 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 96 [1/7] (3.23ns)   --->   "%vf = sitofp i32 %fc2_embedding_0_read" [./ComponentStream.h:337]   --->   Operation 96 'sitofp' 'vf' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 97 [2/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 97 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 98 [21/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 98 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 99 [1/7] (3.23ns)   --->   "%vf_1 = sitofp i32 %fc2_embedding_1_read" [./ComponentStream.h:337]   --->   Operation 99 'sitofp' 'vf_1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.57>
ST_10 : Operation 100 [20/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 100 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 101 [21/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 101 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.57>
ST_11 : Operation 102 [19/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 102 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 103 [20/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 103 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.57>
ST_12 : Operation 104 [18/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 104 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 105 [19/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 105 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.57>
ST_13 : Operation 106 [17/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 106 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 107 [18/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 107 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.57>
ST_14 : Operation 108 [16/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 108 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 109 [17/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 109 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.57>
ST_15 : Operation 110 [15/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 110 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 111 [16/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 111 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.57>
ST_16 : Operation 112 [14/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 112 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 113 [15/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 113 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.57>
ST_17 : Operation 114 [13/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 114 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 115 [14/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 115 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.57>
ST_18 : Operation 116 [12/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 116 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 117 [13/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 117 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.57>
ST_19 : Operation 118 [11/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 118 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 119 [12/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 119 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.57>
ST_20 : Operation 120 [10/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 120 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 121 [11/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 121 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.57>
ST_21 : Operation 122 [9/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 122 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 123 [10/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 123 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.57>
ST_22 : Operation 124 [8/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 124 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 125 [9/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 125 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.57>
ST_23 : Operation 126 [7/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 126 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 127 [8/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 127 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.57>
ST_24 : Operation 128 [6/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 128 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 129 [7/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 129 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.57>
ST_25 : Operation 130 [5/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 130 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 131 [6/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 131 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.57>
ST_26 : Operation 132 [4/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 132 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 133 [5/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 133 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.57>
ST_27 : Operation 134 [3/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 134 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 135 [4/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 135 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.57>
ST_28 : Operation 136 [2/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 136 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 137 [3/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 137 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.57>
ST_29 : Operation 138 [1/21] (2.57ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %vf" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 138 'fexp' 'tmp' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 139 [2/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 139 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.57>
ST_30 : Operation 140 [10/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 140 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 141 [1/21] (2.57ns)   --->   "%tmp_s = fexp i32 @llvm.exp.f32, i32 %vf_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338]   --->   Operation 141 'fexp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 20> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.46>
ST_31 : Operation 142 [9/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 142 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.46>
ST_32 : Operation 143 [8/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 143 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.46>
ST_33 : Operation 144 [7/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 144 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.46>
ST_34 : Operation 145 [6/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 145 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.46>
ST_35 : Operation 146 [5/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 146 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.46>
ST_36 : Operation 147 [4/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 147 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.46>
ST_37 : Operation 148 [3/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 148 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.46>
ST_38 : Operation 149 [2/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 149 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.46>
ST_39 : Operation 150 [1/10] (2.46ns)   --->   "%fsum = fadd i32 %tmp, i32 0" [./ComponentStream.h:338]   --->   Operation 150 'fadd' 'fsum' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.46>
ST_40 : Operation 151 [10/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 151 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.46>
ST_41 : Operation 152 [9/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 152 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.46>
ST_42 : Operation 153 [8/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 153 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.46>
ST_43 : Operation 154 [7/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 154 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.46>
ST_44 : Operation 155 [6/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 155 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.46>
ST_45 : Operation 156 [5/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 156 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.46>
ST_46 : Operation 157 [4/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 157 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.46>
ST_47 : Operation 158 [3/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 158 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.46>
ST_48 : Operation 159 [2/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 159 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.46>
ST_49 : Operation 160 [1/10] (2.46ns)   --->   "%fsum_1 = fadd i32 %fsum, i32 %tmp_s" [./ComponentStream.h:338]   --->   Operation 160 'fadd' 'fsum_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.59>
ST_50 : Operation 161 [19/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 161 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.59>
ST_51 : Operation 162 [18/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 162 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.59>
ST_52 : Operation 163 [17/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 163 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.59>
ST_53 : Operation 164 [16/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 164 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.59>
ST_54 : Operation 165 [15/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 165 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.59>
ST_55 : Operation 166 [14/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 166 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.59>
ST_56 : Operation 167 [13/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 167 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.59>
ST_57 : Operation 168 [12/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 168 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.59>
ST_58 : Operation 169 [11/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 169 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.59>
ST_59 : Operation 170 [10/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 170 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.59>
ST_60 : Operation 171 [9/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 171 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.59>
ST_61 : Operation 172 [8/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 172 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.59>
ST_62 : Operation 173 [7/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 173 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.59>
ST_63 : Operation 174 [6/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 174 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.59>
ST_64 : Operation 175 [5/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 175 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.59>
ST_65 : Operation 176 [4/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 176 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.59>
ST_66 : Operation 177 [3/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 177 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.59>
ST_67 : Operation 178 [2/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 178 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.59>
ST_68 : Operation 179 [1/19] (2.59ns)   --->   "%fsum_2 = flog i32 @llvm.log.f32, i32 %fsum_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340]   --->   Operation 179 'flog' 'fsum_2' <Predicate = true> <Delay = 2.59> <CoreInst = "FLog_fulldsp">   --->   Core 26 'FLog_fulldsp' <Latency = 18> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'flog'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.46>
ST_69 : Operation 180 [10/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 180 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.46>
ST_70 : Operation 181 [9/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 181 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 182 [10/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 182 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.46>
ST_71 : Operation 183 [8/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 183 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 184 [9/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 184 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.46>
ST_72 : Operation 185 [7/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 185 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 186 [8/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 186 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.46>
ST_73 : Operation 187 [6/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 187 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 188 [7/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 188 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.46>
ST_74 : Operation 189 [5/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 189 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 190 [6/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 190 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.46>
ST_75 : Operation 191 [4/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 191 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 192 [5/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 192 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.46>
ST_76 : Operation 193 [3/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 193 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 194 [4/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 194 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.46>
ST_77 : Operation 195 [2/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 195 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 196 [3/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 196 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.46>
ST_78 : Operation 197 [1/10] (2.46ns)   --->   "%val = fsub i32 %vf, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 197 'fsub' 'val' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 198 [2/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 198 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.46>
ST_79 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln725 = bitcast i32 %val" [./ComponentStream.h:343]   --->   Operation 199 'bitcast' 'bitcast_ln725' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i32 %bitcast_ln725" [./ComponentStream.h:343]   --->   Operation 200 'trunc' 'trunc_ln299' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln725, i32 31" [./ComponentStream.h:343]   --->   Operation 201 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %bitcast_ln725, i32 23" [./ComponentStream.h:343]   --->   Operation 202 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i8 %tmp_2" [./ComponentStream.h:343]   --->   Operation 203 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln299_1 = trunc i32 %bitcast_ln725" [./ComponentStream.h:343]   --->   Operation 204 'trunc' 'trunc_ln299_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln299_2 = trunc i32 %bitcast_ln725" [./ComponentStream.h:343]   --->   Operation 205 'trunc' 'trunc_ln299_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln299_1_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln299_1" [./ComponentStream.h:343]   --->   Operation 206 'bitconcatenate' 'zext_ln299_1_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 207 [1/1] (1.00ns)   --->   "%icmp_ln299 = icmp_eq  i31 %trunc_ln299, i31 0" [./ComponentStream.h:343]   --->   Operation 207 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 208 [1/1] (0.77ns)   --->   "%sub_ln299 = sub i9 150, i9 %zext_ln299" [./ComponentStream.h:343]   --->   Operation 208 'sub' 'sub_ln299' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln299 = sext i9 %sub_ln299" [./ComponentStream.h:343]   --->   Operation 209 'sext' 'sext_ln299' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln299_3 = trunc i9 %sub_ln299" [./ComponentStream.h:343]   --->   Operation 210 'trunc' 'trunc_ln299_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 211 [1/1] (0.76ns)   --->   "%icmp_ln299_1 = icmp_eq  i8 %tmp_2, i8 150" [./ComponentStream.h:343]   --->   Operation 211 'icmp' 'icmp_ln299_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 212 [1/1] (0.77ns)   --->   "%icmp_ln299_2 = icmp_sgt  i9 %sub_ln299, i9 0" [./ComponentStream.h:343]   --->   Operation 212 'icmp' 'icmp_ln299_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 213 [1/1] (0.77ns)   --->   "%icmp_ln299_3 = icmp_slt  i9 %sub_ln299, i9 25" [./ComponentStream.h:343]   --->   Operation 213 'icmp' 'icmp_ln299_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i24 %zext_ln299_1_cast" [./ComponentStream.h:343]   --->   Operation 214 'zext' 'zext_ln299_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 215 [1/1] (1.15ns)   --->   "%lshr_ln299 = lshr i32 %zext_ln299_1, i32 %sext_ln299" [./ComponentStream.h:343]   --->   Operation 215 'lshr' 'lshr_ln299' <Predicate = true> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln299_4 = trunc i32 %lshr_ln299" [./ComponentStream.h:343]   --->   Operation 216 'trunc' 'trunc_ln299_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 217 [1/1] (0.39ns)   --->   "%select_ln299 = select i1 %icmp_ln299_3, i8 %trunc_ln299_4, i8 0" [./ComponentStream.h:343]   --->   Operation 217 'select' 'select_ln299' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 218 [1/1] (0.77ns)   --->   "%sub_ln299_1 = sub i7 0, i7 %trunc_ln299_3" [./ComponentStream.h:343]   --->   Operation 218 'sub' 'sub_ln299_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %sub_ln299_1, i32 3, i32 6" [./ComponentStream.h:343]   --->   Operation 219 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 220 [1/1] (0.79ns)   --->   "%icmp_ln299_4 = icmp_eq  i4 %tmp_3, i4 0" [./ComponentStream.h:343]   --->   Operation 220 'icmp' 'icmp_ln299_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 221 [1/1] (0.00ns)   --->   "%sub_ln299_1cast = zext i7 %sub_ln299_1" [./ComponentStream.h:343]   --->   Operation 221 'zext' 'sub_ln299_1cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 222 [1/1] (0.74ns)   --->   "%shl_ln299 = shl i8 %trunc_ln299_2, i8 %sub_ln299_1cast" [./ComponentStream.h:343]   --->   Operation 222 'shl' 'shl_ln299' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 223 [1/10] (2.46ns)   --->   "%val_1 = fsub i32 %vf_1, i32 %fsum_2" [./ComponentStream.h:343]   --->   Operation 223 'fsub' 'val_1' <Predicate = true> <Delay = 2.46> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.34>
ST_80 : Operation 224 [1/1] (0.39ns)   --->   "%select_ln299_1 = select i1 %icmp_ln299_4, i8 %shl_ln299, i8 0" [./ComponentStream.h:343]   --->   Operation 224 'select' 'select_ln299_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln299)   --->   "%xor_ln299 = xor i1 %icmp_ln299, i1 1" [./ComponentStream.h:343]   --->   Operation 225 'xor' 'xor_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 226 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln299 = and i1 %icmp_ln299_1, i1 %xor_ln299" [./ComponentStream.h:343]   --->   Operation 226 'and' 'and_ln299' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln299_1)   --->   "%or_ln299 = or i1 %icmp_ln299, i1 %icmp_ln299_1" [./ComponentStream.h:343]   --->   Operation 227 'or' 'or_ln299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln299_1)   --->   "%xor_ln299_1 = xor i1 %or_ln299, i1 1" [./ComponentStream.h:343]   --->   Operation 228 'xor' 'xor_ln299_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 229 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln299_1 = and i1 %icmp_ln299_2, i1 %xor_ln299_1" [./ComponentStream.h:343]   --->   Operation 229 'and' 'and_ln299_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 230 [1/1] (0.00ns)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln299, i1 %and_ln299, i1 %and_ln299_1" [./ComponentStream.h:343]   --->   Operation 230 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 231 [1/1] (0.47ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 0, i3 2, i8 %trunc_ln299_2, i3 1, i8 %select_ln299, i3 0, i8 %select_ln299_1, i8 0, i3 %sel_tmp6" [./ComponentStream.h:343]   --->   Operation 231 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 232 [1/1] (0.76ns)   --->   "%sub_ln299_2 = sub i8 0, i8 %tmp_7" [./ComponentStream.h:343]   --->   Operation 232 'sub' 'sub_ln299_2' <Predicate = (tmp_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 233 [1/1] (0.39ns)   --->   "%select_ln299_2 = select i1 %tmp_1, i8 %sub_ln299_2, i8 %tmp_7" [./ComponentStream.h:343]   --->   Operation 233 'select' 'select_ln299_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln725_1 = bitcast i32 %val_1" [./ComponentStream.h:343]   --->   Operation 234 'bitcast' 'bitcast_ln725_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln299_6 = trunc i32 %bitcast_ln725_1" [./ComponentStream.h:343]   --->   Operation 235 'trunc' 'trunc_ln299_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln725_1, i32 31" [./ComponentStream.h:343]   --->   Operation 236 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %bitcast_ln725_1, i32 23" [./ComponentStream.h:343]   --->   Operation 237 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln299_3 = zext i8 %tmp_5" [./ComponentStream.h:343]   --->   Operation 238 'zext' 'zext_ln299_3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln299_7 = trunc i32 %bitcast_ln725_1" [./ComponentStream.h:343]   --->   Operation 239 'trunc' 'trunc_ln299_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln299_8 = trunc i32 %bitcast_ln725_1" [./ComponentStream.h:343]   --->   Operation 240 'trunc' 'trunc_ln299_8' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln299_6_cast = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %trunc_ln299_7" [./ComponentStream.h:343]   --->   Operation 241 'bitconcatenate' 'zext_ln299_6_cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 242 [1/1] (1.00ns)   --->   "%icmp_ln299_5 = icmp_eq  i31 %trunc_ln299_6, i31 0" [./ComponentStream.h:343]   --->   Operation 242 'icmp' 'icmp_ln299_5' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 243 [1/1] (0.77ns)   --->   "%sub_ln299_3 = sub i9 150, i9 %zext_ln299_3" [./ComponentStream.h:343]   --->   Operation 243 'sub' 'sub_ln299_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln299_1 = sext i9 %sub_ln299_3" [./ComponentStream.h:343]   --->   Operation 244 'sext' 'sext_ln299_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln299_9 = trunc i9 %sub_ln299_3" [./ComponentStream.h:343]   --->   Operation 245 'trunc' 'trunc_ln299_9' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 246 [1/1] (0.76ns)   --->   "%icmp_ln299_6 = icmp_eq  i8 %tmp_5, i8 150" [./ComponentStream.h:343]   --->   Operation 246 'icmp' 'icmp_ln299_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 247 [1/1] (0.77ns)   --->   "%icmp_ln299_7 = icmp_sgt  i9 %sub_ln299_3, i9 0" [./ComponentStream.h:343]   --->   Operation 247 'icmp' 'icmp_ln299_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 248 [1/1] (0.77ns)   --->   "%icmp_ln299_8 = icmp_slt  i9 %sub_ln299_3, i9 25" [./ComponentStream.h:343]   --->   Operation 248 'icmp' 'icmp_ln299_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln299_6 = zext i24 %zext_ln299_6_cast" [./ComponentStream.h:343]   --->   Operation 249 'zext' 'zext_ln299_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 250 [1/1] (1.15ns)   --->   "%lshr_ln299_1 = lshr i32 %zext_ln299_6, i32 %sext_ln299_1" [./ComponentStream.h:343]   --->   Operation 250 'lshr' 'lshr_ln299_1' <Predicate = true> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln299_10 = trunc i32 %lshr_ln299_1" [./ComponentStream.h:343]   --->   Operation 251 'trunc' 'trunc_ln299_10' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 252 [1/1] (0.39ns)   --->   "%select_ln299_3 = select i1 %icmp_ln299_8, i8 %trunc_ln299_10, i8 0" [./ComponentStream.h:343]   --->   Operation 252 'select' 'select_ln299_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 253 [1/1] (0.77ns)   --->   "%sub_ln299_4 = sub i7 0, i7 %trunc_ln299_9" [./ComponentStream.h:343]   --->   Operation 253 'sub' 'sub_ln299_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %sub_ln299_4, i32 3, i32 6" [./ComponentStream.h:343]   --->   Operation 254 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 255 [1/1] (0.79ns)   --->   "%icmp_ln299_9 = icmp_eq  i4 %tmp_6, i4 0" [./ComponentStream.h:343]   --->   Operation 255 'icmp' 'icmp_ln299_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 256 [1/1] (0.00ns)   --->   "%sub_ln299_4cast = zext i7 %sub_ln299_4" [./ComponentStream.h:343]   --->   Operation 256 'zext' 'sub_ln299_4cast' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 257 [1/1] (0.74ns)   --->   "%shl_ln299_1 = shl i8 %trunc_ln299_8, i8 %sub_ln299_4cast" [./ComponentStream.h:343]   --->   Operation 257 'shl' 'shl_ln299_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.46>
ST_81 : Operation 258 [2/2] (0.44ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dout_0, i8 %select_ln299_2" [./ComponentStream.h:343]   --->   Operation 258 'write' 'write_ln343' <Predicate = true> <Delay = 0.44> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.56> <Adapter> <Opcode : 'read' 'write'>
ST_81 : Operation 259 [1/1] (0.39ns)   --->   "%select_ln299_4 = select i1 %icmp_ln299_9, i8 %shl_ln299_1, i8 0" [./ComponentStream.h:343]   --->   Operation 259 'select' 'select_ln299_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln299_2)   --->   "%xor_ln299_2 = xor i1 %icmp_ln299_5, i1 1" [./ComponentStream.h:343]   --->   Operation 260 'xor' 'xor_ln299_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 261 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln299_2 = and i1 %icmp_ln299_6, i1 %xor_ln299_2" [./ComponentStream.h:343]   --->   Operation 261 'and' 'and_ln299_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln299_3)   --->   "%or_ln299_1 = or i1 %icmp_ln299_5, i1 %icmp_ln299_6" [./ComponentStream.h:343]   --->   Operation 262 'or' 'or_ln299_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln299_3)   --->   "%xor_ln299_3 = xor i1 %or_ln299_1, i1 1" [./ComponentStream.h:343]   --->   Operation 263 'xor' 'xor_ln299_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 264 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln299_3 = and i1 %icmp_ln299_7, i1 %xor_ln299_3" [./ComponentStream.h:343]   --->   Operation 264 'and' 'and_ln299_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 265 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %icmp_ln299_5, i1 %and_ln299_2, i1 %and_ln299_3" [./ComponentStream.h:343]   --->   Operation 265 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 266 [1/1] (0.47ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i3, i3 4, i8 0, i3 2, i8 %trunc_ln299_8, i3 1, i8 %select_ln299_3, i3 0, i8 %select_ln299_4, i8 0, i3 %sel_tmp" [./ComponentStream.h:343]   --->   Operation 266 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.47> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 267 [1/1] (0.76ns)   --->   "%sub_ln299_5 = sub i8 0, i8 %tmp_8" [./ComponentStream.h:343]   --->   Operation 267 'sub' 'sub_ln299_5' <Predicate = (tmp_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 268 [1/1] (0.39ns)   --->   "%select_ln299_5 = select i1 %tmp_4, i8 %sub_ln299_5, i8 %tmp_8" [./ComponentStream.h:343]   --->   Operation 268 'select' 'select_ln299_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 269 [2/2] (0.44ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dout_1, i8 %select_ln299_5" [./ComponentStream.h:343]   --->   Operation 269 'write' 'write_ln343' <Predicate = true> <Delay = 0.44> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.56> <Adapter> <Opcode : 'read' 'write'>

State 82 <SV = 81> <Delay = 0.44>
ST_82 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc2_embedding_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fc2_embedding_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout_1, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dout_0, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln332 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_3" [./ComponentStream.h:332]   --->   Operation 274 'specpipeline' 'specpipeline_ln332' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 275 [1/2] (0.44ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dout_0, i8 %select_ln299_2" [./ComponentStream.h:343]   --->   Operation 275 'write' 'write_ln343' <Predicate = true> <Delay = 0.44> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.56> <Adapter> <Opcode : 'read' 'write'>
ST_82 : Operation 276 [1/2] (0.44ns)   --->   "%write_ln343 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dout_1, i8 %select_ln299_5" [./ComponentStream.h:343]   --->   Operation 276 'write' 'write_ln343' <Predicate = true> <Delay = 0.44> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.56> <Adapter> <Opcode : 'read' 'write'>
ST_82 : Operation 277 [1/1] (0.00ns)   --->   "%ret_ln345 = ret" [./ComponentStream.h:345]   --->   Operation 277 'ret' 'ret_ln345' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.571ns, clock uncertainty: 0.964ns.

 <State 1>: 1.303ns
The critical path consists of the following:
	fifo read operation ('fc2_embedding_0_read', ./ComponentStream.h:337) on port 'fc2_embedding_0' (./ComponentStream.h:337) [10]  (1.303 ns)

 <State 2>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 3>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 4>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 5>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 6>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 7>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 8>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

 <State 9>: 3.239ns
The critical path consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [15]  (3.239 ns)

 <State 10>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 11>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 12>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 13>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 14>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 15>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 16>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 17>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 18>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 19>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 20>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 21>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 22>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 23>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 24>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 25>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 26>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 27>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 28>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 29>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [12]  (2.575 ns)

 <State 30>: 2.575ns
The critical path consists of the following:
	'fexp' operation 32 bit ('tmp_s', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17->./ComponentStream.h:338) [16]  (2.575 ns)

 <State 31>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 32>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 33>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 34>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 35>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 36>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 37>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 38>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 39>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [13]  (2.464 ns)

 <State 40>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 41>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 42>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 43>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 44>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 45>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 46>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 47>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 48>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 49>: 2.464ns
The critical path consists of the following:
	'fadd' operation 32 bit ('fsum', ./ComponentStream.h:338) [17]  (2.464 ns)

 <State 50>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 51>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 52>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 53>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 54>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 55>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 56>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 57>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 58>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 59>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 60>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 61>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 62>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 63>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 64>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 65>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 66>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 67>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 68>: 2.596ns
The critical path consists of the following:
	'flog' operation 32 bit ('fsum', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9->./ComponentStream.h:340) [18]  (2.596 ns)

 <State 69>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 70>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 71>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 72>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 73>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 74>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 75>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 76>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 77>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 78>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [19]  (2.464 ns)

 <State 79>: 2.464ns
The critical path consists of the following:
	'fsub' operation 32 bit ('val', ./ComponentStream.h:343) [55]  (2.464 ns)

 <State 80>: 2.346ns
The critical path consists of the following:
	'sub' operation 9 bit ('sub_ln299_3', ./ComponentStream.h:343) [65]  (0.776 ns)
	'sub' operation 7 bit ('sub_ln299_4', ./ComponentStream.h:343) [75]  (0.773 ns)
	'icmp' operation 1 bit ('icmp_ln299_9', ./ComponentStream.h:343) [77]  (0.797 ns)

 <State 81>: 2.467ns
The critical path consists of the following:
	'select' operation 8 bit ('select_ln299_4', ./ComponentStream.h:343) [80]  (0.393 ns)
	'sparsemux' operation 8 bit ('tmp_8', ./ComponentStream.h:343) [87]  (0.476 ns)
	'sub' operation 8 bit ('sub_ln299_5', ./ComponentStream.h:343) [88]  (0.765 ns)
	'select' operation 8 bit ('select_ln299_5', ./ComponentStream.h:343) [89]  (0.393 ns)
	axis write operation ('write_ln343', ./ComponentStream.h:343) on port 'dout_1' (./ComponentStream.h:343) [90]  (0.440 ns)

 <State 82>: 0.440ns
The critical path consists of the following:
	axis write operation ('write_ln343', ./ComponentStream.h:343) on port 'dout_0' (./ComponentStream.h:343) [54]  (0.440 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
