Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 22:17:49 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopFile_timing_summary_routed.rpt -pb TopFile_timing_summary_routed.pb -rpx TopFile_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFile
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                                                                          35          
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCH-2     Warning   Same min and max delay values on IO port                                                               44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.265        0.000                      0                  299        0.097        0.000                      0                  299        4.500        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)             Period(ns)      Frequency(MHz)
-----        ------------             ----------      --------------
extern_clk   {0.000 49999.999}        99999.997       0.010           
sys_clk_pin  {0.000 5.000}            10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extern_clk      99985.688        0.000                      0                   16        4.417        0.000                      0                   16                                                                          
sys_clk_pin         5.265        0.000                      0                  282        0.097        0.000                      0                  282        4.500        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.538        0.000                      0                    1        0.891        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   extern_clk    
(none)        extern_clk    sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extern_clk
  To Clock:  extern_clk

Setup :            0  Failing Endpoints,  Worst Slack    99985.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.417ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99985.688ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[5]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        14.088ns  (logic 5.338ns (37.891%)  route 8.750ns (62.109%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.020     5.584    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.152     5.736 r  instAdc/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.730    10.466    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    14.188 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.188    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                              99985.688    

Slack (MET) :             99985.852ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.924ns  (logic 5.321ns (38.211%)  route 8.604ns (61.789%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.015     5.579    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.150     5.729 r  instAdc/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.588    10.317    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    14.024 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.024    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -14.024    
  -------------------------------------------------------------------
                         slack                              99985.852    

Slack (MET) :             99985.961ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[7]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.809ns  (logic 5.287ns (38.291%)  route 8.521ns (61.709%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.925     5.489    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.120     5.609 r  instAdc/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.596    10.205    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704    13.909 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.909    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.909    
  -------------------------------------------------------------------
                         slack                              99985.961    

Slack (MET) :             99986.070ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[11]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.702ns  (logic 5.322ns (38.838%)  route 8.380ns (61.162%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.346     5.910    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.062 r  instAdc/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.034    10.096    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    13.802 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.802    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                              99986.070    

Slack (MET) :             99986.250ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[8]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.522ns  (logic 5.092ns (37.657%)  route 8.430ns (62.343%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.216     5.780    instAdc/sw_IBUF[2]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.124     5.904 r  instAdc/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.214    10.118    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.622 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.622    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                              99986.250    

Slack (MET) :             99986.258ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[6]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.511ns  (logic 5.094ns (37.702%)  route 8.417ns (62.298%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.925     5.489    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.124     5.613 r  instAdc/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.492    10.105    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.611 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.611    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                              99986.258    

Slack (MET) :             99986.539ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[10]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.236ns  (logic 5.113ns (38.632%)  route 8.122ns (61.368%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.346     5.910    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.124     6.034 r  instAdc/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.776     9.810    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.336 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.336    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.336    
  -------------------------------------------------------------------
                         slack                              99986.539    

Slack (MET) :             99986.602ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[9]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.171ns  (logic 5.326ns (40.437%)  route 7.845ns (59.563%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.216     5.780    instAdc/sw_IBUF[2]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.152     5.932 r  instAdc/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.629     9.561    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.710    13.271 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.271    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                              99986.602    

Slack (MET) :             99986.625ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 5.325ns (40.488%)  route 7.827ns (59.512%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.841     5.405    instAdc/sw_IBUF[2]
    SLICE_X28Y70         LUT3 (Prop_lut3_I1_O)        0.150     5.555 r  instAdc/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.986     9.541    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.711    13.252 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.252    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                              99986.625    

Slack (MET) :             99986.797ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[4]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        12.971ns  (logic 5.096ns (39.289%)  route 7.875ns (60.711%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          4.020     5.584    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.124     5.708 r  instAdc/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.855     9.563    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    13.071 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.071    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                              99986.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.417ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[2]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.479ns (34.865%)  route 2.763ns (65.135%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.642     1.974    instAdc/sw_IBUF[2]
    SLICE_X28Y70         LUT3 (Prop_lut3_I1_O)        0.045     2.019 r  instAdc/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.121     3.140    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.342 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.342    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.423ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[12]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 1.496ns (35.211%)  route 2.752ns (64.789%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.868     2.200    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.245 r  instAdc/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.885     3.129    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.348 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.348    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.348    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.443ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 1.507ns (35.318%)  route 2.761ns (64.682%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.733     2.065    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.110 r  instAdc/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.027     3.137    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.368 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.368    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.368    
  -------------------------------------------------------------------
                         slack                                  4.443    

Slack (MET) :             4.448ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[13]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.552ns (36.329%)  route 2.721ns (63.671%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.868     2.200    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.245 r  instAdc/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.853     3.097    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.275     4.373 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.373    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.501ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[14]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 1.493ns (34.514%)  route 2.833ns (65.486%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.809     2.141    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.186 r  instAdc/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.024     3.210    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.426 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.426    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.604ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[15]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 1.561ns (35.246%)  route 2.868ns (64.754%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.809     2.141    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.042     2.183 r  instAdc/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.060     3.242    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.287     4.529 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.529    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.742ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[4]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.486ns (32.552%)  route 3.080ns (67.448%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.735     2.067    instAdc/sw_IBUF[2]
    SLICE_X31Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.112 r  instAdc/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.345     3.457    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.667 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.667    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.749ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.550ns (33.888%)  route 3.024ns (66.112%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.642     1.974    instAdc/sw_IBUF[2]
    SLICE_X28Y70         LUT3 (Prop_lut3_I1_O)        0.046     2.020 r  instAdc/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.382     3.402    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     4.674 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.674    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.788ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[9]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.547ns (33.536%)  route 3.066ns (66.464%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.794     2.126    instAdc/sw_IBUF[2]
    SLICE_X32Y70         LUT3 (Prop_lut3_I1_O)        0.044     2.170 r  instAdc/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.272     3.442    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.271     4.713 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.713    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.713    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.884ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[10]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.503ns (31.917%)  route 3.206ns (68.083%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.878     2.210    instAdc/sw_IBUF[2]
    SLICE_X32Y73         LUT3 (Prop_lut3_I1_O)        0.045     2.255 r  instAdc/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.328     3.583    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.809 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.809    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  4.884    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.857ns (20.057%)  route 3.416ns (79.943%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.153     8.760 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.570     9.331    dataIn[6]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  dataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  dataIn_reg[3]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y70         FDRE (Setup_fdre_C_CE)      -0.408    14.596    dataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.857ns (20.039%)  route 3.420ns (79.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.153     8.760 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.574     9.335    dataIn[6]_i_1_n_0
    SLICE_X30Y69         FDRE                                         r  dataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X30Y69         FDRE (Setup_fdre_C_CE)      -0.372    14.616    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/RsTx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 2.702ns (59.295%)  route 1.855ns (40.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.581     5.102    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[1])
                                                      2.454     7.556 r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[1]
                         net (fo=1, routed)           0.867     8.423    instTx/FIFO_SYNC_MACRO_inst/DO[1]
    SLICE_X8Y70          LUT6 (Prop_lut6_I3_O)        0.124     8.547 r  instTx/FIFO_SYNC_MACRO_inst/RsTx_i_3/O
                         net (fo=1, routed)           0.988     9.535    instTx/FIFO_SYNC_MACRO_inst/RsTx_i_3_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  instTx/FIFO_SYNC_MACRO_inst/RsTx_i_2/O
                         net (fo=1, routed)           0.000     9.659    instTx/FIFO_SYNC_MACRO_inst_n_0
    SLICE_X9Y71          FDRE                                         r  instTx/RsTx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.428    14.769    instTx/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  instTx/RsTx_reg/C
                         clock pessimism              0.272    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X9Y71          FDRE (Setup_fdre_C_D)        0.029    15.035    instTx/RsTx_reg
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.857ns (20.936%)  route 3.236ns (79.064%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.153     8.760 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.391     9.151    dataIn[6]_i_1_n_0
    SLICE_X29Y69         FDRE                                         r  dataIn_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  dataIn_reg[0]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X29Y69         FDRE (Setup_fdre_C_CE)      -0.408    14.596    dataIn_reg[0]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.857ns (20.936%)  route 3.236ns (79.064%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.153     8.760 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.391     9.151    dataIn[6]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[5]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.408    14.596    dataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.857ns (20.936%)  route 3.236ns (79.064%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.153     8.760 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.391     9.151    dataIn[6]_i_1_n_0
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.426    14.767    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[6]/C
                         clock pessimism              0.272    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X28Y69         FDRE (Setup_fdre_C_CE)      -0.408    14.596    dataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.857ns (20.947%)  route 3.234ns (79.053%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.153     8.760 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.389     9.149    dataIn[6]_i_1_n_0
    SLICE_X30Y70         FDRE                                         r  dataIn_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.424    14.765    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  dataIn_reg[1]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X30Y70         FDRE (Setup_fdre_C_CE)      -0.372    14.616    dataIn_reg[1]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.828ns (19.610%)  route 3.394ns (80.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.731 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.549     9.280    doOutLatch
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[13]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.779    doOutLatch_reg[13]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.828ns (19.610%)  route 3.394ns (80.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.731 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.549     9.280    doOutLatch
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[14]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.779    doOutLatch_reg[14]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 0.828ns (19.610%)  route 3.394ns (80.390%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.537     5.058    clk_IBUF_BUFG
    SLICE_X29Y72         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y72         FDRE (Prop_fdre_C_Q)         0.456     5.514 f  counter_reg[5]/Q
                         net (fo=2, routed)           1.022     6.535    counter_reg__0[5]
    SLICE_X28Y75         LUT3 (Prop_lut3_I1_O)        0.124     6.659 f  doOutLatch[15]_i_5/O
                         net (fo=1, routed)           0.835     7.495    doOutLatch[15]_i_5_n_0
    SLICE_X28Y74         LUT6 (Prop_lut6_I2_O)        0.124     7.619 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.989     8.607    doOutLatch[15]_i_2_n_0
    SLICE_X28Y70         LUT4 (Prop_lut4_I0_O)        0.124     8.731 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.549     9.280    doOutLatch
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.420    14.761    clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[15]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X32Y73         FDRE (Setup_fdre_C_CE)      -0.205    14.779    doOutLatch_reg[15]
  -------------------------------------------------------------------
                         required time                         14.779    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDa2/ack_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.517%)  route 0.262ns (58.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  req_reg/Q
                         net (fo=11, routed)          0.262     1.837    instDa2/req__0
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.045     1.882 r  instDa2/ack_i_1/O
                         net (fo=1, routed)           0.000     1.882    instDa2/ack_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  instDa2/ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.815     1.943    instDa2/clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  instDa2/ack_reg/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.091     1.785    instDa2/ack_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dataIn_reg[5]/Q
                         net (fo=2, routed)           0.340     1.918    instTx/FIFO_SYNC_MACRO_inst/Q[4]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dataIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.998%)  route 0.363ns (72.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.552     1.435    clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  dataIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  dataIn_reg[3]/Q
                         net (fo=1, routed)           0.363     1.939    instTx/FIFO_SYNC_MACRO_inst/Q[3]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.629%)  route 0.339ns (67.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X30Y69         FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  dataIn_reg[2]/Q
                         net (fo=1, routed)           0.339     1.939    instTx/FIFO_SYNC_MACRO_inst/Q[2]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.285%)  route 0.344ns (67.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.552     1.435    clk_IBUF_BUFG
    SLICE_X30Y70         FDRE                                         r  dataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  dataIn_reg[1]/Q
                         net (fo=1, routed)           0.344     1.943    instTx/FIFO_SYNC_MACRO_inst/Q[1]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.301%)  route 0.375ns (72.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dataIn_reg[6]/Q
                         net (fo=1, routed)           0.375     1.953    instTx/FIFO_SYNC_MACRO_inst/Q[5]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDa2/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (36.009%)  route 0.331ns (63.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  req_reg/Q
                         net (fo=11, routed)          0.331     1.906    instDa2/req__0
    SLICE_X32Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  instDa2/state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.951    instDa2/state[4]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  instDa2/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.817     1.945    instDa2/clk_IBUF_BUFG
    SLICE_X32Y71         FDRE                                         r  instDa2/state_reg[4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.092     1.788    instDa2/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 req_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instDa2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.186ns (35.950%)  route 0.331ns (64.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X37Y72         FDRE                                         r  req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  req_reg/Q
                         net (fo=11, routed)          0.331     1.907    instDa2/req__0
    SLICE_X32Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  instDa2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.952    instDa2/state[1]_i_1_n_0
    SLICE_X32Y71         FDRE                                         r  instDa2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.817     1.945    instDa2/clk_IBUF_BUFG
    SLICE_X32Y71         FDRE                                         r  instDa2/state_reg[1]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X32Y71         FDRE (Hold_fdre_C_D)         0.092     1.788    instDa2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.022%)  route 0.401ns (73.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X28Y69         FDRE                                         r  dataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dataIn_reg[5]/Q
                         net (fo=2, routed)           0.401     1.978    instTx/FIFO_SYNC_MACRO_inst/Q[4]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.755%)  route 0.406ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dataIn_reg[0]/Q
                         net (fo=1, routed)           0.406     1.984    instTx/FIFO_SYNC_MACRO_inst/Q[0]
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     1.810    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK       n/a            4.000         10.000      6.000      XADC_X0Y0      instAdc/xadc_inst/DCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X36Y72   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X36Y72   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X36Y72   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X36Y72   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X29Y71   counter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X29Y73   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X29Y71   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X29Y71   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X36Y72   FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X29Y71   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X29Y71   counter_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.891ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.538ns  (required time - arrival time)
  Source:                 instTx/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.518ns (48.692%)  route 0.546ns (51.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.540     5.061    instTx/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  instTx/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.518     5.579 f  instTx/RST_reg/Q
                         net (fo=3, routed)           0.546     6.125    instTx/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y28         FIFO18E1                                     f  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.467    14.808    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.258    15.066    
                         clock uncertainty           -0.035    15.031    
    RAMB18_X0Y28         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.663    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  6.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 instTx/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.164ns (43.291%)  route 0.215ns (56.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.554     1.437    instTx/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  instTx/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  instTx/RST_reg/Q
                         net (fo=3, routed)           0.215     1.816    instTx/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y28         FIFO18E1                                     f  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     1.992    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y28         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.514    
    RAMB18_X0Y28         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.925    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.891    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  extern_clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instHex/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.674ns  (logic 4.646ns (39.797%)  route 7.028ns (60.203%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.540     5.061    instHex/clk_IBUF_BUFG
    SLICE_X34Y69         FDRE                                         r  instHex/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.518     5.579 r  instHex/state_reg[1]/Q
                         net (fo=31, routed)          1.064     6.643    instHex/state_reg_n_0_[1]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.153     6.796 r  instHex/seg_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           1.128     7.924    instHex/seg_OBUF[4]_inst_i_7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.331     8.255 r  instHex/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.727     8.982    instHex/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X30Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.106 r  instHex/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.109    13.215    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.735 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.735    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.205ns  (logic 4.235ns (37.800%)  route 6.969ns (62.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.539     5.060    clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  doOutLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  doOutLatch_reg[6]/Q
                         net (fo=11, routed)          1.493     7.009    instHex/Q[6]
    SLICE_X33Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.133 r  instHex/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.981     8.114    instHex/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X33Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.238 r  instHex/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.495    12.733    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.265 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.265    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.967ns  (logic 5.086ns (46.379%)  route 5.881ns (53.621%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[5]
                         net (fo=2, routed)           1.151     7.420    instAdc/D[5]
    SLICE_X31Y71         LUT3 (Prop_lut3_I2_O)        0.150     7.570 r  instAdc/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.730    12.300    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.722    16.022 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.022    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 4.233ns (38.865%)  route 6.659ns (61.135%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.535     5.056    clk_IBUF_BUFG
    SLICE_X32Y73         FDRE                                         r  doOutLatch_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  doOutLatch_reg[13]/Q
                         net (fo=12, routed)          1.790     7.302    instHex/Q[13]
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.124     7.426 r  instHex/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.955     8.381    instHex/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X34Y68         LUT4 (Prop_lut4_I2_O)        0.124     8.505 r  instHex/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.914    12.419    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.948 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.948    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 4.208ns (38.749%)  route 6.652ns (61.251%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.539     5.060    clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  doOutLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  doOutLatch_reg[6]/Q
                         net (fo=11, routed)          1.323     6.839    instHex/Q[6]
    SLICE_X32Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.963 r  instHex/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.879     7.842    instHex/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X32Y70         LUT4 (Prop_lut4_I3_O)        0.124     7.966 r  instHex/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.450    12.416    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.920 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.920    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.843ns  (logic 5.071ns (46.766%)  route 5.772ns (53.234%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[7]
                         net (fo=2, routed)           1.176     7.445    instAdc/D[7]
    SLICE_X31Y71         LUT3 (Prop_lut3_I2_O)        0.153     7.598 r  instAdc/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.596    12.194    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.704    15.898 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.898    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 4.631ns (42.875%)  route 6.170ns (57.125%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.539     5.060    clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  doOutLatch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  doOutLatch_reg[5]/Q
                         net (fo=11, routed)          1.305     6.821    instHex/Q[5]
    SLICE_X29Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.945 r  instHex/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.804     7.749    instHex/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.873 r  instHex/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.873    instHex/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     8.090 r  instHex/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.061    12.151    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    15.861 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.861    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.641ns  (logic 4.215ns (39.606%)  route 6.427ns (60.394%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.539     5.060    clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  doOutLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  doOutLatch_reg[6]/Q
                         net (fo=11, routed)          1.494     7.010    instHex/Q[6]
    SLICE_X33Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.134 r  instHex/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.870     8.004    instHex/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X32Y69         LUT4 (Prop_lut4_I2_O)        0.124     8.128 r  instHex/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.062    12.191    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.701 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.701    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instHex/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.639ns  (logic 4.302ns (40.433%)  route 6.337ns (59.567%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.539     5.060    instHex/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  instHex/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     5.578 f  instHex/state_reg[0]/Q
                         net (fo=31, routed)          1.315     6.893    instHex/state_reg_n_0_[0]
    SLICE_X29Y68         LUT6 (Prop_lut6_I2_O)        0.124     7.017 r  instHex/seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.804     7.821    instHex/seg_OBUF[3]_inst_i_3_n_0
    SLICE_X30Y68         LUT4 (Prop_lut4_I1_O)        0.124     7.945 r  instHex/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.219    12.163    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.699 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.699    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.567ns  (logic 5.039ns (47.683%)  route 5.528ns (52.317%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[0]
                         net (fo=2, routed)           0.940     7.209    instAdc/D[0]
    SLICE_X31Y71         LUT3 (Prop_lut3_I2_O)        0.118     7.327 r  instAdc/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.588    11.915    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    15.622 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.622    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instTx/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.360ns (61.922%)  route 0.836ns (38.078%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.554     1.437    instTx/clk_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  instTx/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  instTx/RsTx_reg/Q
                         net (fo=1, routed)           0.836     2.414    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.633 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     3.633    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.405ns (58.309%)  route 1.005ns (41.691%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.549     1.432    clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  dataB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  dataB_reg[8]/Q
                         net (fo=3, routed)           0.120     1.693    instAdc/dataB_reg[4]
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.738 r  instAdc/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.623    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.842 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.842    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.461ns (59.089%)  route 1.012ns (40.911%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.549     1.432    clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  dataB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  dataB_reg[9]/Q
                         net (fo=3, routed)           0.159     1.732    instAdc/dataB_reg[5]
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  instAdc/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.853     2.630    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.275     3.906 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.906    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/dina_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.418ns (57.108%)  route 1.065ns (42.892%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.550     1.433    instDa2/clk_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  instDa2/dina_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  instDa2/dina_reg/Q
                         net (fo=1, routed)           1.065     2.646    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.916 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/dinb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.373ns (54.351%)  route 1.153ns (45.649%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.550     1.433    instDa2/clk_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  instDa2/dinb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  instDa2/dinb_reg/Q
                         net (fo=1, routed)           1.153     2.751    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     3.960 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.960    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.402ns (54.095%)  route 1.190ns (45.905%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.549     1.432    clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  dataB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  dataB_reg[10]/Q
                         net (fo=3, routed)           0.166     1.739    instAdc/dataB_reg[6]
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.784 r  instAdc/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.024     2.808    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.025 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.025    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.355ns (52.122%)  route 1.245ns (47.878%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.551     1.434    instDa2/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  instDa2/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  instDa2/sclk_reg/Q
                         net (fo=1, routed)           1.245     2.843    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.191     4.034 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.034    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.392ns (53.279%)  route 1.221ns (46.721%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.550     1.433    instDa2/clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  instDa2/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y72         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  instDa2/sync_reg/Q
                         net (fo=2, routed)           0.233     1.807    instDa2/sync
    SLICE_X35Y77         LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  instDa2/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.988     2.840    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.046 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.046    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.479ns (55.620%)  route 1.180ns (44.380%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.549     1.432    clk_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  dataB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  dataB_reg[11]/Q
                         net (fo=3, routed)           0.121     1.694    instAdc/dataB_reg[7]
    SLICE_X32Y73         LUT3 (Prop_lut3_I0_O)        0.051     1.745 r  instAdc/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.060     2.805    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.287     4.092 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.092    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.440ns (51.957%)  route 1.331ns (48.043%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  dataA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  dataA_reg[5]/Q
                         net (fo=3, routed)           0.304     1.902    instAdc/dataA_reg[1]
    SLICE_X31Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.947 r  instAdc/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.027     2.974    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.205 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.205    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  extern_clk
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 1.603ns (27.048%)  route 4.323ns (72.952%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    V17                                               0.000     0.100 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.100    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.553 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.710     4.263    instAdc/sw_IBUF[0]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.150     4.413 r  instAdc/xadc_inst_i_1/O
                         net (fo=1, routed)           1.613     6.026    instAdc/xadc_inst_i_1_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.420     4.761    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.588ns (28.212%)  route 4.040ns (71.788%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 f  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          2.549     4.113    instAdc/sw_IBUF[2]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  instAdc/xadc_inst_i_2/O
                         net (fo=1, routed)           1.491     5.728    instAdc/xadc_inst_i_2_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.420     4.761    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.274ns (13.974%)  route 1.689ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    V16                                               0.000     0.100 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.100    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.329 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.031     1.360    instAdc/sw_IBUF[1]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.405 r  instAdc/xadc_inst_i_2/O
                         net (fo=1, routed)           0.658     2.063    instAdc/xadc_inst_i_2_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.815     1.942    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.280ns (13.057%)  route 1.863ns (86.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 f  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.129     1.461    instAdc/sw_IBUF[2]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.048     1.509 r  instAdc/xadc_inst_i_1/O
                         net (fo=1, routed)           0.734     2.243    instAdc/xadc_inst_i_1_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.815     1.942    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK





