<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PuttingItAllTogether.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cpu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cpu_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cpu_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ee3613cpu_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="thirtyTwoBitALU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1512436233" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1512436233">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1512441205" xil_pn:in_ck="-5879379489086519144" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1512441205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUOpToALIControl.v"/>
      <outfile xil_pn:name="BEQAdderv.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="LeftShifterTwoBits.v"/>
      <outfile xil_pn:name="LeftShifterWithDiscard.v"/>
      <outfile xil_pn:name="MUX5Bit2To1.v"/>
      <outfile xil_pn:name="Mux32Bit2To1.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtension.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="dataMemory.v"/>
      <outfile xil_pn:name="ee3613cpu.v"/>
      <outfile xil_pn:name="fourBitALU.v"/>
      <outfile xil_pn:name="instructionMemory.v"/>
      <outfile xil_pn:name="oneBitALU.v"/>
      <outfile xil_pn:name="sixteenBitALU.v"/>
      <outfile xil_pn:name="thirtyTwoBitALU.v"/>
    </transform>
    <transform xil_pn:end_ts="1512439894" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5112759021028577068" xil_pn:start_ts="1512439894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512439894" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="140007115764160754" xil_pn:start_ts="1512439894">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512437500" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7080477456559809574" xil_pn:start_ts="1512437500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512441205" xil_pn:in_ck="-5879379489086519144" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1512441205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALUOpToALIControl.v"/>
      <outfile xil_pn:name="BEQAdderv.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="LeftShifterTwoBits.v"/>
      <outfile xil_pn:name="LeftShifterWithDiscard.v"/>
      <outfile xil_pn:name="MUX5Bit2To1.v"/>
      <outfile xil_pn:name="Mux32Bit2To1.v"/>
      <outfile xil_pn:name="PCAdder.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtension.v"/>
      <outfile xil_pn:name="cpu_tb.v"/>
      <outfile xil_pn:name="dataMemory.v"/>
      <outfile xil_pn:name="ee3613cpu.v"/>
      <outfile xil_pn:name="fourBitALU.v"/>
      <outfile xil_pn:name="instructionMemory.v"/>
      <outfile xil_pn:name="oneBitALU.v"/>
      <outfile xil_pn:name="sixteenBitALU.v"/>
      <outfile xil_pn:name="thirtyTwoBitALU.v"/>
    </transform>
    <transform xil_pn:end_ts="1512441208" xil_pn:in_ck="-5879379489086519144" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1553937487576800361" xil_pn:start_ts="1512441205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cpu_tb_beh.prj"/>
      <outfile xil_pn:name="cpu_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1512441208" xil_pn:in_ck="-1618965922689898034" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3979455369848481786" xil_pn:start_ts="1512441208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cpu_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
