(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-11-02T21:03:26Z")
 (DESIGN "dedo_v01")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "dedo_v01")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb button_PIN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb COUNT_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb vel_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_button.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb tensor_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb angle_control_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RxInt.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_TS\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM2_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:isr\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PM1_HA_ISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt RxInt.interrupt (9.462:9.462:9.462))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxSts\\.interrupt \\UART\:RXInternalInterrupt\\.interrupt (8.377:8.377:8.377))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.next \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_0 (5.870:5.870:5.870))
    (INTERCONNECT Net_192.q \\ADC_TS\:IRQ\\.interrupt (6.335:6.335:6.335))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:EOCSts\\.status_0 (7.321:7.321:7.321))
    (INTERCONNECT Net_192.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.401:3.401:3.401))
    (INTERCONNECT Net_234.q Tx_1\(0\).pin_input (6.560:6.560:6.560))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_0\\.main_2 (4.940:4.940:4.940))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:pollcount_1\\.main_3 (4.940:4.940:4.940))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_last\\.main_0 (4.949:4.949:4.949))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_postpoll\\.main_1 (5.794:5.794:5.794))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_0\\.main_9 (4.949:4.949:4.949))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_state_2\\.main_8 (6.711:6.711:6.711))
    (INTERCONNECT Rx_1\(0\).fb \\UART\:BUART\:rx_status_3\\.main_6 (4.949:4.949:4.949))
    (INTERCONNECT \\ADC\:ADC_SAR\\.eof_udb \\ADC\:IRQ\\.interrupt (8.376:8.376:8.376))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (5.256:5.256:5.256))
    (INTERCONNECT PM2_input\(0\).fb \\PM2_HA_Timer\:TimerUDB\:fifo_load_polarized\\.main_0 (6.386:6.386:6.386))
    (INTERCONNECT PM2_input\(1\).fb \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (4.730:4.730:4.730))
    (INTERCONNECT Net_339.q PM2_HA_ISR.interrupt (8.585:8.585:8.585))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM2_DirCounter\:isr\\.interrupt (5.872:5.872:5.872))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:Stsreg\\.interrupt \\PM1_DirCounter\:isr\\.interrupt (7.003:7.003:7.003))
    (INTERCONNECT ClockBlock.dclk_6 COUNT_ISR.interrupt (5.608:5.608:5.608))
    (INTERCONNECT Net_690.q PM1_HA_ISR.interrupt (6.291:6.291:6.291))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_339.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_690.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_DirCounter\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_5 angle_control_isr.interrupt (4.864:4.864:4.864))
    (INTERCONNECT button_PIN.interrupt isr_button.interrupt (7.257:7.257:7.257))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.main_0 (8.362:8.362:8.362))
    (INTERCONNECT PM1_input\(0\).fb \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_0 (7.026:7.026:7.026))
    (INTERCONNECT PM1_input\(1\).fb \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.main_0 (5.938:5.938:5.938))
    (INTERCONNECT ClockBlock.dclk_4 tensor_control_isr.interrupt (4.863:4.863:4.863))
    (INTERCONNECT ClockBlock.dclk_4 vel_control_isr.interrupt (5.916:5.916:5.916))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:ADC_SAR\\.clk_udb (8.308:8.308:8.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (9.060:9.060:9.060))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (10.692:10.692:10.692))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (9.780:9.780:9.780))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (9.060:9.060:9.060))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (10.692:10.692:10.692))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (15.516:15.516:15.516))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (15.920:15.920:15.920))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (14.823:14.823:14.823))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (14.823:14.823:14.823))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (9.445:9.445:9.445))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (9.376:9.376:9.376))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (9.376:9.376:9.376))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (9.209:9.209:9.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (8.879:8.879:8.879))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (12.415:12.415:12.415))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (15.920:15.920:15.920))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (8.313:8.313:8.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (15.516:15.516:15.516))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (3.495:3.495:3.495))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (9.197:9.197:9.197))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (10.692:10.692:10.692))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (9.209:9.209:9.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (9.778:9.778:9.778))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (4.225:4.225:4.225))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (9.780:9.780:9.780))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (9.780:9.780:9.780))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (4.225:4.225:4.225))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (15.516:15.516:15.516))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (15.516:15.516:15.516))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (9.445:9.445:9.445))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (14.823:14.823:14.823))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (14.823:14.823:14.823))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (9.445:9.445:9.445))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (8.879:8.879:8.879))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (8.313:8.313:8.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (8.313:8.313:8.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (7.743:7.743:7.743))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (9.376:9.376:9.376))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (15.920:15.920:15.920))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (8.879:8.879:8.879))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (12.415:12.415:12.415))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (8.313:8.313:8.313))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (9.376:9.376:9.376))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (16.471:16.471:16.471))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (3.495:3.495:3.495))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (9.780:9.780:9.780))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (15.920:15.920:15.920))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (10.692:10.692:10.692))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (4.225:4.225:4.225))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (9.209:9.209:9.209))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (9.060:9.060:9.060))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (9.060:9.060:9.060))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (9.197:9.197:9.197))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (11.842:11.842:11.842))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (12.415:12.415:12.415))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_8 (7.689:7.689:7.689))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_10 (5.617:5.617:5.617))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (8.144:8.144:8.144))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (3.799:3.799:3.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (5.564:5.564:5.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (3.799:3.799:3.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (8.173:8.173:8.173))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (9.172:9.172:9.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (7.171:7.171:7.171))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (8.091:8.091:8.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (8.091:8.091:8.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (7.989:7.989:7.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (7.156:7.156:7.156))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (9.154:9.154:9.154))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (9.172:9.172:9.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (7.750:7.750:7.750))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (8.173:8.173:8.173))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (9.116:9.116:9.116))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (7.985:7.985:7.985))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (3.799:3.799:3.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (7.989:7.989:7.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (5.289:5.289:5.289))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (9.101:9.101:9.101))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (5.564:5.564:5.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (9.172:9.172:9.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (5.564:5.564:5.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (9.101:9.101:9.101))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (8.173:8.173:8.173))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (8.144:8.144:8.144))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (8.173:8.173:8.173))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (7.171:7.171:7.171))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (6.172:6.172:6.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (7.171:7.171:7.171))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (7.156:7.156:7.156))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (7.750:7.750:7.750))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (7.750:7.750:7.750))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (8.278:8.278:8.278))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (8.091:8.091:8.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (7.156:7.156:7.156))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (9.154:9.154:9.154))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (8.144:8.144:8.144))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (7.750:7.750:7.750))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (8.091:8.091:8.091))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (8.144:8.144:8.144))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (9.116:9.116:9.116))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (5.564:5.564:5.564))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (8.170:8.170:8.170))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (3.799:3.799:3.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (9.101:9.101:9.101))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (7.989:7.989:7.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (8.051:8.051:8.051))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (7.985:7.985:7.985))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (9.172:9.172:9.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (9.154:9.154:9.154))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_8 (9.198:9.198:9.198))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (13.671:13.671:13.671))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (14.521:14.521:14.521))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (5.904:5.904:5.904))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (3.936:3.936:3.936))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (6.254:6.254:6.254))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (13.671:13.671:13.671))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (5.904:5.904:5.904))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (6.254:6.254:6.254))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (6.254:6.254:6.254))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (15.084:15.084:15.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (13.114:13.114:13.114))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (9.748:9.748:9.748))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (9.748:9.748:9.748))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (12.348:12.348:12.348))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (12.399:12.399:12.399))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (11.308:11.308:11.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (11.308:11.308:11.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (13.683:13.683:13.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (12.407:12.407:12.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (12.329:12.329:12.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (12.348:12.348:12.348))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (13.114:13.114:13.114))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (5.715:5.715:5.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (15.084:15.084:15.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (14.742:14.742:14.742))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (13.667:13.667:13.667))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (5.904:5.904:5.904))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (13.683:13.683:13.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (6.560:6.560:6.560))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (14.735:14.735:14.735))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (3.936:3.936:3.936))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (12.348:12.348:12.348))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (3.936:3.936:3.936))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (14.735:14.735:14.735))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (15.084:15.084:15.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (14.521:14.521:14.521))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (15.084:15.084:15.084))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (12.399:12.399:12.399))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (9.748:9.748:9.748))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (9.748:9.748:9.748))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (12.399:12.399:12.399))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (12.407:12.407:12.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (5.715:5.715:5.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (5.715:5.715:5.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (6.254:6.254:6.254))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (11.308:11.308:11.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (13.114:13.114:13.114))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (12.407:12.407:12.407))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (12.329:12.329:12.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (14.521:14.521:14.521))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (5.715:5.715:5.715))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (11.308:11.308:11.308))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (14.521:14.521:14.521))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (14.742:14.742:14.742))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (3.936:3.936:3.936))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (13.114:13.114:13.114))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (5.904:5.904:5.904))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (14.735:14.735:14.735))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (13.683:13.683:13.683))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (13.671:13.671:13.671))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (13.671:13.671:13.671))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (13.667:13.667:13.667))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (12.348:12.348:12.348))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (12.329:12.329:12.329))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_6 (6.640:6.640:6.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_6 (7.555:7.555:7.555))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (4.628:4.628:4.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (9.454:9.454:9.454))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (11.515:11.515:11.515))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (10.607:10.607:10.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (4.628:4.628:4.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (11.515:11.515:11.515))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (9.481:9.481:9.481))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (7.547:7.547:7.547))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (7.547:7.547:7.547))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (5.525:5.525:5.525))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (4.378:4.378:4.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (4.378:4.378:4.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (2.600:2.600:2.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (5.507:5.507:5.507))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (5.525:5.525:5.525))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (9.481:9.481:9.481))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (9.899:9.899:9.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (6.640:6.640:6.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (11.515:11.515:11.515))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (10.736:10.736:10.736))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (7.172:7.172:7.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (10.607:10.607:10.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (5.525:5.525:5.525))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (10.607:10.607:10.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (7.172:7.172:7.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (9.454:9.454:9.454))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (9.485:9.485:9.485))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (7.547:7.547:7.547))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (7.547:7.547:7.547))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (2.608:2.608:2.608))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (2.600:2.600:2.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (9.899:9.899:9.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (9.899:9.899:9.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (9.876:9.876:9.876))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (4.378:4.378:4.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (9.481:9.481:9.481))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (2.600:2.600:2.600))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (5.507:5.507:5.507))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (9.454:9.454:9.454))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (9.899:9.899:9.899))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (4.378:4.378:4.378))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (9.454:9.454:9.454))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (6.640:6.640:6.640))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (10.607:10.607:10.607))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (9.481:9.481:9.481))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (11.515:11.515:11.515))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (7.172:7.172:7.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (4.226:4.226:4.226))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (4.628:4.628:4.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (4.628:4.628:4.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (5.172:5.172:5.172))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (5.525:5.525:5.525))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (5.507:5.507:5.507))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_4 (11.700:11.700:11.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_4 (6.190:6.190:6.190))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (10.628:10.628:10.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (5.989:5.989:5.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (7.580:7.580:7.580))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (8.634:8.634:8.634))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.628:10.628:10.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (5.989:5.989:5.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (8.634:8.634:8.634))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (8.634:8.634:8.634))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (7.234:7.234:7.234))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (6.834:6.834:6.834))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (6.188:6.188:6.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (6.188:6.188:6.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (12.817:12.817:12.817))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (8.678:8.678:8.678))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (9.826:9.826:9.826))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (9.826:9.826:9.826))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (11.052:11.052:11.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (9.279:9.279:9.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (12.246:12.246:12.246))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (12.817:12.817:12.817))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (6.834:6.834:6.834))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (7.234:7.234:7.234))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (11.700:11.700:11.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (11.605:11.605:11.605))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (5.989:5.989:5.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (11.052:11.052:11.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (8.543:8.543:8.543))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (11.691:11.691:11.691))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (7.580:7.580:7.580))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (12.817:12.817:12.817))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (7.580:7.580:7.580))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (11.691:11.691:11.691))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (7.234:7.234:7.234))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (7.234:7.234:7.234))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (8.678:8.678:8.678))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (6.188:6.188:6.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (6.188:6.188:6.188))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (8.678:8.678:8.678))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (9.279:9.279:9.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (8.634:8.634:8.634))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (9.826:9.826:9.826))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (6.834:6.834:6.834))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (9.279:9.279:9.279))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (12.246:12.246:12.246))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (8.643:8.643:8.643))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (9.826:9.826:9.826))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (7.808:7.808:7.808))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (11.700:11.700:11.700))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (7.580:7.580:7.580))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (6.834:6.834:6.834))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (5.989:5.989:5.989))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (11.691:11.691:11.691))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (11.052:11.052:11.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (10.628:10.628:10.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (10.628:10.628:10.628))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (11.605:11.605:11.605))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (12.817:12.817:12.817))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (12.246:12.246:12.246))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_2 (6.228:6.228:6.228))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_2 (13.253:13.253:13.253))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (7.574:7.574:7.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (15.215:15.215:15.215))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (10.093:10.093:10.093))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (9.183:9.183:9.183))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (8.338:8.338:8.338))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (7.574:7.574:7.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (10.093:10.093:10.093))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (8.338:8.338:8.338))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (8.338:8.338:8.338))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (11.819:11.819:11.819))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (11.871:11.871:11.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (10.781:10.781:10.781))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (10.781:10.781:10.781))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (6.572:6.572:6.572))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (11.886:11.886:11.886))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (11.806:11.806:11.806))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (11.819:11.819:11.819))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (8.346:8.346:8.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (6.228:6.228:6.228))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (7.017:7.017:7.017))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (10.093:10.093:10.093))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (6.572:6.572:6.572))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (8.898:8.898:8.898))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (6.217:6.217:6.217))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (9.183:9.183:9.183))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (11.819:11.819:11.819))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (9.183:9.183:9.183))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (6.217:6.217:6.217))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (15.215:15.215:15.215))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (11.871:11.871:11.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (13.276:13.276:13.276))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (11.871:11.871:11.871))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (11.886:11.886:11.886))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (8.346:8.346:8.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (8.346:8.346:8.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (8.338:8.338:8.338))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (10.781:10.781:10.781))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (11.886:11.886:11.886))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (11.806:11.806:11.806))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (15.215:15.215:15.215))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (8.346:8.346:8.346))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (10.781:10.781:10.781))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (15.215:15.215:15.215))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (6.228:6.228:6.228))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (9.183:9.183:9.183))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (15.231:15.231:15.231))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (10.093:10.093:10.093))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (6.217:6.217:6.217))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (6.572:6.572:6.572))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (7.574:7.574:7.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (7.574:7.574:7.574))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (7.017:7.017:7.017))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (11.819:11.819:11.819))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (11.806:11.806:11.806))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_0 (4.030:4.030:4.030))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_0 (10.299:10.299:10.299))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (6.057:6.057:6.057))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (13.180:13.180:13.180))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (9.202:9.202:9.202))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (7.288:7.288:7.288))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (6.057:6.057:6.057))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (9.202:9.202:9.202))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (7.288:7.288:7.288))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (7.288:7.288:7.288))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (13.206:13.206:13.206))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (13.198:13.198:13.198))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (10.292:10.292:10.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (10.292:10.292:10.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (15.045:15.045:15.045))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (5.885:5.885:5.885))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (6.799:6.799:6.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (6.799:6.799:6.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (6.063:6.063:6.063))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (5.872:5.872:5.872))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (15.052:15.052:15.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (15.045:15.045:15.045))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (13.198:13.198:13.198))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (7.295:7.295:7.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (13.206:13.206:13.206))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (4.030:4.030:4.030))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (5.374:5.374:5.374))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (9.202:9.202:9.202))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (6.063:6.063:6.063))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (8.300:8.300:8.300))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (4.052:4.052:4.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (15.045:15.045:15.045))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (4.052:4.052:4.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (13.206:13.206:13.206))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (13.180:13.180:13.180))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (13.206:13.206:13.206))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (5.885:5.885:5.885))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (10.292:10.292:10.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (10.292:10.292:10.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (5.885:5.885:5.885))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (5.872:5.872:5.872))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (7.295:7.295:7.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (7.295:7.295:7.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (7.288:7.288:7.288))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (6.799:6.799:6.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (13.198:13.198:13.198))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (5.872:5.872:5.872))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (15.052:15.052:15.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (13.180:13.180:13.180))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (7.295:7.295:7.295))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (6.799:6.799:6.799))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (13.180:13.180:13.180))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (4.030:4.030:4.030))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (8.292:8.292:8.292))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (13.198:13.198:13.198))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (9.202:9.202:9.202))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (4.052:4.052:4.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (6.063:6.063:6.063))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (6.057:6.057:6.057))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (6.057:6.057:6.057))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (5.374:5.374:5.374))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (15.045:15.045:15.045))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (15.052:15.052:15.052))
    (INTERCONNECT \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.q tension_PIN\(0\).pin_input (5.703:5.703:5.703))
    (INTERCONNECT \\ADC_TS\:TempBuf\\.termout \\ADC_TS\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_TS\:SAR\:ADC_SAR\\.eof_udb \\ADC_TS\:TempBuf\\.dmareq (9.407:9.407:9.407))
    (INTERCONNECT \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.911:2.911:2.911))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_192.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.596:2.596:2.596))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.main_0 (2.595:2.595:2.595))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.q \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.enable (2.310:2.310:2.310))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 Net_192.clk_en (8.596:8.596:8.596))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clk_en (3.609:3.609:3.609))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clk_en (5.173:5.173:5.173))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clk_en (8.596:8.596:8.596))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.load (5.051:5.051:5.051))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_TS\:bSAR_SEQ\:cnt_enable\\.main_1 (4.481:4.481:4.481))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.q Net_192.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_11 (3.196:3.196:3.196))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_9 (3.215:3.215:3.215))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.main_0 (3.255:3.255:3.255))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_7 (8.244:8.244:8.244))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_7 (4.065:4.065:4.065))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.main_0 (6.611:6.611:6.611))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_5 (7.804:7.804:7.804))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_5 (4.669:4.669:4.669))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.main_0 (3.780:3.780:3.780))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_3 (7.872:7.872:7.872))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_3 (4.414:4.414:4.414))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.main_0 (7.864:7.864:7.864))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active\\.main_1 (7.393:7.393:7.393))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_is_active_split\\.main_1 (4.136:4.136:4.136))
    (INTERCONNECT \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.main_0 (7.393:7.393:7.393))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_192.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_TS\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_TS\:SAR\:ADC_SAR\\.clk_udb (7.893:7.893:7.893))
    (INTERCONNECT \\ADC_TS\:FinalBuf\\.termout \\ADC_TS\:Sync\:genblk1\[0\]\:INST\\.in (5.760:5.760:5.760))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (3.820:3.820:3.820))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (2.922:2.922:2.922))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (3.082:3.082:3.082))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (3.648:3.648:3.648))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (4.558:4.558:4.558))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (4.558:4.558:4.558))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM1_DirCounter\:Net_1275\\.main_1 (3.648:3.648:3.648))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.908:2.908:2.908))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.904:2.904:2.904))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_530\\.main_2 (2.904:2.904:2.904))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM1_DirCounter\:Net_611\\.main_2 (2.904:2.904:2.904))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (5.328:5.328:5.328))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (5.889:5.889:5.889))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (6.196:6.196:6.196))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.763:5.763:5.763))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (5.293:5.293:5.293))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (5.293:5.293:5.293))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM1_DirCounter\:Net_1275\\.main_0 (5.273:5.273:5.273))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.643:3.643:3.643))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (2.909:2.909:2.909))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (6.399:6.399:6.399))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (3.410:3.410:3.410))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (3.410:3.410:3.410))
    (INTERCONNECT \\PM1_DirCounter\:Net_1203\\.q \\PM1_DirCounter\:Net_1203\\.main_1 (2.611:2.611:2.611))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (10.362:10.362:10.362))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (10.366:10.366:10.366))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251\\.main_0 (3.416:3.416:3.416))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_1251_split\\.main_0 (3.958:3.958:3.958))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_530\\.main_1 (8.852:8.852:8.852))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251\\.q \\PM1_DirCounter\:Net_611\\.main_1 (8.852:8.852:8.852))
    (INTERCONNECT \\PM1_DirCounter\:Net_1251_split\\.q \\PM1_DirCounter\:Net_1251\\.main_7 (2.289:2.289:2.289))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (8.743:8.743:8.743))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (8.707:8.707:8.707))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1203\\.main_0 (7.843:7.843:7.843))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251\\.main_1 (4.816:4.816:4.816))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1251_split\\.main_1 (4.796:4.796:4.796))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:Net_1260\\.main_0 (3.734:3.734:3.734))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_2 (6.005:6.005:6.005))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_0 (3.734:3.734:3.734))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_0 (7.843:7.843:7.843))
    (INTERCONNECT \\PM1_DirCounter\:Net_1260\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_0 (4.816:4.816:4.816))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_530\\.main_0 (2.916:2.916:2.916))
    (INTERCONNECT \\PM1_DirCounter\:Net_1275\\.q \\PM1_DirCounter\:Net_611\\.main_0 (2.916:2.916:2.916))
    (INTERCONNECT \\PM1_DirCounter\:Net_530\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_0 (6.809:6.809:6.809))
    (INTERCONNECT \\PM1_DirCounter\:Net_611\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_1 (6.259:6.259:6.259))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1203\\.main_4 (7.812:7.812:7.812))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251\\.main_4 (6.880:6.880:6.880))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1251_split\\.main_4 (6.307:6.307:6.307))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:Net_1260\\.main_1 (4.378:4.378:4.378))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:Stsreg\\.status_3 (5.910:5.910:5.910))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_3 (4.378:4.378:4.378))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_3 (7.812:7.812:7.812))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:error\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_3 (6.880:6.880:6.880))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.main_0 (4.302:4.302:4.302))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_0 (2.623:2.623:2.623))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_0\\.q \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.main_1 (3.394:3.394:3.394))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.main_0 (3.663:3.663:3.663))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_1 (3.663:3.663:3.663))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_2 (2.311:2.311:2.311))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_2 (4.119:4.119:4.119))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_2 (9.256:9.256:9.256))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_2 (8.692:8.692:8.692))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_1 (6.868:6.868:6.868))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.main_3 (4.135:4.135:4.135))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_1 (4.119:4.119:4.119))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_1 (9.256:9.256:9.256))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.main_0 (8.482:8.482:8.482))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_0\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_0 (6.860:6.860:6.860))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.main_0 (3.589:3.589:3.589))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_1\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_1 (3.589:3.589:3.589))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_delayed_2\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_2 (2.294:2.294:2.294))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1203\\.main_3 (4.238:4.238:4.238))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251\\.main_3 (9.431:9.431:9.431))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:Net_1251_split\\.main_3 (8.869:8.869:8.869))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_2 (7.108:7.108:7.108))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.main_3 (2.620:2.620:2.620))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_2 (4.238:4.238:4.238))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_2 (9.431:9.431:9.431))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1203\\.main_6 (3.266:3.266:3.266))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251\\.main_6 (8.919:8.919:8.919))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1251_split\\.main_6 (8.355:8.355:8.355))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:Net_1260\\.main_3 (6.547:6.547:6.547))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_5 (6.547:6.547:6.547))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_5 (3.266:3.266:3.266))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_0\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_5 (8.919:8.919:8.919))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1203\\.main_5 (7.595:7.595:7.595))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251\\.main_5 (4.179:4.179:4.179))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1251_split\\.main_5 (3.603:3.603:3.603))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:Net_1260\\.main_2 (4.921:4.921:4.921))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:error\\.main_4 (4.921:4.921:4.921))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_0\\.main_4 (7.595:7.595:7.595))
    (INTERCONNECT \\PM1_DirCounter\:bQuadDec\:state_1\\.q \\PM1_DirCounter\:bQuadDec\:state_1\\.main_4 (4.179:4.179:4.179))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.load (2.819:2.819:2.819))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.q \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_0 (2.809:2.809:2.809))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (3.096:3.096:3.096))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (3.094:3.094:3.094))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (4.152:4.152:4.152))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (4.154:4.154:4.154))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_0 (2.992:2.992:2.992))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_6 (2.308:2.308:2.308))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_7 (2.308:2.308:2.308))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_5 (2.338:2.338:2.338))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_6 (2.338:2.338:2.338))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_4 (2.344:2.344:2.344))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_5 (2.344:2.344:2.344))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_3 (2.347:2.347:2.347))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_4 (2.347:2.347:2.347))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_2 (2.329:2.329:2.329))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_1 (2.333:2.333:2.333))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_2 (2.333:2.333:2.333))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:cntr_load\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.main_1 (2.336:2.336:2.336))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:fifo_load_polarized\\.q \\PM1_HA_TIMER\:TimerUDB\:sCapCount\:counter\\.enable (2.940:2.940:2.940))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (6.829:6.829:6.829))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (7.509:7.509:7.509))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (6.555:6.555:6.555))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (6.554:6.554:6.554))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.main_1 (7.523:7.523:7.523))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.919:2.919:2.919))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:status_tc\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_0 (3.677:3.677:3.677))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q Net_690.main_0 (7.143:7.143:7.143))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:rstSts\:stsreg\\.status_1 (10.233:10.233:10.233))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (10.744:10.744:10.744))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (10.199:10.199:10.199))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (8.766:8.766:8.766))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:tmp_fifo_load\\.q \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (9.310:9.310:9.310))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.570:6.570:6.570))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_0 (6.561:6.561:6.561))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.349:2.349:2.349))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (3.856:3.856:3.856))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (4.407:4.407:4.407))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (8.281:8.281:8.281))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_2 (6.559:6.559:6.559))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_0 (7.351:7.351:7.351))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\PM2_DirCounter\:Net_1275\\.main_1 (6.559:6.559:6.559))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.921:2.921:2.921))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_530\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:prevCompare\\.q \\PM2_DirCounter\:Net_611\\.main_2 (2.308:2.308:2.308))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (6.576:6.576:6.576))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (6.578:6.578:6.578))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_0\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (6.288:6.288:6.288))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_1 (8.219:8.219:8.219))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.704:6.704:6.704))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_0 (8.194:8.194:8.194))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (8.194:8.194:8.194))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\PM2_DirCounter\:Net_1275\\.main_0 (8.219:8.219:8.219))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_2\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (6.294:6.294:6.294))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (6.313:6.313:6.313))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.298:2.298:2.298))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.307:2.307:2.307))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.289:2.289:2.289))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.289:2.289:2.289))
    (INTERCONNECT \\PM2_DirCounter\:Net_1203\\.q \\PM2_DirCounter\:Net_1203\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (7.927:7.927:7.927))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (8.050:8.050:8.050))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251\\.main_0 (3.921:3.921:3.921))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_1251_split\\.main_0 (8.063:8.063:8.063))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_530\\.main_1 (3.936:3.936:3.936))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251\\.q \\PM2_DirCounter\:Net_611\\.main_1 (3.936:3.936:3.936))
    (INTERCONNECT \\PM2_DirCounter\:Net_1251_split\\.q \\PM2_DirCounter\:Net_1251\\.main_7 (6.198:6.198:6.198))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:reload\\.main_0 (8.094:8.094:8.094))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (4.513:4.513:4.513))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1203\\.main_0 (3.578:3.578:3.578))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251\\.main_1 (8.105:8.105:8.105))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1251_split\\.main_1 (4.811:4.811:4.811))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:Net_1260\\.main_0 (3.578:3.578:3.578))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_2 (7.199:7.199:7.199))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_0 (8.105:8.105:8.105))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_0 (3.578:3.578:3.578))
    (INTERCONNECT \\PM2_DirCounter\:Net_1260\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_0 (3.578:3.578:3.578))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_530\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Net_1275\\.q \\PM2_DirCounter\:Net_611\\.main_0 (2.291:2.291:2.291))
    (INTERCONNECT \\PM2_DirCounter\:Net_530\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_0 (2.897:2.897:2.897))
    (INTERCONNECT \\PM2_DirCounter\:Net_611\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_1 (2.891:2.891:2.891))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1203\\.main_4 (8.523:8.523:8.523))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251\\.main_4 (3.597:3.597:3.597))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1251_split\\.main_4 (7.442:7.442:7.442))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:Net_1260\\.main_1 (8.514:8.514:8.514))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:Stsreg\\.status_3 (6.299:6.299:6.299))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_3 (3.597:3.597:3.597))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_3 (8.523:8.523:8.523))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:error\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_3 (8.514:8.514:8.514))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_2 (6.613:6.613:6.613))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_2 (7.924:7.924:7.924))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_2 (6.080:6.080:6.080))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_1 (7.924:7.924:7.924))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_1 (6.613:6.613:6.613))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_1 (5.069:5.069:5.069))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_A_filt\\.q \\PM2_HA_Timer\:TimerUDB\:fifo_load_polarized\\.main_1 (7.007:7.007:7.007))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1203\\.main_3 (2.802:2.802:2.802))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251\\.main_3 (7.225:7.225:7.225))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:Net_1251_split\\.main_3 (4.485:4.485:4.485))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_2 (7.225:7.225:7.225))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_2 (2.802:2.802:2.802))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:quad_B_filt\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_2 (2.792:2.792:2.792))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1203\\.main_6 (2.778:2.778:2.778))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251\\.main_6 (7.369:7.369:7.369))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1251_split\\.main_6 (4.481:4.481:4.481))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:Net_1260\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_5 (7.369:7.369:7.369))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_5 (2.778:2.778:2.778))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_0\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_5 (2.777:2.777:2.777))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1203\\.main_5 (2.792:2.792:2.792))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251\\.main_5 (7.182:7.182:7.182))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1251_split\\.main_5 (4.327:4.327:4.327))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:Net_1260\\.main_2 (2.786:2.786:2.786))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:error\\.main_4 (7.182:7.182:7.182))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_0\\.main_4 (2.792:2.792:2.792))
    (INTERCONNECT \\PM2_DirCounter\:bQuadDec\:state_1\\.q \\PM2_DirCounter\:bQuadDec\:state_1\\.main_4 (2.786:2.786:2.786))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.q \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.load (2.545:2.545:2.545))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.q \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_0 (2.526:2.526:2.526))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (4.486:4.486:4.486))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (4.490:4.490:4.490))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.398:3.398:3.398))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.395:3.395:3.395))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\PM2_HA_Timer\:TimerUDB\:status_tc\\.main_0 (2.332:2.332:2.332))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_6 (2.277:2.277:2.277))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_0 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_7 (2.277:2.277:2.277))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_5 (2.248:2.248:2.248))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_1 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_6 (2.248:2.248:2.248))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_4 (2.246:2.246:2.246))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_2 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_5 (2.246:2.246:2.246))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_3 (2.261:2.261:2.261))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_3 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_4 (2.261:2.261:2.261))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_2 (2.263:2.263:2.263))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_4 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_3 (2.263:2.263:2.263))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_1 (2.274:2.274:2.274))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_5 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_2 (2.274:2.274:2.274))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_Timer\:TimerUDB\:cntr_load\\.main_0 (2.272:2.272:2.272))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.count_6 \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.main_1 (2.272:2.272:2.272))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:fifo_load_polarized\\.q \\PM2_HA_Timer\:TimerUDB\:sCapCount\:counter\\.enable (6.763:6.763:6.763))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.625:4.625:4.625))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.170:5.170:5.170))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (2.787:2.787:2.787))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.787:2.787:2.787))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\PM2_HA_Timer\:TimerUDB\:status_tc\\.main_1 (3.710:3.710:3.710))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (3.646:3.646:3.646))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (3.647:3.647:3.647))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:status_tc\\.q \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.891:2.891:2.891))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q Net_339.main_0 (2.995:2.995:2.995))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (6.305:6.305:6.305))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (9.514:9.514:9.514))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (10.060:10.060:10.060))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (8.629:8.629:8.629))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:tmp_fifo_load\\.q \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (7.658:7.658:7.658))
    (INTERCONNECT \\UART\:BUART\:counter_load_not\\.q \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.918:2.918:2.918))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_0\\.main_3 (2.694:2.694:2.694))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:pollcount_1\\.main_4 (2.694:2.694:2.694))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_postpoll\\.main_2 (3.610:3.610:3.610))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_state_0\\.main_10 (2.669:2.669:2.669))
    (INTERCONNECT \\UART\:BUART\:pollcount_0\\.q \\UART\:BUART\:rx_status_3\\.main_7 (2.669:2.669:2.669))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:pollcount_1\\.main_2 (2.958:2.958:2.958))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_postpoll\\.main_0 (3.766:3.766:3.766))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_state_0\\.main_8 (2.984:2.984:2.984))
    (INTERCONNECT \\UART\:BUART\:pollcount_1\\.q \\UART\:BUART\:rx_status_3\\.main_5 (2.984:2.984:2.984))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_load_fifo\\.main_2 (5.450:5.450:5.450))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_0\\.main_2 (2.520:2.520:2.520))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_2\\.main_2 (5.450:5.450:5.450))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_state_3\\.main_2 (5.450:5.450:5.450))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:rx_status_3\\.main_2 (2.520:2.520:2.520))
    (INTERCONNECT \\UART\:BUART\:rx_bitclk_enable\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.841:3.841:3.841))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART\:BUART\:rx_bitclk_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_0\\.main_1 (2.253:2.253:2.253))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:pollcount_1\\.main_1 (2.253:2.253:2.253))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART\:BUART\:rx_bitclk_enable\\.main_1 (2.253:2.253:2.253))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_0\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:pollcount_1\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_load_fifo\\.main_7 (4.035:4.035:4.035))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_0\\.main_7 (2.540:2.540:2.540))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_2\\.main_7 (4.035:4.035:4.035))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART\:BUART\:rx_state_3\\.main_7 (4.035:4.035:4.035))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_load_fifo\\.main_6 (4.032:4.032:4.032))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_0\\.main_6 (2.539:2.539:2.539))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_2\\.main_6 (4.032:4.032:4.032))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART\:BUART\:rx_state_3\\.main_6 (4.032:4.032:4.032))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_load_fifo\\.main_5 (3.883:3.883:3.883))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_0\\.main_5 (2.260:2.260:2.260))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_2\\.main_5 (3.883:3.883:3.883))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART\:BUART\:rx_state_3\\.main_5 (3.883:3.883:3.883))
    (INTERCONNECT \\UART\:BUART\:rx_counter_load\\.q \\UART\:BUART\:sRX\:RxBitCounter\\.load (3.609:3.609:3.609))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:rx_status_4\\.main_1 (2.312:2.312:2.312))
    (INTERCONNECT \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:rx_status_5\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\UART\:BUART\:rx_last\\.q \\UART\:BUART\:rx_state_2\\.main_9 (3.601:3.601:3.601))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:rx_status_4\\.main_0 (3.077:3.077:3.077))
    (INTERCONNECT \\UART\:BUART\:rx_load_fifo\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.071:3.071:3.071))
    (INTERCONNECT \\UART\:BUART\:rx_postpoll\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.289:2.289:2.289))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_counter_load\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_load_fifo\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_0\\.main_1 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_2\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_3\\.main_1 (4.189:4.189:4.189))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_1 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:rx_status_3\\.main_1 (2.525:2.525:2.525))
    (INTERCONNECT \\UART\:BUART\:rx_state_0\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.316:3.316:3.316))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_counter_load\\.main_3 (2.631:2.631:2.631))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_load_fifo\\.main_4 (2.631:2.631:2.631))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_0\\.main_4 (4.101:4.101:4.101))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_2\\.main_4 (2.631:2.631:2.631))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_3\\.main_4 (2.631:2.631:2.631))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_3 (4.101:4.101:4.101))
    (INTERCONNECT \\UART\:BUART\:rx_state_2\\.q \\UART\:BUART\:rx_status_3\\.main_4 (4.101:4.101:4.101))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_counter_load\\.main_2 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_load_fifo\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_0\\.main_3 (3.931:3.931:3.931))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_2\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_3\\.main_3 (2.301:2.301:2.301))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_2 (3.931:3.931:3.931))
    (INTERCONNECT \\UART\:BUART\:rx_state_3\\.q \\UART\:BUART\:rx_status_3\\.main_3 (3.931:3.931:3.931))
    (INTERCONNECT \\UART\:BUART\:rx_state_stop1_reg\\.q \\UART\:BUART\:rx_status_5\\.main_1 (2.238:2.238:2.238))
    (INTERCONNECT \\UART\:BUART\:rx_status_3\\.q \\UART\:BUART\:sRX\:RxSts\\.status_3 (6.167:6.167:6.167))
    (INTERCONNECT \\UART\:BUART\:rx_status_4\\.q \\UART\:BUART\:sRX\:RxSts\\.status_4 (6.131:6.131:6.131))
    (INTERCONNECT \\UART\:BUART\:rx_status_5\\.q \\UART\:BUART\:sRX\:RxSts\\.status_5 (6.030:6.030:6.030))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_0\\.main_5 (6.629:6.629:6.629))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_1\\.main_5 (8.021:8.021:8.021))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:tx_state_2\\.main_5 (8.021:8.021:8.021))
    (INTERCONNECT \\UART\:BUART\:tx_bitclk\\.q \\UART\:BUART\:txn\\.main_6 (6.635:6.635:6.635))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:counter_load_not\\.main_2 (4.490:4.490:4.490))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (9.207:9.207:9.207))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_bitclk\\.main_2 (7.873:7.873:7.873))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_0\\.main_2 (7.873:7.873:7.873))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_1\\.main_2 (5.061:5.061:5.061))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_state_2\\.main_2 (5.061:5.061:5.061))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART\:BUART\:tx_status_0\\.main_2 (7.873:7.873:7.873))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_1\\.main_4 (3.905:3.905:3.905))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:tx_state_2\\.main_4 (3.905:3.905:3.905))
    (INTERCONNECT \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART\:BUART\:txn\\.main_5 (6.994:6.994:6.994))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_counter_load\\.main_0 (3.536:3.536:3.536))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_load_fifo\\.main_0 (3.536:3.536:3.536))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_0\\.main_0 (5.760:5.760:5.760))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_2\\.main_0 (3.536:3.536:3.536))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_3\\.main_0 (3.536:3.536:3.536))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_state_stop1_reg\\.main_0 (5.760:5.760:5.760))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:rx_status_3\\.main_0 (5.760:5.760:5.760))
    (INTERCONNECT \\UART\:BUART\:tx_ctrl_mark_last\\.q \\UART\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (4.863:4.863:4.863))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_1 (4.248:4.248:4.248))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_state_0\\.main_3 (4.147:4.147:4.147))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART\:BUART\:tx_status_0\\.main_3 (4.147:4.147:4.147))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:sTX\:TxSts\\.status_3 (6.074:6.074:6.074))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART\:BUART\:tx_status_2\\.main_0 (3.732:3.732:3.732))
    (INTERCONNECT \\UART\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART\:BUART\:txn\\.main_3 (2.919:2.919:2.919))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:counter_load_not\\.main_1 (7.510:7.510:7.510))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.121:5.121:5.121))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_bitclk\\.main_1 (4.607:4.607:4.607))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_0\\.main_1 (4.607:4.607:4.607))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_1\\.main_1 (7.523:7.523:7.523))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_state_2\\.main_1 (7.523:7.523:7.523))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:tx_status_0\\.main_1 (4.607:4.607:4.607))
    (INTERCONNECT \\UART\:BUART\:tx_state_0\\.q \\UART\:BUART\:txn\\.main_2 (5.159:5.159:5.159))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:counter_load_not\\.main_0 (4.096:4.096:4.096))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.453:8.453:8.453))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_bitclk\\.main_0 (8.498:8.498:8.498))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_0\\.main_0 (8.498:8.498:8.498))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_1\\.main_0 (4.104:4.104:4.104))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_state_2\\.main_0 (4.104:4.104:4.104))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:tx_status_0\\.main_0 (8.498:8.498:8.498))
    (INTERCONNECT \\UART\:BUART\:tx_state_1\\.q \\UART\:BUART\:txn\\.main_1 (9.044:9.044:9.044))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:counter_load_not\\.main_3 (4.260:4.260:4.260))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_bitclk\\.main_3 (7.387:7.387:7.387))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_0\\.main_4 (7.387:7.387:7.387))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_1\\.main_3 (3.567:3.567:3.567))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_state_2\\.main_3 (3.567:3.567:3.567))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:tx_status_0\\.main_4 (7.387:7.387:7.387))
    (INTERCONNECT \\UART\:BUART\:tx_state_2\\.q \\UART\:BUART\:txn\\.main_4 (7.388:7.388:7.388))
    (INTERCONNECT \\UART\:BUART\:tx_status_0\\.q \\UART\:BUART\:sTX\:TxSts\\.status_0 (2.937:2.937:2.937))
    (INTERCONNECT \\UART\:BUART\:tx_status_2\\.q \\UART\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART\:BUART\:txn\\.q Net_234.main_0 (5.812:5.812:5.812))
    (INTERCONNECT \\UART\:BUART\:txn\\.q \\UART\:BUART\:txn\\.main_0 (4.402:4.402:4.402))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM1_HA_TIMER\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM1_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\PM2_HA_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\PM2_DirCounter\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT PM1_DIR\(0\)_PAD PM1_DIR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_BRAKEn\(0\)_PAD PM1_BRAKEn\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_ENABLE\(0\)_PAD PM1_ENABLE\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(0\)_PAD PM1_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM1_input\(1\)_PAD PM1_input\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT button_PIN\(0\)_PAD button_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led_PIN\(0\)_PAD led_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_output\(0\)_PAD PM2_output\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_output\(1\)_PAD PM2_output\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_output\(2\)_PAD PM2_output\(2\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_output\(3\)_PAD PM2_output\(3\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(0\)_PAD PM2_input\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PM2_input\(1\)_PAD PM2_input\(1\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
