$date
	Thu Nov  7 14:37:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module detector_1101_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) current_state [1:0] $end
$var reg 2 * next_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0 )
1$
x#
0"
0!
$end
#5000
0$
1"
#10000
b1 *
1#
0"
#15000
b10 *
b1 )
1"
#20000
0"
#25000
b10 )
1"
#30000
b11 *
0"
0#
#35000
b0 *
b11 )
1"
#40000
1!
b1 *
0"
1#
#45000
b10 *
0!
b1 )
1"
#50000
b0 *
0"
0#
#55000
b0 )
1"
#60000
b1 *
0"
1#
#65000
b10 *
b1 )
1"
#70000
0"
#75000
b10 )
1"
#80000
0"
#85000
1"
#90000
b11 *
0"
0#
#95000
b0 *
b11 )
1"
#100000
1!
b1 *
0"
1#
#105000
b10 *
0!
b1 )
1"
#110000
0"
#115000
b10 )
1"
#120000
0"
