INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Google Drive/Vivado/Adder/Adder.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jblan/Google Drive/Vivado/Adder/Adder.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
