--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_instructor_copy.twx cpu_instructor_copy.ncd -o
cpu_instructor_copy.twr cpu_instructor_copy.pcf -ucf nexys3.ucf

Design file:              cpu_instructor_copy.ncd
Physical constraint file: cpu_instructor_copy.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 406 paths analyzed, 91 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.964ns.
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X9Y43.CE), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_14 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_14 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.CQ       Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_14
    SLICE_X9Y45.A1       net (fanout=2)        0.609   clock_divider.counter<14>
    SLICE_X9Y45.A        Tilo                  0.259   GND_6_o_clock_divider.counter[26]_equal_120_o<26>2
                                                       GND_6_o_clock_divider.counter[26]_equal_120_o<26>3
    SLICE_X9Y43.A1       net (fanout=1)        0.756   GND_6_o_clock_divider.counter[26]_equal_120_o<26>2
    SLICE_X9Y43.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_120_o<26>6
    SLICE_X9Y43.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[26]_equal_120_o
    SLICE_X9Y43.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.266ns logic, 1.650ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_12 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.150 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_12 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   clock_divider.counter<15>
                                                       clock_divider.counter_12
    SLICE_X9Y45.A2       net (fanout=2)        0.605   clock_divider.counter<12>
    SLICE_X9Y45.A        Tilo                  0.259   GND_6_o_clock_divider.counter[26]_equal_120_o<26>2
                                                       GND_6_o_clock_divider.counter[26]_equal_120_o<26>3
    SLICE_X9Y43.A1       net (fanout=1)        0.756   GND_6_o_clock_divider.counter[26]_equal_120_o<26>2
    SLICE_X9Y43.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_120_o<26>6
    SLICE_X9Y43.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[26]_equal_120_o
    SLICE_X9Y43.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (1.266ns logic, 1.646ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          cpu_clock (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X9Y43.D2       net (fanout=2)        1.032   clock_divider.counter<4>
    SLICE_X9Y43.D        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_120_o<26>1
    SLICE_X9Y43.A3       net (fanout=1)        0.291   GND_6_o_clock_divider.counter[26]_equal_120_o<26>
    SLICE_X9Y43.A        Tilo                  0.259   cpu_clock
                                                       GND_6_o_clock_divider.counter[26]_equal_120_o<26>6
    SLICE_X9Y43.CE       net (fanout=1)        0.285   GND_6_o_clock_divider.counter[26]_equal_120_o
    SLICE_X9Y43.CLK      Tceck                 0.340   cpu_clock
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (1.266ns logic, 1.608ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_26 (SLICE_X8Y48.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.469ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.356 - 0.371)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X8Y43.A2       net (fanout=2)        1.006   clock_divider.counter<4>
    SLICE_X8Y43.COUT     Topcya                0.395   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.COUT     Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CLK      Tcinck                0.341   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_26
    -------------------------------------------------  ---------------------------
    Total                                      2.469ns (1.448ns logic, 1.021ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.356 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X8Y42.A5       net (fanout=2)        0.342   clock_divider.counter<0>
    SLICE_X8Y42.COUT     Topcya                0.395   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.COUT     Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CLK      Tcinck                0.341   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (1.524ns logic, 0.360ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.356 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X8Y42.D5       net (fanout=2)        0.377   clock_divider.counter<3>
    SLICE_X8Y42.COUT     Topcyd                0.260   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.COUT     Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CLK      Tcinck                0.341   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (1.389ns logic, 0.395ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_25 (SLICE_X8Y48.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_4 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.356 - 0.371)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_4 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.408   clock_divider.counter<7>
                                                       clock_divider.counter_4
    SLICE_X8Y43.A2       net (fanout=2)        1.006   clock_divider.counter<4>
    SLICE_X8Y43.COUT     Topcya                0.395   clock_divider.counter<7>
                                                       clock_divider.counter<4>_rt
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.COUT     Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CLK      Tcinck                0.329   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (1.436ns logic, 1.021ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_0 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.872ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.356 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_0 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.AQ       Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_0
    SLICE_X8Y42.A5       net (fanout=2)        0.342   clock_divider.counter<0>
    SLICE_X8Y42.COUT     Topcya                0.395   clock_divider.counter<3>
                                                       Mcount_clock_divider.counter_lut<0>_INV_0
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.COUT     Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CLK      Tcinck                0.329   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (1.512ns logic, 0.360ns route)
                                                       (80.8% logic, 19.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_divider.counter_3 (FF)
  Destination:          clock_divider.counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.356 - 0.368)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_divider.counter_3 to clock_divider.counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.DQ       Tcko                  0.408   clock_divider.counter<3>
                                                       clock_divider.counter_3
    SLICE_X8Y42.D5       net (fanout=2)        0.377   clock_divider.counter<3>
    SLICE_X8Y42.COUT     Topcyd                0.260   clock_divider.counter<3>
                                                       clock_divider.counter<3>_rt
                                                       Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<3>
    SLICE_X8Y43.COUT     Tbyp                  0.076   clock_divider.counter<7>
                                                       Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<7>
    SLICE_X8Y44.COUT     Tbyp                  0.076   clock_divider.counter<11>
                                                       Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<11>
    SLICE_X8Y45.COUT     Tbyp                  0.076   clock_divider.counter<15>
                                                       Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<15>
    SLICE_X8Y46.COUT     Tbyp                  0.076   clock_divider.counter<19>
                                                       Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<19>
    SLICE_X8Y47.COUT     Tbyp                  0.076   clock_divider.counter<23>
                                                       Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   Mcount_clock_divider.counter_cy<23>
    SLICE_X8Y48.CLK      Tcinck                0.329   clock_divider.counter<26>
                                                       Mcount_clock_divider.counter_xor<26>
                                                       clock_divider.counter_25
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (1.377ns logic, 0.395ns route)
                                                       (77.7% logic, 22.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cpu_clock (SLICE_X9Y43.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_clock (FF)
  Destination:          cpu_clock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_clock to cpu_clock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   cpu_clock
                                                       cpu_clock
    SLICE_X9Y43.C5       net (fanout=2)        0.059   cpu_clock
    SLICE_X9Y43.CLK      Tah         (-Th)    -0.215   cpu_clock
                                                       cpu_clock_INV_37_o1_INV_0
                                                       cpu_clock
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_1 (SLICE_X8Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_1 (FF)
  Destination:          clock_divider.counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_1 to clock_divider.counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y42.BQ       Tcko                  0.200   clock_divider.counter<3>
                                                       clock_divider.counter_1
    SLICE_X8Y42.B5       net (fanout=2)        0.075   clock_divider.counter<1>
    SLICE_X8Y42.CLK      Tah         (-Th)    -0.234   clock_divider.counter<3>
                                                       clock_divider.counter<1>_rt
                                                       Mcount_clock_divider.counter_cy<3>
                                                       clock_divider.counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_divider.counter_5 (SLICE_X8Y43.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_divider.counter_5 (FF)
  Destination:          clock_divider.counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_divider.counter_5 to clock_divider.counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   clock_divider.counter<7>
                                                       clock_divider.counter_5
    SLICE_X8Y43.B5       net (fanout=2)        0.075   clock_divider.counter<5>
    SLICE_X8Y43.CLK      Tah         (-Th)    -0.234   clock_divider.counter<7>
                                                       clock_divider.counter<5>_rt
                                                       Mcount_clock_divider.counter_cy<7>
                                                       clock_divider.counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_divider.counter<3>/CLK
  Logical resource: clock_divider.counter_0/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clock_divider.counter<3>/SR
  Logical resource: clock_divider.counter_0/SR
  Location pin: SLICE_X8Y42.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.964|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 406 paths, 0 nets, and 76 connections

Design statistics:
   Minimum period:   2.964ns{1}   (Maximum frequency: 337.382MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov 03 10:33:42 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



