ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C_MASTER.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_MasterWriteBuf,"ax",%progbits
  21              		.align	2
  22              		.global	I2C_MasterWriteBuf
  23              		.thumb
  24              		.thumb_func
  25              		.type	I2C_MasterWriteBuf, %function
  26              	I2C_MasterWriteBuf:
  27              	.LFB135:
  28              		.file 1 "Generated_Source\\PSoC6\\I2C_MASTER.c"
   1:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_MASTER.c **** * File Name: I2C_MASTER.c
   3:Generated_Source\PSoC6/I2C_MASTER.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_MASTER.c **** *
   5:Generated_Source\PSoC6/I2C_MASTER.c **** * Description:
   6:Generated_Source\PSoC6/I2C_MASTER.c **** *  This file provides the source code of APIs for the I2C component master mode.
   7:Generated_Source\PSoC6/I2C_MASTER.c **** *
   8:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************
   9:Generated_Source\PSoC6/I2C_MASTER.c **** * Copyright 2012-2015, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_MASTER.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_MASTER.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_MASTER.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_MASTER.c **** 
  15:Generated_Source\PSoC6/I2C_MASTER.c **** #include "I2C_PVT.h"
  16:Generated_Source\PSoC6/I2C_MASTER.c **** 
  17:Generated_Source\PSoC6/I2C_MASTER.c **** #if(I2C_MODE_MASTER_ENABLED)
  18:Generated_Source\PSoC6/I2C_MASTER.c **** 
  19:Generated_Source\PSoC6/I2C_MASTER.c **** /**********************************
  20:Generated_Source\PSoC6/I2C_MASTER.c **** *      System variables
  21:Generated_Source\PSoC6/I2C_MASTER.c **** **********************************/
  22:Generated_Source\PSoC6/I2C_MASTER.c **** 
  23:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 I2C_mstrStatus;     /* Master Status byte  */
  24:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 I2C_mstrControl;    /* Master Control byte */
  25:Generated_Source\PSoC6/I2C_MASTER.c **** 
  26:Generated_Source\PSoC6/I2C_MASTER.c **** /* Transmit buffer variables */
  27:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 * I2C_mstrRdBufPtr;     /* Pointer to Master Read buffer */
  28:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrRdBufSize;    /* Master Read buffer size       */
  29:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrRdBufIndex;   /* Master Read buffer Index      */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 2


  30:Generated_Source\PSoC6/I2C_MASTER.c **** 
  31:Generated_Source\PSoC6/I2C_MASTER.c **** /* Receive buffer variables */
  32:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 * I2C_mstrWrBufPtr;     /* Pointer to Master Write buffer */
  33:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrWrBufSize;    /* Master Write buffer size       */
  34:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrWrBufIndex;   /* Master Write buffer Index      */
  35:Generated_Source\PSoC6/I2C_MASTER.c **** 
  36:Generated_Source\PSoC6/I2C_MASTER.c **** 
  37:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
  38:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterWriteBuf
  39:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
  40:Generated_Source\PSoC6/I2C_MASTER.c **** *
  41:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
  42:Generated_Source\PSoC6/I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
  43:Generated_Source\PSoC6/I2C_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
  44:Generated_Source\PSoC6/I2C_MASTER.c **** *  by the included ISR in byte by byte mode.
  45:Generated_Source\PSoC6/I2C_MASTER.c **** *
  46:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
  47:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
  48:Generated_Source\PSoC6/I2C_MASTER.c **** *  xferData:  Pointer to buffer of data to be sent.
  49:Generated_Source\PSoC6/I2C_MASTER.c **** *  cnt:       Size of buffer to send.
  50:Generated_Source\PSoC6/I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
  51:Generated_Source\PSoC6/I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
  52:Generated_Source\PSoC6/I2C_MASTER.c **** *             generating a stop.
  53:Generated_Source\PSoC6/I2C_MASTER.c **** *
  54:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
  55:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
  56:Generated_Source\PSoC6/I2C_MASTER.c **** *
  57:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
  58:Generated_Source\PSoC6/I2C_MASTER.c **** *  The included ISR will start a transfer after a start or restart condition is
  59:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated.
  60:Generated_Source\PSoC6/I2C_MASTER.c **** *
  61:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
  62:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus  - The global variable used to store a current
  63:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 status of the I2C Master.
  64:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state       - The global variable used to store a current
  65:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 state of the software FSM.
  66:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrControl - The global variable used to control the master
  67:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 end of a transaction with or without Stop
  68:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 generation.
  69:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufPtr - The global variable used to store a pointer
  70:Generated_Source\PSoC6/I2C_MASTER.c **** *                                  to the master write buffer.
  71:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufIndex - The global variable used to store current
  72:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within the master write buffer.
  73:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufSize - The global variable used to store a master
  74:Generated_Source\PSoC6/I2C_MASTER.c **** *                                   write buffer size.
  75:Generated_Source\PSoC6/I2C_MASTER.c **** *
  76:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
  77:Generated_Source\PSoC6/I2C_MASTER.c **** *  No
  78:Generated_Source\PSoC6/I2C_MASTER.c **** *
  79:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
  80:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterWriteBuf(uint8 slaveAddress, uint8 * wrData, uint8 cnt, uint8 mode)
  81:Generated_Source\PSoC6/I2C_MASTER.c ****       
  82:Generated_Source\PSoC6/I2C_MASTER.c **** {
  29              		.loc 1 82 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 3


  33              		@ link register save eliminated.
  34              	.LVL0:
  83:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
  84:Generated_Source\PSoC6/I2C_MASTER.c **** 
  85:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
  86:Generated_Source\PSoC6/I2C_MASTER.c **** 
  87:Generated_Source\PSoC6/I2C_MASTER.c ****     if(NULL != wrData)
  35              		.loc 1 87 0
  36 0000 0029     		cmp	r1, #0
  37 0002 56D0     		beq	.L7
  82:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
  38              		.loc 1 82 0
  39 0004 70B4     		push	{r4, r5, r6}
  40              		.cfi_def_cfa_offset 12
  41              		.cfi_offset 4, -12
  42              		.cfi_offset 5, -8
  43              		.cfi_offset 6, -4
  44 0006 0C46     		mov	r4, r1
  88:Generated_Source\PSoC6/I2C_MASTER.c ****     {
  89:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
  90:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_IDLE == I2C_state)
  45              		.loc 1 90 0
  46 0008 2D49     		ldr	r1, .L12
  47              	.LVL1:
  48 000a 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
  49 000c C9B2     		uxtb	r1, r1
  50 000e 1029     		cmp	r1, #16
  51 0010 06D1     		bne	.L3
  91:Generated_Source\PSoC6/I2C_MASTER.c ****         {
  92:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready for transaction: check if bus is free */
  93:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
  52              		.loc 1 93 0
  53 0012 2C49     		ldr	r1, .L12+4
  54 0014 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
  55 0016 11F0100F 		tst	r1, #16
  56 001a 12D1     		bne	.L8
  94:Generated_Source\PSoC6/I2C_MASTER.c ****             {
  95:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
  57              		.loc 1 95 0
  58 001c 0021     		movs	r1, #0
  59 001e 13E0     		b	.L4
  60              	.L3:
  96:Generated_Source\PSoC6/I2C_MASTER.c ****             }
  97:Generated_Source\PSoC6/I2C_MASTER.c ****             else
  98:Generated_Source\PSoC6/I2C_MASTER.c ****             {
  99:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_BUS_BUSY;
 100:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 101:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 102:Generated_Source\PSoC6/I2C_MASTER.c ****         else if(I2C_SM_MSTR_HALT == I2C_state)
  61              		.loc 1 102 0
  62 0020 2749     		ldr	r1, .L12
  63 0022 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
  64 0024 C9B2     		uxtb	r1, r1
  65 0026 6029     		cmp	r1, #96
  66 0028 0DD1     		bne	.L9
  67              	.LVL2:
  68              	.LBB52:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 4


  69              	.LBB53:
  70              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 5


  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 6


 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 7


 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 8


 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 9


 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 10


 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 11


 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 12


 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 13


 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 14


 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 15


 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 16


 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 17


 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 18


 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 19


 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 20


 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 21


 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 22


1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 23


1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 24


1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 25


1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 26


1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 27


1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 28


1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 29


1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 30


1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 31


1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 32


1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 33


1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 34


1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 35


1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  71              		.loc 2 1770 0
  72 002a 4FF08065 		mov	r5, #67108864
  73 002e 2649     		ldr	r1, .L12+8
  74 0030 C1F88C51 		str	r5, [r1, #396]
  75              	.LVL3:
  76              	.LBE53:
  77              	.LBE52:
 103:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 104:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready and waiting for ReStart */
 105:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 106:Generated_Source\PSoC6/I2C_MASTER.c **** 
 107:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ClearPendingInt();
 108:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_XFER_HALT;
  78              		.loc 1 108 0
  79 0034 254D     		ldr	r5, .L12+12
  80 0036 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
  81 0038 01F0F701 		and	r1, r1, #247
  82 003c 2970     		strb	r1, [r5]
 105:Generated_Source\PSoC6/I2C_MASTER.c **** 
  83              		.loc 1 105 0
  84 003e 0021     		movs	r1, #0
  85 0040 02E0     		b	.L4
  86              	.LVL4:
  87              	.L8:
  99:Generated_Source\PSoC6/I2C_MASTER.c ****             }
  88              		.loc 1 99 0
  89 0042 0121     		movs	r1, #1
  90 0044 00E0     		b	.L4
  91              	.L9:
  85:Generated_Source\PSoC6/I2C_MASTER.c **** 
  92              		.loc 1 85 0
  93 0046 0221     		movs	r1, #2
  94              	.LVL5:
  95              	.L4:
 109:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 110:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 111:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 112:Generated_Source\PSoC6/I2C_MASTER.c ****             /* errStatus = I2C_MSTR_NOT_READY was send before */
 113:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 114:Generated_Source\PSoC6/I2C_MASTER.c **** 
 115:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_MSTR_NO_ERROR == errStatus)
  96              		.loc 1 115 0
  97 0048 0029     		cmp	r1, #0
  98 004a 35D1     		bne	.L2
 116:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 117:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set state to start write transaction */
 118:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_WR_ADDR;
  99              		.loc 1 118 0
 100 004c 4526     		movs	r6, #69
 101 004e 1C4D     		ldr	r5, .L12
 102 0050 2E70     		strb	r6, [r5]
 119:Generated_Source\PSoC6/I2C_MASTER.c **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 36


 120:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Prepare write buffer */
 121:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufIndex = 0u;
 103              		.loc 1 121 0
 104 0052 0026     		movs	r6, #0
 105 0054 1E4D     		ldr	r5, .L12+16
 106 0056 2E70     		strb	r6, [r5]
 122:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufSize  = cnt;
 107              		.loc 1 122 0
 108 0058 1E4D     		ldr	r5, .L12+20
 109 005a 2A70     		strb	r2, [r5]
 123:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufPtr   = (volatile uint8 *) wrData;
 110              		.loc 1 123 0
 111 005c 1E4A     		ldr	r2, .L12+24
 112              	.LVL6:
 113 005e 1460     		str	r4, [r2]
 124:Generated_Source\PSoC6/I2C_MASTER.c **** 
 125:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 126:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrControl = mode;
 114              		.loc 1 126 0
 115 0060 1E4A     		ldr	r2, .L12+28
 116 0062 1370     		strb	r3, [r2]
 117              	.LVL7:
 127:Generated_Source\PSoC6/I2C_MASTER.c **** 
 128:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Clear write status history */
 129:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_WR_CMPLT;
 118              		.loc 1 129 0
 119 0064 194C     		ldr	r4, .L12+12
 120              	.LVL8:
 121 0066 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 122 0068 02F0FD02 		and	r2, r2, #253
 123 006c 2270     		strb	r2, [r4]
 130:Generated_Source\PSoC6/I2C_MASTER.c **** 
 131:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 132:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 124              		.loc 1 132 0
 125 006e 4200     		lsls	r2, r0, #1
 126 0070 D2B2     		uxtb	r2, r2
 127 0072 1B48     		ldr	r0, .L12+32
 128              	.LVL9:
 129 0074 0270     		strb	r2, [r0]
 130              	.LVL10:
 133:Generated_Source\PSoC6/I2C_MASTER.c **** 
 134:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_RESTART(mode))
 131              		.loc 1 134 0
 132 0076 13F0010F 		tst	r3, #1
 133 007a 0AD0     		beq	.L5
 135:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 136:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_RESTART;
 134              		.loc 1 136 0
 135 007c 3222     		movs	r2, #50
 136 007e 194B     		ldr	r3, .L12+36
 137              	.LVL11:
 138 0080 1A70     		strb	r2, [r3]
 139 0082 FF22     		movs	r2, #255
 140 0084 A3F20463 		subw	r3, r3, #1540
 141 0088 1A70     		strb	r2, [r3]
 142 008a 03F58063 		add	r3, r3, #1024
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 37


 143 008e 1E70     		strb	r6, [r3]
 144 0090 0AE0     		b	.L6
 145              	.LVL12:
 146              	.L5:
 137:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 138:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 139:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 140:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_START;
 147              		.loc 1 140 0
 148 0092 8222     		movs	r2, #130
 149 0094 134B     		ldr	r3, .L12+36
 150              	.LVL13:
 151 0096 1A70     		strb	r2, [r3]
 152 0098 FF22     		movs	r2, #255
 153 009a A3F20463 		subw	r3, r3, #1540
 154 009e 1A70     		strb	r2, [r3]
 155 00a0 0022     		movs	r2, #0
 156 00a2 03F58063 		add	r3, r3, #1024
 157 00a6 1A70     		strb	r2, [r3]
 158              	.L6:
 159              	.LVL14:
 160              	.LBB54:
 161              	.LBB55:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 162              		.loc 2 1681 0
 163 00a8 4FF08062 		mov	r2, #67108864
 164 00ac 064B     		ldr	r3, .L12+8
 165 00ae DA60     		str	r2, [r3, #12]
 166 00b0 02E0     		b	.L2
 167              	.LVL15:
 168              	.L7:
 169              		.cfi_def_cfa_offset 0
 170              		.cfi_restore 4
 171              		.cfi_restore 5
 172              		.cfi_restore 6
 173              	.LBE55:
 174              	.LBE54:
  85:Generated_Source\PSoC6/I2C_MASTER.c **** 
 175              		.loc 1 85 0
 176 00b2 0221     		movs	r1, #2
 177              	.LVL16:
 141:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 142:Generated_Source\PSoC6/I2C_MASTER.c **** 
 143:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Enable interrupt to complete transfer */
 144:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_EnableInt();
 145:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 146:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 147:Generated_Source\PSoC6/I2C_MASTER.c **** 
 148:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 149:Generated_Source\PSoC6/I2C_MASTER.c **** }
 178              		.loc 1 149 0
 179 00b4 0846     		mov	r0, r1
 180              	.LVL17:
 181 00b6 7047     		bx	lr
 182              	.LVL18:
 183              	.L2:
 184              		.cfi_def_cfa_offset 12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 38


 185              		.cfi_offset 4, -12
 186              		.cfi_offset 5, -8
 187              		.cfi_offset 6, -4
 188 00b8 0846     		mov	r0, r1
 189 00ba 70BC     		pop	{r4, r5, r6}
 190              		.cfi_restore 6
 191              		.cfi_restore 5
 192              		.cfi_restore 4
 193              		.cfi_def_cfa_offset 0
 194 00bc 7047     		bx	lr
 195              	.L13:
 196 00be 00BF     		.align	2
 197              	.L12:
 198 00c0 00000000 		.word	I2C_state
 199 00c4 14163440 		.word	1077155348
 200 00c8 00E100E0 		.word	-536813312
 201 00cc 00000000 		.word	I2C_mstrStatus
 202 00d0 00000000 		.word	I2C_mstrWrBufIndex
 203 00d4 00000000 		.word	I2C_mstrWrBufSize
 204 00d8 00000000 		.word	I2C_mstrWrBufPtr
 205 00dc 00000000 		.word	I2C_mstrControl
 206 00e0 10103440 		.word	1077153808
 207 00e4 14173440 		.word	1077155604
 208              		.cfi_endproc
 209              	.LFE135:
 210              		.size	I2C_MasterWriteBuf, .-I2C_MasterWriteBuf
 211              		.section	.text.I2C_MasterReadBuf,"ax",%progbits
 212              		.align	2
 213              		.global	I2C_MasterReadBuf
 214              		.thumb
 215              		.thumb_func
 216              		.type	I2C_MasterReadBuf, %function
 217              	I2C_MasterReadBuf:
 218              	.LFB136:
 150:Generated_Source\PSoC6/I2C_MASTER.c **** 
 151:Generated_Source\PSoC6/I2C_MASTER.c **** 
 152:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 153:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterReadBuf
 154:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 155:Generated_Source\PSoC6/I2C_MASTER.c **** *
 156:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 157:Generated_Source\PSoC6/I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
 158:Generated_Source\PSoC6/I2C_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
 159:Generated_Source\PSoC6/I2C_MASTER.c **** *  by the included ISR in byte by byte mode.
 160:Generated_Source\PSoC6/I2C_MASTER.c **** *
 161:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 162:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
 163:Generated_Source\PSoC6/I2C_MASTER.c **** *  xferData:  Pointer to buffer where to put data from slave.
 164:Generated_Source\PSoC6/I2C_MASTER.c **** *  cnt:       Size of buffer to read.
 165:Generated_Source\PSoC6/I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
 166:Generated_Source\PSoC6/I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
 167:Generated_Source\PSoC6/I2C_MASTER.c **** *             generating a stop.
 168:Generated_Source\PSoC6/I2C_MASTER.c **** *
 169:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 170:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 171:Generated_Source\PSoC6/I2C_MASTER.c **** *
 172:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 39


 173:Generated_Source\PSoC6/I2C_MASTER.c **** *  The included ISR will start a transfer after start or restart condition is
 174:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated.
 175:Generated_Source\PSoC6/I2C_MASTER.c **** *
 176:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 177:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus  - The global variable used to store a current
 178:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 status of the I2C Master.
 179:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state       - The global variable used to store a current
 180:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 state of the software FSM.
 181:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrControl - The global variable used to control the master
 182:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 end of a transaction with or without
 183:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 Stop generation.
 184:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufPtr - The global variable used to store a pointer
 185:Generated_Source\PSoC6/I2C_MASTER.c **** *                                  to the master write buffer.
 186:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable  used to store a
 187:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    current index within the master
 188:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    write buffer.
 189:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufSize - The global variable used to store a master
 190:Generated_Source\PSoC6/I2C_MASTER.c **** *                                   write buffer size.
 191:Generated_Source\PSoC6/I2C_MASTER.c **** *
 192:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 193:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 194:Generated_Source\PSoC6/I2C_MASTER.c **** *
 195:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 196:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterReadBuf(uint8 slaveAddress, uint8 * rdData, uint8 cnt, uint8 mode)
 197:Generated_Source\PSoC6/I2C_MASTER.c ****       
 198:Generated_Source\PSoC6/I2C_MASTER.c **** {
 219              		.loc 1 198 0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 224              	.LVL19:
 199:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 200:Generated_Source\PSoC6/I2C_MASTER.c **** 
 201:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 202:Generated_Source\PSoC6/I2C_MASTER.c **** 
 203:Generated_Source\PSoC6/I2C_MASTER.c ****     if(NULL != rdData)
 225              		.loc 1 203 0
 226 0000 0029     		cmp	r1, #0
 227 0002 58D0     		beq	.L20
 198:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 228              		.loc 1 198 0
 229 0004 70B4     		push	{r4, r5, r6}
 230              		.cfi_def_cfa_offset 12
 231              		.cfi_offset 4, -12
 232              		.cfi_offset 5, -8
 233              		.cfi_offset 6, -4
 234 0006 0C46     		mov	r4, r1
 204:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 205:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
 206:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_IDLE == I2C_state)
 235              		.loc 1 206 0
 236 0008 2E49     		ldr	r1, .L25
 237              	.LVL20:
 238 000a 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 239 000c C9B2     		uxtb	r1, r1
 240 000e 1029     		cmp	r1, #16
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 40


 241 0010 06D1     		bne	.L16
 207:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 208:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready to transaction: check if bus is free */
 209:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
 242              		.loc 1 209 0
 243 0012 2D49     		ldr	r1, .L25+4
 244 0014 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 245 0016 11F0100F 		tst	r1, #16
 246 001a 12D1     		bne	.L21
 210:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 211:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
 247              		.loc 1 211 0
 248 001c 0021     		movs	r1, #0
 249 001e 13E0     		b	.L17
 250              	.L16:
 212:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 213:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 214:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 215:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_BUS_BUSY;
 216:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 217:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 218:Generated_Source\PSoC6/I2C_MASTER.c ****         else if(I2C_SM_MSTR_HALT == I2C_state)
 251              		.loc 1 218 0
 252 0020 2849     		ldr	r1, .L25
 253 0022 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 254 0024 C9B2     		uxtb	r1, r1
 255 0026 6029     		cmp	r1, #96
 256 0028 0DD1     		bne	.L22
 257              	.LVL21:
 258              	.LBB56:
 259              	.LBB57:
 260              		.loc 2 1770 0
 261 002a 4FF08065 		mov	r5, #67108864
 262 002e 2749     		ldr	r1, .L25+8
 263 0030 C1F88C51 		str	r5, [r1, #396]
 264              	.LVL22:
 265              	.LBE57:
 266              	.LBE56:
 219:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 220:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready and waiting for ReStart */
 221:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 222:Generated_Source\PSoC6/I2C_MASTER.c **** 
 223:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ClearPendingInt();
 224:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_XFER_HALT;
 267              		.loc 1 224 0
 268 0034 264D     		ldr	r5, .L25+12
 269 0036 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 270 0038 01F0F701 		and	r1, r1, #247
 271 003c 2970     		strb	r1, [r5]
 221:Generated_Source\PSoC6/I2C_MASTER.c **** 
 272              		.loc 1 221 0
 273 003e 0021     		movs	r1, #0
 274 0040 02E0     		b	.L17
 275              	.LVL23:
 276              	.L21:
 215:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 277              		.loc 1 215 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 41


 278 0042 0121     		movs	r1, #1
 279 0044 00E0     		b	.L17
 280              	.L22:
 201:Generated_Source\PSoC6/I2C_MASTER.c **** 
 281              		.loc 1 201 0
 282 0046 0221     		movs	r1, #2
 283              	.LVL24:
 284              	.L17:
 225:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 226:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 227:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 228:Generated_Source\PSoC6/I2C_MASTER.c ****             /* errStatus = I2C_MSTR_NOT_READY was set before */
 229:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 230:Generated_Source\PSoC6/I2C_MASTER.c **** 
 231:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_MSTR_NO_ERROR == errStatus)
 285              		.loc 1 231 0
 286 0048 0029     		cmp	r1, #0
 287 004a 37D1     		bne	.L15
 232:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 233:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set state to start write transaction */
 234:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_ADDR;
 288              		.loc 1 234 0
 289 004c 4926     		movs	r6, #73
 290 004e 1D4D     		ldr	r5, .L25
 291 0050 2E70     		strb	r6, [r5]
 235:Generated_Source\PSoC6/I2C_MASTER.c **** 
 236:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Prepare read buffer */
 237:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufIndex  = 0u;
 292              		.loc 1 237 0
 293 0052 0026     		movs	r6, #0
 294 0054 1F4D     		ldr	r5, .L25+16
 295 0056 2E70     		strb	r6, [r5]
 238:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufSize   = cnt;
 296              		.loc 1 238 0
 297 0058 1F4D     		ldr	r5, .L25+20
 298 005a 2A70     		strb	r2, [r5]
 239:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufPtr    = (volatile uint8 *) rdData;
 299              		.loc 1 239 0
 300 005c 1F4A     		ldr	r2, .L25+24
 301              	.LVL25:
 302 005e 1460     		str	r4, [r2]
 240:Generated_Source\PSoC6/I2C_MASTER.c **** 
 241:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 242:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrControl = mode;
 303              		.loc 1 242 0
 304 0060 1F4A     		ldr	r2, .L25+28
 305 0062 1370     		strb	r3, [r2]
 306              	.LVL26:
 243:Generated_Source\PSoC6/I2C_MASTER.c **** 
 244:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Clear read status history */
 245:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_RD_CMPLT;
 307              		.loc 1 245 0
 308 0064 1A4C     		ldr	r4, .L25+12
 309              	.LVL27:
 310 0066 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 311 0068 02F0FE02 		and	r2, r2, #254
 312 006c 2270     		strb	r2, [r4]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 42


 246:Generated_Source\PSoC6/I2C_MASTER.c **** 
 247:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 248:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = ((uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT) |
 313              		.loc 1 248 0
 314 006e 4200     		lsls	r2, r0, #1
 315 0070 D2B2     		uxtb	r2, r2
 316 0072 42F00102 		orr	r2, r2, #1
 317 0076 1B48     		ldr	r0, .L25+32
 318              	.LVL28:
 319 0078 0270     		strb	r2, [r0]
 320              	.LVL29:
 249:Generated_Source\PSoC6/I2C_MASTER.c ****                                                   I2C_READ_FLAG);
 250:Generated_Source\PSoC6/I2C_MASTER.c **** 
 251:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_RESTART(mode))
 321              		.loc 1 251 0
 322 007a 13F0010F 		tst	r3, #1
 323 007e 0AD0     		beq	.L18
 252:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 253:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_RESTART;
 324              		.loc 1 253 0
 325 0080 3222     		movs	r2, #50
 326 0082 194B     		ldr	r3, .L25+36
 327              	.LVL30:
 328 0084 1A70     		strb	r2, [r3]
 329 0086 FF22     		movs	r2, #255
 330 0088 A3F20463 		subw	r3, r3, #1540
 331 008c 1A70     		strb	r2, [r3]
 332 008e 03F58063 		add	r3, r3, #1024
 333 0092 1E70     		strb	r6, [r3]
 334 0094 0AE0     		b	.L19
 335              	.LVL31:
 336              	.L18:
 254:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 255:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 256:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 257:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_START;
 337              		.loc 1 257 0
 338 0096 8222     		movs	r2, #130
 339 0098 134B     		ldr	r3, .L25+36
 340              	.LVL32:
 341 009a 1A70     		strb	r2, [r3]
 342 009c FF22     		movs	r2, #255
 343 009e A3F20463 		subw	r3, r3, #1540
 344 00a2 1A70     		strb	r2, [r3]
 345 00a4 0022     		movs	r2, #0
 346 00a6 03F58063 		add	r3, r3, #1024
 347 00aa 1A70     		strb	r2, [r3]
 348              	.L19:
 349              	.LVL33:
 350              	.LBB58:
 351              	.LBB59:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 352              		.loc 2 1681 0
 353 00ac 4FF08062 		mov	r2, #67108864
 354 00b0 064B     		ldr	r3, .L25+8
 355 00b2 DA60     		str	r2, [r3, #12]
 356 00b4 02E0     		b	.L15
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 43


 357              	.LVL34:
 358              	.L20:
 359              		.cfi_def_cfa_offset 0
 360              		.cfi_restore 4
 361              		.cfi_restore 5
 362              		.cfi_restore 6
 363              	.LBE59:
 364              	.LBE58:
 201:Generated_Source\PSoC6/I2C_MASTER.c **** 
 365              		.loc 1 201 0
 366 00b6 0221     		movs	r1, #2
 367              	.LVL35:
 258:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 259:Generated_Source\PSoC6/I2C_MASTER.c **** 
 260:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Enable interrupt to complete transfer */
 261:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_EnableInt();
 262:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 263:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 264:Generated_Source\PSoC6/I2C_MASTER.c **** 
 265:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 266:Generated_Source\PSoC6/I2C_MASTER.c **** }
 368              		.loc 1 266 0
 369 00b8 0846     		mov	r0, r1
 370              	.LVL36:
 371 00ba 7047     		bx	lr
 372              	.LVL37:
 373              	.L15:
 374              		.cfi_def_cfa_offset 12
 375              		.cfi_offset 4, -12
 376              		.cfi_offset 5, -8
 377              		.cfi_offset 6, -4
 378 00bc 0846     		mov	r0, r1
 379 00be 70BC     		pop	{r4, r5, r6}
 380              		.cfi_restore 6
 381              		.cfi_restore 5
 382              		.cfi_restore 4
 383              		.cfi_def_cfa_offset 0
 384 00c0 7047     		bx	lr
 385              	.L26:
 386 00c2 00BF     		.align	2
 387              	.L25:
 388 00c4 00000000 		.word	I2C_state
 389 00c8 14163440 		.word	1077155348
 390 00cc 00E100E0 		.word	-536813312
 391 00d0 00000000 		.word	I2C_mstrStatus
 392 00d4 00000000 		.word	I2C_mstrRdBufIndex
 393 00d8 00000000 		.word	I2C_mstrRdBufSize
 394 00dc 00000000 		.word	I2C_mstrRdBufPtr
 395 00e0 00000000 		.word	I2C_mstrControl
 396 00e4 10103440 		.word	1077153808
 397 00e8 14173440 		.word	1077155604
 398              		.cfi_endproc
 399              	.LFE136:
 400              		.size	I2C_MasterReadBuf, .-I2C_MasterReadBuf
 401              		.section	.text.I2C_MasterSendStart,"ax",%progbits
 402              		.align	2
 403              		.global	I2C_MasterSendStart
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 44


 404              		.thumb
 405              		.thumb_func
 406              		.type	I2C_MasterSendStart, %function
 407              	I2C_MasterSendStart:
 408              	.LFB137:
 267:Generated_Source\PSoC6/I2C_MASTER.c **** 
 268:Generated_Source\PSoC6/I2C_MASTER.c **** 
 269:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 270:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendStart
 271:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 272:Generated_Source\PSoC6/I2C_MASTER.c **** *
 273:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 274:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates Start condition and sends slave address with read/write bit.
 275:Generated_Source\PSoC6/I2C_MASTER.c **** *
 276:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 277:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddress:  7-bit slave address.
 278:Generated_Source\PSoC6/I2C_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 279:Generated_Source\PSoC6/I2C_MASTER.c **** *
 280:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 281:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 282:Generated_Source\PSoC6/I2C_MASTER.c **** *
 283:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 284:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 285:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 286:Generated_Source\PSoC6/I2C_MASTER.c **** *
 287:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 288:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 289:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 290:Generated_Source\PSoC6/I2C_MASTER.c **** *
 291:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 292:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 293:Generated_Source\PSoC6/I2C_MASTER.c **** *
 294:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 295:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendStart(uint8 slaveAddress, uint8 R_nW)
 296:Generated_Source\PSoC6/I2C_MASTER.c ****       
 297:Generated_Source\PSoC6/I2C_MASTER.c **** {
 409              		.loc 1 297 0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 414              	.LVL38:
 298:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 299:Generated_Source\PSoC6/I2C_MASTER.c **** 
 300:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 301:Generated_Source\PSoC6/I2C_MASTER.c **** 
 302:Generated_Source\PSoC6/I2C_MASTER.c ****     /* If IDLE, check if bus is free */
 303:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_SM_IDLE == I2C_state)
 415              		.loc 1 303 0
 416 0000 234B     		ldr	r3, .L36
 417 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 418 0004 DBB2     		uxtb	r3, r3
 419 0006 102B     		cmp	r3, #16
 420 0008 3CD1     		bne	.L33
 304:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 305:Generated_Source\PSoC6/I2C_MASTER.c ****         /* If bus is free, generate Start condition */
 306:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 45


 421              		.loc 1 306 0
 422 000a 224B     		ldr	r3, .L36+4
 423 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 424 000e 13F0100F 		tst	r3, #16
 425 0012 39D1     		bne	.L34
 426              	.LVL39:
 427              	.LBB60:
 428              	.LBB61:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 429              		.loc 2 1717 0
 430 0014 4FF08062 		mov	r2, #67108864
 431 0018 1F4B     		ldr	r3, .L36+8
 432 001a C3F88C20 		str	r2, [r3, #140]
 433              	.LBB62:
 434              	.LBB63:
 435              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 46


  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 47


  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 48


 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 49


 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 50


 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 51


 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 52


 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 53


 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 54


 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 55


 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 56


 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 57


 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 58


 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 59


 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 60


 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 436              		.loc 3 882 0
 437              		.syntax unified
 438              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 439 001e BFF34F8F 		dsb 0xF
 440              	@ 0 "" 2
 441              		.thumb
 442              		.syntax unified
 443              	.LBE63:
 444              	.LBE62:
 445              	.LBB64:
 446              	.LBB65:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 447              		.loc 3 871 0
 448              		.syntax unified
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 61


 449              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 450 0022 BFF36F8F 		isb 0xF
 451              	@ 0 "" 2
 452              	.LVL40:
 453              		.thumb
 454              		.syntax unified
 455              	.LBE65:
 456              	.LBE64:
 457              	.LBE61:
 458              	.LBE60:
 307:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 308:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Disable interrupt for manual master operation */
 309:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DisableInt();
 310:Generated_Source\PSoC6/I2C_MASTER.c **** 
 311:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set address and read/write flag */
 312:Generated_Source\PSoC6/I2C_MASTER.c ****             slaveAddress = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 459              		.loc 1 312 0
 460 0026 4000     		lsls	r0, r0, #1
 461              	.LVL41:
 462 0028 C0B2     		uxtb	r0, r0
 463              	.LVL42:
 313:Generated_Source\PSoC6/I2C_MASTER.c ****             if(0u != R_nW)
 464              		.loc 1 313 0
 465 002a 29B1     		cbz	r1, .L29
 314:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 315:Generated_Source\PSoC6/I2C_MASTER.c ****                 slaveAddress |= I2C_READ_FLAG;
 466              		.loc 1 315 0
 467 002c 40F00100 		orr	r0, r0, #1
 468              	.LVL43:
 316:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_MSTR_RD_ADDR;
 469              		.loc 1 316 0
 470 0030 4922     		movs	r2, #73
 471 0032 174B     		ldr	r3, .L36
 472 0034 1A70     		strb	r2, [r3]
 473 0036 02E0     		b	.L30
 474              	.L29:
 317:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 318:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 319:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 320:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_MSTR_WR_ADDR;
 475              		.loc 1 320 0
 476 0038 4522     		movs	r2, #69
 477 003a 154B     		ldr	r3, .L36
 478 003c 1A70     		strb	r2, [r3]
 479              	.L30:
 321:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 322:Generated_Source\PSoC6/I2C_MASTER.c **** 
 323:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start */
 324:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = slaveAddress;
 480              		.loc 1 324 0
 481 003e 174B     		ldr	r3, .L36+12
 482 0040 1870     		strb	r0, [r3]
 325:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_GENERATE_START_MANUAL;
 483              		.loc 1 325 0
 484 0042 8222     		movs	r2, #130
 485 0044 03F20473 		addw	r3, r3, #1796
 486 0048 1A70     		strb	r2, [r3]
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 62


 487 004a FF22     		movs	r2, #255
 488 004c A3F20463 		subw	r3, r3, #1540
 489 0050 1A70     		strb	r2, [r3]
 490 0052 0022     		movs	r2, #0
 491 0054 03F58063 		add	r3, r3, #1024
 492 0058 1A70     		strb	r2, [r3]
 493              	.L31:
 494              		.loc 1 325 0 is_stmt 0 discriminator 2
 495 005a 114B     		ldr	r3, .L36+16
 496 005c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 497 005e 13F0FF0F 		tst	r3, #255
 498 0062 FAD1     		bne	.L31
 499              	.L32:
 326:Generated_Source\PSoC6/I2C_MASTER.c **** 
 327:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Wait until address is transferred */
 328:Generated_Source\PSoC6/I2C_MASTER.c ****             while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 500              		.loc 1 328 0 is_stmt 1 discriminator 1
 501 0064 0B4B     		ldr	r3, .L36+4
 502 0066 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 503 0068 13F0010F 		tst	r3, #1
 504 006c FAD0     		beq	.L32
 329:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 330:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 331:Generated_Source\PSoC6/I2C_MASTER.c **** 
 332:Generated_Source\PSoC6/I2C_MASTER.c ****         #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
 333:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_START_GEN(I2C_MCSR_REG))
 334:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 335:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_CLEAR_START_GEN;
 336:Generated_Source\PSoC6/I2C_MASTER.c **** 
 337:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Start condition was not generated: reset FSM to IDLE */
 338:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 339:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_ABORT_START_GEN;
 340:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 341:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 342:Generated_Source\PSoC6/I2C_MASTER.c ****         #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 343:Generated_Source\PSoC6/I2C_MASTER.c **** 
 344:Generated_Source\PSoC6/I2C_MASTER.c ****         #if(I2C_MODE_MULTI_MASTER_ENABLED)
 345:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 346:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 347:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_BUS_RELEASE_MANUAL;
 348:Generated_Source\PSoC6/I2C_MASTER.c **** 
 349:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Master lost arbitrage: reset FSM to IDLE */
 350:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 351:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_ARB_LOST;
 352:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 353:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 354:Generated_Source\PSoC6/I2C_MASTER.c ****         #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 355:Generated_Source\PSoC6/I2C_MASTER.c **** 
 356:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_ADDR_NAK(I2C_CSR_REG))
 505              		.loc 1 356 0
 506 006e 094B     		ldr	r3, .L36+4
 507 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 508 0072 03F00A03 		and	r3, r3, #10
 509 0076 0A2B     		cmp	r3, #10
 510 0078 08D1     		bne	.L35
 357:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 358:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Address has been NACKed: reset FSM to IDLE */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 63


 359:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 511              		.loc 1 359 0
 512 007a 1022     		movs	r2, #16
 513 007c 044B     		ldr	r3, .L36
 514 007e 1A70     		strb	r2, [r3]
 515              	.LVL44:
 360:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_LB_NAK;
 516              		.loc 1 360 0
 517 0080 0320     		movs	r0, #3
 518              	.LVL45:
 519 0082 7047     		bx	lr
 520              	.LVL46:
 521              	.L33:
 300:Generated_Source\PSoC6/I2C_MASTER.c **** 
 522              		.loc 1 300 0
 523 0084 0220     		movs	r0, #2
 524              	.LVL47:
 525 0086 7047     		bx	lr
 526              	.LVL48:
 527              	.L34:
 361:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 362:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 363:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 364:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Start was sent without errors */
 365:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
 366:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 367:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 368:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 369:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 370:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_BUS_BUSY;
 528              		.loc 1 370 0
 529 0088 0120     		movs	r0, #1
 530              	.LVL49:
 531 008a 7047     		bx	lr
 532              	.LVL50:
 533              	.L35:
 365:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 534              		.loc 1 365 0
 535 008c 0020     		movs	r0, #0
 536              	.LVL51:
 371:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 372:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 373:Generated_Source\PSoC6/I2C_MASTER.c **** 
 374:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 375:Generated_Source\PSoC6/I2C_MASTER.c **** }
 537              		.loc 1 375 0
 538 008e 7047     		bx	lr
 539              	.L37:
 540              		.align	2
 541              	.L36:
 542 0090 00000000 		.word	I2C_state
 543 0094 14163440 		.word	1077155348
 544 0098 00E100E0 		.word	-536813312
 545 009c 10103440 		.word	1077153808
 546 00a0 10113440 		.word	1077154064
 547              		.cfi_endproc
 548              	.LFE137:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 64


 549              		.size	I2C_MasterSendStart, .-I2C_MasterSendStart
 550              		.section	.text.I2C_MasterSendRestart,"ax",%progbits
 551              		.align	2
 552              		.global	I2C_MasterSendRestart
 553              		.thumb
 554              		.thumb_func
 555              		.type	I2C_MasterSendRestart, %function
 556              	I2C_MasterSendRestart:
 557              	.LFB138:
 376:Generated_Source\PSoC6/I2C_MASTER.c **** 
 377:Generated_Source\PSoC6/I2C_MASTER.c **** 
 378:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 379:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendRestart
 380:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 381:Generated_Source\PSoC6/I2C_MASTER.c **** *
 382:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 383:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates ReStart condition and sends slave address with read/write bit.
 384:Generated_Source\PSoC6/I2C_MASTER.c **** *
 385:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 386:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddress:  7-bit slave address.
 387:Generated_Source\PSoC6/I2C_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 388:Generated_Source\PSoC6/I2C_MASTER.c **** *
 389:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 390:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 391:Generated_Source\PSoC6/I2C_MASTER.c **** *
 392:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 393:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 394:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 395:Generated_Source\PSoC6/I2C_MASTER.c **** *
 396:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 397:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 398:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 399:Generated_Source\PSoC6/I2C_MASTER.c **** *
 400:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 401:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 402:Generated_Source\PSoC6/I2C_MASTER.c **** *
 403:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 404:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendRestart(uint8 slaveAddress, uint8 R_nW)
 405:Generated_Source\PSoC6/I2C_MASTER.c ****       
 406:Generated_Source\PSoC6/I2C_MASTER.c **** {
 558              		.loc 1 406 0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 0
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562              		@ link register save eliminated.
 563              	.LVL52:
 407:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 408:Generated_Source\PSoC6/I2C_MASTER.c **** 
 409:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 410:Generated_Source\PSoC6/I2C_MASTER.c **** 
 411:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 412:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 564              		.loc 1 412 0
 565 0000 1B4B     		ldr	r3, .L46
 566 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 567 0004 13F0040F 		tst	r3, #4
 568 0008 2ED0     		beq	.L44
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 65


 413:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 414:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Set address and read/write flag */
 415:Generated_Source\PSoC6/I2C_MASTER.c ****         slaveAddress = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 569              		.loc 1 415 0
 570 000a 4000     		lsls	r0, r0, #1
 571              	.LVL53:
 572 000c C0B2     		uxtb	r0, r0
 573              	.LVL54:
 416:Generated_Source\PSoC6/I2C_MASTER.c ****         if(0u != R_nW)
 574              		.loc 1 416 0
 575 000e 29B1     		cbz	r1, .L40
 417:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 418:Generated_Source\PSoC6/I2C_MASTER.c ****             slaveAddress |= I2C_READ_FLAG;
 576              		.loc 1 418 0
 577 0010 40F00100 		orr	r0, r0, #1
 578              	.LVL55:
 419:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_ADDR;
 579              		.loc 1 419 0
 580 0014 4922     		movs	r2, #73
 581 0016 174B     		ldr	r3, .L46+4
 582 0018 1A70     		strb	r2, [r3]
 583 001a 02E0     		b	.L41
 584              	.L40:
 420:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 421:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 422:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 423:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_WR_ADDR;
 585              		.loc 1 423 0
 586 001c 4522     		movs	r2, #69
 587 001e 154B     		ldr	r3, .L46+4
 588 0020 1A70     		strb	r2, [r3]
 589              	.L41:
 424:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 425:Generated_Source\PSoC6/I2C_MASTER.c **** 
 426:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Hardware actions: write address and generate ReStart */
 427:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_DATA_REG = slaveAddress;
 590              		.loc 1 427 0
 591 0022 154B     		ldr	r3, .L46+8
 592 0024 1870     		strb	r0, [r3]
 428:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_GENERATE_RESTART_MANUAL;
 593              		.loc 1 428 0
 594 0026 3222     		movs	r2, #50
 595 0028 03F20473 		addw	r3, r3, #1796
 596 002c 1A70     		strb	r2, [r3]
 597 002e FF22     		movs	r2, #255
 598 0030 A3F20463 		subw	r3, r3, #1540
 599 0034 1A70     		strb	r2, [r3]
 600 0036 0022     		movs	r2, #0
 601 0038 03F58063 		add	r3, r3, #1024
 602 003c 1A70     		strb	r2, [r3]
 603              	.L42:
 604              		.loc 1 428 0 is_stmt 0 discriminator 2
 605 003e 0F4B     		ldr	r3, .L46+12
 606 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 607 0042 13F0FF0F 		tst	r3, #255
 608 0046 FAD1     		bne	.L42
 609              	.L43:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 66


 429:Generated_Source\PSoC6/I2C_MASTER.c **** 
 430:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until address has been transferred */
 431:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 610              		.loc 1 431 0 is_stmt 1 discriminator 1
 611 0048 094B     		ldr	r3, .L46
 612 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 613 004c 13F0010F 		tst	r3, #1
 614 0050 FAD0     		beq	.L43
 432:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 433:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 434:Generated_Source\PSoC6/I2C_MASTER.c **** 
 435:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 436:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 437:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 438:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 439:Generated_Source\PSoC6/I2C_MASTER.c **** 
 440:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 441:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 442:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 443:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 444:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 445:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 446:Generated_Source\PSoC6/I2C_MASTER.c **** 
 447:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_ADDR_NAK(I2C_CSR_REG))
 615              		.loc 1 447 0
 616 0052 074B     		ldr	r3, .L46
 617 0054 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 618 0056 03F00A03 		and	r3, r3, #10
 619 005a 0A2B     		cmp	r3, #10
 620 005c 06D1     		bne	.L45
 448:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 449:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Address has been NACKed: reset FSM to IDLE */
 450:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 621              		.loc 1 450 0
 622 005e 1022     		movs	r2, #16
 623 0060 044B     		ldr	r3, .L46+4
 624 0062 1A70     		strb	r2, [r3]
 625              	.LVL56:
 451:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_LB_NAK;
 626              		.loc 1 451 0
 627 0064 0320     		movs	r0, #3
 628              	.LVL57:
 629 0066 7047     		bx	lr
 630              	.LVL58:
 631              	.L44:
 409:Generated_Source\PSoC6/I2C_MASTER.c **** 
 632              		.loc 1 409 0
 633 0068 0220     		movs	r0, #2
 634              	.LVL59:
 635 006a 7047     		bx	lr
 636              	.LVL60:
 637              	.L45:
 452:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 453:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 454:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 455:Generated_Source\PSoC6/I2C_MASTER.c ****             /* ReStart was sent without errors */
 456:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 67


 638              		.loc 1 456 0
 639 006c 0020     		movs	r0, #0
 640              	.LVL61:
 457:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 458:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 459:Generated_Source\PSoC6/I2C_MASTER.c **** 
 460:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 461:Generated_Source\PSoC6/I2C_MASTER.c **** }
 641              		.loc 1 461 0
 642 006e 7047     		bx	lr
 643              	.L47:
 644              		.align	2
 645              	.L46:
 646 0070 14163440 		.word	1077155348
 647 0074 00000000 		.word	I2C_state
 648 0078 10103440 		.word	1077153808
 649 007c 10113440 		.word	1077154064
 650              		.cfi_endproc
 651              	.LFE138:
 652              		.size	I2C_MasterSendRestart, .-I2C_MasterSendRestart
 653              		.section	.text.I2C_MasterSendStop,"ax",%progbits
 654              		.align	2
 655              		.global	I2C_MasterSendStop
 656              		.thumb
 657              		.thumb_func
 658              		.type	I2C_MasterSendStop, %function
 659              	I2C_MasterSendStop:
 660              	.LFB139:
 462:Generated_Source\PSoC6/I2C_MASTER.c **** 
 463:Generated_Source\PSoC6/I2C_MASTER.c **** 
 464:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 465:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendStop
 466:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 467:Generated_Source\PSoC6/I2C_MASTER.c **** *
 468:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 469:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates I2C Stop condition on bus. Function do nothing if Start or Restart
 470:Generated_Source\PSoC6/I2C_MASTER.c **** *  condition was failed before call this function.
 471:Generated_Source\PSoC6/I2C_MASTER.c **** *
 472:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 473:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 474:Generated_Source\PSoC6/I2C_MASTER.c **** *
 475:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 476:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 477:Generated_Source\PSoC6/I2C_MASTER.c **** *
 478:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 479:Generated_Source\PSoC6/I2C_MASTER.c **** *  Stop generation is required to complete the transaction.
 480:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function does not wait until a Stop condition is generated.
 481:Generated_Source\PSoC6/I2C_MASTER.c **** *
 482:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 483:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 484:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 485:Generated_Source\PSoC6/I2C_MASTER.c **** *
 486:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 487:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 488:Generated_Source\PSoC6/I2C_MASTER.c **** *
 489:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 490:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendStop(void) 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 68


 491:Generated_Source\PSoC6/I2C_MASTER.c **** {
 661              		.loc 1 491 0
 662              		.cfi_startproc
 663              		@ args = 0, pretend = 0, frame = 0
 664              		@ frame_needed = 0, uses_anonymous_args = 0
 665              		@ link register save eliminated.
 666              	.LVL62:
 492:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 493:Generated_Source\PSoC6/I2C_MASTER.c **** 
 494:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 495:Generated_Source\PSoC6/I2C_MASTER.c **** 
 496:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if master is active on bus */
 497:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 667              		.loc 1 497 0
 668 0000 104B     		ldr	r3, .L53
 669 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 670 0004 13F0040F 		tst	r3, #4
 671 0008 19D0     		beq	.L52
 498:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 499:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_GENERATE_STOP_MANUAL;
 672              		.loc 1 499 0
 673 000a 5222     		movs	r2, #82
 674 000c 0E4B     		ldr	r3, .L53+4
 675 000e 1A70     		strb	r2, [r3]
 676 0010 FF22     		movs	r2, #255
 677 0012 A3F20463 		subw	r3, r3, #1540
 678 0016 1A70     		strb	r2, [r3]
 679 0018 0022     		movs	r2, #0
 680 001a 03F58063 		add	r3, r3, #1024
 681 001e 1A70     		strb	r2, [r3]
 682              	.L50:
 683              		.loc 1 499 0 is_stmt 0 discriminator 2
 684 0020 0A4B     		ldr	r3, .L53+8
 685 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 686 0024 13F0FF0F 		tst	r3, #255
 687 0028 FAD1     		bne	.L50
 500:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_state = I2C_SM_IDLE;
 688              		.loc 1 500 0 is_stmt 1
 689 002a 1022     		movs	r2, #16
 690 002c 084B     		ldr	r3, .L53+12
 691 002e 1A70     		strb	r2, [r3]
 692              	.L51:
 501:Generated_Source\PSoC6/I2C_MASTER.c **** 
 502:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until stop has been generated */
 503:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_STOP_COMPLETE(I2C_CSR_REG))
 693              		.loc 1 503 0 discriminator 1
 694 0030 044B     		ldr	r3, .L53
 695 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 696 0034 13F0210F 		tst	r3, #33
 697 0038 FAD0     		beq	.L51
 504:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 505:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 506:Generated_Source\PSoC6/I2C_MASTER.c **** 
 507:Generated_Source\PSoC6/I2C_MASTER.c ****         errStatus = I2C_MSTR_NO_ERROR;
 698              		.loc 1 507 0
 699 003a 0020     		movs	r0, #0
 700 003c 7047     		bx	lr
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 69


 701              	.L52:
 494:Generated_Source\PSoC6/I2C_MASTER.c **** 
 702              		.loc 1 494 0
 703 003e 0220     		movs	r0, #2
 704              	.LVL63:
 508:Generated_Source\PSoC6/I2C_MASTER.c **** 
 509:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 510:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 511:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 512:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 513:Generated_Source\PSoC6/I2C_MASTER.c **** 
 514:Generated_Source\PSoC6/I2C_MASTER.c ****             /* NACK was generated by instead Stop */
 515:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 516:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 517:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 518:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 519:Generated_Source\PSoC6/I2C_MASTER.c **** 
 520:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 521:Generated_Source\PSoC6/I2C_MASTER.c **** }
 705              		.loc 1 521 0
 706 0040 7047     		bx	lr
 707              	.L54:
 708 0042 00BF     		.align	2
 709              	.L53:
 710 0044 14163440 		.word	1077155348
 711 0048 14173440 		.word	1077155604
 712 004c 10113440 		.word	1077154064
 713 0050 00000000 		.word	I2C_state
 714              		.cfi_endproc
 715              	.LFE139:
 716              		.size	I2C_MasterSendStop, .-I2C_MasterSendStop
 717              		.section	.text.I2C_MasterWriteByte,"ax",%progbits
 718              		.align	2
 719              		.global	I2C_MasterWriteByte
 720              		.thumb
 721              		.thumb_func
 722              		.type	I2C_MasterWriteByte, %function
 723              	I2C_MasterWriteByte:
 724              	.LFB140:
 522:Generated_Source\PSoC6/I2C_MASTER.c **** 
 523:Generated_Source\PSoC6/I2C_MASTER.c **** 
 524:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 525:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterWriteByte
 526:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 527:Generated_Source\PSoC6/I2C_MASTER.c **** *
 528:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 529:Generated_Source\PSoC6/I2C_MASTER.c **** *  Sends one byte to a slave. A valid Start or ReStart condition must be
 530:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated before this call this function. Function do nothing if Start or
 531:Generated_Source\PSoC6/I2C_MASTER.c **** *  Restart condition was failed before call this function.
 532:Generated_Source\PSoC6/I2C_MASTER.c **** *
 533:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 534:Generated_Source\PSoC6/I2C_MASTER.c **** *  data:  The data byte to send to the slave.
 535:Generated_Source\PSoC6/I2C_MASTER.c **** *
 536:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 537:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 538:Generated_Source\PSoC6/I2C_MASTER.c **** *
 539:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 70


 540:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 541:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 542:Generated_Source\PSoC6/I2C_MASTER.c **** *
 543:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 544:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 545:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 546:Generated_Source\PSoC6/I2C_MASTER.c **** *
 547:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 548:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterWriteByte(uint8 theByte) 
 549:Generated_Source\PSoC6/I2C_MASTER.c **** {
 725              		.loc 1 549 0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 730              	.LVL64:
 550:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 551:Generated_Source\PSoC6/I2C_MASTER.c **** 
 552:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 553:Generated_Source\PSoC6/I2C_MASTER.c **** 
 554:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 555:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 731              		.loc 1 555 0
 732 0000 184B     		ldr	r3, .L61
 733 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 734 0004 13F0040F 		tst	r3, #4
 735 0008 29D0     		beq	.L60
 556:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 557:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_DATA_REG = theByte;   /* Write DATA register */
 736              		.loc 1 557 0
 737 000a 174B     		ldr	r3, .L61+4
 738 000c 1870     		strb	r0, [r3]
 558:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_TRANSMIT_DATA_MANUAL; /* Set transmit mode   */
 739              		.loc 1 558 0
 740 000e 0622     		movs	r2, #6
 741 0010 03F20473 		addw	r3, r3, #1796
 742 0014 1A70     		strb	r2, [r3]
 743 0016 FF22     		movs	r2, #255
 744 0018 A3F20463 		subw	r3, r3, #1540
 745 001c 1A70     		strb	r2, [r3]
 746 001e 0022     		movs	r2, #0
 747 0020 03F58063 		add	r3, r3, #1024
 748 0024 1A70     		strb	r2, [r3]
 749              	.L57:
 750              		.loc 1 558 0 is_stmt 0 discriminator 2
 751 0026 114B     		ldr	r3, .L61+8
 752 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 753 002a 13F0FF0F 		tst	r3, #255
 754 002e FAD1     		bne	.L57
 559:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_state = I2C_SM_MSTR_WR_DATA;
 755              		.loc 1 559 0 is_stmt 1
 756 0030 4622     		movs	r2, #70
 757 0032 0F4B     		ldr	r3, .L61+12
 758 0034 1A70     		strb	r2, [r3]
 759              	.L58:
 560:Generated_Source\PSoC6/I2C_MASTER.c **** 
 561:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until data byte has been transmitted */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 71


 562:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 760              		.loc 1 562 0 discriminator 1
 761 0036 0B4B     		ldr	r3, .L61
 762 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 763 003a 13F0010F 		tst	r3, #1
 764 003e FAD0     		beq	.L58
 563:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 564:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 565:Generated_Source\PSoC6/I2C_MASTER.c **** 
 566:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 567:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 568:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 569:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 570:Generated_Source\PSoC6/I2C_MASTER.c **** 
 571:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 572:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 573:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 574:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 575:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check LRB bit */
 576:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 577:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 578:Generated_Source\PSoC6/I2C_MASTER.c **** 
 579:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_DATA_ACK(I2C_CSR_REG))
 765              		.loc 1 579 0
 766 0040 084B     		ldr	r3, .L61
 767 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 768 0044 13F0020F 		tst	r3, #2
 769 0048 04D1     		bne	.L59
 580:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 581:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 770              		.loc 1 581 0
 771 004a 6022     		movs	r2, #96
 772 004c 084B     		ldr	r3, .L61+12
 773 004e 1A70     		strb	r2, [r3]
 774              	.LVL65:
 582:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 775              		.loc 1 582 0
 776 0050 0020     		movs	r0, #0
 777              	.LVL66:
 778 0052 7047     		bx	lr
 779              	.LVL67:
 780              	.L59:
 583:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 584:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 585:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 586:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 781              		.loc 1 586 0
 782 0054 6022     		movs	r2, #96
 783 0056 064B     		ldr	r3, .L61+12
 784 0058 1A70     		strb	r2, [r3]
 785              	.LVL68:
 587:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_LB_NAK;
 786              		.loc 1 587 0
 787 005a 0320     		movs	r0, #3
 788              	.LVL69:
 789 005c 7047     		bx	lr
 790              	.LVL70:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 72


 791              	.L60:
 552:Generated_Source\PSoC6/I2C_MASTER.c **** 
 792              		.loc 1 552 0
 793 005e 0220     		movs	r0, #2
 794              	.LVL71:
 588:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 589:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 590:Generated_Source\PSoC6/I2C_MASTER.c **** 
 591:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 592:Generated_Source\PSoC6/I2C_MASTER.c **** }
 795              		.loc 1 592 0
 796 0060 7047     		bx	lr
 797              	.L62:
 798 0062 00BF     		.align	2
 799              	.L61:
 800 0064 14163440 		.word	1077155348
 801 0068 10103440 		.word	1077153808
 802 006c 10113440 		.word	1077154064
 803 0070 00000000 		.word	I2C_state
 804              		.cfi_endproc
 805              	.LFE140:
 806              		.size	I2C_MasterWriteByte, .-I2C_MasterWriteByte
 807              		.section	.text.I2C_MasterReadByte,"ax",%progbits
 808              		.align	2
 809              		.global	I2C_MasterReadByte
 810              		.thumb
 811              		.thumb_func
 812              		.type	I2C_MasterReadByte, %function
 813              	I2C_MasterReadByte:
 814              	.LFB141:
 593:Generated_Source\PSoC6/I2C_MASTER.c **** 
 594:Generated_Source\PSoC6/I2C_MASTER.c **** 
 595:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 596:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterReadByte
 597:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 598:Generated_Source\PSoC6/I2C_MASTER.c **** *
 599:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 600:Generated_Source\PSoC6/I2C_MASTER.c **** *  Reads one byte from a slave and ACK or NACK the transfer. A valid Start or
 601:Generated_Source\PSoC6/I2C_MASTER.c **** *  ReStart condition must be generated before this call this function. Function
 602:Generated_Source\PSoC6/I2C_MASTER.c **** *  do nothing if Start or Restart condition was failed before call this
 603:Generated_Source\PSoC6/I2C_MASTER.c **** *  function.
 604:Generated_Source\PSoC6/I2C_MASTER.c **** *
 605:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 606:Generated_Source\PSoC6/I2C_MASTER.c **** *  acknNack:  Zero, response with NACK, if non-zero response with ACK.
 607:Generated_Source\PSoC6/I2C_MASTER.c **** *
 608:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 609:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte read from slave.
 610:Generated_Source\PSoC6/I2C_MASTER.c **** *
 611:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 612:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 613:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 614:Generated_Source\PSoC6/I2C_MASTER.c **** *
 615:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 616:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current
 617:Generated_Source\PSoC6/I2C_MASTER.c **** *                           state of the software FSM.
 618:Generated_Source\PSoC6/I2C_MASTER.c **** *
 619:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 73


 620:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 621:Generated_Source\PSoC6/I2C_MASTER.c **** *
 622:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 623:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterReadByte(uint8 acknNak) 
 624:Generated_Source\PSoC6/I2C_MASTER.c **** {
 815              		.loc 1 624 0
 816              		.cfi_startproc
 817              		@ args = 0, pretend = 0, frame = 0
 818              		@ frame_needed = 0, uses_anonymous_args = 0
 819              		@ link register save eliminated.
 820              	.LVL72:
 625:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 theByte;
 626:Generated_Source\PSoC6/I2C_MASTER.c **** 
 627:Generated_Source\PSoC6/I2C_MASTER.c ****     theByte = 0u;
 628:Generated_Source\PSoC6/I2C_MASTER.c **** 
 629:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 630:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 821              		.loc 1 630 0
 822 0000 1F4B     		ldr	r3, .L71
 823 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 824 0004 13F0040F 		tst	r3, #4
 825 0008 36D0     		beq	.L70
 631:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 632:Generated_Source\PSoC6/I2C_MASTER.c ****         /* When address phase needs to release bus and receive byte,
 633:Generated_Source\PSoC6/I2C_MASTER.c ****         * then decide ACK or NACK
 634:Generated_Source\PSoC6/I2C_MASTER.c ****         */
 635:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_MSTR_RD_ADDR == I2C_state)
 826              		.loc 1 635 0
 827 000a 1E4B     		ldr	r3, .L71+4
 828 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 829 000e DBB2     		uxtb	r3, r3
 830 0010 492B     		cmp	r3, #73
 831 0012 12D1     		bne	.L67
 636:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 637:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_READY_TO_READ_MANUAL;
 832              		.loc 1 637 0
 833 0014 0222     		movs	r2, #2
 834 0016 1C4B     		ldr	r3, .L71+8
 835 0018 1A70     		strb	r2, [r3]
 836 001a FF22     		movs	r2, #255
 837 001c A3F20463 		subw	r3, r3, #1540
 838 0020 1A70     		strb	r2, [r3]
 839 0022 0022     		movs	r2, #0
 840 0024 03F58063 		add	r3, r3, #1024
 841 0028 1A70     		strb	r2, [r3]
 842              	.L66:
 843              		.loc 1 637 0 is_stmt 0 discriminator 2
 844 002a 184B     		ldr	r3, .L71+12
 845 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 846 002e 13F0FF0F 		tst	r3, #255
 847 0032 FAD1     		bne	.L66
 638:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_DATA;
 848              		.loc 1 638 0 is_stmt 1
 849 0034 4A22     		movs	r2, #74
 850 0036 134B     		ldr	r3, .L71+4
 851 0038 1A70     		strb	r2, [r3]
 852              	.L67:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 74


 639:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 640:Generated_Source\PSoC6/I2C_MASTER.c **** 
 641:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until data byte has been received */
 642:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 853              		.loc 1 642 0 discriminator 1
 854 003a 114B     		ldr	r3, .L71
 855 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 856 003e 13F0010F 		tst	r3, #1
 857 0042 FAD0     		beq	.L67
 643:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 644:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 645:Generated_Source\PSoC6/I2C_MASTER.c **** 
 646:Generated_Source\PSoC6/I2C_MASTER.c ****         theByte = I2C_DATA_REG;
 858              		.loc 1 646 0
 859 0044 124B     		ldr	r3, .L71+16
 860 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 861 0048 D2B2     		uxtb	r2, r2
 862              	.LVL73:
 647:Generated_Source\PSoC6/I2C_MASTER.c **** 
 648:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Command ACK to receive next byte and continue transfer.
 649:Generated_Source\PSoC6/I2C_MASTER.c ****         *  Do nothing for NACK. The NACK will be generated by
 650:Generated_Source\PSoC6/I2C_MASTER.c ****         *  Stop or ReStart routine.
 651:Generated_Source\PSoC6/I2C_MASTER.c ****         */
 652:Generated_Source\PSoC6/I2C_MASTER.c ****         if(acknNak != 0u) /* Generate ACK */
 863              		.loc 1 652 0
 864 004a 88B1     		cbz	r0, .L68
 653:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 654:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ACK_AND_RECEIVE_MANUAL;
 865              		.loc 1 654 0
 866 004c 0221     		movs	r1, #2
 867 004e 03F20473 		addw	r3, r3, #1796
 868 0052 1970     		strb	r1, [r3]
 869 0054 FF21     		movs	r1, #255
 870 0056 A3F20463 		subw	r3, r3, #1540
 871 005a 1970     		strb	r1, [r3]
 872 005c 0021     		movs	r1, #0
 873 005e 03F58063 		add	r3, r3, #1024
 874 0062 1970     		strb	r1, [r3]
 875              	.L69:
 876              		.loc 1 654 0 is_stmt 0 discriminator 2
 877 0064 094B     		ldr	r3, .L71+12
 878 0066 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 879 0068 13F0FF0F 		tst	r3, #255
 880 006c FAD1     		bne	.L69
 881 006e 04E0     		b	.L64
 882              	.L68:
 655:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 656:Generated_Source\PSoC6/I2C_MASTER.c ****         else              /* Do nothing for the follwong NACK */
 657:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 658:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 883              		.loc 1 658 0 is_stmt 1
 884 0070 6021     		movs	r1, #96
 885 0072 044B     		ldr	r3, .L71+4
 886 0074 1970     		strb	r1, [r3]
 887 0076 00E0     		b	.L64
 888              	.LVL74:
 889              	.L70:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 75


 627:Generated_Source\PSoC6/I2C_MASTER.c **** 
 890              		.loc 1 627 0
 891 0078 0022     		movs	r2, #0
 892              	.LVL75:
 893              	.L64:
 659:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 660:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 661:Generated_Source\PSoC6/I2C_MASTER.c **** 
 662:Generated_Source\PSoC6/I2C_MASTER.c ****     return(theByte);
 663:Generated_Source\PSoC6/I2C_MASTER.c **** }
 894              		.loc 1 663 0
 895 007a 1046     		mov	r0, r2
 896              	.LVL76:
 897 007c 7047     		bx	lr
 898              	.L72:
 899 007e 00BF     		.align	2
 900              	.L71:
 901 0080 14163440 		.word	1077155348
 902 0084 00000000 		.word	I2C_state
 903 0088 14173440 		.word	1077155604
 904 008c 10113440 		.word	1077154064
 905 0090 10103440 		.word	1077153808
 906              		.cfi_endproc
 907              	.LFE141:
 908              		.size	I2C_MasterReadByte, .-I2C_MasterReadByte
 909              		.section	.text.I2C_MasterStatus,"ax",%progbits
 910              		.align	2
 911              		.global	I2C_MasterStatus
 912              		.thumb
 913              		.thumb_func
 914              		.type	I2C_MasterStatus, %function
 915              	I2C_MasterStatus:
 916              	.LFB142:
 664:Generated_Source\PSoC6/I2C_MASTER.c **** 
 665:Generated_Source\PSoC6/I2C_MASTER.c **** 
 666:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 667:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterStatus
 668:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 669:Generated_Source\PSoC6/I2C_MASTER.c **** *
 670:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 671:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the master's communication status.
 672:Generated_Source\PSoC6/I2C_MASTER.c **** *
 673:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 674:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 675:Generated_Source\PSoC6/I2C_MASTER.c **** *
 676:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 677:Generated_Source\PSoC6/I2C_MASTER.c **** *  Current status of I2C master.
 678:Generated_Source\PSoC6/I2C_MASTER.c **** *
 679:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 680:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 681:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 682:Generated_Source\PSoC6/I2C_MASTER.c **** *
 683:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 684:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterStatus(void) 
 685:Generated_Source\PSoC6/I2C_MASTER.c **** {
 917              		.loc 1 685 0
 918              		.cfi_startproc
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 76


 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 922              	.LVL77:
 923              	.LBB66:
 924              	.LBB67:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 925              		.loc 2 1717 0
 926 0000 4FF08062 		mov	r2, #67108864
 927 0004 0A4B     		ldr	r3, .L75
 928 0006 C3F88C20 		str	r2, [r3, #140]
 929              	.LBB68:
 930              	.LBB69:
 931              		.loc 3 882 0
 932              		.syntax unified
 933              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 934 000a BFF34F8F 		dsb 0xF
 935              	@ 0 "" 2
 936              		.thumb
 937              		.syntax unified
 938              	.LBE69:
 939              	.LBE68:
 940              	.LBB70:
 941              	.LBB71:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 942              		.loc 3 871 0
 943              		.syntax unified
 944              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 945 000e BFF36F8F 		isb 0xF
 946              	@ 0 "" 2
 947              	.LVL78:
 948              		.thumb
 949              		.syntax unified
 950              	.LBE71:
 951              	.LBE70:
 952              	.LBE67:
 953              	.LBE66:
 686:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 status;
 687:Generated_Source\PSoC6/I2C_MASTER.c **** 
 688:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 689:Generated_Source\PSoC6/I2C_MASTER.c **** 
 690:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Read master status */
 691:Generated_Source\PSoC6/I2C_MASTER.c ****     status = I2C_mstrStatus;
 954              		.loc 1 691 0
 955 0012 084B     		ldr	r3, .L75+4
 956 0014 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 957 0016 C0B2     		uxtb	r0, r0
 958              	.LVL79:
 692:Generated_Source\PSoC6/I2C_MASTER.c **** 
 693:Generated_Source\PSoC6/I2C_MASTER.c ****     if (I2C_CHECK_SM_MASTER)
 959              		.loc 1 693 0
 960 0018 074B     		ldr	r3, .L75+8
 961 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 962 001c 13F0400F 		tst	r3, #64
 963 0020 01D0     		beq	.L74
 694:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 695:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Set transfer in progress flag in status */
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 77


 696:Generated_Source\PSoC6/I2C_MASTER.c ****         status |= I2C_MSTAT_XFER_INP;
 964              		.loc 1 696 0
 965 0022 40F00400 		orr	r0, r0, #4
 966              	.LVL80:
 967              	.L74:
 968              	.LBB72:
 969              	.LBB73:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 970              		.loc 2 1681 0
 971 0026 4FF08062 		mov	r2, #67108864
 972 002a 014B     		ldr	r3, .L75
 973 002c DA60     		str	r2, [r3, #12]
 974              	.LVL81:
 975              	.LBE73:
 976              	.LBE72:
 697:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 698:Generated_Source\PSoC6/I2C_MASTER.c **** 
 699:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 700:Generated_Source\PSoC6/I2C_MASTER.c **** 
 701:Generated_Source\PSoC6/I2C_MASTER.c ****     return (status);
 702:Generated_Source\PSoC6/I2C_MASTER.c **** }
 977              		.loc 1 702 0
 978 002e 7047     		bx	lr
 979              	.L76:
 980              		.align	2
 981              	.L75:
 982 0030 00E100E0 		.word	-536813312
 983 0034 00000000 		.word	I2C_mstrStatus
 984 0038 00000000 		.word	I2C_state
 985              		.cfi_endproc
 986              	.LFE142:
 987              		.size	I2C_MasterStatus, .-I2C_MasterStatus
 988              		.section	.text.I2C_MasterClearStatus,"ax",%progbits
 989              		.align	2
 990              		.global	I2C_MasterClearStatus
 991              		.thumb
 992              		.thumb_func
 993              		.type	I2C_MasterClearStatus, %function
 994              	I2C_MasterClearStatus:
 995              	.LFB143:
 703:Generated_Source\PSoC6/I2C_MASTER.c **** 
 704:Generated_Source\PSoC6/I2C_MASTER.c **** 
 705:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 706:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearStatus
 707:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 708:Generated_Source\PSoC6/I2C_MASTER.c **** *
 709:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 710:Generated_Source\PSoC6/I2C_MASTER.c **** *  Clears all status flags and returns the master status.
 711:Generated_Source\PSoC6/I2C_MASTER.c **** *
 712:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 713:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 714:Generated_Source\PSoC6/I2C_MASTER.c **** *
 715:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 716:Generated_Source\PSoC6/I2C_MASTER.c **** *  Current status of I2C master.
 717:Generated_Source\PSoC6/I2C_MASTER.c **** *
 718:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 719:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 78


 720:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 721:Generated_Source\PSoC6/I2C_MASTER.c **** *
 722:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 723:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 724:Generated_Source\PSoC6/I2C_MASTER.c **** *
 725:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 726:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterClearStatus(void) 
 727:Generated_Source\PSoC6/I2C_MASTER.c **** {
 996              		.loc 1 727 0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 0
 999              		@ frame_needed = 0, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 1001 0000 10B4     		push	{r4}
 1002              		.cfi_def_cfa_offset 4
 1003              		.cfi_offset 4, -4
 1004              	.LVL82:
 1005              	.LBB74:
 1006              	.LBB75:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 1007              		.loc 2 1717 0
 1008 0002 084B     		ldr	r3, .L79
 1009 0004 4FF08062 		mov	r2, #67108864
 1010 0008 C3F88C20 		str	r2, [r3, #140]
 1011              	.LBB76:
 1012              	.LBB77:
 1013              		.loc 3 882 0
 1014              		.syntax unified
 1015              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1016 000c BFF34F8F 		dsb 0xF
 1017              	@ 0 "" 2
 1018              		.thumb
 1019              		.syntax unified
 1020              	.LBE77:
 1021              	.LBE76:
 1022              	.LBB78:
 1023              	.LBB79:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1024              		.loc 3 871 0
 1025              		.syntax unified
 1026              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1027 0010 BFF36F8F 		isb 0xF
 1028              	@ 0 "" 2
 1029              	.LVL83:
 1030              		.thumb
 1031              		.syntax unified
 1032              	.LBE79:
 1033              	.LBE78:
 1034              	.LBE75:
 1035              	.LBE74:
 728:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 status;
 729:Generated_Source\PSoC6/I2C_MASTER.c **** 
 730:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 731:Generated_Source\PSoC6/I2C_MASTER.c **** 
 732:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Read and clear master status */
 733:Generated_Source\PSoC6/I2C_MASTER.c ****     status = I2C_mstrStatus;
 1036              		.loc 1 733 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 79


 1037 0014 0449     		ldr	r1, .L79+4
 1038 0016 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1039              	.LVL84:
 734:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus = I2C_MSTAT_CLEAR;
 1040              		.loc 1 734 0
 1041 0018 0024     		movs	r4, #0
 1042 001a 0C70     		strb	r4, [r1]
 1043              	.LVL85:
 1044              	.LBB80:
 1045              	.LBB81:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 1046              		.loc 2 1681 0
 1047 001c DA60     		str	r2, [r3, #12]
 1048              	.LVL86:
 1049              	.LBE81:
 1050              	.LBE80:
 735:Generated_Source\PSoC6/I2C_MASTER.c **** 
 736:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 737:Generated_Source\PSoC6/I2C_MASTER.c **** 
 738:Generated_Source\PSoC6/I2C_MASTER.c ****     return (status);
 739:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1051              		.loc 1 739 0
 1052 001e 5DF8044B 		ldr	r4, [sp], #4
 1053              		.cfi_restore 4
 1054              		.cfi_def_cfa_offset 0
 1055 0022 7047     		bx	lr
 1056              	.L80:
 1057              		.align	2
 1058              	.L79:
 1059 0024 00E100E0 		.word	-536813312
 1060 0028 00000000 		.word	I2C_mstrStatus
 1061              		.cfi_endproc
 1062              	.LFE143:
 1063              		.size	I2C_MasterClearStatus, .-I2C_MasterClearStatus
 1064              		.section	.text.I2C_MasterGetReadBufSize,"ax",%progbits
 1065              		.align	2
 1066              		.global	I2C_MasterGetReadBufSize
 1067              		.thumb
 1068              		.thumb_func
 1069              		.type	I2C_MasterGetReadBufSize, %function
 1070              	I2C_MasterGetReadBufSize:
 1071              	.LFB144:
 740:Generated_Source\PSoC6/I2C_MASTER.c **** 
 741:Generated_Source\PSoC6/I2C_MASTER.c **** 
 742:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 743:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterGetReadBufSize
 744:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 745:Generated_Source\PSoC6/I2C_MASTER.c **** *
 746:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 747:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 748:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_MasterReadBuf command.
 749:Generated_Source\PSoC6/I2C_MASTER.c **** *
 750:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 751:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 752:Generated_Source\PSoC6/I2C_MASTER.c **** *
 753:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 754:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 80


 755:Generated_Source\PSoC6/I2C_MASTER.c **** *  the byte count transferred so far.
 756:Generated_Source\PSoC6/I2C_MASTER.c **** *
 757:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 758:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable stores current index
 759:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    within the master read buffer.
 760:Generated_Source\PSoC6/I2C_MASTER.c **** *
 761:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 762:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterGetReadBufSize(void) 
 763:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1072              		.loc 1 763 0
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 0
 1075              		@ frame_needed = 0, uses_anonymous_args = 0
 1076              		@ link register save eliminated.
 764:Generated_Source\PSoC6/I2C_MASTER.c ****     return (I2C_mstrRdBufIndex);
 1077              		.loc 1 764 0
 1078 0000 014B     		ldr	r3, .L82
 1079 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 765:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1080              		.loc 1 765 0
 1081 0004 7047     		bx	lr
 1082              	.L83:
 1083 0006 00BF     		.align	2
 1084              	.L82:
 1085 0008 00000000 		.word	I2C_mstrRdBufIndex
 1086              		.cfi_endproc
 1087              	.LFE144:
 1088              		.size	I2C_MasterGetReadBufSize, .-I2C_MasterGetReadBufSize
 1089              		.section	.text.I2C_MasterGetWriteBufSize,"ax",%progbits
 1090              		.align	2
 1091              		.global	I2C_MasterGetWriteBufSize
 1092              		.thumb
 1093              		.thumb_func
 1094              		.type	I2C_MasterGetWriteBufSize, %function
 1095              	I2C_MasterGetWriteBufSize:
 1096              	.LFB145:
 766:Generated_Source\PSoC6/I2C_MASTER.c **** 
 767:Generated_Source\PSoC6/I2C_MASTER.c **** 
 768:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 769:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterGetWriteBufSize
 770:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 771:Generated_Source\PSoC6/I2C_MASTER.c **** *
 772:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 773:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 774:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_MasterWriteBuf command.
 775:Generated_Source\PSoC6/I2C_MASTER.c **** *
 776:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 777:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 778:Generated_Source\PSoC6/I2C_MASTER.c **** *
 779:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 780:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 781:Generated_Source\PSoC6/I2C_MASTER.c **** *  the byte count transferred so far.
 782:Generated_Source\PSoC6/I2C_MASTER.c **** *
 783:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 784:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufIndex -  The global variable used to stores current
 785:Generated_Source\PSoC6/I2C_MASTER.c **** *                                     index within master write buffer.
 786:Generated_Source\PSoC6/I2C_MASTER.c **** *
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 81


 787:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 788:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterGetWriteBufSize(void) 
 789:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1097              		.loc 1 789 0
 1098              		.cfi_startproc
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 790:Generated_Source\PSoC6/I2C_MASTER.c ****     return (I2C_mstrWrBufIndex);
 1102              		.loc 1 790 0
 1103 0000 014B     		ldr	r3, .L85
 1104 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 791:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1105              		.loc 1 791 0
 1106 0004 7047     		bx	lr
 1107              	.L86:
 1108 0006 00BF     		.align	2
 1109              	.L85:
 1110 0008 00000000 		.word	I2C_mstrWrBufIndex
 1111              		.cfi_endproc
 1112              	.LFE145:
 1113              		.size	I2C_MasterGetWriteBufSize, .-I2C_MasterGetWriteBufSize
 1114              		.section	.text.I2C_MasterClearReadBuf,"ax",%progbits
 1115              		.align	2
 1116              		.global	I2C_MasterClearReadBuf
 1117              		.thumb
 1118              		.thumb_func
 1119              		.type	I2C_MasterClearReadBuf, %function
 1120              	I2C_MasterClearReadBuf:
 1121              	.LFB146:
 792:Generated_Source\PSoC6/I2C_MASTER.c **** 
 793:Generated_Source\PSoC6/I2C_MASTER.c **** 
 794:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 795:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearReadBuf
 796:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 797:Generated_Source\PSoC6/I2C_MASTER.c **** *
 798:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 799:Generated_Source\PSoC6/I2C_MASTER.c **** *  Resets the read buffer pointer back to the first byte in the buffer.
 800:Generated_Source\PSoC6/I2C_MASTER.c **** *
 801:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 802:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 803:Generated_Source\PSoC6/I2C_MASTER.c **** *
 804:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 805:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 806:Generated_Source\PSoC6/I2C_MASTER.c **** *
 807:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 808:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable used to stores current
 809:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within master read buffer.
 810:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 811:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 812:Generated_Source\PSoC6/I2C_MASTER.c **** *
 813:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 814:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 815:Generated_Source\PSoC6/I2C_MASTER.c **** *
 816:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 817:Generated_Source\PSoC6/I2C_MASTER.c **** void I2C_MasterClearReadBuf(void) 
 818:Generated_Source\PSoC6/I2C_MASTER.c **** {
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 82


 1122              		.loc 1 818 0
 1123              		.cfi_startproc
 1124              		@ args = 0, pretend = 0, frame = 0
 1125              		@ frame_needed = 0, uses_anonymous_args = 0
 1126              		@ link register save eliminated.
 1127              	.LVL87:
 1128              	.LBB82:
 1129              	.LBB83:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 1130              		.loc 2 1717 0
 1131 0000 094A     		ldr	r2, .L88
 1132 0002 4FF08061 		mov	r1, #67108864
 1133 0006 C2F88C10 		str	r1, [r2, #140]
 1134              	.LBB84:
 1135              	.LBB85:
 1136              		.loc 3 882 0
 1137              		.syntax unified
 1138              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1139 000a BFF34F8F 		dsb 0xF
 1140              	@ 0 "" 2
 1141              		.thumb
 1142              		.syntax unified
 1143              	.LBE85:
 1144              	.LBE84:
 1145              	.LBB86:
 1146              	.LBB87:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1147              		.loc 3 871 0
 1148              		.syntax unified
 1149              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1150 000e BFF36F8F 		isb 0xF
 1151              	@ 0 "" 2
 1152              	.LVL88:
 1153              		.thumb
 1154              		.syntax unified
 1155              	.LBE87:
 1156              	.LBE86:
 1157              	.LBE83:
 1158              	.LBE82:
 819:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 820:Generated_Source\PSoC6/I2C_MASTER.c **** 
 821:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrRdBufIndex = 0u;
 1159              		.loc 1 821 0
 1160 0012 0020     		movs	r0, #0
 1161 0014 054B     		ldr	r3, .L88+4
 1162 0016 1870     		strb	r0, [r3]
 822:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus    &= (uint8) ~I2C_MSTAT_RD_CMPLT;
 1163              		.loc 1 822 0
 1164 0018 0548     		ldr	r0, .L88+8
 1165 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1166 001c 03F0FE03 		and	r3, r3, #254
 1167 0020 0370     		strb	r3, [r0]
 1168              	.LVL89:
 1169              	.LBB88:
 1170              	.LBB89:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 1171              		.loc 2 1681 0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 83


 1172 0022 D160     		str	r1, [r2, #12]
 1173              	.LVL90:
 1174 0024 7047     		bx	lr
 1175              	.L89:
 1176 0026 00BF     		.align	2
 1177              	.L88:
 1178 0028 00E100E0 		.word	-536813312
 1179 002c 00000000 		.word	I2C_mstrRdBufIndex
 1180 0030 00000000 		.word	I2C_mstrStatus
 1181              	.LBE89:
 1182              	.LBE88:
 1183              		.cfi_endproc
 1184              	.LFE146:
 1185              		.size	I2C_MasterClearReadBuf, .-I2C_MasterClearReadBuf
 1186              		.section	.text.I2C_MasterClearWriteBuf,"ax",%progbits
 1187              		.align	2
 1188              		.global	I2C_MasterClearWriteBuf
 1189              		.thumb
 1190              		.thumb_func
 1191              		.type	I2C_MasterClearWriteBuf, %function
 1192              	I2C_MasterClearWriteBuf:
 1193              	.LFB147:
 823:Generated_Source\PSoC6/I2C_MASTER.c **** 
 824:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 825:Generated_Source\PSoC6/I2C_MASTER.c **** }
 826:Generated_Source\PSoC6/I2C_MASTER.c **** 
 827:Generated_Source\PSoC6/I2C_MASTER.c **** 
 828:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 829:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearWriteBuf
 830:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 831:Generated_Source\PSoC6/I2C_MASTER.c **** *
 832:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 833:Generated_Source\PSoC6/I2C_MASTER.c **** *  Resets the write buffer pointer back to the first byte in the buffer.
 834:Generated_Source\PSoC6/I2C_MASTER.c **** *
 835:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 836:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 837:Generated_Source\PSoC6/I2C_MASTER.c **** *
 838:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 839:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 840:Generated_Source\PSoC6/I2C_MASTER.c **** *
 841:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 842:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable used to stote current
 843:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within master read buffer.
 844:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 845:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 846:Generated_Source\PSoC6/I2C_MASTER.c **** *
 847:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 848:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 849:Generated_Source\PSoC6/I2C_MASTER.c **** *
 850:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 851:Generated_Source\PSoC6/I2C_MASTER.c **** void I2C_MasterClearWriteBuf(void) 
 852:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1194              		.loc 1 852 0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 84


 1199              	.LVL91:
 1200              	.LBB90:
 1201              	.LBB91:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 1202              		.loc 2 1717 0
 1203 0000 094A     		ldr	r2, .L91
 1204 0002 4FF08061 		mov	r1, #67108864
 1205 0006 C2F88C10 		str	r1, [r2, #140]
 1206              	.LBB92:
 1207              	.LBB93:
 1208              		.loc 3 882 0
 1209              		.syntax unified
 1210              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1211 000a BFF34F8F 		dsb 0xF
 1212              	@ 0 "" 2
 1213              		.thumb
 1214              		.syntax unified
 1215              	.LBE93:
 1216              	.LBE92:
 1217              	.LBB94:
 1218              	.LBB95:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1219              		.loc 3 871 0
 1220              		.syntax unified
 1221              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1222 000e BFF36F8F 		isb 0xF
 1223              	@ 0 "" 2
 1224              	.LVL92:
 1225              		.thumb
 1226              		.syntax unified
 1227              	.LBE95:
 1228              	.LBE94:
 1229              	.LBE91:
 1230              	.LBE90:
 853:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 854:Generated_Source\PSoC6/I2C_MASTER.c **** 
 855:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrWrBufIndex = 0u;
 1231              		.loc 1 855 0
 1232 0012 0020     		movs	r0, #0
 1233 0014 054B     		ldr	r3, .L91+4
 1234 0016 1870     		strb	r0, [r3]
 856:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus    &= (uint8) ~I2C_MSTAT_WR_CMPLT;
 1235              		.loc 1 856 0
 1236 0018 0548     		ldr	r0, .L91+8
 1237 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1238 001c 03F0FD03 		and	r3, r3, #253
 1239 0020 0370     		strb	r3, [r0]
 1240              	.LVL93:
 1241              	.LBB96:
 1242              	.LBB97:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 1243              		.loc 2 1681 0
 1244 0022 D160     		str	r1, [r2, #12]
 1245              	.LVL94:
 1246 0024 7047     		bx	lr
 1247              	.L92:
 1248 0026 00BF     		.align	2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 85


 1249              	.L91:
 1250 0028 00E100E0 		.word	-536813312
 1251 002c 00000000 		.word	I2C_mstrWrBufIndex
 1252 0030 00000000 		.word	I2C_mstrStatus
 1253              	.LBE97:
 1254              	.LBE96:
 1255              		.cfi_endproc
 1256              	.LFE147:
 1257              		.size	I2C_MasterClearWriteBuf, .-I2C_MasterClearWriteBuf
 1258              		.comm	I2C_mstrWrBufIndex,1,1
 1259              		.comm	I2C_mstrWrBufSize,1,1
 1260              		.comm	I2C_mstrWrBufPtr,4,4
 1261              		.comm	I2C_mstrRdBufIndex,1,1
 1262              		.comm	I2C_mstrRdBufSize,1,1
 1263              		.comm	I2C_mstrRdBufPtr,4,4
 1264              		.comm	I2C_mstrControl,1,1
 1265              		.comm	I2C_mstrStatus,1,1
 1266              		.text
 1267              	.Letext0:
 1268              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 1269              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1270              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1271              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 1272              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 1273              		.file 9 "Generated_Source\\PSoC6\\I2C_PVT.h"
 1274              		.section	.debug_info,"",%progbits
 1275              	.Ldebug_info0:
 1276 0000 15100000 		.4byte	0x1015
 1277 0004 0400     		.2byte	0x4
 1278 0006 00000000 		.4byte	.Ldebug_abbrev0
 1279 000a 04       		.byte	0x4
 1280 000b 01       		.uleb128 0x1
 1281 000c B2030000 		.4byte	.LASF324
 1282 0010 0C       		.byte	0xc
 1283 0011 4D160000 		.4byte	.LASF325
 1284 0015 6E0D0000 		.4byte	.LASF326
 1285 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1286 001d 00000000 		.4byte	0
 1287 0021 00000000 		.4byte	.Ldebug_line0
 1288 0025 02       		.uleb128 0x2
 1289 0026 02       		.byte	0x2
 1290 0027 E6030000 		.4byte	0x3e6
 1291 002b 04       		.byte	0x4
 1292 002c 24       		.byte	0x24
 1293 002d E6030000 		.4byte	0x3e6
 1294 0031 03       		.uleb128 0x3
 1295 0032 4C170000 		.4byte	.LASF0
 1296 0036 71       		.sleb128 -15
 1297 0037 03       		.uleb128 0x3
 1298 0038 65120000 		.4byte	.LASF1
 1299 003c 72       		.sleb128 -14
 1300 003d 03       		.uleb128 0x3
 1301 003e A1170000 		.4byte	.LASF2
 1302 0042 73       		.sleb128 -13
 1303 0043 03       		.uleb128 0x3
 1304 0044 CF040000 		.4byte	.LASF3
 1305 0048 74       		.sleb128 -12
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 86


 1306 0049 03       		.uleb128 0x3
 1307 004a 3F0E0000 		.4byte	.LASF4
 1308 004e 75       		.sleb128 -11
 1309 004f 03       		.uleb128 0x3
 1310 0050 FF150000 		.4byte	.LASF5
 1311 0054 76       		.sleb128 -10
 1312 0055 03       		.uleb128 0x3
 1313 0056 46070000 		.4byte	.LASF6
 1314 005a 7B       		.sleb128 -5
 1315 005b 03       		.uleb128 0x3
 1316 005c ED150000 		.4byte	.LASF7
 1317 0060 7C       		.sleb128 -4
 1318 0061 03       		.uleb128 0x3
 1319 0062 A6030000 		.4byte	.LASF8
 1320 0066 7E       		.sleb128 -2
 1321 0067 03       		.uleb128 0x3
 1322 0068 A4140000 		.4byte	.LASF9
 1323 006c 7F       		.sleb128 -1
 1324 006d 04       		.uleb128 0x4
 1325 006e CF180000 		.4byte	.LASF10
 1326 0072 00       		.byte	0
 1327 0073 04       		.uleb128 0x4
 1328 0074 B50F0000 		.4byte	.LASF11
 1329 0078 01       		.byte	0x1
 1330 0079 04       		.uleb128 0x4
 1331 007a 74020000 		.4byte	.LASF12
 1332 007e 02       		.byte	0x2
 1333 007f 04       		.uleb128 0x4
 1334 0080 C0130000 		.4byte	.LASF13
 1335 0084 03       		.byte	0x3
 1336 0085 04       		.uleb128 0x4
 1337 0086 640A0000 		.4byte	.LASF14
 1338 008a 04       		.byte	0x4
 1339 008b 04       		.uleb128 0x4
 1340 008c 3E180000 		.4byte	.LASF15
 1341 0090 05       		.byte	0x5
 1342 0091 04       		.uleb128 0x4
 1343 0092 050F0000 		.4byte	.LASF16
 1344 0096 06       		.byte	0x6
 1345 0097 04       		.uleb128 0x4
 1346 0098 51050000 		.4byte	.LASF17
 1347 009c 07       		.byte	0x7
 1348 009d 04       		.uleb128 0x4
 1349 009e 45130000 		.4byte	.LASF18
 1350 00a2 08       		.byte	0x8
 1351 00a3 04       		.uleb128 0x4
 1352 00a4 DD090000 		.4byte	.LASF19
 1353 00a8 09       		.byte	0x9
 1354 00a9 04       		.uleb128 0x4
 1355 00aa 800A0000 		.4byte	.LASF20
 1356 00ae 0A       		.byte	0xa
 1357 00af 04       		.uleb128 0x4
 1358 00b0 C8070000 		.4byte	.LASF21
 1359 00b4 0B       		.byte	0xb
 1360 00b5 04       		.uleb128 0x4
 1361 00b6 E7110000 		.4byte	.LASF22
 1362 00ba 0C       		.byte	0xc
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 87


 1363 00bb 04       		.uleb128 0x4
 1364 00bc 6D050000 		.4byte	.LASF23
 1365 00c0 0D       		.byte	0xd
 1366 00c1 04       		.uleb128 0x4
 1367 00c2 EF120000 		.4byte	.LASF24
 1368 00c6 0E       		.byte	0xe
 1369 00c7 04       		.uleb128 0x4
 1370 00c8 C1020000 		.4byte	.LASF25
 1371 00cc 0F       		.byte	0xf
 1372 00cd 04       		.uleb128 0x4
 1373 00ce 0D170000 		.4byte	.LASF26
 1374 00d2 10       		.byte	0x10
 1375 00d3 04       		.uleb128 0x4
 1376 00d4 FE0C0000 		.4byte	.LASF27
 1377 00d8 11       		.byte	0x11
 1378 00d9 04       		.uleb128 0x4
 1379 00da BA040000 		.4byte	.LASF28
 1380 00de 12       		.byte	0x12
 1381 00df 04       		.uleb128 0x4
 1382 00e0 B20C0000 		.4byte	.LASF29
 1383 00e4 13       		.byte	0x13
 1384 00e5 04       		.uleb128 0x4
 1385 00e6 52020000 		.4byte	.LASF30
 1386 00ea 14       		.byte	0x14
 1387 00eb 04       		.uleb128 0x4
 1388 00ec 06070000 		.4byte	.LASF31
 1389 00f0 15       		.byte	0x15
 1390 00f1 04       		.uleb128 0x4
 1391 00f2 BA0A0000 		.4byte	.LASF32
 1392 00f6 16       		.byte	0x16
 1393 00f7 04       		.uleb128 0x4
 1394 00f8 FA010000 		.4byte	.LASF33
 1395 00fc 17       		.byte	0x17
 1396 00fd 04       		.uleb128 0x4
 1397 00fe 04120000 		.4byte	.LASF34
 1398 0102 18       		.byte	0x18
 1399 0103 04       		.uleb128 0x4
 1400 0104 B70D0000 		.4byte	.LASF35
 1401 0108 19       		.byte	0x19
 1402 0109 04       		.uleb128 0x4
 1403 010a BD000000 		.4byte	.LASF36
 1404 010e 1A       		.byte	0x1a
 1405 010f 04       		.uleb128 0x4
 1406 0110 89080000 		.4byte	.LASF37
 1407 0114 1B       		.byte	0x1b
 1408 0115 04       		.uleb128 0x4
 1409 0116 A2190000 		.4byte	.LASF38
 1410 011a 1C       		.byte	0x1c
 1411 011b 04       		.uleb128 0x4
 1412 011c AB160000 		.4byte	.LASF39
 1413 0120 1D       		.byte	0x1d
 1414 0121 04       		.uleb128 0x4
 1415 0122 140D0000 		.4byte	.LASF40
 1416 0126 1E       		.byte	0x1e
 1417 0127 04       		.uleb128 0x4
 1418 0128 0C130000 		.4byte	.LASF41
 1419 012c 1F       		.byte	0x1f
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 88


 1420 012d 04       		.uleb128 0x4
 1421 012e 40110000 		.4byte	.LASF42
 1422 0132 20       		.byte	0x20
 1423 0133 04       		.uleb128 0x4
 1424 0134 E5070000 		.4byte	.LASF43
 1425 0138 21       		.byte	0x21
 1426 0139 04       		.uleb128 0x4
 1427 013a 5A180000 		.4byte	.LASF44
 1428 013e 22       		.byte	0x22
 1429 013f 04       		.uleb128 0x4
 1430 0140 C10B0000 		.4byte	.LASF45
 1431 0144 23       		.byte	0x23
 1432 0145 04       		.uleb128 0x4
 1433 0146 7E010000 		.4byte	.LASF46
 1434 014a 24       		.byte	0x24
 1435 014b 04       		.uleb128 0x4
 1436 014c D2120000 		.4byte	.LASF47
 1437 0150 25       		.byte	0x25
 1438 0151 04       		.uleb128 0x4
 1439 0152 DC060000 		.4byte	.LASF48
 1440 0156 26       		.byte	0x26
 1441 0157 04       		.uleb128 0x4
 1442 0158 2F170000 		.4byte	.LASF49
 1443 015c 27       		.byte	0x27
 1444 015d 04       		.uleb128 0x4
 1445 015e 020E0000 		.4byte	.LASF50
 1446 0162 28       		.byte	0x28
 1447 0163 04       		.uleb128 0x4
 1448 0164 52070000 		.4byte	.LASF51
 1449 0168 29       		.byte	0x29
 1450 0169 04       		.uleb128 0x4
 1451 016a D50E0000 		.4byte	.LASF52
 1452 016e 2A       		.byte	0x2a
 1453 016f 04       		.uleb128 0x4
 1454 0170 A1130000 		.4byte	.LASF53
 1455 0174 2B       		.byte	0x2b
 1456 0175 04       		.uleb128 0x4
 1457 0176 D9000000 		.4byte	.LASF54
 1458 017a 2C       		.byte	0x2c
 1459 017b 04       		.uleb128 0x4
 1460 017c 00060000 		.4byte	.LASF55
 1461 0180 2D       		.byte	0x2d
 1462 0181 04       		.uleb128 0x4
 1463 0182 ED0D0000 		.4byte	.LASF56
 1464 0186 2E       		.byte	0x2e
 1465 0187 04       		.uleb128 0x4
 1466 0188 BD120000 		.4byte	.LASF57
 1467 018c 2F       		.byte	0x2f
 1468 018d 04       		.uleb128 0x4
 1469 018e BE190000 		.4byte	.LASF58
 1470 0192 30       		.byte	0x30
 1471 0193 04       		.uleb128 0x4
 1472 0194 9E070000 		.4byte	.LASF59
 1473 0198 31       		.byte	0x31
 1474 0199 04       		.uleb128 0x4
 1475 019a 40140000 		.4byte	.LASF60
 1476 019e 32       		.byte	0x32
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 89


 1477 019f 04       		.uleb128 0x4
 1478 01a0 180B0000 		.4byte	.LASF61
 1479 01a4 33       		.byte	0x33
 1480 01a5 04       		.uleb128 0x4
 1481 01a6 37010000 		.4byte	.LASF62
 1482 01aa 34       		.byte	0x34
 1483 01ab 04       		.uleb128 0x4
 1484 01ac 8B0F0000 		.4byte	.LASF63
 1485 01b0 35       		.byte	0x35
 1486 01b1 04       		.uleb128 0x4
 1487 01b2 20150000 		.4byte	.LASF64
 1488 01b6 36       		.byte	0x36
 1489 01b7 04       		.uleb128 0x4
 1490 01b8 D7160000 		.4byte	.LASF65
 1491 01bc 37       		.byte	0x37
 1492 01bd 04       		.uleb128 0x4
 1493 01be 480A0000 		.4byte	.LASF66
 1494 01c2 38       		.byte	0x38
 1495 01c3 04       		.uleb128 0x4
 1496 01c4 9C000000 		.4byte	.LASF67
 1497 01c8 39       		.byte	0x39
 1498 01c9 04       		.uleb128 0x4
 1499 01ca 85170000 		.4byte	.LASF68
 1500 01ce 3A       		.byte	0x3a
 1501 01cf 04       		.uleb128 0x4
 1502 01d0 6F0F0000 		.4byte	.LASF69
 1503 01d4 3B       		.byte	0x3b
 1504 01d5 04       		.uleb128 0x4
 1505 01d6 A5090000 		.4byte	.LASF70
 1506 01da 3C       		.byte	0x3c
 1507 01db 04       		.uleb128 0x4
 1508 01dc FB180000 		.4byte	.LASF71
 1509 01e0 3D       		.byte	0x3d
 1510 01e1 04       		.uleb128 0x4
 1511 01e2 D60F0000 		.4byte	.LASF72
 1512 01e6 3E       		.byte	0x3e
 1513 01e7 04       		.uleb128 0x4
 1514 01e8 67070000 		.4byte	.LASF73
 1515 01ec 3F       		.byte	0x3f
 1516 01ed 04       		.uleb128 0x4
 1517 01ee DC130000 		.4byte	.LASF74
 1518 01f2 40       		.byte	0x40
 1519 01f3 04       		.uleb128 0x4
 1520 01f4 9D0A0000 		.4byte	.LASF75
 1521 01f8 41       		.byte	0x41
 1522 01f9 04       		.uleb128 0x4
 1523 01fa 70030000 		.4byte	.LASF76
 1524 01fe 42       		.byte	0x42
 1525 01ff 04       		.uleb128 0x4
 1526 0200 BE140000 		.4byte	.LASF77
 1527 0204 43       		.byte	0x43
 1528 0205 04       		.uleb128 0x4
 1529 0206 5A0B0000 		.4byte	.LASF78
 1530 020a 44       		.byte	0x44
 1531 020b 04       		.uleb128 0x4
 1532 020c 2C190000 		.4byte	.LASF79
 1533 0210 45       		.byte	0x45
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 90


 1534 0211 04       		.uleb128 0x4
 1535 0212 F30F0000 		.4byte	.LASF80
 1536 0216 46       		.byte	0x46
 1537 0217 04       		.uleb128 0x4
 1538 0218 29060000 		.4byte	.LASF81
 1539 021c 47       		.byte	0x47
 1540 021d 04       		.uleb128 0x4
 1541 021e 09140000 		.4byte	.LASF82
 1542 0222 48       		.byte	0x48
 1543 0223 04       		.uleb128 0x4
 1544 0224 DF0A0000 		.4byte	.LASF83
 1545 0228 49       		.byte	0x49
 1546 0229 04       		.uleb128 0x4
 1547 022a EE000000 		.4byte	.LASF84
 1548 022e 4A       		.byte	0x4a
 1549 022f 04       		.uleb128 0x4
 1550 0230 530F0000 		.4byte	.LASF85
 1551 0234 4B       		.byte	0x4b
 1552 0235 04       		.uleb128 0x4
 1553 0236 0F100000 		.4byte	.LASF86
 1554 023a 4C       		.byte	0x4c
 1555 023b 04       		.uleb128 0x4
 1556 023c 58060000 		.4byte	.LASF87
 1557 0240 4D       		.byte	0x4d
 1558 0241 04       		.uleb128 0x4
 1559 0242 28130000 		.4byte	.LASF88
 1560 0246 4E       		.byte	0x4e
 1561 0247 04       		.uleb128 0x4
 1562 0248 FB0A0000 		.4byte	.LASF89
 1563 024c 4F       		.byte	0x4f
 1564 024d 04       		.uleb128 0x4
 1565 024e 11010000 		.4byte	.LASF90
 1566 0252 50       		.byte	0x50
 1567 0253 04       		.uleb128 0x4
 1568 0254 22120000 		.4byte	.LASF91
 1569 0258 51       		.byte	0x51
 1570 0259 04       		.uleb128 0x4
 1571 025a 01080000 		.4byte	.LASF92
 1572 025e 52       		.byte	0x52
 1573 025f 04       		.uleb128 0x4
 1574 0260 87180000 		.4byte	.LASF93
 1575 0264 53       		.byte	0x53
 1576 0265 04       		.uleb128 0x4
 1577 0266 62190000 		.4byte	.LASF94
 1578 026a 54       		.byte	0x54
 1579 026b 04       		.uleb128 0x4
 1580 026c DE0B0000 		.4byte	.LASF95
 1581 0270 55       		.byte	0x55
 1582 0271 04       		.uleb128 0x4
 1583 0272 1F080000 		.4byte	.LASF96
 1584 0276 56       		.byte	0x56
 1585 0277 04       		.uleb128 0x4
 1586 0278 BA050000 		.4byte	.LASF97
 1587 027c 57       		.byte	0x57
 1588 027d 04       		.uleb128 0x4
 1589 027e D3190000 		.4byte	.LASF98
 1590 0282 58       		.byte	0x58
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 91


 1591 0283 04       		.uleb128 0x4
 1592 0284 C6100000 		.4byte	.LASF99
 1593 0288 59       		.byte	0x59
 1594 0289 04       		.uleb128 0x4
 1595 028a EF080000 		.4byte	.LASF100
 1596 028e 5A       		.byte	0x5a
 1597 028f 04       		.uleb128 0x4
 1598 0290 D30D0000 		.4byte	.LASF101
 1599 0294 5B       		.byte	0x5b
 1600 0295 04       		.uleb128 0x4
 1601 0296 8C030000 		.4byte	.LASF102
 1602 029a 5C       		.byte	0x5c
 1603 029b 04       		.uleb128 0x4
 1604 029c FA140000 		.4byte	.LASF103
 1605 02a0 5D       		.byte	0x5d
 1606 02a1 04       		.uleb128 0x4
 1607 02a2 A5080000 		.4byte	.LASF104
 1608 02a6 5E       		.byte	0x5e
 1609 02a7 04       		.uleb128 0x4
 1610 02a8 48190000 		.4byte	.LASF105
 1611 02ac 5F       		.byte	0x5f
 1612 02ad 04       		.uleb128 0x4
 1613 02ae 2C100000 		.4byte	.LASF106
 1614 02b2 60       		.byte	0x60
 1615 02b3 04       		.uleb128 0x4
 1616 02b4 19030000 		.4byte	.LASF107
 1617 02b8 61       		.byte	0x61
 1618 02b9 04       		.uleb128 0x4
 1619 02ba 0F160000 		.4byte	.LASF108
 1620 02be 62       		.byte	0x62
 1621 02bf 04       		.uleb128 0x4
 1622 02c0 5A090000 		.4byte	.LASF109
 1623 02c4 63       		.byte	0x63
 1624 02c5 04       		.uleb128 0x4
 1625 02c6 021A0000 		.4byte	.LASF110
 1626 02ca 64       		.byte	0x64
 1627 02cb 04       		.uleb128 0x4
 1628 02cc E6100000 		.4byte	.LASF111
 1629 02d0 65       		.byte	0x65
 1630 02d1 04       		.uleb128 0x4
 1631 02d2 84070000 		.4byte	.LASF112
 1632 02d6 66       		.byte	0x66
 1633 02d7 04       		.uleb128 0x4
 1634 02d8 54150000 		.4byte	.LASF113
 1635 02dc 67       		.byte	0x67
 1636 02dd 04       		.uleb128 0x4
 1637 02de F60B0000 		.4byte	.LASF114
 1638 02e2 68       		.byte	0x68
 1639 02e3 04       		.uleb128 0x4
 1640 02e4 C7010000 		.4byte	.LASF115
 1641 02e8 69       		.byte	0x69
 1642 02e9 04       		.uleb128 0x4
 1643 02ea 6D100000 		.4byte	.LASF116
 1644 02ee 6A       		.byte	0x6a
 1645 02ef 04       		.uleb128 0x4
 1646 02f0 21070000 		.4byte	.LASF117
 1647 02f4 6B       		.byte	0x6b
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 92


 1648 02f5 04       		.uleb128 0x4
 1649 02f6 23180000 		.4byte	.LASF118
 1650 02fa 6C       		.byte	0x6c
 1651 02fb 04       		.uleb128 0x4
 1652 02fc EA0E0000 		.4byte	.LASF119
 1653 0300 6D       		.byte	0x6d
 1654 0301 04       		.uleb128 0x4
 1655 0302 36050000 		.4byte	.LASF120
 1656 0306 6E       		.byte	0x6e
 1657 0307 04       		.uleb128 0x4
 1658 0308 90160000 		.4byte	.LASF121
 1659 030c 6F       		.byte	0x6f
 1660 030d 04       		.uleb128 0x4
 1661 030e C2090000 		.4byte	.LASF122
 1662 0312 70       		.byte	0x70
 1663 0313 04       		.uleb128 0x4
 1664 0314 49000000 		.4byte	.LASF123
 1665 0318 71       		.byte	0x71
 1666 0319 04       		.uleb128 0x4
 1667 031a 25110000 		.4byte	.LASF124
 1668 031e 72       		.byte	0x72
 1669 031f 04       		.uleb128 0x4
 1670 0320 CE0C0000 		.4byte	.LASF125
 1671 0324 73       		.byte	0x73
 1672 0325 04       		.uleb128 0x4
 1673 0326 D2150000 		.4byte	.LASF126
 1674 032a 74       		.byte	0x74
 1675 032b 04       		.uleb128 0x4
 1676 032c 780C0000 		.4byte	.LASF127
 1677 0330 75       		.byte	0x75
 1678 0331 04       		.uleb128 0x4
 1679 0332 79120000 		.4byte	.LASF128
 1680 0336 76       		.byte	0x76
 1681 0337 04       		.uleb128 0x4
 1682 0338 DA020000 		.4byte	.LASF129
 1683 033c 77       		.byte	0x77
 1684 033d 04       		.uleb128 0x4
 1685 033e 25140000 		.4byte	.LASF130
 1686 0342 78       		.byte	0x78
 1687 0343 04       		.uleb128 0x4
 1688 0344 72140000 		.4byte	.LASF131
 1689 0348 79       		.byte	0x79
 1690 0349 04       		.uleb128 0x4
 1691 034a D2170000 		.4byte	.LASF132
 1692 034e 7A       		.byte	0x7a
 1693 034f 04       		.uleb128 0x4
 1694 0350 850E0000 		.4byte	.LASF133
 1695 0354 7B       		.byte	0x7b
 1696 0355 04       		.uleb128 0x4
 1697 0356 17050000 		.4byte	.LASF134
 1698 035a 7C       		.byte	0x7c
 1699 035b 04       		.uleb128 0x4
 1700 035c 29160000 		.4byte	.LASF135
 1701 0360 7D       		.byte	0x7d
 1702 0361 04       		.uleb128 0x4
 1703 0362 74090000 		.4byte	.LASF136
 1704 0366 7E       		.byte	0x7e
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 93


 1705 0367 04       		.uleb128 0x4
 1706 0368 5C110000 		.4byte	.LASF137
 1707 036c 7F       		.byte	0x7f
 1708 036d 04       		.uleb128 0x4
 1709 036e 00110000 		.4byte	.LASF138
 1710 0372 80       		.byte	0x80
 1711 0373 04       		.uleb128 0x4
 1712 0374 A4040000 		.4byte	.LASF139
 1713 0378 81       		.byte	0x81
 1714 0379 04       		.uleb128 0x4
 1715 037a 6E150000 		.4byte	.LASF140
 1716 037e 82       		.byte	0x82
 1717 037f 04       		.uleb128 0x4
 1718 0380 210C0000 		.4byte	.LASF141
 1719 0384 83       		.byte	0x83
 1720 0385 04       		.uleb128 0x4
 1721 0386 6E000000 		.4byte	.LASF142
 1722 038a 84       		.byte	0x84
 1723 038b 04       		.uleb128 0x4
 1724 038c 72080000 		.4byte	.LASF143
 1725 0390 85       		.byte	0x85
 1726 0391 04       		.uleb128 0x4
 1727 0392 8D140000 		.4byte	.LASF144
 1728 0396 86       		.byte	0x86
 1729 0397 04       		.uleb128 0x4
 1730 0398 480C0000 		.4byte	.LASF145
 1731 039c 87       		.byte	0x87
 1732 039d 04       		.uleb128 0x4
 1733 039e F5020000 		.4byte	.LASF146
 1734 03a2 88       		.byte	0x88
 1735 03a3 04       		.uleb128 0x4
 1736 03a4 8A050000 		.4byte	.LASF147
 1737 03a8 89       		.byte	0x89
 1738 03a9 04       		.uleb128 0x4
 1739 03aa BA170000 		.4byte	.LASF148
 1740 03ae 8A       		.byte	0x8a
 1741 03af 04       		.uleb128 0x4
 1742 03b0 1D090000 		.4byte	.LASF149
 1743 03b4 8B       		.byte	0x8b
 1744 03b5 04       		.uleb128 0x4
 1745 03b6 8A090000 		.4byte	.LASF150
 1746 03ba 8C       		.byte	0x8c
 1747 03bb 04       		.uleb128 0x4
 1748 03bc B1070000 		.4byte	.LASF151
 1749 03c0 8D       		.byte	0x8d
 1750 03c1 04       		.uleb128 0x4
 1751 03c2 8D130000 		.4byte	.LASF152
 1752 03c6 8E       		.byte	0x8e
 1753 03c7 04       		.uleb128 0x4
 1754 03c8 BF0E0000 		.4byte	.LASF153
 1755 03cc 8F       		.byte	0x8f
 1756 03cd 04       		.uleb128 0x4
 1757 03ce 75060000 		.4byte	.LASF154
 1758 03d2 90       		.byte	0x90
 1759 03d3 04       		.uleb128 0x4
 1760 03d4 9A0B0000 		.4byte	.LASF155
 1761 03d8 91       		.byte	0x91
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 94


 1762 03d9 04       		.uleb128 0x4
 1763 03da 41090000 		.4byte	.LASF156
 1764 03de 92       		.byte	0x92
 1765 03df 04       		.uleb128 0x4
 1766 03e0 490B0000 		.4byte	.LASF157
 1767 03e4 F0       		.byte	0xf0
 1768 03e5 00       		.byte	0
 1769 03e6 05       		.uleb128 0x5
 1770 03e7 02       		.byte	0x2
 1771 03e8 05       		.byte	0x5
 1772 03e9 B7020000 		.4byte	.LASF158
 1773 03ed 06       		.uleb128 0x6
 1774 03ee 6E0C0000 		.4byte	.LASF160
 1775 03f2 04       		.byte	0x4
 1776 03f3 F4       		.byte	0xf4
 1777 03f4 25000000 		.4byte	0x25
 1778 03f8 05       		.uleb128 0x5
 1779 03f9 01       		.byte	0x1
 1780 03fa 06       		.byte	0x6
 1781 03fb F8040000 		.4byte	.LASF159
 1782 03ff 06       		.uleb128 0x6
 1783 0400 25170000 		.4byte	.LASF161
 1784 0404 05       		.byte	0x5
 1785 0405 1D       		.byte	0x1d
 1786 0406 0A040000 		.4byte	0x40a
 1787 040a 05       		.uleb128 0x5
 1788 040b 01       		.byte	0x1
 1789 040c 08       		.byte	0x8
 1790 040d 3F160000 		.4byte	.LASF162
 1791 0411 06       		.uleb128 0x6
 1792 0412 1F0E0000 		.4byte	.LASF163
 1793 0416 05       		.byte	0x5
 1794 0417 29       		.byte	0x29
 1795 0418 E6030000 		.4byte	0x3e6
 1796 041c 06       		.uleb128 0x6
 1797 041d 3B070000 		.4byte	.LASF164
 1798 0421 05       		.byte	0x5
 1799 0422 2B       		.byte	0x2b
 1800 0423 27040000 		.4byte	0x427
 1801 0427 05       		.uleb128 0x5
 1802 0428 02       		.byte	0x2
 1803 0429 07       		.byte	0x7
 1804 042a 87100000 		.4byte	.LASF165
 1805 042e 06       		.uleb128 0x6
 1806 042f F0010000 		.4byte	.LASF166
 1807 0433 05       		.byte	0x5
 1808 0434 3F       		.byte	0x3f
 1809 0435 39040000 		.4byte	0x439
 1810 0439 05       		.uleb128 0x5
 1811 043a 04       		.byte	0x4
 1812 043b 05       		.byte	0x5
 1813 043c 19120000 		.4byte	.LASF167
 1814 0440 06       		.uleb128 0x6
 1815 0441 71160000 		.4byte	.LASF168
 1816 0445 05       		.byte	0x5
 1817 0446 41       		.byte	0x41
 1818 0447 4B040000 		.4byte	0x44b
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 95


 1819 044b 05       		.uleb128 0x5
 1820 044c 04       		.byte	0x4
 1821 044d 07       		.byte	0x7
 1822 044e E8140000 		.4byte	.LASF169
 1823 0452 05       		.uleb128 0x5
 1824 0453 08       		.byte	0x8
 1825 0454 05       		.byte	0x5
 1826 0455 3E0D0000 		.4byte	.LASF170
 1827 0459 05       		.uleb128 0x5
 1828 045a 08       		.byte	0x8
 1829 045b 07       		.byte	0x7
 1830 045c 9C060000 		.4byte	.LASF171
 1831 0460 07       		.uleb128 0x7
 1832 0461 04       		.byte	0x4
 1833 0462 05       		.byte	0x5
 1834 0463 696E7400 		.ascii	"int\000"
 1835 0467 05       		.uleb128 0x5
 1836 0468 04       		.byte	0x4
 1837 0469 07       		.byte	0x7
 1838 046a 71010000 		.4byte	.LASF172
 1839 046e 06       		.uleb128 0x6
 1840 046f 5F0C0000 		.4byte	.LASF173
 1841 0473 06       		.byte	0x6
 1842 0474 18       		.byte	0x18
 1843 0475 FF030000 		.4byte	0x3ff
 1844 0479 06       		.uleb128 0x6
 1845 047a 71040000 		.4byte	.LASF174
 1846 047e 06       		.byte	0x6
 1847 047f 20       		.byte	0x20
 1848 0480 11040000 		.4byte	0x411
 1849 0484 06       		.uleb128 0x6
 1850 0485 A6100000 		.4byte	.LASF175
 1851 0489 06       		.byte	0x6
 1852 048a 24       		.byte	0x24
 1853 048b 1C040000 		.4byte	0x41c
 1854 048f 06       		.uleb128 0x6
 1855 0490 3C150000 		.4byte	.LASF176
 1856 0494 06       		.byte	0x6
 1857 0495 2C       		.byte	0x2c
 1858 0496 2E040000 		.4byte	0x42e
 1859 049a 06       		.uleb128 0x6
 1860 049b 2D050000 		.4byte	.LASF177
 1861 049f 06       		.byte	0x6
 1862 04a0 30       		.byte	0x30
 1863 04a1 40040000 		.4byte	0x440
 1864 04a5 08       		.uleb128 0x8
 1865 04a6 040E     		.2byte	0xe04
 1866 04a8 02       		.byte	0x2
 1867 04a9 9601     		.2byte	0x196
 1868 04ab 61050000 		.4byte	0x561
 1869 04af 09       		.uleb128 0x9
 1870 04b0 B5050000 		.4byte	.LASF178
 1871 04b4 02       		.byte	0x2
 1872 04b5 9801     		.2byte	0x198
 1873 04b7 7D050000 		.4byte	0x57d
 1874 04bb 00       		.byte	0
 1875 04bc 09       		.uleb128 0x9
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 96


 1876 04bd A3110000 		.4byte	.LASF179
 1877 04c1 02       		.byte	0x2
 1878 04c2 9901     		.2byte	0x199
 1879 04c4 82050000 		.4byte	0x582
 1880 04c8 20       		.byte	0x20
 1881 04c9 09       		.uleb128 0x9
 1882 04ca 03170000 		.4byte	.LASF180
 1883 04ce 02       		.byte	0x2
 1884 04cf 9A01     		.2byte	0x19a
 1885 04d1 92050000 		.4byte	0x592
 1886 04d5 80       		.byte	0x80
 1887 04d6 09       		.uleb128 0x9
 1888 04d7 15060000 		.4byte	.LASF181
 1889 04db 02       		.byte	0x2
 1890 04dc 9B01     		.2byte	0x19b
 1891 04de 82050000 		.4byte	0x582
 1892 04e2 A0       		.byte	0xa0
 1893 04e3 0A       		.uleb128 0xa
 1894 04e4 76180000 		.4byte	.LASF182
 1895 04e8 02       		.byte	0x2
 1896 04e9 9C01     		.2byte	0x19c
 1897 04eb 97050000 		.4byte	0x597
 1898 04ef 0001     		.2byte	0x100
 1899 04f1 0A       		.uleb128 0xa
 1900 04f2 BF110000 		.4byte	.LASF183
 1901 04f6 02       		.byte	0x2
 1902 04f7 9D01     		.2byte	0x19d
 1903 04f9 82050000 		.4byte	0x582
 1904 04fd 2001     		.2byte	0x120
 1905 04ff 0A       		.uleb128 0xa
 1906 0500 D10F0000 		.4byte	.LASF184
 1907 0504 02       		.byte	0x2
 1908 0505 9E01     		.2byte	0x19e
 1909 0507 9C050000 		.4byte	0x59c
 1910 050b 8001     		.2byte	0x180
 1911 050d 0A       		.uleb128 0xa
 1912 050e C9110000 		.4byte	.LASF185
 1913 0512 02       		.byte	0x2
 1914 0513 9F01     		.2byte	0x19f
 1915 0515 82050000 		.4byte	0x582
 1916 0519 A001     		.2byte	0x1a0
 1917 051b 0A       		.uleb128 0xa
 1918 051c 08170000 		.4byte	.LASF186
 1919 0520 02       		.byte	0x2
 1920 0521 A001     		.2byte	0x1a0
 1921 0523 A1050000 		.4byte	0x5a1
 1922 0527 0002     		.2byte	0x200
 1923 0529 0A       		.uleb128 0xa
 1924 052a D3110000 		.4byte	.LASF187
 1925 052e 02       		.byte	0x2
 1926 052f A101     		.2byte	0x1a1
 1927 0531 A6050000 		.4byte	0x5a6
 1928 0535 2002     		.2byte	0x220
 1929 0537 0B       		.uleb128 0xb
 1930 0538 495000   		.ascii	"IP\000"
 1931 053b 02       		.byte	0x2
 1932 053c A201     		.2byte	0x1a2
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 97


 1933 053e CB050000 		.4byte	0x5cb
 1934 0542 0003     		.2byte	0x300
 1935 0544 0A       		.uleb128 0xa
 1936 0545 DD110000 		.4byte	.LASF188
 1937 0549 02       		.byte	0x2
 1938 054a A301     		.2byte	0x1a3
 1939 054c D0050000 		.4byte	0x5d0
 1940 0550 F003     		.2byte	0x3f0
 1941 0552 0A       		.uleb128 0xa
 1942 0553 16110000 		.4byte	.LASF189
 1943 0557 02       		.byte	0x2
 1944 0558 A401     		.2byte	0x1a4
 1945 055a 78050000 		.4byte	0x578
 1946 055e 000E     		.2byte	0xe00
 1947 0560 00       		.byte	0
 1948 0561 0C       		.uleb128 0xc
 1949 0562 78050000 		.4byte	0x578
 1950 0566 71050000 		.4byte	0x571
 1951 056a 0D       		.uleb128 0xd
 1952 056b 71050000 		.4byte	0x571
 1953 056f 07       		.byte	0x7
 1954 0570 00       		.byte	0
 1955 0571 05       		.uleb128 0x5
 1956 0572 04       		.byte	0x4
 1957 0573 07       		.byte	0x7
 1958 0574 72110000 		.4byte	.LASF190
 1959 0578 0E       		.uleb128 0xe
 1960 0579 9A040000 		.4byte	0x49a
 1961 057d 0E       		.uleb128 0xe
 1962 057e 61050000 		.4byte	0x561
 1963 0582 0C       		.uleb128 0xc
 1964 0583 9A040000 		.4byte	0x49a
 1965 0587 92050000 		.4byte	0x592
 1966 058b 0D       		.uleb128 0xd
 1967 058c 71050000 		.4byte	0x571
 1968 0590 17       		.byte	0x17
 1969 0591 00       		.byte	0
 1970 0592 0E       		.uleb128 0xe
 1971 0593 61050000 		.4byte	0x561
 1972 0597 0E       		.uleb128 0xe
 1973 0598 61050000 		.4byte	0x561
 1974 059c 0E       		.uleb128 0xe
 1975 059d 61050000 		.4byte	0x561
 1976 05a1 0E       		.uleb128 0xe
 1977 05a2 61050000 		.4byte	0x561
 1978 05a6 0C       		.uleb128 0xc
 1979 05a7 9A040000 		.4byte	0x49a
 1980 05ab B6050000 		.4byte	0x5b6
 1981 05af 0D       		.uleb128 0xd
 1982 05b0 71050000 		.4byte	0x571
 1983 05b4 37       		.byte	0x37
 1984 05b5 00       		.byte	0
 1985 05b6 0C       		.uleb128 0xc
 1986 05b7 C6050000 		.4byte	0x5c6
 1987 05bb C6050000 		.4byte	0x5c6
 1988 05bf 0D       		.uleb128 0xd
 1989 05c0 71050000 		.4byte	0x571
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 98


 1990 05c4 EF       		.byte	0xef
 1991 05c5 00       		.byte	0
 1992 05c6 0E       		.uleb128 0xe
 1993 05c7 6E040000 		.4byte	0x46e
 1994 05cb 0E       		.uleb128 0xe
 1995 05cc B6050000 		.4byte	0x5b6
 1996 05d0 0C       		.uleb128 0xc
 1997 05d1 9A040000 		.4byte	0x49a
 1998 05d5 E1050000 		.4byte	0x5e1
 1999 05d9 0F       		.uleb128 0xf
 2000 05da 71050000 		.4byte	0x571
 2001 05de 8302     		.2byte	0x283
 2002 05e0 00       		.byte	0
 2003 05e1 10       		.uleb128 0x10
 2004 05e2 B6130000 		.4byte	.LASF191
 2005 05e6 02       		.byte	0x2
 2006 05e7 A501     		.2byte	0x1a5
 2007 05e9 A5040000 		.4byte	0x4a5
 2008 05ed 05       		.uleb128 0x5
 2009 05ee 08       		.byte	0x8
 2010 05ef 04       		.byte	0x4
 2011 05f0 9A100000 		.4byte	.LASF192
 2012 05f4 11       		.uleb128 0x11
 2013 05f5 B8       		.byte	0xb8
 2014 05f6 07       		.byte	0x7
 2015 05f7 34       		.byte	0x34
 2016 05f8 050A0000 		.4byte	0xa05
 2017 05fc 12       		.uleb128 0x12
 2018 05fd 38020000 		.4byte	.LASF193
 2019 0601 07       		.byte	0x7
 2020 0602 37       		.byte	0x37
 2021 0603 9A040000 		.4byte	0x49a
 2022 0607 00       		.byte	0
 2023 0608 12       		.uleb128 0x12
 2024 0609 1E060000 		.4byte	.LASF194
 2025 060d 07       		.byte	0x7
 2026 060e 38       		.byte	0x38
 2027 060f 9A040000 		.4byte	0x49a
 2028 0613 04       		.byte	0x4
 2029 0614 12       		.uleb128 0x12
 2030 0615 2E010000 		.4byte	.LASF195
 2031 0619 07       		.byte	0x7
 2032 061a 39       		.byte	0x39
 2033 061b 9A040000 		.4byte	0x49a
 2034 061f 08       		.byte	0x8
 2035 0620 12       		.uleb128 0x12
 2036 0621 84150000 		.4byte	.LASF196
 2037 0625 07       		.byte	0x7
 2038 0626 3A       		.byte	0x3a
 2039 0627 9A040000 		.4byte	0x49a
 2040 062b 0C       		.byte	0xc
 2041 062c 12       		.uleb128 0x12
 2042 062d B4120000 		.4byte	.LASF197
 2043 0631 07       		.byte	0x7
 2044 0632 3B       		.byte	0x3b
 2045 0633 9A040000 		.4byte	0x49a
 2046 0637 10       		.byte	0x10
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 99


 2047 0638 12       		.uleb128 0x12
 2048 0639 350E0000 		.4byte	.LASF198
 2049 063d 07       		.byte	0x7
 2050 063e 3C       		.byte	0x3c
 2051 063f 9A040000 		.4byte	0x49a
 2052 0643 14       		.byte	0x14
 2053 0644 12       		.uleb128 0x12
 2054 0645 38090000 		.4byte	.LASF199
 2055 0649 07       		.byte	0x7
 2056 064a 3D       		.byte	0x3d
 2057 064b 9A040000 		.4byte	0x49a
 2058 064f 18       		.byte	0x18
 2059 0650 12       		.uleb128 0x12
 2060 0651 B2180000 		.4byte	.LASF200
 2061 0655 07       		.byte	0x7
 2062 0656 3E       		.byte	0x3e
 2063 0657 9A040000 		.4byte	0x49a
 2064 065b 1C       		.byte	0x1c
 2065 065c 12       		.uleb128 0x12
 2066 065d 4C0D0000 		.4byte	.LASF201
 2067 0661 07       		.byte	0x7
 2068 0662 3F       		.byte	0x3f
 2069 0663 9A040000 		.4byte	0x49a
 2070 0667 20       		.byte	0x20
 2071 0668 12       		.uleb128 0x12
 2072 0669 630D0000 		.4byte	.LASF202
 2073 066d 07       		.byte	0x7
 2074 066e 40       		.byte	0x40
 2075 066f 9A040000 		.4byte	0x49a
 2076 0673 24       		.byte	0x24
 2077 0674 12       		.uleb128 0x12
 2078 0675 3F120000 		.4byte	.LASF203
 2079 0679 07       		.byte	0x7
 2080 067a 43       		.byte	0x43
 2081 067b 6E040000 		.4byte	0x46e
 2082 067f 28       		.byte	0x28
 2083 0680 12       		.uleb128 0x12
 2084 0681 E0050000 		.4byte	.LASF204
 2085 0685 07       		.byte	0x7
 2086 0686 44       		.byte	0x44
 2087 0687 6E040000 		.4byte	0x46e
 2088 068b 29       		.byte	0x29
 2089 068c 12       		.uleb128 0x12
 2090 068d 1B110000 		.4byte	.LASF205
 2091 0691 07       		.byte	0x7
 2092 0692 45       		.byte	0x45
 2093 0693 6E040000 		.4byte	0x46e
 2094 0697 2A       		.byte	0x2a
 2095 0698 12       		.uleb128 0x12
 2096 0699 94120000 		.4byte	.LASF206
 2097 069d 07       		.byte	0x7
 2098 069e 46       		.byte	0x46
 2099 069f 6E040000 		.4byte	0x46e
 2100 06a3 2B       		.byte	0x2b
 2101 06a4 12       		.uleb128 0x12
 2102 06a5 59120000 		.4byte	.LASF207
 2103 06a9 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 100


 2104 06aa 47       		.byte	0x47
 2105 06ab 6E040000 		.4byte	0x46e
 2106 06af 2C       		.byte	0x2c
 2107 06b0 12       		.uleb128 0x12
 2108 06b1 B1140000 		.4byte	.LASF208
 2109 06b5 07       		.byte	0x7
 2110 06b6 48       		.byte	0x48
 2111 06b7 6E040000 		.4byte	0x46e
 2112 06bb 2D       		.byte	0x2d
 2113 06bc 12       		.uleb128 0x12
 2114 06bd 97190000 		.4byte	.LASF209
 2115 06c1 07       		.byte	0x7
 2116 06c2 49       		.byte	0x49
 2117 06c3 6E040000 		.4byte	0x46e
 2118 06c7 2E       		.byte	0x2e
 2119 06c8 12       		.uleb128 0x12
 2120 06c9 7B180000 		.4byte	.LASF210
 2121 06cd 07       		.byte	0x7
 2122 06ce 4A       		.byte	0x4a
 2123 06cf 6E040000 		.4byte	0x46e
 2124 06d3 2F       		.byte	0x2f
 2125 06d4 12       		.uleb128 0x12
 2126 06d5 65040000 		.4byte	.LASF211
 2127 06d9 07       		.byte	0x7
 2128 06da 4B       		.byte	0x4b
 2129 06db 6E040000 		.4byte	0x46e
 2130 06df 30       		.byte	0x30
 2131 06e0 12       		.uleb128 0x12
 2132 06e1 210F0000 		.4byte	.LASF212
 2133 06e5 07       		.byte	0x7
 2134 06e6 4E       		.byte	0x4e
 2135 06e7 6E040000 		.4byte	0x46e
 2136 06eb 31       		.byte	0x31
 2137 06ec 12       		.uleb128 0x12
 2138 06ed E8170000 		.4byte	.LASF213
 2139 06f1 07       		.byte	0x7
 2140 06f2 4F       		.byte	0x4f
 2141 06f3 6E040000 		.4byte	0x46e
 2142 06f7 32       		.byte	0x32
 2143 06f8 12       		.uleb128 0x12
 2144 06f9 9B0E0000 		.4byte	.LASF214
 2145 06fd 07       		.byte	0x7
 2146 06fe 50       		.byte	0x50
 2147 06ff 6E040000 		.4byte	0x46e
 2148 0703 33       		.byte	0x33
 2149 0704 12       		.uleb128 0x12
 2150 0705 CE0A0000 		.4byte	.LASF215
 2151 0709 07       		.byte	0x7
 2152 070a 51       		.byte	0x51
 2153 070b 6E040000 		.4byte	0x46e
 2154 070f 34       		.byte	0x34
 2155 0710 12       		.uleb128 0x12
 2156 0711 F9060000 		.4byte	.LASF216
 2157 0715 07       		.byte	0x7
 2158 0716 52       		.byte	0x52
 2159 0717 79040000 		.4byte	0x479
 2160 071b 36       		.byte	0x36
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 101


 2161 071c 12       		.uleb128 0x12
 2162 071d 47020000 		.4byte	.LASF217
 2163 0721 07       		.byte	0x7
 2164 0722 53       		.byte	0x53
 2165 0723 79040000 		.4byte	0x479
 2166 0727 38       		.byte	0x38
 2167 0728 12       		.uleb128 0x12
 2168 0729 90020000 		.4byte	.LASF218
 2169 072d 07       		.byte	0x7
 2170 072e 54       		.byte	0x54
 2171 072f 79040000 		.4byte	0x479
 2172 0733 3A       		.byte	0x3a
 2173 0734 12       		.uleb128 0x12
 2174 0735 13020000 		.4byte	.LASF219
 2175 0739 07       		.byte	0x7
 2176 073a 55       		.byte	0x55
 2177 073b 6E040000 		.4byte	0x46e
 2178 073f 3C       		.byte	0x3c
 2179 0740 12       		.uleb128 0x12
 2180 0741 67080000 		.4byte	.LASF220
 2181 0745 07       		.byte	0x7
 2182 0746 56       		.byte	0x56
 2183 0747 6E040000 		.4byte	0x46e
 2184 074b 3D       		.byte	0x3d
 2185 074c 12       		.uleb128 0x12
 2186 074d E1080000 		.4byte	.LASF221
 2187 0751 07       		.byte	0x7
 2188 0752 57       		.byte	0x57
 2189 0753 6E040000 		.4byte	0x46e
 2190 0757 3E       		.byte	0x3e
 2191 0758 12       		.uleb128 0x12
 2192 0759 290E0000 		.4byte	.LASF222
 2193 075d 07       		.byte	0x7
 2194 075e 58       		.byte	0x58
 2195 075f 6E040000 		.4byte	0x46e
 2196 0763 3F       		.byte	0x3f
 2197 0764 12       		.uleb128 0x12
 2198 0765 9B010000 		.4byte	.LASF223
 2199 0769 07       		.byte	0x7
 2200 076a 59       		.byte	0x59
 2201 076b 6E040000 		.4byte	0x46e
 2202 076f 40       		.byte	0x40
 2203 0770 12       		.uleb128 0x12
 2204 0771 F9130000 		.4byte	.LASF224
 2205 0775 07       		.byte	0x7
 2206 0776 5A       		.byte	0x5a
 2207 0777 6E040000 		.4byte	0x46e
 2208 077b 41       		.byte	0x41
 2209 077c 12       		.uleb128 0x12
 2210 077d 79170000 		.4byte	.LASF225
 2211 0781 07       		.byte	0x7
 2212 0782 5B       		.byte	0x5b
 2213 0783 6E040000 		.4byte	0x46e
 2214 0787 42       		.byte	0x42
 2215 0788 12       		.uleb128 0x12
 2216 0789 930C0000 		.4byte	.LASF226
 2217 078d 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 102


 2218 078e 5C       		.byte	0x5c
 2219 078f 6E040000 		.4byte	0x46e
 2220 0793 43       		.byte	0x43
 2221 0794 12       		.uleb128 0x12
 2222 0795 890B0000 		.4byte	.LASF227
 2223 0799 07       		.byte	0x7
 2224 079a 5D       		.byte	0x5d
 2225 079b 6E040000 		.4byte	0x46e
 2226 079f 44       		.byte	0x44
 2227 07a0 12       		.uleb128 0x12
 2228 07a1 A2120000 		.4byte	.LASF228
 2229 07a5 07       		.byte	0x7
 2230 07a6 5E       		.byte	0x5e
 2231 07a7 9A040000 		.4byte	0x49a
 2232 07ab 48       		.byte	0x48
 2233 07ac 12       		.uleb128 0x12
 2234 07ad 4F030000 		.4byte	.LASF229
 2235 07b1 07       		.byte	0x7
 2236 07b2 5F       		.byte	0x5f
 2237 07b3 9A040000 		.4byte	0x49a
 2238 07b7 4C       		.byte	0x4c
 2239 07b8 12       		.uleb128 0x12
 2240 07b9 57170000 		.4byte	.LASF230
 2241 07bd 07       		.byte	0x7
 2242 07be 60       		.byte	0x60
 2243 07bf 6E040000 		.4byte	0x46e
 2244 07c3 50       		.byte	0x50
 2245 07c4 12       		.uleb128 0x12
 2246 07c5 BF080000 		.4byte	.LASF231
 2247 07c9 07       		.byte	0x7
 2248 07ca 61       		.byte	0x61
 2249 07cb 6E040000 		.4byte	0x46e
 2250 07cf 51       		.byte	0x51
 2251 07d0 12       		.uleb128 0x12
 2252 07d1 8C060000 		.4byte	.LASF232
 2253 07d5 07       		.byte	0x7
 2254 07d6 62       		.byte	0x62
 2255 07d7 6E040000 		.4byte	0x46e
 2256 07db 52       		.byte	0x52
 2257 07dc 12       		.uleb128 0x12
 2258 07dd EE050000 		.4byte	.LASF233
 2259 07e1 07       		.byte	0x7
 2260 07e2 63       		.byte	0x63
 2261 07e3 6E040000 		.4byte	0x46e
 2262 07e7 53       		.byte	0x53
 2263 07e8 12       		.uleb128 0x12
 2264 07e9 C7160000 		.4byte	.LASF234
 2265 07ed 07       		.byte	0x7
 2266 07ee 64       		.byte	0x64
 2267 07ef 6E040000 		.4byte	0x46e
 2268 07f3 54       		.byte	0x54
 2269 07f4 12       		.uleb128 0x12
 2270 07f5 09090000 		.4byte	.LASF235
 2271 07f9 07       		.byte	0x7
 2272 07fa 65       		.byte	0x65
 2273 07fb 6E040000 		.4byte	0x46e
 2274 07ff 55       		.byte	0x55
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 103


 2275 0800 12       		.uleb128 0x12
 2276 0801 00000000 		.4byte	.LASF236
 2277 0805 07       		.byte	0x7
 2278 0806 66       		.byte	0x66
 2279 0807 6E040000 		.4byte	0x46e
 2280 080b 56       		.byte	0x56
 2281 080c 12       		.uleb128 0x12
 2282 080d BB180000 		.4byte	.LASF237
 2283 0811 07       		.byte	0x7
 2284 0812 67       		.byte	0x67
 2285 0813 6E040000 		.4byte	0x46e
 2286 0817 57       		.byte	0x57
 2287 0818 12       		.uleb128 0x12
 2288 0819 3F080000 		.4byte	.LASF238
 2289 081d 07       		.byte	0x7
 2290 081e 68       		.byte	0x68
 2291 081f 6E040000 		.4byte	0x46e
 2292 0823 58       		.byte	0x58
 2293 0824 12       		.uleb128 0x12
 2294 0825 18190000 		.4byte	.LASF239
 2295 0829 07       		.byte	0x7
 2296 082a 69       		.byte	0x69
 2297 082b 6E040000 		.4byte	0x46e
 2298 082f 59       		.byte	0x59
 2299 0830 12       		.uleb128 0x12
 2300 0831 F8160000 		.4byte	.LASF240
 2301 0835 07       		.byte	0x7
 2302 0836 6E       		.byte	0x6e
 2303 0837 84040000 		.4byte	0x484
 2304 083b 5A       		.byte	0x5a
 2305 083c 12       		.uleb128 0x12
 2306 083d 68010000 		.4byte	.LASF241
 2307 0841 07       		.byte	0x7
 2308 0842 6F       		.byte	0x6f
 2309 0843 84040000 		.4byte	0x484
 2310 0847 5C       		.byte	0x5c
 2311 0848 12       		.uleb128 0x12
 2312 0849 540D0000 		.4byte	.LASF242
 2313 084d 07       		.byte	0x7
 2314 084e 70       		.byte	0x70
 2315 084f 6E040000 		.4byte	0x46e
 2316 0853 5E       		.byte	0x5e
 2317 0854 12       		.uleb128 0x12
 2318 0855 F6170000 		.4byte	.LASF243
 2319 0859 07       		.byte	0x7
 2320 085a 71       		.byte	0x71
 2321 085b 6E040000 		.4byte	0x46e
 2322 085f 5F       		.byte	0x5f
 2323 0860 12       		.uleb128 0x12
 2324 0861 370A0000 		.4byte	.LASF244
 2325 0865 07       		.byte	0x7
 2326 0866 72       		.byte	0x72
 2327 0867 6E040000 		.4byte	0x46e
 2328 086b 60       		.byte	0x60
 2329 086c 12       		.uleb128 0x12
 2330 086d 370C0000 		.4byte	.LASF245
 2331 0871 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 104


 2332 0872 73       		.byte	0x73
 2333 0873 9A040000 		.4byte	0x49a
 2334 0877 64       		.byte	0x64
 2335 0878 12       		.uleb128 0x12
 2336 0879 D1080000 		.4byte	.LASF246
 2337 087d 07       		.byte	0x7
 2338 087e 76       		.byte	0x76
 2339 087f 84040000 		.4byte	0x484
 2340 0883 68       		.byte	0x68
 2341 0884 12       		.uleb128 0x12
 2342 0885 B4100000 		.4byte	.LASF247
 2343 0889 07       		.byte	0x7
 2344 088a 77       		.byte	0x77
 2345 088b 84040000 		.4byte	0x484
 2346 088f 6A       		.byte	0x6a
 2347 0890 12       		.uleb128 0x12
 2348 0891 760E0000 		.4byte	.LASF248
 2349 0895 07       		.byte	0x7
 2350 0896 78       		.byte	0x78
 2351 0897 84040000 		.4byte	0x484
 2352 089b 6C       		.byte	0x6c
 2353 089c 12       		.uleb128 0x12
 2354 089d 0C030000 		.4byte	.LASF249
 2355 08a1 07       		.byte	0x7
 2356 08a2 79       		.byte	0x79
 2357 08a3 84040000 		.4byte	0x484
 2358 08a7 6E       		.byte	0x6e
 2359 08a8 12       		.uleb128 0x12
 2360 08a9 9E0C0000 		.4byte	.LASF250
 2361 08ad 07       		.byte	0x7
 2362 08ae 7B       		.byte	0x7b
 2363 08af 6E040000 		.4byte	0x46e
 2364 08b3 70       		.byte	0x70
 2365 08b4 12       		.uleb128 0x12
 2366 08b5 79040000 		.4byte	.LASF251
 2367 08b9 07       		.byte	0x7
 2368 08ba 7C       		.byte	0x7c
 2369 08bb 6E040000 		.4byte	0x46e
 2370 08bf 71       		.byte	0x71
 2371 08c0 12       		.uleb128 0x12
 2372 08c1 39030000 		.4byte	.LASF252
 2373 08c5 07       		.byte	0x7
 2374 08c6 7D       		.byte	0x7d
 2375 08c7 6E040000 		.4byte	0x46e
 2376 08cb 72       		.byte	0x72
 2377 08cc 12       		.uleb128 0x12
 2378 08cd A8010000 		.4byte	.LASF253
 2379 08d1 07       		.byte	0x7
 2380 08d2 7E       		.byte	0x7e
 2381 08d3 6E040000 		.4byte	0x46e
 2382 08d7 73       		.byte	0x73
 2383 08d8 12       		.uleb128 0x12
 2384 08d9 AD110000 		.4byte	.LASF254
 2385 08dd 07       		.byte	0x7
 2386 08de 80       		.byte	0x80
 2387 08df 84040000 		.4byte	0x484
 2388 08e3 74       		.byte	0x74
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 105


 2389 08e4 12       		.uleb128 0x12
 2390 08e5 46100000 		.4byte	.LASF255
 2391 08e9 07       		.byte	0x7
 2392 08ea 81       		.byte	0x81
 2393 08eb 84040000 		.4byte	0x484
 2394 08ef 76       		.byte	0x76
 2395 08f0 12       		.uleb128 0x12
 2396 08f1 340B0000 		.4byte	.LASF256
 2397 08f5 07       		.byte	0x7
 2398 08f6 82       		.byte	0x82
 2399 08f7 84040000 		.4byte	0x484
 2400 08fb 78       		.byte	0x78
 2401 08fc 12       		.uleb128 0x12
 2402 08fd B3060000 		.4byte	.LASF257
 2403 0901 07       		.byte	0x7
 2404 0902 83       		.byte	0x83
 2405 0903 84040000 		.4byte	0x484
 2406 0907 7A       		.byte	0x7a
 2407 0908 12       		.uleb128 0x12
 2408 0909 E90C0000 		.4byte	.LASF258
 2409 090d 07       		.byte	0x7
 2410 090e 86       		.byte	0x86
 2411 090f 6E040000 		.4byte	0x46e
 2412 0913 7C       		.byte	0x7c
 2413 0914 12       		.uleb128 0x12
 2414 0915 68170000 		.4byte	.LASF259
 2415 0919 07       		.byte	0x7
 2416 091a 87       		.byte	0x87
 2417 091b 6E040000 		.4byte	0x46e
 2418 091f 7D       		.byte	0x7d
 2419 0920 12       		.uleb128 0x12
 2420 0921 45060000 		.4byte	.LASF260
 2421 0925 07       		.byte	0x7
 2422 0926 88       		.byte	0x88
 2423 0927 6E040000 		.4byte	0x46e
 2424 092b 7E       		.byte	0x7e
 2425 092c 12       		.uleb128 0x12
 2426 092d A1050000 		.4byte	.LASF261
 2427 0931 07       		.byte	0x7
 2428 0932 89       		.byte	0x89
 2429 0933 6E040000 		.4byte	0x46e
 2430 0937 7F       		.byte	0x7f
 2431 0938 12       		.uleb128 0x12
 2432 0939 C8060000 		.4byte	.LASF262
 2433 093d 07       		.byte	0x7
 2434 093e 8A       		.byte	0x8a
 2435 093f 6E040000 		.4byte	0x46e
 2436 0943 80       		.byte	0x80
 2437 0944 12       		.uleb128 0x12
 2438 0945 85000000 		.4byte	.LASF263
 2439 0949 07       		.byte	0x7
 2440 094a 8D       		.byte	0x8d
 2441 094b 9A040000 		.4byte	0x49a
 2442 094f 84       		.byte	0x84
 2443 0950 12       		.uleb128 0x12
 2444 0951 5F0E0000 		.4byte	.LASF264
 2445 0955 07       		.byte	0x7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 106


 2446 0956 8E       		.byte	0x8e
 2447 0957 9A040000 		.4byte	0x49a
 2448 095b 88       		.byte	0x88
 2449 095c 12       		.uleb128 0x12
 2450 095d 2C0F0000 		.4byte	.LASF265
 2451 0961 07       		.byte	0x7
 2452 0962 8F       		.byte	0x8f
 2453 0963 9A040000 		.4byte	0x49a
 2454 0967 8C       		.byte	0x8c
 2455 0968 12       		.uleb128 0x12
 2456 0969 9F150000 		.4byte	.LASF266
 2457 096d 07       		.byte	0x7
 2458 096e 90       		.byte	0x90
 2459 096f 9A040000 		.4byte	0x49a
 2460 0973 90       		.byte	0x90
 2461 0974 12       		.uleb128 0x12
 2462 0975 78130000 		.4byte	.LASF267
 2463 0979 07       		.byte	0x7
 2464 097a 91       		.byte	0x91
 2465 097b 9A040000 		.4byte	0x49a
 2466 097f 94       		.byte	0x94
 2467 0980 12       		.uleb128 0x12
 2468 0981 8E040000 		.4byte	.LASF268
 2469 0985 07       		.byte	0x7
 2470 0986 92       		.byte	0x92
 2471 0987 9A040000 		.4byte	0x49a
 2472 098b 98       		.byte	0x98
 2473 098c 12       		.uleb128 0x12
 2474 098d 5C140000 		.4byte	.LASF269
 2475 0991 07       		.byte	0x7
 2476 0992 93       		.byte	0x93
 2477 0993 9A040000 		.4byte	0x49a
 2478 0997 9C       		.byte	0x9c
 2479 0998 12       		.uleb128 0x12
 2480 0999 F9090000 		.4byte	.LASF270
 2481 099d 07       		.byte	0x7
 2482 099e 94       		.byte	0x94
 2483 099f 9A040000 		.4byte	0x49a
 2484 09a3 A0       		.byte	0xa0
 2485 09a4 12       		.uleb128 0x12
 2486 09a5 53010000 		.4byte	.LASF271
 2487 09a9 07       		.byte	0x7
 2488 09aa 95       		.byte	0x95
 2489 09ab 84040000 		.4byte	0x484
 2490 09af A4       		.byte	0xa4
 2491 09b0 12       		.uleb128 0x12
 2492 09b1 8E110000 		.4byte	.LASF272
 2493 09b5 07       		.byte	0x7
 2494 09b6 96       		.byte	0x96
 2495 09b7 84040000 		.4byte	0x484
 2496 09bb A6       		.byte	0xa6
 2497 09bc 12       		.uleb128 0x12
 2498 09bd 14150000 		.4byte	.LASF273
 2499 09c1 07       		.byte	0x7
 2500 09c2 97       		.byte	0x97
 2501 09c3 84040000 		.4byte	0x484
 2502 09c7 A8       		.byte	0xa8
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 107


 2503 09c8 12       		.uleb128 0x12
 2504 09c9 300D0000 		.4byte	.LASF274
 2505 09cd 07       		.byte	0x7
 2506 09ce 98       		.byte	0x98
 2507 09cf 84040000 		.4byte	0x484
 2508 09d3 AA       		.byte	0xaa
 2509 09d4 12       		.uleb128 0x12
 2510 09d5 62030000 		.4byte	.LASF275
 2511 09d9 07       		.byte	0x7
 2512 09da 99       		.byte	0x99
 2513 09db 84040000 		.4byte	0x484
 2514 09df AC       		.byte	0xac
 2515 09e0 12       		.uleb128 0x12
 2516 09e1 A70F0000 		.4byte	.LASF276
 2517 09e5 07       		.byte	0x7
 2518 09e6 9A       		.byte	0x9a
 2519 09e7 84040000 		.4byte	0x484
 2520 09eb AE       		.byte	0xae
 2521 09ec 12       		.uleb128 0x12
 2522 09ed DA140000 		.4byte	.LASF277
 2523 09f1 07       		.byte	0x7
 2524 09f2 9D       		.byte	0x9d
 2525 09f3 84040000 		.4byte	0x484
 2526 09f7 B0       		.byte	0xb0
 2527 09f8 12       		.uleb128 0x12
 2528 09f9 7C160000 		.4byte	.LASF278
 2529 09fd 07       		.byte	0x7
 2530 09fe 9E       		.byte	0x9e
 2531 09ff 9A040000 		.4byte	0x49a
 2532 0a03 B4       		.byte	0xb4
 2533 0a04 00       		.byte	0
 2534 0a05 06       		.uleb128 0x6
 2535 0a06 44150000 		.4byte	.LASF279
 2536 0a0a 07       		.byte	0x7
 2537 0a0b 9F       		.byte	0x9f
 2538 0a0c F4050000 		.4byte	0x5f4
 2539 0a10 05       		.uleb128 0x5
 2540 0a11 01       		.byte	0x1
 2541 0a12 08       		.byte	0x8
 2542 0a13 B8000000 		.4byte	.LASF280
 2543 0a17 05       		.uleb128 0x5
 2544 0a18 04       		.byte	0x4
 2545 0a19 04       		.byte	0x4
 2546 0a1a DA050000 		.4byte	.LASF281
 2547 0a1e 05       		.uleb128 0x5
 2548 0a1f 08       		.byte	0x8
 2549 0a20 04       		.byte	0x4
 2550 0a21 AB180000 		.4byte	.LASF282
 2551 0a25 10       		.uleb128 0x10
 2552 0a26 A5180000 		.4byte	.LASF283
 2553 0a2a 08       		.byte	0x8
 2554 0a2b EA03     		.2byte	0x3ea
 2555 0a2d 6E040000 		.4byte	0x46e
 2556 0a31 10       		.uleb128 0x10
 2557 0a32 42020000 		.4byte	.LASF284
 2558 0a36 08       		.byte	0x8
 2559 0a37 F603     		.2byte	0x3f6
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 108


 2560 0a39 C6050000 		.4byte	0x5c6
 2561 0a3d 13       		.uleb128 0x13
 2562 0a3e 6E020000 		.4byte	.LASF285
 2563 0a42 03       		.byte	0x3
 2564 0a43 6503     		.2byte	0x365
 2565 0a45 03       		.byte	0x3
 2566 0a46 13       		.uleb128 0x13
 2567 0a47 33030000 		.4byte	.LASF286
 2568 0a4b 03       		.byte	0x3
 2569 0a4c 7003     		.2byte	0x370
 2570 0a4e 03       		.byte	0x3
 2571 0a4f 14       		.uleb128 0x14
 2572 0a50 0C180000 		.4byte	.LASF287
 2573 0a54 02       		.byte	0x2
 2574 0a55 E606     		.2byte	0x6e6
 2575 0a57 03       		.byte	0x3
 2576 0a58 690A0000 		.4byte	0xa69
 2577 0a5c 15       		.uleb128 0x15
 2578 0a5d AF100000 		.4byte	.LASF289
 2579 0a61 02       		.byte	0x2
 2580 0a62 E606     		.2byte	0x6e6
 2581 0a64 ED030000 		.4byte	0x3ed
 2582 0a68 00       		.byte	0
 2583 0a69 14       		.uleb128 0x14
 2584 0a6a C1150000 		.4byte	.LASF288
 2585 0a6e 02       		.byte	0x2
 2586 0a6f 8D06     		.2byte	0x68d
 2587 0a71 03       		.byte	0x3
 2588 0a72 830A0000 		.4byte	0xa83
 2589 0a76 15       		.uleb128 0x15
 2590 0a77 AF100000 		.4byte	.LASF289
 2591 0a7b 02       		.byte	0x2
 2592 0a7c 8D06     		.2byte	0x68d
 2593 0a7e ED030000 		.4byte	0x3ed
 2594 0a82 00       		.byte	0
 2595 0a83 14       		.uleb128 0x14
 2596 0a84 410F0000 		.4byte	.LASF290
 2597 0a88 02       		.byte	0x2
 2598 0a89 B106     		.2byte	0x6b1
 2599 0a8b 03       		.byte	0x3
 2600 0a8c 9D0A0000 		.4byte	0xa9d
 2601 0a90 15       		.uleb128 0x15
 2602 0a91 AF100000 		.4byte	.LASF289
 2603 0a95 02       		.byte	0x2
 2604 0a96 B106     		.2byte	0x6b1
 2605 0a98 ED030000 		.4byte	0x3ed
 2606 0a9c 00       		.byte	0
 2607 0a9d 16       		.uleb128 0x16
 2608 0a9e E5040000 		.4byte	.LASF294
 2609 0aa2 01       		.byte	0x1
 2610 0aa3 50       		.byte	0x50
 2611 0aa4 250A0000 		.4byte	0xa25
 2612 0aa8 00000000 		.4byte	.LFB135
 2613 0aac E8000000 		.4byte	.LFE135-.LFB135
 2614 0ab0 01       		.uleb128 0x1
 2615 0ab1 9C       		.byte	0x9c
 2616 0ab2 380B0000 		.4byte	0xb38
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 109


 2617 0ab6 17       		.uleb128 0x17
 2618 0ab7 B4150000 		.4byte	.LASF291
 2619 0abb 01       		.byte	0x1
 2620 0abc 50       		.byte	0x50
 2621 0abd 250A0000 		.4byte	0xa25
 2622 0ac1 00000000 		.4byte	.LLST0
 2623 0ac5 17       		.uleb128 0x17
 2624 0ac6 E9010000 		.4byte	.LASF292
 2625 0aca 01       		.byte	0x1
 2626 0acb 50       		.byte	0x50
 2627 0acc 380B0000 		.4byte	0xb38
 2628 0ad0 3A000000 		.4byte	.LLST1
 2629 0ad4 18       		.uleb128 0x18
 2630 0ad5 636E7400 		.ascii	"cnt\000"
 2631 0ad9 01       		.byte	0x1
 2632 0ada 50       		.byte	0x50
 2633 0adb 250A0000 		.4byte	0xa25
 2634 0adf 8E000000 		.4byte	.LLST2
 2635 0ae3 17       		.uleb128 0x17
 2636 0ae4 5D030000 		.4byte	.LASF293
 2637 0ae8 01       		.byte	0x1
 2638 0ae9 50       		.byte	0x50
 2639 0aea 250A0000 		.4byte	0xa25
 2640 0aee D7000000 		.4byte	.LLST3
 2641 0af2 19       		.uleb128 0x19
 2642 0af3 B0170000 		.4byte	.LASF297
 2643 0af7 01       		.byte	0x1
 2644 0af8 53       		.byte	0x53
 2645 0af9 250A0000 		.4byte	0xa25
 2646 0afd 2A010000 		.4byte	.LLST4
 2647 0b01 1A       		.uleb128 0x1a
 2648 0b02 4F0A0000 		.4byte	0xa4f
 2649 0b06 2A000000 		.4byte	.LBB52
 2650 0b0a 0A000000 		.4byte	.LBE52-.LBB52
 2651 0b0e 01       		.byte	0x1
 2652 0b0f 6B       		.byte	0x6b
 2653 0b10 1E0B0000 		.4byte	0xb1e
 2654 0b14 1B       		.uleb128 0x1b
 2655 0b15 5C0A0000 		.4byte	0xa5c
 2656 0b19 78010000 		.4byte	.LLST5
 2657 0b1d 00       		.byte	0
 2658 0b1e 1C       		.uleb128 0x1c
 2659 0b1f 690A0000 		.4byte	0xa69
 2660 0b23 A8000000 		.4byte	.LBB54
 2661 0b27 0A000000 		.4byte	.LBE54-.LBB54
 2662 0b2b 01       		.byte	0x1
 2663 0b2c 90       		.byte	0x90
 2664 0b2d 1B       		.uleb128 0x1b
 2665 0b2e 760A0000 		.4byte	0xa76
 2666 0b32 8D010000 		.4byte	.LLST6
 2667 0b36 00       		.byte	0
 2668 0b37 00       		.byte	0
 2669 0b38 1D       		.uleb128 0x1d
 2670 0b39 04       		.byte	0x4
 2671 0b3a 250A0000 		.4byte	0xa25
 2672 0b3e 16       		.uleb128 0x16
 2673 0b3f 250A0000 		.4byte	.LASF295
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 110


 2674 0b43 01       		.byte	0x1
 2675 0b44 C4       		.byte	0xc4
 2676 0b45 250A0000 		.4byte	0xa25
 2677 0b49 00000000 		.4byte	.LFB136
 2678 0b4d EC000000 		.4byte	.LFE136-.LFB136
 2679 0b51 01       		.uleb128 0x1
 2680 0b52 9C       		.byte	0x9c
 2681 0b53 DA0B0000 		.4byte	0xbda
 2682 0b57 17       		.uleb128 0x17
 2683 0b58 B4150000 		.4byte	.LASF291
 2684 0b5c 01       		.byte	0x1
 2685 0b5d C4       		.byte	0xc4
 2686 0b5e 250A0000 		.4byte	0xa25
 2687 0b62 A2010000 		.4byte	.LLST7
 2688 0b66 17       		.uleb128 0x17
 2689 0b67 0A010000 		.4byte	.LASF296
 2690 0b6b 01       		.byte	0x1
 2691 0b6c C4       		.byte	0xc4
 2692 0b6d 380B0000 		.4byte	0xb38
 2693 0b71 DC010000 		.4byte	.LLST8
 2694 0b75 18       		.uleb128 0x18
 2695 0b76 636E7400 		.ascii	"cnt\000"
 2696 0b7a 01       		.byte	0x1
 2697 0b7b C4       		.byte	0xc4
 2698 0b7c 250A0000 		.4byte	0xa25
 2699 0b80 30020000 		.4byte	.LLST9
 2700 0b84 17       		.uleb128 0x17
 2701 0b85 5D030000 		.4byte	.LASF293
 2702 0b89 01       		.byte	0x1
 2703 0b8a C4       		.byte	0xc4
 2704 0b8b 250A0000 		.4byte	0xa25
 2705 0b8f 79020000 		.4byte	.LLST10
 2706 0b93 19       		.uleb128 0x19
 2707 0b94 B0170000 		.4byte	.LASF297
 2708 0b98 01       		.byte	0x1
 2709 0b99 C7       		.byte	0xc7
 2710 0b9a 250A0000 		.4byte	0xa25
 2711 0b9e CC020000 		.4byte	.LLST11
 2712 0ba2 1A       		.uleb128 0x1a
 2713 0ba3 4F0A0000 		.4byte	0xa4f
 2714 0ba7 2A000000 		.4byte	.LBB56
 2715 0bab 0A000000 		.4byte	.LBE56-.LBB56
 2716 0baf 01       		.byte	0x1
 2717 0bb0 DF       		.byte	0xdf
 2718 0bb1 BF0B0000 		.4byte	0xbbf
 2719 0bb5 1B       		.uleb128 0x1b
 2720 0bb6 5C0A0000 		.4byte	0xa5c
 2721 0bba 1A030000 		.4byte	.LLST12
 2722 0bbe 00       		.byte	0
 2723 0bbf 1E       		.uleb128 0x1e
 2724 0bc0 690A0000 		.4byte	0xa69
 2725 0bc4 AC000000 		.4byte	.LBB58
 2726 0bc8 0A000000 		.4byte	.LBE58-.LBB58
 2727 0bcc 01       		.byte	0x1
 2728 0bcd 0501     		.2byte	0x105
 2729 0bcf 1B       		.uleb128 0x1b
 2730 0bd0 760A0000 		.4byte	0xa76
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 111


 2731 0bd4 2F030000 		.4byte	.LLST13
 2732 0bd8 00       		.byte	0
 2733 0bd9 00       		.byte	0
 2734 0bda 1F       		.uleb128 0x1f
 2735 0bdb 53080000 		.4byte	.LASF298
 2736 0bdf 01       		.byte	0x1
 2737 0be0 2701     		.2byte	0x127
 2738 0be2 250A0000 		.4byte	0xa25
 2739 0be6 00000000 		.4byte	.LFB137
 2740 0bea A4000000 		.4byte	.LFE137-.LFB137
 2741 0bee 01       		.uleb128 0x1
 2742 0bef 9C       		.byte	0x9c
 2743 0bf0 5D0C0000 		.4byte	0xc5d
 2744 0bf4 20       		.uleb128 0x20
 2745 0bf5 B4150000 		.4byte	.LASF291
 2746 0bf9 01       		.byte	0x1
 2747 0bfa 2701     		.2byte	0x127
 2748 0bfc 250A0000 		.4byte	0xa25
 2749 0c00 44030000 		.4byte	.LLST14
 2750 0c04 21       		.uleb128 0x21
 2751 0c05 F3160000 		.4byte	.LASF299
 2752 0c09 01       		.byte	0x1
 2753 0c0a 2701     		.2byte	0x127
 2754 0c0c 250A0000 		.4byte	0xa25
 2755 0c10 01       		.uleb128 0x1
 2756 0c11 51       		.byte	0x51
 2757 0c12 22       		.uleb128 0x22
 2758 0c13 B0170000 		.4byte	.LASF297
 2759 0c17 01       		.byte	0x1
 2760 0c18 2A01     		.2byte	0x12a
 2761 0c1a 250A0000 		.4byte	0xa25
 2762 0c1e AD030000 		.4byte	.LLST15
 2763 0c22 1E       		.uleb128 0x1e
 2764 0c23 830A0000 		.4byte	0xa83
 2765 0c27 14000000 		.4byte	.LBB60
 2766 0c2b 12000000 		.4byte	.LBE60-.LBB60
 2767 0c2f 01       		.byte	0x1
 2768 0c30 3501     		.2byte	0x135
 2769 0c32 1B       		.uleb128 0x1b
 2770 0c33 900A0000 		.4byte	0xa90
 2771 0c37 E4030000 		.4byte	.LLST16
 2772 0c3b 23       		.uleb128 0x23
 2773 0c3c 460A0000 		.4byte	0xa46
 2774 0c40 1E000000 		.4byte	.LBB62
 2775 0c44 04000000 		.4byte	.LBE62-.LBB62
 2776 0c48 02       		.byte	0x2
 2777 0c49 B606     		.2byte	0x6b6
 2778 0c4b 23       		.uleb128 0x23
 2779 0c4c 3D0A0000 		.4byte	0xa3d
 2780 0c50 22000000 		.4byte	.LBB64
 2781 0c54 04000000 		.4byte	.LBE64-.LBB64
 2782 0c58 02       		.byte	0x2
 2783 0c59 B706     		.2byte	0x6b7
 2784 0c5b 00       		.byte	0
 2785 0c5c 00       		.byte	0
 2786 0c5d 1F       		.uleb128 0x1f
 2787 0c5e 0F0A0000 		.4byte	.LASF300
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 112


 2788 0c62 01       		.byte	0x1
 2789 0c63 9401     		.2byte	0x194
 2790 0c65 250A0000 		.4byte	0xa25
 2791 0c69 00000000 		.4byte	.LFB138
 2792 0c6d 80000000 		.4byte	.LFE138-.LFB138
 2793 0c71 01       		.uleb128 0x1
 2794 0c72 9C       		.byte	0x9c
 2795 0c73 A60C0000 		.4byte	0xca6
 2796 0c77 20       		.uleb128 0x20
 2797 0c78 B4150000 		.4byte	.LASF291
 2798 0c7c 01       		.byte	0x1
 2799 0c7d 9401     		.2byte	0x194
 2800 0c7f 250A0000 		.4byte	0xa25
 2801 0c83 F9030000 		.4byte	.LLST17
 2802 0c87 21       		.uleb128 0x21
 2803 0c88 F3160000 		.4byte	.LASF299
 2804 0c8c 01       		.byte	0x1
 2805 0c8d 9401     		.2byte	0x194
 2806 0c8f 250A0000 		.4byte	0xa25
 2807 0c93 01       		.uleb128 0x1
 2808 0c94 51       		.byte	0x51
 2809 0c95 22       		.uleb128 0x22
 2810 0c96 B0170000 		.4byte	.LASF297
 2811 0c9a 01       		.byte	0x1
 2812 0c9b 9701     		.2byte	0x197
 2813 0c9d 250A0000 		.4byte	0xa25
 2814 0ca1 49040000 		.4byte	.LLST18
 2815 0ca5 00       		.byte	0
 2816 0ca6 1F       		.uleb128 0x1f
 2817 0ca7 04050000 		.4byte	.LASF301
 2818 0cab 01       		.byte	0x1
 2819 0cac EA01     		.2byte	0x1ea
 2820 0cae 250A0000 		.4byte	0xa25
 2821 0cb2 00000000 		.4byte	.LFB139
 2822 0cb6 54000000 		.4byte	.LFE139-.LFB139
 2823 0cba 01       		.uleb128 0x1
 2824 0cbb 9C       		.byte	0x9c
 2825 0cbc D10C0000 		.4byte	0xcd1
 2826 0cc0 22       		.uleb128 0x22
 2827 0cc1 B0170000 		.4byte	.LASF297
 2828 0cc5 01       		.byte	0x1
 2829 0cc6 EC01     		.2byte	0x1ec
 2830 0cc8 250A0000 		.4byte	0xa25
 2831 0ccc 80040000 		.4byte	.LLST19
 2832 0cd0 00       		.byte	0
 2833 0cd1 1F       		.uleb128 0x1f
 2834 0cd2 59100000 		.4byte	.LASF302
 2835 0cd6 01       		.byte	0x1
 2836 0cd7 2402     		.2byte	0x224
 2837 0cd9 250A0000 		.4byte	0xa25
 2838 0cdd 00000000 		.4byte	.LFB140
 2839 0ce1 74000000 		.4byte	.LFE140-.LFB140
 2840 0ce5 01       		.uleb128 0x1
 2841 0ce6 9C       		.byte	0x9c
 2842 0ce7 0C0D0000 		.4byte	0xd0c
 2843 0ceb 20       		.uleb128 0x20
 2844 0cec BF010000 		.4byte	.LASF303
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 113


 2845 0cf0 01       		.byte	0x1
 2846 0cf1 2402     		.2byte	0x224
 2847 0cf3 250A0000 		.4byte	0xa25
 2848 0cf7 9F040000 		.4byte	.LLST20
 2849 0cfb 22       		.uleb128 0x22
 2850 0cfc B0170000 		.4byte	.LASF297
 2851 0d00 01       		.byte	0x1
 2852 0d01 2602     		.2byte	0x226
 2853 0d03 250A0000 		.4byte	0xa25
 2854 0d07 F2040000 		.4byte	.LLST21
 2855 0d0b 00       		.byte	0
 2856 0d0c 1F       		.uleb128 0x1f
 2857 0d0d 760B0000 		.4byte	.LASF304
 2858 0d11 01       		.byte	0x1
 2859 0d12 6F02     		.2byte	0x26f
 2860 0d14 250A0000 		.4byte	0xa25
 2861 0d18 00000000 		.4byte	.LFB141
 2862 0d1c 94000000 		.4byte	.LFE141-.LFB141
 2863 0d20 01       		.uleb128 0x1
 2864 0d21 9C       		.byte	0x9c
 2865 0d22 470D0000 		.4byte	0xd47
 2866 0d26 20       		.uleb128 0x20
 2867 0d27 E1010000 		.4byte	.LASF305
 2868 0d2b 01       		.byte	0x1
 2869 0d2c 6F02     		.2byte	0x26f
 2870 0d2e 250A0000 		.4byte	0xa25
 2871 0d32 41050000 		.4byte	.LLST22
 2872 0d36 22       		.uleb128 0x22
 2873 0d37 BF010000 		.4byte	.LASF303
 2874 0d3b 01       		.byte	0x1
 2875 0d3c 7102     		.2byte	0x271
 2876 0d3e 250A0000 		.4byte	0xa25
 2877 0d42 62050000 		.4byte	.LLST23
 2878 0d46 00       		.byte	0
 2879 0d47 1F       		.uleb128 0x1f
 2880 0d48 B00B0000 		.4byte	.LASF306
 2881 0d4c 01       		.byte	0x1
 2882 0d4d AC02     		.2byte	0x2ac
 2883 0d4f 250A0000 		.4byte	0xa25
 2884 0d53 00000000 		.4byte	.LFB142
 2885 0d57 3C000000 		.4byte	.LFE142-.LFB142
 2886 0d5b 01       		.uleb128 0x1
 2887 0d5c 9C       		.byte	0x9c
 2888 0d5d C80D0000 		.4byte	0xdc8
 2889 0d61 24       		.uleb128 0x24
 2890 0d62 670C0000 		.4byte	.LASF307
 2891 0d66 01       		.byte	0x1
 2892 0d67 AE02     		.2byte	0x2ae
 2893 0d69 250A0000 		.4byte	0xa25
 2894 0d6d 01       		.uleb128 0x1
 2895 0d6e 50       		.byte	0x50
 2896 0d6f 25       		.uleb128 0x25
 2897 0d70 830A0000 		.4byte	0xa83
 2898 0d74 00000000 		.4byte	.LBB66
 2899 0d78 12000000 		.4byte	.LBE66-.LBB66
 2900 0d7c 01       		.byte	0x1
 2901 0d7d B002     		.2byte	0x2b0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 114


 2902 0d7f AD0D0000 		.4byte	0xdad
 2903 0d83 1B       		.uleb128 0x1b
 2904 0d84 900A0000 		.4byte	0xa90
 2905 0d88 98050000 		.4byte	.LLST24
 2906 0d8c 23       		.uleb128 0x23
 2907 0d8d 460A0000 		.4byte	0xa46
 2908 0d91 0A000000 		.4byte	.LBB68
 2909 0d95 04000000 		.4byte	.LBE68-.LBB68
 2910 0d99 02       		.byte	0x2
 2911 0d9a B606     		.2byte	0x6b6
 2912 0d9c 23       		.uleb128 0x23
 2913 0d9d 3D0A0000 		.4byte	0xa3d
 2914 0da1 0E000000 		.4byte	.LBB70
 2915 0da5 04000000 		.4byte	.LBE70-.LBB70
 2916 0da9 02       		.byte	0x2
 2917 0daa B706     		.2byte	0x6b7
 2918 0dac 00       		.byte	0
 2919 0dad 1E       		.uleb128 0x1e
 2920 0dae 690A0000 		.4byte	0xa69
 2921 0db2 26000000 		.4byte	.LBB72
 2922 0db6 08000000 		.4byte	.LBE72-.LBB72
 2923 0dba 01       		.byte	0x1
 2924 0dbb BB02     		.2byte	0x2bb
 2925 0dbd 1B       		.uleb128 0x1b
 2926 0dbe 760A0000 		.4byte	0xa76
 2927 0dc2 AD050000 		.4byte	.LLST25
 2928 0dc6 00       		.byte	0
 2929 0dc7 00       		.byte	0
 2930 0dc8 1F       		.uleb128 0x1f
 2931 0dc9 22020000 		.4byte	.LASF308
 2932 0dcd 01       		.byte	0x1
 2933 0dce D602     		.2byte	0x2d6
 2934 0dd0 250A0000 		.4byte	0xa25
 2935 0dd4 00000000 		.4byte	.LFB143
 2936 0dd8 2C000000 		.4byte	.LFE143-.LFB143
 2937 0ddc 01       		.uleb128 0x1
 2938 0ddd 9C       		.byte	0x9c
 2939 0dde 490E0000 		.4byte	0xe49
 2940 0de2 24       		.uleb128 0x24
 2941 0de3 670C0000 		.4byte	.LASF307
 2942 0de7 01       		.byte	0x1
 2943 0de8 D802     		.2byte	0x2d8
 2944 0dea 250A0000 		.4byte	0xa25
 2945 0dee 01       		.uleb128 0x1
 2946 0def 50       		.byte	0x50
 2947 0df0 25       		.uleb128 0x25
 2948 0df1 830A0000 		.4byte	0xa83
 2949 0df5 02000000 		.4byte	.LBB74
 2950 0df9 12000000 		.4byte	.LBE74-.LBB74
 2951 0dfd 01       		.byte	0x1
 2952 0dfe DA02     		.2byte	0x2da
 2953 0e00 2E0E0000 		.4byte	0xe2e
 2954 0e04 1B       		.uleb128 0x1b
 2955 0e05 900A0000 		.4byte	0xa90
 2956 0e09 C2050000 		.4byte	.LLST26
 2957 0e0d 23       		.uleb128 0x23
 2958 0e0e 460A0000 		.4byte	0xa46
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 115


 2959 0e12 0C000000 		.4byte	.LBB76
 2960 0e16 04000000 		.4byte	.LBE76-.LBB76
 2961 0e1a 02       		.byte	0x2
 2962 0e1b B606     		.2byte	0x6b6
 2963 0e1d 23       		.uleb128 0x23
 2964 0e1e 3D0A0000 		.4byte	0xa3d
 2965 0e22 10000000 		.4byte	.LBB78
 2966 0e26 04000000 		.4byte	.LBE78-.LBB78
 2967 0e2a 02       		.byte	0x2
 2968 0e2b B706     		.2byte	0x6b7
 2969 0e2d 00       		.byte	0
 2970 0e2e 1E       		.uleb128 0x1e
 2971 0e2f 690A0000 		.4byte	0xa69
 2972 0e33 1C000000 		.4byte	.LBB80
 2973 0e37 02000000 		.4byte	.LBE80-.LBB80
 2974 0e3b 01       		.byte	0x1
 2975 0e3c E002     		.2byte	0x2e0
 2976 0e3e 1B       		.uleb128 0x1b
 2977 0e3f 760A0000 		.4byte	0xa76
 2978 0e43 D7050000 		.4byte	.LLST27
 2979 0e47 00       		.byte	0
 2980 0e48 00       		.byte	0
 2981 0e49 26       		.uleb128 0x26
 2982 0e4a 7E190000 		.4byte	.LASF309
 2983 0e4e 01       		.byte	0x1
 2984 0e4f FA02     		.2byte	0x2fa
 2985 0e51 250A0000 		.4byte	0xa25
 2986 0e55 00000000 		.4byte	.LFB144
 2987 0e59 0C000000 		.4byte	.LFE144-.LFB144
 2988 0e5d 01       		.uleb128 0x1
 2989 0e5e 9C       		.byte	0x9c
 2990 0e5f 26       		.uleb128 0x26
 2991 0e60 1E000000 		.4byte	.LASF310
 2992 0e64 01       		.byte	0x1
 2993 0e65 1403     		.2byte	0x314
 2994 0e67 250A0000 		.4byte	0xa25
 2995 0e6b 00000000 		.4byte	.LFB145
 2996 0e6f 0C000000 		.4byte	.LFE145-.LFB145
 2997 0e73 01       		.uleb128 0x1
 2998 0e74 9C       		.byte	0x9c
 2999 0e75 27       		.uleb128 0x27
 3000 0e76 61130000 		.4byte	.LASF311
 3001 0e7a 01       		.byte	0x1
 3002 0e7b 3103     		.2byte	0x331
 3003 0e7d 00000000 		.4byte	.LFB146
 3004 0e81 34000000 		.4byte	.LFE146-.LFB146
 3005 0e85 01       		.uleb128 0x1
 3006 0e86 9C       		.byte	0x9c
 3007 0e87 E40E0000 		.4byte	0xee4
 3008 0e8b 25       		.uleb128 0x25
 3009 0e8c 830A0000 		.4byte	0xa83
 3010 0e90 00000000 		.4byte	.LBB82
 3011 0e94 12000000 		.4byte	.LBE82-.LBB82
 3012 0e98 01       		.byte	0x1
 3013 0e99 3303     		.2byte	0x333
 3014 0e9b C90E0000 		.4byte	0xec9
 3015 0e9f 1B       		.uleb128 0x1b
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 116


 3016 0ea0 900A0000 		.4byte	0xa90
 3017 0ea4 EC050000 		.4byte	.LLST28
 3018 0ea8 23       		.uleb128 0x23
 3019 0ea9 460A0000 		.4byte	0xa46
 3020 0ead 0A000000 		.4byte	.LBB84
 3021 0eb1 04000000 		.4byte	.LBE84-.LBB84
 3022 0eb5 02       		.byte	0x2
 3023 0eb6 B606     		.2byte	0x6b6
 3024 0eb8 23       		.uleb128 0x23
 3025 0eb9 3D0A0000 		.4byte	0xa3d
 3026 0ebd 0E000000 		.4byte	.LBB86
 3027 0ec1 04000000 		.4byte	.LBE86-.LBB86
 3028 0ec5 02       		.byte	0x2
 3029 0ec6 B706     		.2byte	0x6b7
 3030 0ec8 00       		.byte	0
 3031 0ec9 1E       		.uleb128 0x1e
 3032 0eca 690A0000 		.4byte	0xa69
 3033 0ece 22000000 		.4byte	.LBB88
 3034 0ed2 12000000 		.4byte	.LBE88-.LBB88
 3035 0ed6 01       		.byte	0x1
 3036 0ed7 3803     		.2byte	0x338
 3037 0ed9 1B       		.uleb128 0x1b
 3038 0eda 760A0000 		.4byte	0xa76
 3039 0ede 01060000 		.4byte	.LLST29
 3040 0ee2 00       		.byte	0
 3041 0ee3 00       		.byte	0
 3042 0ee4 27       		.uleb128 0x27
 3043 0ee5 A70E0000 		.4byte	.LASF312
 3044 0ee9 01       		.byte	0x1
 3045 0eea 5303     		.2byte	0x353
 3046 0eec 00000000 		.4byte	.LFB147
 3047 0ef0 34000000 		.4byte	.LFE147-.LFB147
 3048 0ef4 01       		.uleb128 0x1
 3049 0ef5 9C       		.byte	0x9c
 3050 0ef6 530F0000 		.4byte	0xf53
 3051 0efa 25       		.uleb128 0x25
 3052 0efb 830A0000 		.4byte	0xa83
 3053 0eff 00000000 		.4byte	.LBB90
 3054 0f03 12000000 		.4byte	.LBE90-.LBB90
 3055 0f07 01       		.byte	0x1
 3056 0f08 5503     		.2byte	0x355
 3057 0f0a 380F0000 		.4byte	0xf38
 3058 0f0e 1B       		.uleb128 0x1b
 3059 0f0f 900A0000 		.4byte	0xa90
 3060 0f13 16060000 		.4byte	.LLST30
 3061 0f17 23       		.uleb128 0x23
 3062 0f18 460A0000 		.4byte	0xa46
 3063 0f1c 0A000000 		.4byte	.LBB92
 3064 0f20 04000000 		.4byte	.LBE92-.LBB92
 3065 0f24 02       		.byte	0x2
 3066 0f25 B606     		.2byte	0x6b6
 3067 0f27 23       		.uleb128 0x23
 3068 0f28 3D0A0000 		.4byte	0xa3d
 3069 0f2c 0E000000 		.4byte	.LBB94
 3070 0f30 04000000 		.4byte	.LBE94-.LBB94
 3071 0f34 02       		.byte	0x2
 3072 0f35 B706     		.2byte	0x6b7
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 117


 3073 0f37 00       		.byte	0
 3074 0f38 1E       		.uleb128 0x1e
 3075 0f39 690A0000 		.4byte	0xa69
 3076 0f3d 22000000 		.4byte	.LBB96
 3077 0f41 12000000 		.4byte	.LBE96-.LBB96
 3078 0f45 01       		.byte	0x1
 3079 0f46 5A03     		.2byte	0x35a
 3080 0f48 1B       		.uleb128 0x1b
 3081 0f49 760A0000 		.4byte	0xa76
 3082 0f4d 2B060000 		.4byte	.LLST31
 3083 0f51 00       		.byte	0
 3084 0f52 00       		.byte	0
 3085 0f53 28       		.uleb128 0x28
 3086 0f54 4C120000 		.4byte	.LASF313
 3087 0f58 02       		.byte	0x2
 3088 0f59 F907     		.2byte	0x7f9
 3089 0f5b 5F0F0000 		.4byte	0xf5f
 3090 0f5f 0E       		.uleb128 0xe
 3091 0f60 8F040000 		.4byte	0x48f
 3092 0f64 29       		.uleb128 0x29
 3093 0f65 64000000 		.4byte	.LASF314
 3094 0f69 07       		.byte	0x7
 3095 0f6a A7       		.byte	0xa7
 3096 0f6b 6F0F0000 		.4byte	0xf6f
 3097 0f6f 1D       		.uleb128 0x1d
 3098 0f70 04       		.byte	0x4
 3099 0f71 750F0000 		.4byte	0xf75
 3100 0f75 2A       		.uleb128 0x2a
 3101 0f76 050A0000 		.4byte	0xa05
 3102 0f7a 29       		.uleb128 0x29
 3103 0f7b 14000000 		.4byte	.LASF315
 3104 0f7f 09       		.byte	0x9
 3105 0f80 23       		.byte	0x23
 3106 0f81 850F0000 		.4byte	0xf85
 3107 0f85 0E       		.uleb128 0xe
 3108 0f86 250A0000 		.4byte	0xa25
 3109 0f8a 2B       		.uleb128 0x2b
 3110 0f8b F3190000 		.4byte	.LASF316
 3111 0f8f 01       		.byte	0x1
 3112 0f90 17       		.byte	0x17
 3113 0f91 850F0000 		.4byte	0xf85
 3114 0f95 05       		.uleb128 0x5
 3115 0f96 03       		.byte	0x3
 3116 0f97 00000000 		.4byte	I2C_mstrStatus
 3117 0f9b 2B       		.uleb128 0x2b
 3118 0f9c EB180000 		.4byte	.LASF317
 3119 0fa0 01       		.byte	0x1
 3120 0fa1 18       		.byte	0x18
 3121 0fa2 850F0000 		.4byte	0xf85
 3122 0fa6 05       		.uleb128 0x5
 3123 0fa7 03       		.byte	0x3
 3124 0fa8 00000000 		.4byte	I2C_mstrControl
 3125 0fac 2B       		.uleb128 0x2b
 3126 0fad 100C0000 		.4byte	.LASF318
 3127 0fb1 01       		.byte	0x1
 3128 0fb2 1B       		.byte	0x1b
 3129 0fb3 BD0F0000 		.4byte	0xfbd
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 118


 3130 0fb7 05       		.uleb128 0x5
 3131 0fb8 03       		.byte	0x3
 3132 0fb9 00000000 		.4byte	I2C_mstrRdBufPtr
 3133 0fbd 1D       		.uleb128 0x1d
 3134 0fbe 04       		.byte	0x4
 3135 0fbf 850F0000 		.4byte	0xf85
 3136 0fc3 2B       		.uleb128 0x2b
 3137 0fc4 4D0E0000 		.4byte	.LASF319
 3138 0fc8 01       		.byte	0x1
 3139 0fc9 1C       		.byte	0x1c
 3140 0fca 850F0000 		.4byte	0xf85
 3141 0fce 05       		.uleb128 0x5
 3142 0fcf 03       		.byte	0x3
 3143 0fd0 00000000 		.4byte	I2C_mstrRdBufSize
 3144 0fd4 2B       		.uleb128 0x2b
 3145 0fd5 7B110000 		.4byte	.LASF320
 3146 0fd9 01       		.byte	0x1
 3147 0fda 1D       		.byte	0x1d
 3148 0fdb 850F0000 		.4byte	0xf85
 3149 0fdf 05       		.uleb128 0x5
 3150 0fe0 03       		.byte	0x3
 3151 0fe1 00000000 		.4byte	I2C_mstrRdBufIndex
 3152 0fe5 2B       		.uleb128 0x2b
 3153 0fe6 38000000 		.4byte	.LASF321
 3154 0fea 01       		.byte	0x1
 3155 0feb 20       		.byte	0x20
 3156 0fec BD0F0000 		.4byte	0xfbd
 3157 0ff0 05       		.uleb128 0x5
 3158 0ff1 03       		.byte	0x3
 3159 0ff2 00000000 		.4byte	I2C_mstrWrBufPtr
 3160 0ff6 2B       		.uleb128 0x2b
 3161 0ff7 A5020000 		.4byte	.LASF322
 3162 0ffb 01       		.byte	0x1
 3163 0ffc 21       		.byte	0x21
 3164 0ffd 850F0000 		.4byte	0xf85
 3165 1001 05       		.uleb128 0x5
 3166 1002 03       		.byte	0x3
 3167 1003 00000000 		.4byte	I2C_mstrWrBufSize
 3168 1007 2B       		.uleb128 0x2b
 3169 1008 8C150000 		.4byte	.LASF323
 3170 100c 01       		.byte	0x1
 3171 100d 22       		.byte	0x22
 3172 100e 850F0000 		.4byte	0xf85
 3173 1012 05       		.uleb128 0x5
 3174 1013 03       		.byte	0x3
 3175 1014 00000000 		.4byte	I2C_mstrWrBufIndex
 3176 1018 00       		.byte	0
 3177              		.section	.debug_abbrev,"",%progbits
 3178              	.Ldebug_abbrev0:
 3179 0000 01       		.uleb128 0x1
 3180 0001 11       		.uleb128 0x11
 3181 0002 01       		.byte	0x1
 3182 0003 25       		.uleb128 0x25
 3183 0004 0E       		.uleb128 0xe
 3184 0005 13       		.uleb128 0x13
 3185 0006 0B       		.uleb128 0xb
 3186 0007 03       		.uleb128 0x3
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 119


 3187 0008 0E       		.uleb128 0xe
 3188 0009 1B       		.uleb128 0x1b
 3189 000a 0E       		.uleb128 0xe
 3190 000b 55       		.uleb128 0x55
 3191 000c 17       		.uleb128 0x17
 3192 000d 11       		.uleb128 0x11
 3193 000e 01       		.uleb128 0x1
 3194 000f 10       		.uleb128 0x10
 3195 0010 17       		.uleb128 0x17
 3196 0011 00       		.byte	0
 3197 0012 00       		.byte	0
 3198 0013 02       		.uleb128 0x2
 3199 0014 04       		.uleb128 0x4
 3200 0015 01       		.byte	0x1
 3201 0016 0B       		.uleb128 0xb
 3202 0017 0B       		.uleb128 0xb
 3203 0018 49       		.uleb128 0x49
 3204 0019 13       		.uleb128 0x13
 3205 001a 3A       		.uleb128 0x3a
 3206 001b 0B       		.uleb128 0xb
 3207 001c 3B       		.uleb128 0x3b
 3208 001d 0B       		.uleb128 0xb
 3209 001e 01       		.uleb128 0x1
 3210 001f 13       		.uleb128 0x13
 3211 0020 00       		.byte	0
 3212 0021 00       		.byte	0
 3213 0022 03       		.uleb128 0x3
 3214 0023 28       		.uleb128 0x28
 3215 0024 00       		.byte	0
 3216 0025 03       		.uleb128 0x3
 3217 0026 0E       		.uleb128 0xe
 3218 0027 1C       		.uleb128 0x1c
 3219 0028 0D       		.uleb128 0xd
 3220 0029 00       		.byte	0
 3221 002a 00       		.byte	0
 3222 002b 04       		.uleb128 0x4
 3223 002c 28       		.uleb128 0x28
 3224 002d 00       		.byte	0
 3225 002e 03       		.uleb128 0x3
 3226 002f 0E       		.uleb128 0xe
 3227 0030 1C       		.uleb128 0x1c
 3228 0031 0B       		.uleb128 0xb
 3229 0032 00       		.byte	0
 3230 0033 00       		.byte	0
 3231 0034 05       		.uleb128 0x5
 3232 0035 24       		.uleb128 0x24
 3233 0036 00       		.byte	0
 3234 0037 0B       		.uleb128 0xb
 3235 0038 0B       		.uleb128 0xb
 3236 0039 3E       		.uleb128 0x3e
 3237 003a 0B       		.uleb128 0xb
 3238 003b 03       		.uleb128 0x3
 3239 003c 0E       		.uleb128 0xe
 3240 003d 00       		.byte	0
 3241 003e 00       		.byte	0
 3242 003f 06       		.uleb128 0x6
 3243 0040 16       		.uleb128 0x16
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 120


 3244 0041 00       		.byte	0
 3245 0042 03       		.uleb128 0x3
 3246 0043 0E       		.uleb128 0xe
 3247 0044 3A       		.uleb128 0x3a
 3248 0045 0B       		.uleb128 0xb
 3249 0046 3B       		.uleb128 0x3b
 3250 0047 0B       		.uleb128 0xb
 3251 0048 49       		.uleb128 0x49
 3252 0049 13       		.uleb128 0x13
 3253 004a 00       		.byte	0
 3254 004b 00       		.byte	0
 3255 004c 07       		.uleb128 0x7
 3256 004d 24       		.uleb128 0x24
 3257 004e 00       		.byte	0
 3258 004f 0B       		.uleb128 0xb
 3259 0050 0B       		.uleb128 0xb
 3260 0051 3E       		.uleb128 0x3e
 3261 0052 0B       		.uleb128 0xb
 3262 0053 03       		.uleb128 0x3
 3263 0054 08       		.uleb128 0x8
 3264 0055 00       		.byte	0
 3265 0056 00       		.byte	0
 3266 0057 08       		.uleb128 0x8
 3267 0058 13       		.uleb128 0x13
 3268 0059 01       		.byte	0x1
 3269 005a 0B       		.uleb128 0xb
 3270 005b 05       		.uleb128 0x5
 3271 005c 3A       		.uleb128 0x3a
 3272 005d 0B       		.uleb128 0xb
 3273 005e 3B       		.uleb128 0x3b
 3274 005f 05       		.uleb128 0x5
 3275 0060 01       		.uleb128 0x1
 3276 0061 13       		.uleb128 0x13
 3277 0062 00       		.byte	0
 3278 0063 00       		.byte	0
 3279 0064 09       		.uleb128 0x9
 3280 0065 0D       		.uleb128 0xd
 3281 0066 00       		.byte	0
 3282 0067 03       		.uleb128 0x3
 3283 0068 0E       		.uleb128 0xe
 3284 0069 3A       		.uleb128 0x3a
 3285 006a 0B       		.uleb128 0xb
 3286 006b 3B       		.uleb128 0x3b
 3287 006c 05       		.uleb128 0x5
 3288 006d 49       		.uleb128 0x49
 3289 006e 13       		.uleb128 0x13
 3290 006f 38       		.uleb128 0x38
 3291 0070 0B       		.uleb128 0xb
 3292 0071 00       		.byte	0
 3293 0072 00       		.byte	0
 3294 0073 0A       		.uleb128 0xa
 3295 0074 0D       		.uleb128 0xd
 3296 0075 00       		.byte	0
 3297 0076 03       		.uleb128 0x3
 3298 0077 0E       		.uleb128 0xe
 3299 0078 3A       		.uleb128 0x3a
 3300 0079 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 121


 3301 007a 3B       		.uleb128 0x3b
 3302 007b 05       		.uleb128 0x5
 3303 007c 49       		.uleb128 0x49
 3304 007d 13       		.uleb128 0x13
 3305 007e 38       		.uleb128 0x38
 3306 007f 05       		.uleb128 0x5
 3307 0080 00       		.byte	0
 3308 0081 00       		.byte	0
 3309 0082 0B       		.uleb128 0xb
 3310 0083 0D       		.uleb128 0xd
 3311 0084 00       		.byte	0
 3312 0085 03       		.uleb128 0x3
 3313 0086 08       		.uleb128 0x8
 3314 0087 3A       		.uleb128 0x3a
 3315 0088 0B       		.uleb128 0xb
 3316 0089 3B       		.uleb128 0x3b
 3317 008a 05       		.uleb128 0x5
 3318 008b 49       		.uleb128 0x49
 3319 008c 13       		.uleb128 0x13
 3320 008d 38       		.uleb128 0x38
 3321 008e 05       		.uleb128 0x5
 3322 008f 00       		.byte	0
 3323 0090 00       		.byte	0
 3324 0091 0C       		.uleb128 0xc
 3325 0092 01       		.uleb128 0x1
 3326 0093 01       		.byte	0x1
 3327 0094 49       		.uleb128 0x49
 3328 0095 13       		.uleb128 0x13
 3329 0096 01       		.uleb128 0x1
 3330 0097 13       		.uleb128 0x13
 3331 0098 00       		.byte	0
 3332 0099 00       		.byte	0
 3333 009a 0D       		.uleb128 0xd
 3334 009b 21       		.uleb128 0x21
 3335 009c 00       		.byte	0
 3336 009d 49       		.uleb128 0x49
 3337 009e 13       		.uleb128 0x13
 3338 009f 2F       		.uleb128 0x2f
 3339 00a0 0B       		.uleb128 0xb
 3340 00a1 00       		.byte	0
 3341 00a2 00       		.byte	0
 3342 00a3 0E       		.uleb128 0xe
 3343 00a4 35       		.uleb128 0x35
 3344 00a5 00       		.byte	0
 3345 00a6 49       		.uleb128 0x49
 3346 00a7 13       		.uleb128 0x13
 3347 00a8 00       		.byte	0
 3348 00a9 00       		.byte	0
 3349 00aa 0F       		.uleb128 0xf
 3350 00ab 21       		.uleb128 0x21
 3351 00ac 00       		.byte	0
 3352 00ad 49       		.uleb128 0x49
 3353 00ae 13       		.uleb128 0x13
 3354 00af 2F       		.uleb128 0x2f
 3355 00b0 05       		.uleb128 0x5
 3356 00b1 00       		.byte	0
 3357 00b2 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 122


 3358 00b3 10       		.uleb128 0x10
 3359 00b4 16       		.uleb128 0x16
 3360 00b5 00       		.byte	0
 3361 00b6 03       		.uleb128 0x3
 3362 00b7 0E       		.uleb128 0xe
 3363 00b8 3A       		.uleb128 0x3a
 3364 00b9 0B       		.uleb128 0xb
 3365 00ba 3B       		.uleb128 0x3b
 3366 00bb 05       		.uleb128 0x5
 3367 00bc 49       		.uleb128 0x49
 3368 00bd 13       		.uleb128 0x13
 3369 00be 00       		.byte	0
 3370 00bf 00       		.byte	0
 3371 00c0 11       		.uleb128 0x11
 3372 00c1 13       		.uleb128 0x13
 3373 00c2 01       		.byte	0x1
 3374 00c3 0B       		.uleb128 0xb
 3375 00c4 0B       		.uleb128 0xb
 3376 00c5 3A       		.uleb128 0x3a
 3377 00c6 0B       		.uleb128 0xb
 3378 00c7 3B       		.uleb128 0x3b
 3379 00c8 0B       		.uleb128 0xb
 3380 00c9 01       		.uleb128 0x1
 3381 00ca 13       		.uleb128 0x13
 3382 00cb 00       		.byte	0
 3383 00cc 00       		.byte	0
 3384 00cd 12       		.uleb128 0x12
 3385 00ce 0D       		.uleb128 0xd
 3386 00cf 00       		.byte	0
 3387 00d0 03       		.uleb128 0x3
 3388 00d1 0E       		.uleb128 0xe
 3389 00d2 3A       		.uleb128 0x3a
 3390 00d3 0B       		.uleb128 0xb
 3391 00d4 3B       		.uleb128 0x3b
 3392 00d5 0B       		.uleb128 0xb
 3393 00d6 49       		.uleb128 0x49
 3394 00d7 13       		.uleb128 0x13
 3395 00d8 38       		.uleb128 0x38
 3396 00d9 0B       		.uleb128 0xb
 3397 00da 00       		.byte	0
 3398 00db 00       		.byte	0
 3399 00dc 13       		.uleb128 0x13
 3400 00dd 2E       		.uleb128 0x2e
 3401 00de 00       		.byte	0
 3402 00df 03       		.uleb128 0x3
 3403 00e0 0E       		.uleb128 0xe
 3404 00e1 3A       		.uleb128 0x3a
 3405 00e2 0B       		.uleb128 0xb
 3406 00e3 3B       		.uleb128 0x3b
 3407 00e4 05       		.uleb128 0x5
 3408 00e5 27       		.uleb128 0x27
 3409 00e6 19       		.uleb128 0x19
 3410 00e7 20       		.uleb128 0x20
 3411 00e8 0B       		.uleb128 0xb
 3412 00e9 00       		.byte	0
 3413 00ea 00       		.byte	0
 3414 00eb 14       		.uleb128 0x14
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 123


 3415 00ec 2E       		.uleb128 0x2e
 3416 00ed 01       		.byte	0x1
 3417 00ee 03       		.uleb128 0x3
 3418 00ef 0E       		.uleb128 0xe
 3419 00f0 3A       		.uleb128 0x3a
 3420 00f1 0B       		.uleb128 0xb
 3421 00f2 3B       		.uleb128 0x3b
 3422 00f3 05       		.uleb128 0x5
 3423 00f4 27       		.uleb128 0x27
 3424 00f5 19       		.uleb128 0x19
 3425 00f6 20       		.uleb128 0x20
 3426 00f7 0B       		.uleb128 0xb
 3427 00f8 01       		.uleb128 0x1
 3428 00f9 13       		.uleb128 0x13
 3429 00fa 00       		.byte	0
 3430 00fb 00       		.byte	0
 3431 00fc 15       		.uleb128 0x15
 3432 00fd 05       		.uleb128 0x5
 3433 00fe 00       		.byte	0
 3434 00ff 03       		.uleb128 0x3
 3435 0100 0E       		.uleb128 0xe
 3436 0101 3A       		.uleb128 0x3a
 3437 0102 0B       		.uleb128 0xb
 3438 0103 3B       		.uleb128 0x3b
 3439 0104 05       		.uleb128 0x5
 3440 0105 49       		.uleb128 0x49
 3441 0106 13       		.uleb128 0x13
 3442 0107 00       		.byte	0
 3443 0108 00       		.byte	0
 3444 0109 16       		.uleb128 0x16
 3445 010a 2E       		.uleb128 0x2e
 3446 010b 01       		.byte	0x1
 3447 010c 3F       		.uleb128 0x3f
 3448 010d 19       		.uleb128 0x19
 3449 010e 03       		.uleb128 0x3
 3450 010f 0E       		.uleb128 0xe
 3451 0110 3A       		.uleb128 0x3a
 3452 0111 0B       		.uleb128 0xb
 3453 0112 3B       		.uleb128 0x3b
 3454 0113 0B       		.uleb128 0xb
 3455 0114 27       		.uleb128 0x27
 3456 0115 19       		.uleb128 0x19
 3457 0116 49       		.uleb128 0x49
 3458 0117 13       		.uleb128 0x13
 3459 0118 11       		.uleb128 0x11
 3460 0119 01       		.uleb128 0x1
 3461 011a 12       		.uleb128 0x12
 3462 011b 06       		.uleb128 0x6
 3463 011c 40       		.uleb128 0x40
 3464 011d 18       		.uleb128 0x18
 3465 011e 9742     		.uleb128 0x2117
 3466 0120 19       		.uleb128 0x19
 3467 0121 01       		.uleb128 0x1
 3468 0122 13       		.uleb128 0x13
 3469 0123 00       		.byte	0
 3470 0124 00       		.byte	0
 3471 0125 17       		.uleb128 0x17
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 124


 3472 0126 05       		.uleb128 0x5
 3473 0127 00       		.byte	0
 3474 0128 03       		.uleb128 0x3
 3475 0129 0E       		.uleb128 0xe
 3476 012a 3A       		.uleb128 0x3a
 3477 012b 0B       		.uleb128 0xb
 3478 012c 3B       		.uleb128 0x3b
 3479 012d 0B       		.uleb128 0xb
 3480 012e 49       		.uleb128 0x49
 3481 012f 13       		.uleb128 0x13
 3482 0130 02       		.uleb128 0x2
 3483 0131 17       		.uleb128 0x17
 3484 0132 00       		.byte	0
 3485 0133 00       		.byte	0
 3486 0134 18       		.uleb128 0x18
 3487 0135 05       		.uleb128 0x5
 3488 0136 00       		.byte	0
 3489 0137 03       		.uleb128 0x3
 3490 0138 08       		.uleb128 0x8
 3491 0139 3A       		.uleb128 0x3a
 3492 013a 0B       		.uleb128 0xb
 3493 013b 3B       		.uleb128 0x3b
 3494 013c 0B       		.uleb128 0xb
 3495 013d 49       		.uleb128 0x49
 3496 013e 13       		.uleb128 0x13
 3497 013f 02       		.uleb128 0x2
 3498 0140 17       		.uleb128 0x17
 3499 0141 00       		.byte	0
 3500 0142 00       		.byte	0
 3501 0143 19       		.uleb128 0x19
 3502 0144 34       		.uleb128 0x34
 3503 0145 00       		.byte	0
 3504 0146 03       		.uleb128 0x3
 3505 0147 0E       		.uleb128 0xe
 3506 0148 3A       		.uleb128 0x3a
 3507 0149 0B       		.uleb128 0xb
 3508 014a 3B       		.uleb128 0x3b
 3509 014b 0B       		.uleb128 0xb
 3510 014c 49       		.uleb128 0x49
 3511 014d 13       		.uleb128 0x13
 3512 014e 02       		.uleb128 0x2
 3513 014f 17       		.uleb128 0x17
 3514 0150 00       		.byte	0
 3515 0151 00       		.byte	0
 3516 0152 1A       		.uleb128 0x1a
 3517 0153 1D       		.uleb128 0x1d
 3518 0154 01       		.byte	0x1
 3519 0155 31       		.uleb128 0x31
 3520 0156 13       		.uleb128 0x13
 3521 0157 11       		.uleb128 0x11
 3522 0158 01       		.uleb128 0x1
 3523 0159 12       		.uleb128 0x12
 3524 015a 06       		.uleb128 0x6
 3525 015b 58       		.uleb128 0x58
 3526 015c 0B       		.uleb128 0xb
 3527 015d 59       		.uleb128 0x59
 3528 015e 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 125


 3529 015f 01       		.uleb128 0x1
 3530 0160 13       		.uleb128 0x13
 3531 0161 00       		.byte	0
 3532 0162 00       		.byte	0
 3533 0163 1B       		.uleb128 0x1b
 3534 0164 05       		.uleb128 0x5
 3535 0165 00       		.byte	0
 3536 0166 31       		.uleb128 0x31
 3537 0167 13       		.uleb128 0x13
 3538 0168 02       		.uleb128 0x2
 3539 0169 17       		.uleb128 0x17
 3540 016a 00       		.byte	0
 3541 016b 00       		.byte	0
 3542 016c 1C       		.uleb128 0x1c
 3543 016d 1D       		.uleb128 0x1d
 3544 016e 01       		.byte	0x1
 3545 016f 31       		.uleb128 0x31
 3546 0170 13       		.uleb128 0x13
 3547 0171 11       		.uleb128 0x11
 3548 0172 01       		.uleb128 0x1
 3549 0173 12       		.uleb128 0x12
 3550 0174 06       		.uleb128 0x6
 3551 0175 58       		.uleb128 0x58
 3552 0176 0B       		.uleb128 0xb
 3553 0177 59       		.uleb128 0x59
 3554 0178 0B       		.uleb128 0xb
 3555 0179 00       		.byte	0
 3556 017a 00       		.byte	0
 3557 017b 1D       		.uleb128 0x1d
 3558 017c 0F       		.uleb128 0xf
 3559 017d 00       		.byte	0
 3560 017e 0B       		.uleb128 0xb
 3561 017f 0B       		.uleb128 0xb
 3562 0180 49       		.uleb128 0x49
 3563 0181 13       		.uleb128 0x13
 3564 0182 00       		.byte	0
 3565 0183 00       		.byte	0
 3566 0184 1E       		.uleb128 0x1e
 3567 0185 1D       		.uleb128 0x1d
 3568 0186 01       		.byte	0x1
 3569 0187 31       		.uleb128 0x31
 3570 0188 13       		.uleb128 0x13
 3571 0189 11       		.uleb128 0x11
 3572 018a 01       		.uleb128 0x1
 3573 018b 12       		.uleb128 0x12
 3574 018c 06       		.uleb128 0x6
 3575 018d 58       		.uleb128 0x58
 3576 018e 0B       		.uleb128 0xb
 3577 018f 59       		.uleb128 0x59
 3578 0190 05       		.uleb128 0x5
 3579 0191 00       		.byte	0
 3580 0192 00       		.byte	0
 3581 0193 1F       		.uleb128 0x1f
 3582 0194 2E       		.uleb128 0x2e
 3583 0195 01       		.byte	0x1
 3584 0196 3F       		.uleb128 0x3f
 3585 0197 19       		.uleb128 0x19
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 126


 3586 0198 03       		.uleb128 0x3
 3587 0199 0E       		.uleb128 0xe
 3588 019a 3A       		.uleb128 0x3a
 3589 019b 0B       		.uleb128 0xb
 3590 019c 3B       		.uleb128 0x3b
 3591 019d 05       		.uleb128 0x5
 3592 019e 27       		.uleb128 0x27
 3593 019f 19       		.uleb128 0x19
 3594 01a0 49       		.uleb128 0x49
 3595 01a1 13       		.uleb128 0x13
 3596 01a2 11       		.uleb128 0x11
 3597 01a3 01       		.uleb128 0x1
 3598 01a4 12       		.uleb128 0x12
 3599 01a5 06       		.uleb128 0x6
 3600 01a6 40       		.uleb128 0x40
 3601 01a7 18       		.uleb128 0x18
 3602 01a8 9742     		.uleb128 0x2117
 3603 01aa 19       		.uleb128 0x19
 3604 01ab 01       		.uleb128 0x1
 3605 01ac 13       		.uleb128 0x13
 3606 01ad 00       		.byte	0
 3607 01ae 00       		.byte	0
 3608 01af 20       		.uleb128 0x20
 3609 01b0 05       		.uleb128 0x5
 3610 01b1 00       		.byte	0
 3611 01b2 03       		.uleb128 0x3
 3612 01b3 0E       		.uleb128 0xe
 3613 01b4 3A       		.uleb128 0x3a
 3614 01b5 0B       		.uleb128 0xb
 3615 01b6 3B       		.uleb128 0x3b
 3616 01b7 05       		.uleb128 0x5
 3617 01b8 49       		.uleb128 0x49
 3618 01b9 13       		.uleb128 0x13
 3619 01ba 02       		.uleb128 0x2
 3620 01bb 17       		.uleb128 0x17
 3621 01bc 00       		.byte	0
 3622 01bd 00       		.byte	0
 3623 01be 21       		.uleb128 0x21
 3624 01bf 05       		.uleb128 0x5
 3625 01c0 00       		.byte	0
 3626 01c1 03       		.uleb128 0x3
 3627 01c2 0E       		.uleb128 0xe
 3628 01c3 3A       		.uleb128 0x3a
 3629 01c4 0B       		.uleb128 0xb
 3630 01c5 3B       		.uleb128 0x3b
 3631 01c6 05       		.uleb128 0x5
 3632 01c7 49       		.uleb128 0x49
 3633 01c8 13       		.uleb128 0x13
 3634 01c9 02       		.uleb128 0x2
 3635 01ca 18       		.uleb128 0x18
 3636 01cb 00       		.byte	0
 3637 01cc 00       		.byte	0
 3638 01cd 22       		.uleb128 0x22
 3639 01ce 34       		.uleb128 0x34
 3640 01cf 00       		.byte	0
 3641 01d0 03       		.uleb128 0x3
 3642 01d1 0E       		.uleb128 0xe
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 127


 3643 01d2 3A       		.uleb128 0x3a
 3644 01d3 0B       		.uleb128 0xb
 3645 01d4 3B       		.uleb128 0x3b
 3646 01d5 05       		.uleb128 0x5
 3647 01d6 49       		.uleb128 0x49
 3648 01d7 13       		.uleb128 0x13
 3649 01d8 02       		.uleb128 0x2
 3650 01d9 17       		.uleb128 0x17
 3651 01da 00       		.byte	0
 3652 01db 00       		.byte	0
 3653 01dc 23       		.uleb128 0x23
 3654 01dd 1D       		.uleb128 0x1d
 3655 01de 00       		.byte	0
 3656 01df 31       		.uleb128 0x31
 3657 01e0 13       		.uleb128 0x13
 3658 01e1 11       		.uleb128 0x11
 3659 01e2 01       		.uleb128 0x1
 3660 01e3 12       		.uleb128 0x12
 3661 01e4 06       		.uleb128 0x6
 3662 01e5 58       		.uleb128 0x58
 3663 01e6 0B       		.uleb128 0xb
 3664 01e7 59       		.uleb128 0x59
 3665 01e8 05       		.uleb128 0x5
 3666 01e9 00       		.byte	0
 3667 01ea 00       		.byte	0
 3668 01eb 24       		.uleb128 0x24
 3669 01ec 34       		.uleb128 0x34
 3670 01ed 00       		.byte	0
 3671 01ee 03       		.uleb128 0x3
 3672 01ef 0E       		.uleb128 0xe
 3673 01f0 3A       		.uleb128 0x3a
 3674 01f1 0B       		.uleb128 0xb
 3675 01f2 3B       		.uleb128 0x3b
 3676 01f3 05       		.uleb128 0x5
 3677 01f4 49       		.uleb128 0x49
 3678 01f5 13       		.uleb128 0x13
 3679 01f6 02       		.uleb128 0x2
 3680 01f7 18       		.uleb128 0x18
 3681 01f8 00       		.byte	0
 3682 01f9 00       		.byte	0
 3683 01fa 25       		.uleb128 0x25
 3684 01fb 1D       		.uleb128 0x1d
 3685 01fc 01       		.byte	0x1
 3686 01fd 31       		.uleb128 0x31
 3687 01fe 13       		.uleb128 0x13
 3688 01ff 11       		.uleb128 0x11
 3689 0200 01       		.uleb128 0x1
 3690 0201 12       		.uleb128 0x12
 3691 0202 06       		.uleb128 0x6
 3692 0203 58       		.uleb128 0x58
 3693 0204 0B       		.uleb128 0xb
 3694 0205 59       		.uleb128 0x59
 3695 0206 05       		.uleb128 0x5
 3696 0207 01       		.uleb128 0x1
 3697 0208 13       		.uleb128 0x13
 3698 0209 00       		.byte	0
 3699 020a 00       		.byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 128


 3700 020b 26       		.uleb128 0x26
 3701 020c 2E       		.uleb128 0x2e
 3702 020d 00       		.byte	0
 3703 020e 3F       		.uleb128 0x3f
 3704 020f 19       		.uleb128 0x19
 3705 0210 03       		.uleb128 0x3
 3706 0211 0E       		.uleb128 0xe
 3707 0212 3A       		.uleb128 0x3a
 3708 0213 0B       		.uleb128 0xb
 3709 0214 3B       		.uleb128 0x3b
 3710 0215 05       		.uleb128 0x5
 3711 0216 27       		.uleb128 0x27
 3712 0217 19       		.uleb128 0x19
 3713 0218 49       		.uleb128 0x49
 3714 0219 13       		.uleb128 0x13
 3715 021a 11       		.uleb128 0x11
 3716 021b 01       		.uleb128 0x1
 3717 021c 12       		.uleb128 0x12
 3718 021d 06       		.uleb128 0x6
 3719 021e 40       		.uleb128 0x40
 3720 021f 18       		.uleb128 0x18
 3721 0220 9742     		.uleb128 0x2117
 3722 0222 19       		.uleb128 0x19
 3723 0223 00       		.byte	0
 3724 0224 00       		.byte	0
 3725 0225 27       		.uleb128 0x27
 3726 0226 2E       		.uleb128 0x2e
 3727 0227 01       		.byte	0x1
 3728 0228 3F       		.uleb128 0x3f
 3729 0229 19       		.uleb128 0x19
 3730 022a 03       		.uleb128 0x3
 3731 022b 0E       		.uleb128 0xe
 3732 022c 3A       		.uleb128 0x3a
 3733 022d 0B       		.uleb128 0xb
 3734 022e 3B       		.uleb128 0x3b
 3735 022f 05       		.uleb128 0x5
 3736 0230 27       		.uleb128 0x27
 3737 0231 19       		.uleb128 0x19
 3738 0232 11       		.uleb128 0x11
 3739 0233 01       		.uleb128 0x1
 3740 0234 12       		.uleb128 0x12
 3741 0235 06       		.uleb128 0x6
 3742 0236 40       		.uleb128 0x40
 3743 0237 18       		.uleb128 0x18
 3744 0238 9742     		.uleb128 0x2117
 3745 023a 19       		.uleb128 0x19
 3746 023b 01       		.uleb128 0x1
 3747 023c 13       		.uleb128 0x13
 3748 023d 00       		.byte	0
 3749 023e 00       		.byte	0
 3750 023f 28       		.uleb128 0x28
 3751 0240 34       		.uleb128 0x34
 3752 0241 00       		.byte	0
 3753 0242 03       		.uleb128 0x3
 3754 0243 0E       		.uleb128 0xe
 3755 0244 3A       		.uleb128 0x3a
 3756 0245 0B       		.uleb128 0xb
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 129


 3757 0246 3B       		.uleb128 0x3b
 3758 0247 05       		.uleb128 0x5
 3759 0248 49       		.uleb128 0x49
 3760 0249 13       		.uleb128 0x13
 3761 024a 3F       		.uleb128 0x3f
 3762 024b 19       		.uleb128 0x19
 3763 024c 3C       		.uleb128 0x3c
 3764 024d 19       		.uleb128 0x19
 3765 024e 00       		.byte	0
 3766 024f 00       		.byte	0
 3767 0250 29       		.uleb128 0x29
 3768 0251 34       		.uleb128 0x34
 3769 0252 00       		.byte	0
 3770 0253 03       		.uleb128 0x3
 3771 0254 0E       		.uleb128 0xe
 3772 0255 3A       		.uleb128 0x3a
 3773 0256 0B       		.uleb128 0xb
 3774 0257 3B       		.uleb128 0x3b
 3775 0258 0B       		.uleb128 0xb
 3776 0259 49       		.uleb128 0x49
 3777 025a 13       		.uleb128 0x13
 3778 025b 3F       		.uleb128 0x3f
 3779 025c 19       		.uleb128 0x19
 3780 025d 3C       		.uleb128 0x3c
 3781 025e 19       		.uleb128 0x19
 3782 025f 00       		.byte	0
 3783 0260 00       		.byte	0
 3784 0261 2A       		.uleb128 0x2a
 3785 0262 26       		.uleb128 0x26
 3786 0263 00       		.byte	0
 3787 0264 49       		.uleb128 0x49
 3788 0265 13       		.uleb128 0x13
 3789 0266 00       		.byte	0
 3790 0267 00       		.byte	0
 3791 0268 2B       		.uleb128 0x2b
 3792 0269 34       		.uleb128 0x34
 3793 026a 00       		.byte	0
 3794 026b 03       		.uleb128 0x3
 3795 026c 0E       		.uleb128 0xe
 3796 026d 3A       		.uleb128 0x3a
 3797 026e 0B       		.uleb128 0xb
 3798 026f 3B       		.uleb128 0x3b
 3799 0270 0B       		.uleb128 0xb
 3800 0271 49       		.uleb128 0x49
 3801 0272 13       		.uleb128 0x13
 3802 0273 3F       		.uleb128 0x3f
 3803 0274 19       		.uleb128 0x19
 3804 0275 02       		.uleb128 0x2
 3805 0276 18       		.uleb128 0x18
 3806 0277 00       		.byte	0
 3807 0278 00       		.byte	0
 3808 0279 00       		.byte	0
 3809              		.section	.debug_loc,"",%progbits
 3810              	.Ldebug_loc0:
 3811              	.LLST0:
 3812 0000 00000000 		.4byte	.LVL0
 3813 0004 74000000 		.4byte	.LVL9
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 130


 3814 0008 0100     		.2byte	0x1
 3815 000a 50       		.byte	0x50
 3816 000b 74000000 		.4byte	.LVL9
 3817 000f B2000000 		.4byte	.LVL15
 3818 0013 0400     		.2byte	0x4
 3819 0015 F3       		.byte	0xf3
 3820 0016 01       		.uleb128 0x1
 3821 0017 50       		.byte	0x50
 3822 0018 9F       		.byte	0x9f
 3823 0019 B2000000 		.4byte	.LVL15
 3824 001d B6000000 		.4byte	.LVL17
 3825 0021 0100     		.2byte	0x1
 3826 0023 50       		.byte	0x50
 3827 0024 B6000000 		.4byte	.LVL17
 3828 0028 E8000000 		.4byte	.LFE135
 3829 002c 0400     		.2byte	0x4
 3830 002e F3       		.byte	0xf3
 3831 002f 01       		.uleb128 0x1
 3832 0030 50       		.byte	0x50
 3833 0031 9F       		.byte	0x9f
 3834 0032 00000000 		.4byte	0
 3835 0036 00000000 		.4byte	0
 3836              	.LLST1:
 3837 003a 00000000 		.4byte	.LVL0
 3838 003e 0A000000 		.4byte	.LVL1
 3839 0042 0100     		.2byte	0x1
 3840 0044 51       		.byte	0x51
 3841 0045 0A000000 		.4byte	.LVL1
 3842 0049 66000000 		.4byte	.LVL8
 3843 004d 0100     		.2byte	0x1
 3844 004f 54       		.byte	0x54
 3845 0050 66000000 		.4byte	.LVL8
 3846 0054 76000000 		.4byte	.LVL10
 3847 0058 0500     		.2byte	0x5
 3848 005a 03       		.byte	0x3
 3849 005b 00000000 		.4byte	I2C_mstrWrBufPtr
 3850 005f 76000000 		.4byte	.LVL10
 3851 0063 B2000000 		.4byte	.LVL15
 3852 0067 0400     		.2byte	0x4
 3853 0069 F3       		.byte	0xf3
 3854 006a 01       		.uleb128 0x1
 3855 006b 51       		.byte	0x51
 3856 006c 9F       		.byte	0x9f
 3857 006d B2000000 		.4byte	.LVL15
 3858 0071 B4000000 		.4byte	.LVL16
 3859 0075 0100     		.2byte	0x1
 3860 0077 51       		.byte	0x51
 3861 0078 B4000000 		.4byte	.LVL16
 3862 007c E8000000 		.4byte	.LFE135
 3863 0080 0400     		.2byte	0x4
 3864 0082 F3       		.byte	0xf3
 3865 0083 01       		.uleb128 0x1
 3866 0084 51       		.byte	0x51
 3867 0085 9F       		.byte	0x9f
 3868 0086 00000000 		.4byte	0
 3869 008a 00000000 		.4byte	0
 3870              	.LLST2:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 131


 3871 008e 00000000 		.4byte	.LVL0
 3872 0092 5E000000 		.4byte	.LVL6
 3873 0096 0100     		.2byte	0x1
 3874 0098 52       		.byte	0x52
 3875 0099 5E000000 		.4byte	.LVL6
 3876 009d 64000000 		.4byte	.LVL7
 3877 00a1 0500     		.2byte	0x5
 3878 00a3 03       		.byte	0x3
 3879 00a4 00000000 		.4byte	I2C_mstrWrBufSize
 3880 00a8 64000000 		.4byte	.LVL7
 3881 00ac B2000000 		.4byte	.LVL15
 3882 00b0 0400     		.2byte	0x4
 3883 00b2 F3       		.byte	0xf3
 3884 00b3 01       		.uleb128 0x1
 3885 00b4 52       		.byte	0x52
 3886 00b5 9F       		.byte	0x9f
 3887 00b6 B2000000 		.4byte	.LVL15
 3888 00ba B8000000 		.4byte	.LVL18
 3889 00be 0100     		.2byte	0x1
 3890 00c0 52       		.byte	0x52
 3891 00c1 B8000000 		.4byte	.LVL18
 3892 00c5 E8000000 		.4byte	.LFE135
 3893 00c9 0400     		.2byte	0x4
 3894 00cb F3       		.byte	0xf3
 3895 00cc 01       		.uleb128 0x1
 3896 00cd 52       		.byte	0x52
 3897 00ce 9F       		.byte	0x9f
 3898 00cf 00000000 		.4byte	0
 3899 00d3 00000000 		.4byte	0
 3900              	.LLST3:
 3901 00d7 00000000 		.4byte	.LVL0
 3902 00db 80000000 		.4byte	.LVL11
 3903 00df 0100     		.2byte	0x1
 3904 00e1 53       		.byte	0x53
 3905 00e2 80000000 		.4byte	.LVL11
 3906 00e6 92000000 		.4byte	.LVL12
 3907 00ea 0400     		.2byte	0x4
 3908 00ec F3       		.byte	0xf3
 3909 00ed 01       		.uleb128 0x1
 3910 00ee 53       		.byte	0x53
 3911 00ef 9F       		.byte	0x9f
 3912 00f0 92000000 		.4byte	.LVL12
 3913 00f4 96000000 		.4byte	.LVL13
 3914 00f8 0100     		.2byte	0x1
 3915 00fa 53       		.byte	0x53
 3916 00fb 96000000 		.4byte	.LVL13
 3917 00ff B2000000 		.4byte	.LVL15
 3918 0103 0400     		.2byte	0x4
 3919 0105 F3       		.byte	0xf3
 3920 0106 01       		.uleb128 0x1
 3921 0107 53       		.byte	0x53
 3922 0108 9F       		.byte	0x9f
 3923 0109 B2000000 		.4byte	.LVL15
 3924 010d B8000000 		.4byte	.LVL18
 3925 0111 0100     		.2byte	0x1
 3926 0113 53       		.byte	0x53
 3927 0114 B8000000 		.4byte	.LVL18
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 132


 3928 0118 E8000000 		.4byte	.LFE135
 3929 011c 0400     		.2byte	0x4
 3930 011e F3       		.byte	0xf3
 3931 011f 01       		.uleb128 0x1
 3932 0120 53       		.byte	0x53
 3933 0121 9F       		.byte	0x9f
 3934 0122 00000000 		.4byte	0
 3935 0126 00000000 		.4byte	0
 3936              	.LLST4:
 3937 012a 00000000 		.4byte	.LVL0
 3938 012e 2A000000 		.4byte	.LVL2
 3939 0132 0200     		.2byte	0x2
 3940 0134 32       		.byte	0x32
 3941 0135 9F       		.byte	0x9f
 3942 0136 2A000000 		.4byte	.LVL2
 3943 013a 42000000 		.4byte	.LVL4
 3944 013e 0200     		.2byte	0x2
 3945 0140 30       		.byte	0x30
 3946 0141 9F       		.byte	0x9f
 3947 0142 42000000 		.4byte	.LVL4
 3948 0146 48000000 		.4byte	.LVL5
 3949 014a 0200     		.2byte	0x2
 3950 014c 32       		.byte	0x32
 3951 014d 9F       		.byte	0x9f
 3952 014e 48000000 		.4byte	.LVL5
 3953 0152 B2000000 		.4byte	.LVL15
 3954 0156 0100     		.2byte	0x1
 3955 0158 51       		.byte	0x51
 3956 0159 B2000000 		.4byte	.LVL15
 3957 015d B4000000 		.4byte	.LVL16
 3958 0161 0200     		.2byte	0x2
 3959 0163 32       		.byte	0x32
 3960 0164 9F       		.byte	0x9f
 3961 0165 B4000000 		.4byte	.LVL16
 3962 0169 E8000000 		.4byte	.LFE135
 3963 016d 0100     		.2byte	0x1
 3964 016f 51       		.byte	0x51
 3965 0170 00000000 		.4byte	0
 3966 0174 00000000 		.4byte	0
 3967              	.LLST5:
 3968 0178 2A000000 		.4byte	.LVL2
 3969 017c 34000000 		.4byte	.LVL3
 3970 0180 0300     		.2byte	0x3
 3971 0182 08       		.byte	0x8
 3972 0183 7A       		.byte	0x7a
 3973 0184 9F       		.byte	0x9f
 3974 0185 00000000 		.4byte	0
 3975 0189 00000000 		.4byte	0
 3976              	.LLST6:
 3977 018d A8000000 		.4byte	.LVL14
 3978 0191 B2000000 		.4byte	.LVL15
 3979 0195 0300     		.2byte	0x3
 3980 0197 08       		.byte	0x8
 3981 0198 7A       		.byte	0x7a
 3982 0199 9F       		.byte	0x9f
 3983 019a 00000000 		.4byte	0
 3984 019e 00000000 		.4byte	0
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 133


 3985              	.LLST7:
 3986 01a2 00000000 		.4byte	.LVL19
 3987 01a6 78000000 		.4byte	.LVL28
 3988 01aa 0100     		.2byte	0x1
 3989 01ac 50       		.byte	0x50
 3990 01ad 78000000 		.4byte	.LVL28
 3991 01b1 B6000000 		.4byte	.LVL34
 3992 01b5 0400     		.2byte	0x4
 3993 01b7 F3       		.byte	0xf3
 3994 01b8 01       		.uleb128 0x1
 3995 01b9 50       		.byte	0x50
 3996 01ba 9F       		.byte	0x9f
 3997 01bb B6000000 		.4byte	.LVL34
 3998 01bf BA000000 		.4byte	.LVL36
 3999 01c3 0100     		.2byte	0x1
 4000 01c5 50       		.byte	0x50
 4001 01c6 BA000000 		.4byte	.LVL36
 4002 01ca EC000000 		.4byte	.LFE136
 4003 01ce 0400     		.2byte	0x4
 4004 01d0 F3       		.byte	0xf3
 4005 01d1 01       		.uleb128 0x1
 4006 01d2 50       		.byte	0x50
 4007 01d3 9F       		.byte	0x9f
 4008 01d4 00000000 		.4byte	0
 4009 01d8 00000000 		.4byte	0
 4010              	.LLST8:
 4011 01dc 00000000 		.4byte	.LVL19
 4012 01e0 0A000000 		.4byte	.LVL20
 4013 01e4 0100     		.2byte	0x1
 4014 01e6 51       		.byte	0x51
 4015 01e7 0A000000 		.4byte	.LVL20
 4016 01eb 66000000 		.4byte	.LVL27
 4017 01ef 0100     		.2byte	0x1
 4018 01f1 54       		.byte	0x54
 4019 01f2 66000000 		.4byte	.LVL27
 4020 01f6 7A000000 		.4byte	.LVL29
 4021 01fa 0500     		.2byte	0x5
 4022 01fc 03       		.byte	0x3
 4023 01fd 00000000 		.4byte	I2C_mstrRdBufPtr
 4024 0201 7A000000 		.4byte	.LVL29
 4025 0205 B6000000 		.4byte	.LVL34
 4026 0209 0400     		.2byte	0x4
 4027 020b F3       		.byte	0xf3
 4028 020c 01       		.uleb128 0x1
 4029 020d 51       		.byte	0x51
 4030 020e 9F       		.byte	0x9f
 4031 020f B6000000 		.4byte	.LVL34
 4032 0213 B8000000 		.4byte	.LVL35
 4033 0217 0100     		.2byte	0x1
 4034 0219 51       		.byte	0x51
 4035 021a B8000000 		.4byte	.LVL35
 4036 021e EC000000 		.4byte	.LFE136
 4037 0222 0400     		.2byte	0x4
 4038 0224 F3       		.byte	0xf3
 4039 0225 01       		.uleb128 0x1
 4040 0226 51       		.byte	0x51
 4041 0227 9F       		.byte	0x9f
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 134


 4042 0228 00000000 		.4byte	0
 4043 022c 00000000 		.4byte	0
 4044              	.LLST9:
 4045 0230 00000000 		.4byte	.LVL19
 4046 0234 5E000000 		.4byte	.LVL25
 4047 0238 0100     		.2byte	0x1
 4048 023a 52       		.byte	0x52
 4049 023b 5E000000 		.4byte	.LVL25
 4050 023f 64000000 		.4byte	.LVL26
 4051 0243 0500     		.2byte	0x5
 4052 0245 03       		.byte	0x3
 4053 0246 00000000 		.4byte	I2C_mstrRdBufSize
 4054 024a 64000000 		.4byte	.LVL26
 4055 024e B6000000 		.4byte	.LVL34
 4056 0252 0400     		.2byte	0x4
 4057 0254 F3       		.byte	0xf3
 4058 0255 01       		.uleb128 0x1
 4059 0256 52       		.byte	0x52
 4060 0257 9F       		.byte	0x9f
 4061 0258 B6000000 		.4byte	.LVL34
 4062 025c BC000000 		.4byte	.LVL37
 4063 0260 0100     		.2byte	0x1
 4064 0262 52       		.byte	0x52
 4065 0263 BC000000 		.4byte	.LVL37
 4066 0267 EC000000 		.4byte	.LFE136
 4067 026b 0400     		.2byte	0x4
 4068 026d F3       		.byte	0xf3
 4069 026e 01       		.uleb128 0x1
 4070 026f 52       		.byte	0x52
 4071 0270 9F       		.byte	0x9f
 4072 0271 00000000 		.4byte	0
 4073 0275 00000000 		.4byte	0
 4074              	.LLST10:
 4075 0279 00000000 		.4byte	.LVL19
 4076 027d 84000000 		.4byte	.LVL30
 4077 0281 0100     		.2byte	0x1
 4078 0283 53       		.byte	0x53
 4079 0284 84000000 		.4byte	.LVL30
 4080 0288 96000000 		.4byte	.LVL31
 4081 028c 0400     		.2byte	0x4
 4082 028e F3       		.byte	0xf3
 4083 028f 01       		.uleb128 0x1
 4084 0290 53       		.byte	0x53
 4085 0291 9F       		.byte	0x9f
 4086 0292 96000000 		.4byte	.LVL31
 4087 0296 9A000000 		.4byte	.LVL32
 4088 029a 0100     		.2byte	0x1
 4089 029c 53       		.byte	0x53
 4090 029d 9A000000 		.4byte	.LVL32
 4091 02a1 B6000000 		.4byte	.LVL34
 4092 02a5 0400     		.2byte	0x4
 4093 02a7 F3       		.byte	0xf3
 4094 02a8 01       		.uleb128 0x1
 4095 02a9 53       		.byte	0x53
 4096 02aa 9F       		.byte	0x9f
 4097 02ab B6000000 		.4byte	.LVL34
 4098 02af BC000000 		.4byte	.LVL37
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 135


 4099 02b3 0100     		.2byte	0x1
 4100 02b5 53       		.byte	0x53
 4101 02b6 BC000000 		.4byte	.LVL37
 4102 02ba EC000000 		.4byte	.LFE136
 4103 02be 0400     		.2byte	0x4
 4104 02c0 F3       		.byte	0xf3
 4105 02c1 01       		.uleb128 0x1
 4106 02c2 53       		.byte	0x53
 4107 02c3 9F       		.byte	0x9f
 4108 02c4 00000000 		.4byte	0
 4109 02c8 00000000 		.4byte	0
 4110              	.LLST11:
 4111 02cc 00000000 		.4byte	.LVL19
 4112 02d0 2A000000 		.4byte	.LVL21
 4113 02d4 0200     		.2byte	0x2
 4114 02d6 32       		.byte	0x32
 4115 02d7 9F       		.byte	0x9f
 4116 02d8 2A000000 		.4byte	.LVL21
 4117 02dc 42000000 		.4byte	.LVL23
 4118 02e0 0200     		.2byte	0x2
 4119 02e2 30       		.byte	0x30
 4120 02e3 9F       		.byte	0x9f
 4121 02e4 42000000 		.4byte	.LVL23
 4122 02e8 48000000 		.4byte	.LVL24
 4123 02ec 0200     		.2byte	0x2
 4124 02ee 32       		.byte	0x32
 4125 02ef 9F       		.byte	0x9f
 4126 02f0 48000000 		.4byte	.LVL24
 4127 02f4 B6000000 		.4byte	.LVL34
 4128 02f8 0100     		.2byte	0x1
 4129 02fa 51       		.byte	0x51
 4130 02fb B6000000 		.4byte	.LVL34
 4131 02ff B8000000 		.4byte	.LVL35
 4132 0303 0200     		.2byte	0x2
 4133 0305 32       		.byte	0x32
 4134 0306 9F       		.byte	0x9f
 4135 0307 B8000000 		.4byte	.LVL35
 4136 030b EC000000 		.4byte	.LFE136
 4137 030f 0100     		.2byte	0x1
 4138 0311 51       		.byte	0x51
 4139 0312 00000000 		.4byte	0
 4140 0316 00000000 		.4byte	0
 4141              	.LLST12:
 4142 031a 2A000000 		.4byte	.LVL21
 4143 031e 34000000 		.4byte	.LVL22
 4144 0322 0300     		.2byte	0x3
 4145 0324 08       		.byte	0x8
 4146 0325 7A       		.byte	0x7a
 4147 0326 9F       		.byte	0x9f
 4148 0327 00000000 		.4byte	0
 4149 032b 00000000 		.4byte	0
 4150              	.LLST13:
 4151 032f AC000000 		.4byte	.LVL33
 4152 0333 B6000000 		.4byte	.LVL34
 4153 0337 0300     		.2byte	0x3
 4154 0339 08       		.byte	0x8
 4155 033a 7A       		.byte	0x7a
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 136


 4156 033b 9F       		.byte	0x9f
 4157 033c 00000000 		.4byte	0
 4158 0340 00000000 		.4byte	0
 4159              	.LLST14:
 4160 0344 00000000 		.4byte	.LVL38
 4161 0348 28000000 		.4byte	.LVL41
 4162 034c 0100     		.2byte	0x1
 4163 034e 50       		.byte	0x50
 4164 034f 28000000 		.4byte	.LVL41
 4165 0353 2A000000 		.4byte	.LVL42
 4166 0357 0400     		.2byte	0x4
 4167 0359 F3       		.byte	0xf3
 4168 035a 01       		.uleb128 0x1
 4169 035b 50       		.byte	0x50
 4170 035c 9F       		.byte	0x9f
 4171 035d 2A000000 		.4byte	.LVL42
 4172 0361 82000000 		.4byte	.LVL45
 4173 0365 0100     		.2byte	0x1
 4174 0367 50       		.byte	0x50
 4175 0368 84000000 		.4byte	.LVL46
 4176 036c 86000000 		.4byte	.LVL47
 4177 0370 0100     		.2byte	0x1
 4178 0372 50       		.byte	0x50
 4179 0373 86000000 		.4byte	.LVL47
 4180 0377 88000000 		.4byte	.LVL48
 4181 037b 0400     		.2byte	0x4
 4182 037d F3       		.byte	0xf3
 4183 037e 01       		.uleb128 0x1
 4184 037f 50       		.byte	0x50
 4185 0380 9F       		.byte	0x9f
 4186 0381 88000000 		.4byte	.LVL48
 4187 0385 8A000000 		.4byte	.LVL49
 4188 0389 0100     		.2byte	0x1
 4189 038b 50       		.byte	0x50
 4190 038c 8A000000 		.4byte	.LVL49
 4191 0390 8C000000 		.4byte	.LVL50
 4192 0394 0400     		.2byte	0x4
 4193 0396 F3       		.byte	0xf3
 4194 0397 01       		.uleb128 0x1
 4195 0398 50       		.byte	0x50
 4196 0399 9F       		.byte	0x9f
 4197 039a 8C000000 		.4byte	.LVL50
 4198 039e 8E000000 		.4byte	.LVL51
 4199 03a2 0100     		.2byte	0x1
 4200 03a4 50       		.byte	0x50
 4201 03a5 00000000 		.4byte	0
 4202 03a9 00000000 		.4byte	0
 4203              	.LLST15:
 4204 03ad 00000000 		.4byte	.LVL38
 4205 03b1 80000000 		.4byte	.LVL44
 4206 03b5 0200     		.2byte	0x2
 4207 03b7 32       		.byte	0x32
 4208 03b8 9F       		.byte	0x9f
 4209 03b9 80000000 		.4byte	.LVL44
 4210 03bd 84000000 		.4byte	.LVL46
 4211 03c1 0200     		.2byte	0x2
 4212 03c3 33       		.byte	0x33
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 137


 4213 03c4 9F       		.byte	0x9f
 4214 03c5 84000000 		.4byte	.LVL46
 4215 03c9 8E000000 		.4byte	.LVL51
 4216 03cd 0200     		.2byte	0x2
 4217 03cf 32       		.byte	0x32
 4218 03d0 9F       		.byte	0x9f
 4219 03d1 8E000000 		.4byte	.LVL51
 4220 03d5 A4000000 		.4byte	.LFE137
 4221 03d9 0100     		.2byte	0x1
 4222 03db 50       		.byte	0x50
 4223 03dc 00000000 		.4byte	0
 4224 03e0 00000000 		.4byte	0
 4225              	.LLST16:
 4226 03e4 14000000 		.4byte	.LVL39
 4227 03e8 26000000 		.4byte	.LVL40
 4228 03ec 0300     		.2byte	0x3
 4229 03ee 08       		.byte	0x8
 4230 03ef 7A       		.byte	0x7a
 4231 03f0 9F       		.byte	0x9f
 4232 03f1 00000000 		.4byte	0
 4233 03f5 00000000 		.4byte	0
 4234              	.LLST17:
 4235 03f9 00000000 		.4byte	.LVL52
 4236 03fd 0C000000 		.4byte	.LVL53
 4237 0401 0100     		.2byte	0x1
 4238 0403 50       		.byte	0x50
 4239 0404 0C000000 		.4byte	.LVL53
 4240 0408 0E000000 		.4byte	.LVL54
 4241 040c 0400     		.2byte	0x4
 4242 040e F3       		.byte	0xf3
 4243 040f 01       		.uleb128 0x1
 4244 0410 50       		.byte	0x50
 4245 0411 9F       		.byte	0x9f
 4246 0412 0E000000 		.4byte	.LVL54
 4247 0416 66000000 		.4byte	.LVL57
 4248 041a 0100     		.2byte	0x1
 4249 041c 50       		.byte	0x50
 4250 041d 68000000 		.4byte	.LVL58
 4251 0421 6A000000 		.4byte	.LVL59
 4252 0425 0100     		.2byte	0x1
 4253 0427 50       		.byte	0x50
 4254 0428 6A000000 		.4byte	.LVL59
 4255 042c 6C000000 		.4byte	.LVL60
 4256 0430 0400     		.2byte	0x4
 4257 0432 F3       		.byte	0xf3
 4258 0433 01       		.uleb128 0x1
 4259 0434 50       		.byte	0x50
 4260 0435 9F       		.byte	0x9f
 4261 0436 6C000000 		.4byte	.LVL60
 4262 043a 6E000000 		.4byte	.LVL61
 4263 043e 0100     		.2byte	0x1
 4264 0440 50       		.byte	0x50
 4265 0441 00000000 		.4byte	0
 4266 0445 00000000 		.4byte	0
 4267              	.LLST18:
 4268 0449 00000000 		.4byte	.LVL52
 4269 044d 64000000 		.4byte	.LVL56
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 138


 4270 0451 0200     		.2byte	0x2
 4271 0453 32       		.byte	0x32
 4272 0454 9F       		.byte	0x9f
 4273 0455 64000000 		.4byte	.LVL56
 4274 0459 68000000 		.4byte	.LVL58
 4275 045d 0200     		.2byte	0x2
 4276 045f 33       		.byte	0x33
 4277 0460 9F       		.byte	0x9f
 4278 0461 68000000 		.4byte	.LVL58
 4279 0465 6E000000 		.4byte	.LVL61
 4280 0469 0200     		.2byte	0x2
 4281 046b 32       		.byte	0x32
 4282 046c 9F       		.byte	0x9f
 4283 046d 6E000000 		.4byte	.LVL61
 4284 0471 80000000 		.4byte	.LFE138
 4285 0475 0100     		.2byte	0x1
 4286 0477 50       		.byte	0x50
 4287 0478 00000000 		.4byte	0
 4288 047c 00000000 		.4byte	0
 4289              	.LLST19:
 4290 0480 00000000 		.4byte	.LVL62
 4291 0484 40000000 		.4byte	.LVL63
 4292 0488 0200     		.2byte	0x2
 4293 048a 32       		.byte	0x32
 4294 048b 9F       		.byte	0x9f
 4295 048c 40000000 		.4byte	.LVL63
 4296 0490 54000000 		.4byte	.LFE139
 4297 0494 0100     		.2byte	0x1
 4298 0496 50       		.byte	0x50
 4299 0497 00000000 		.4byte	0
 4300 049b 00000000 		.4byte	0
 4301              	.LLST20:
 4302 049f 00000000 		.4byte	.LVL64
 4303 04a3 52000000 		.4byte	.LVL66
 4304 04a7 0100     		.2byte	0x1
 4305 04a9 50       		.byte	0x50
 4306 04aa 52000000 		.4byte	.LVL66
 4307 04ae 54000000 		.4byte	.LVL67
 4308 04b2 0400     		.2byte	0x4
 4309 04b4 F3       		.byte	0xf3
 4310 04b5 01       		.uleb128 0x1
 4311 04b6 50       		.byte	0x50
 4312 04b7 9F       		.byte	0x9f
 4313 04b8 54000000 		.4byte	.LVL67
 4314 04bc 5C000000 		.4byte	.LVL69
 4315 04c0 0100     		.2byte	0x1
 4316 04c2 50       		.byte	0x50
 4317 04c3 5C000000 		.4byte	.LVL69
 4318 04c7 5E000000 		.4byte	.LVL70
 4319 04cb 0400     		.2byte	0x4
 4320 04cd F3       		.byte	0xf3
 4321 04ce 01       		.uleb128 0x1
 4322 04cf 50       		.byte	0x50
 4323 04d0 9F       		.byte	0x9f
 4324 04d1 5E000000 		.4byte	.LVL70
 4325 04d5 60000000 		.4byte	.LVL71
 4326 04d9 0100     		.2byte	0x1
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 139


 4327 04db 50       		.byte	0x50
 4328 04dc 60000000 		.4byte	.LVL71
 4329 04e0 74000000 		.4byte	.LFE140
 4330 04e4 0400     		.2byte	0x4
 4331 04e6 F3       		.byte	0xf3
 4332 04e7 01       		.uleb128 0x1
 4333 04e8 50       		.byte	0x50
 4334 04e9 9F       		.byte	0x9f
 4335 04ea 00000000 		.4byte	0
 4336 04ee 00000000 		.4byte	0
 4337              	.LLST21:
 4338 04f2 00000000 		.4byte	.LVL64
 4339 04f6 50000000 		.4byte	.LVL65
 4340 04fa 0200     		.2byte	0x2
 4341 04fc 32       		.byte	0x32
 4342 04fd 9F       		.byte	0x9f
 4343 04fe 50000000 		.4byte	.LVL65
 4344 0502 54000000 		.4byte	.LVL67
 4345 0506 0200     		.2byte	0x2
 4346 0508 30       		.byte	0x30
 4347 0509 9F       		.byte	0x9f
 4348 050a 54000000 		.4byte	.LVL67
 4349 050e 5A000000 		.4byte	.LVL68
 4350 0512 0200     		.2byte	0x2
 4351 0514 32       		.byte	0x32
 4352 0515 9F       		.byte	0x9f
 4353 0516 5A000000 		.4byte	.LVL68
 4354 051a 5E000000 		.4byte	.LVL70
 4355 051e 0200     		.2byte	0x2
 4356 0520 33       		.byte	0x33
 4357 0521 9F       		.byte	0x9f
 4358 0522 5E000000 		.4byte	.LVL70
 4359 0526 60000000 		.4byte	.LVL71
 4360 052a 0200     		.2byte	0x2
 4361 052c 32       		.byte	0x32
 4362 052d 9F       		.byte	0x9f
 4363 052e 60000000 		.4byte	.LVL71
 4364 0532 74000000 		.4byte	.LFE140
 4365 0536 0100     		.2byte	0x1
 4366 0538 50       		.byte	0x50
 4367 0539 00000000 		.4byte	0
 4368 053d 00000000 		.4byte	0
 4369              	.LLST22:
 4370 0541 00000000 		.4byte	.LVL72
 4371 0545 7C000000 		.4byte	.LVL76
 4372 0549 0100     		.2byte	0x1
 4373 054b 50       		.byte	0x50
 4374 054c 7C000000 		.4byte	.LVL76
 4375 0550 94000000 		.4byte	.LFE141
 4376 0554 0400     		.2byte	0x4
 4377 0556 F3       		.byte	0xf3
 4378 0557 01       		.uleb128 0x1
 4379 0558 50       		.byte	0x50
 4380 0559 9F       		.byte	0x9f
 4381 055a 00000000 		.4byte	0
 4382 055e 00000000 		.4byte	0
 4383              	.LLST23:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 140


 4384 0562 00000000 		.4byte	.LVL72
 4385 0566 4A000000 		.4byte	.LVL73
 4386 056a 0200     		.2byte	0x2
 4387 056c 30       		.byte	0x30
 4388 056d 9F       		.byte	0x9f
 4389 056e 4A000000 		.4byte	.LVL73
 4390 0572 78000000 		.4byte	.LVL74
 4391 0576 0100     		.2byte	0x1
 4392 0578 52       		.byte	0x52
 4393 0579 78000000 		.4byte	.LVL74
 4394 057d 7A000000 		.4byte	.LVL75
 4395 0581 0200     		.2byte	0x2
 4396 0583 30       		.byte	0x30
 4397 0584 9F       		.byte	0x9f
 4398 0585 7A000000 		.4byte	.LVL75
 4399 0589 94000000 		.4byte	.LFE141
 4400 058d 0100     		.2byte	0x1
 4401 058f 52       		.byte	0x52
 4402 0590 00000000 		.4byte	0
 4403 0594 00000000 		.4byte	0
 4404              	.LLST24:
 4405 0598 00000000 		.4byte	.LVL77
 4406 059c 12000000 		.4byte	.LVL78
 4407 05a0 0300     		.2byte	0x3
 4408 05a2 08       		.byte	0x8
 4409 05a3 7A       		.byte	0x7a
 4410 05a4 9F       		.byte	0x9f
 4411 05a5 00000000 		.4byte	0
 4412 05a9 00000000 		.4byte	0
 4413              	.LLST25:
 4414 05ad 26000000 		.4byte	.LVL80
 4415 05b1 2E000000 		.4byte	.LVL81
 4416 05b5 0300     		.2byte	0x3
 4417 05b7 08       		.byte	0x8
 4418 05b8 7A       		.byte	0x7a
 4419 05b9 9F       		.byte	0x9f
 4420 05ba 00000000 		.4byte	0
 4421 05be 00000000 		.4byte	0
 4422              	.LLST26:
 4423 05c2 02000000 		.4byte	.LVL82
 4424 05c6 14000000 		.4byte	.LVL83
 4425 05ca 0300     		.2byte	0x3
 4426 05cc 08       		.byte	0x8
 4427 05cd 7A       		.byte	0x7a
 4428 05ce 9F       		.byte	0x9f
 4429 05cf 00000000 		.4byte	0
 4430 05d3 00000000 		.4byte	0
 4431              	.LLST27:
 4432 05d7 1C000000 		.4byte	.LVL85
 4433 05db 1E000000 		.4byte	.LVL86
 4434 05df 0300     		.2byte	0x3
 4435 05e1 08       		.byte	0x8
 4436 05e2 7A       		.byte	0x7a
 4437 05e3 9F       		.byte	0x9f
 4438 05e4 00000000 		.4byte	0
 4439 05e8 00000000 		.4byte	0
 4440              	.LLST28:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 141


 4441 05ec 00000000 		.4byte	.LVL87
 4442 05f0 12000000 		.4byte	.LVL88
 4443 05f4 0300     		.2byte	0x3
 4444 05f6 08       		.byte	0x8
 4445 05f7 7A       		.byte	0x7a
 4446 05f8 9F       		.byte	0x9f
 4447 05f9 00000000 		.4byte	0
 4448 05fd 00000000 		.4byte	0
 4449              	.LLST29:
 4450 0601 22000000 		.4byte	.LVL89
 4451 0605 24000000 		.4byte	.LVL90
 4452 0609 0300     		.2byte	0x3
 4453 060b 08       		.byte	0x8
 4454 060c 7A       		.byte	0x7a
 4455 060d 9F       		.byte	0x9f
 4456 060e 00000000 		.4byte	0
 4457 0612 00000000 		.4byte	0
 4458              	.LLST30:
 4459 0616 00000000 		.4byte	.LVL91
 4460 061a 12000000 		.4byte	.LVL92
 4461 061e 0300     		.2byte	0x3
 4462 0620 08       		.byte	0x8
 4463 0621 7A       		.byte	0x7a
 4464 0622 9F       		.byte	0x9f
 4465 0623 00000000 		.4byte	0
 4466 0627 00000000 		.4byte	0
 4467              	.LLST31:
 4468 062b 22000000 		.4byte	.LVL93
 4469 062f 24000000 		.4byte	.LVL94
 4470 0633 0300     		.2byte	0x3
 4471 0635 08       		.byte	0x8
 4472 0636 7A       		.byte	0x7a
 4473 0637 9F       		.byte	0x9f
 4474 0638 00000000 		.4byte	0
 4475 063c 00000000 		.4byte	0
 4476              		.section	.debug_aranges,"",%progbits
 4477 0000 7C000000 		.4byte	0x7c
 4478 0004 0200     		.2byte	0x2
 4479 0006 00000000 		.4byte	.Ldebug_info0
 4480 000a 04       		.byte	0x4
 4481 000b 00       		.byte	0
 4482 000c 0000     		.2byte	0
 4483 000e 0000     		.2byte	0
 4484 0010 00000000 		.4byte	.LFB135
 4485 0014 E8000000 		.4byte	.LFE135-.LFB135
 4486 0018 00000000 		.4byte	.LFB136
 4487 001c EC000000 		.4byte	.LFE136-.LFB136
 4488 0020 00000000 		.4byte	.LFB137
 4489 0024 A4000000 		.4byte	.LFE137-.LFB137
 4490 0028 00000000 		.4byte	.LFB138
 4491 002c 80000000 		.4byte	.LFE138-.LFB138
 4492 0030 00000000 		.4byte	.LFB139
 4493 0034 54000000 		.4byte	.LFE139-.LFB139
 4494 0038 00000000 		.4byte	.LFB140
 4495 003c 74000000 		.4byte	.LFE140-.LFB140
 4496 0040 00000000 		.4byte	.LFB141
 4497 0044 94000000 		.4byte	.LFE141-.LFB141
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 142


 4498 0048 00000000 		.4byte	.LFB142
 4499 004c 3C000000 		.4byte	.LFE142-.LFB142
 4500 0050 00000000 		.4byte	.LFB143
 4501 0054 2C000000 		.4byte	.LFE143-.LFB143
 4502 0058 00000000 		.4byte	.LFB144
 4503 005c 0C000000 		.4byte	.LFE144-.LFB144
 4504 0060 00000000 		.4byte	.LFB145
 4505 0064 0C000000 		.4byte	.LFE145-.LFB145
 4506 0068 00000000 		.4byte	.LFB146
 4507 006c 34000000 		.4byte	.LFE146-.LFB146
 4508 0070 00000000 		.4byte	.LFB147
 4509 0074 34000000 		.4byte	.LFE147-.LFB147
 4510 0078 00000000 		.4byte	0
 4511 007c 00000000 		.4byte	0
 4512              		.section	.debug_ranges,"",%progbits
 4513              	.Ldebug_ranges0:
 4514 0000 00000000 		.4byte	.LFB135
 4515 0004 E8000000 		.4byte	.LFE135
 4516 0008 00000000 		.4byte	.LFB136
 4517 000c EC000000 		.4byte	.LFE136
 4518 0010 00000000 		.4byte	.LFB137
 4519 0014 A4000000 		.4byte	.LFE137
 4520 0018 00000000 		.4byte	.LFB138
 4521 001c 80000000 		.4byte	.LFE138
 4522 0020 00000000 		.4byte	.LFB139
 4523 0024 54000000 		.4byte	.LFE139
 4524 0028 00000000 		.4byte	.LFB140
 4525 002c 74000000 		.4byte	.LFE140
 4526 0030 00000000 		.4byte	.LFB141
 4527 0034 94000000 		.4byte	.LFE141
 4528 0038 00000000 		.4byte	.LFB142
 4529 003c 3C000000 		.4byte	.LFE142
 4530 0040 00000000 		.4byte	.LFB143
 4531 0044 2C000000 		.4byte	.LFE143
 4532 0048 00000000 		.4byte	.LFB144
 4533 004c 0C000000 		.4byte	.LFE144
 4534 0050 00000000 		.4byte	.LFB145
 4535 0054 0C000000 		.4byte	.LFE145
 4536 0058 00000000 		.4byte	.LFB146
 4537 005c 34000000 		.4byte	.LFE146
 4538 0060 00000000 		.4byte	.LFB147
 4539 0064 34000000 		.4byte	.LFE147
 4540 0068 00000000 		.4byte	0
 4541 006c 00000000 		.4byte	0
 4542              		.section	.debug_line,"",%progbits
 4543              	.Ldebug_line0:
 4544 0000 C6040000 		.section	.debug_str,"MS",%progbits,1
 4544      02005802 
 4544      00000201 
 4544      FB0E0D00 
 4544      01010101 
 4545              	.LASF236:
 4546 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 4546      6843746C 
 4546      4D61696E 
 4546      57733146 
 4546      72657100 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 143


 4547              	.LASF315:
 4548 0014 4932435F 		.ascii	"I2C_state\000"
 4548      73746174 
 4548      6500
 4549              	.LASF310:
 4550 001e 4932435F 		.ascii	"I2C_MasterGetWriteBufSize\000"
 4550      4D617374 
 4550      65724765 
 4550      74577269 
 4550      74654275 
 4551              	.LASF321:
 4552 0038 4932435F 		.ascii	"I2C_mstrWrBufPtr\000"
 4552      6D737472 
 4552      57724275 
 4552      66507472 
 4552      00
 4553              	.LASF123:
 4554 0049 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4554      6D5F315F 
 4554      696E7465 
 4554      72727570 
 4554      74735F31 
 4555              	.LASF314:
 4556 0064 63795F64 		.ascii	"cy_device\000"
 4556      65766963 
 4556      6500
 4557              	.LASF142:
 4558 006e 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4558      696E7465 
 4558      72727570 
 4558      74735F31 
 4558      305F4952 
 4559              	.LASF263:
 4560 0085 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4560      73436D30 
 4560      436C6F63 
 4560      6B43746C 
 4560      4F666673 
 4561              	.LASF67:
 4562 009c 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4562      735F696E 
 4562      74657272 
 4562      75707473 
 4562      5F647730 
 4563              	.LASF280:
 4564 00b8 63686172 		.ascii	"char\000"
 4564      00
 4565              	.LASF36:
 4566 00bd 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4566      735F696E 
 4566      74657272 
 4566      75707473 
 4566      5F697063 
 4567              	.LASF54:
 4568 00d9 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4568      335F696E 
 4568      74657272 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 144


 4568      7570745F 
 4568      4952516E 
 4569              	.LASF84:
 4570 00ee 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4570      735F696E 
 4570      74657272 
 4570      75707473 
 4570      5F647731 
 4571              	.LASF296:
 4572 010a 72644461 		.ascii	"rdData\000"
 4572      746100
 4573              	.LASF90:
 4574 0111 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4574      735F696E 
 4574      74657272 
 4574      75707473 
 4574      5F647731 
 4575              	.LASF195:
 4576 012e 70657269 		.ascii	"periBase\000"
 4576      42617365 
 4576      00
 4577              	.LASF62:
 4578 0137 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4578      735F696E 
 4578      74657272 
 4578      75707473 
 4578      5F647730 
 4579              	.LASF271:
 4580 0153 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4580      73436D30 
 4580      4E6D6943 
 4580      746C4F66 
 4580      66736574 
 4581              	.LASF241:
 4582 0168 64774368 		.ascii	"dwChSize\000"
 4582      53697A65 
 4582      00
 4583              	.LASF172:
 4584 0171 756E7369 		.ascii	"unsigned int\000"
 4584      676E6564 
 4584      20696E74 
 4584      00
 4585              	.LASF46:
 4586 017e 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4586      735F696E 
 4586      74657272 
 4586      75707473 
 4586      5F697063 
 4587              	.LASF223:
 4588 019b 736D6966 		.ascii	"smifDeviceNr\000"
 4588      44657669 
 4588      63654E72 
 4588      00
 4589              	.LASF253:
 4590 01a8 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4590      44697643 
 4590      6D645061 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 145


 4590      54797065 
 4590      53656C50 
 4591              	.LASF303:
 4592 01bf 74686542 		.ascii	"theByte\000"
 4592      79746500 
 4593              	.LASF115:
 4594 01c7 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4594      6D5F315F 
 4594      696E7465 
 4594      72727570 
 4594      74735F37 
 4595              	.LASF305:
 4596 01e1 61636B6E 		.ascii	"acknNak\000"
 4596      4E616B00 
 4597              	.LASF292:
 4598 01e9 77724461 		.ascii	"wrData\000"
 4598      746100
 4599              	.LASF166:
 4600 01f0 5F5F696E 		.ascii	"__int32_t\000"
 4600      7433325F 
 4600      7400
 4601              	.LASF33:
 4602 01fa 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4602      5F696E74 
 4602      65727275 
 4602      70745F63 
 4602      7462735F 
 4603              	.LASF219:
 4604 0213 73727373 		.ascii	"srssNumClkpath\000"
 4604      4E756D43 
 4604      6C6B7061 
 4604      746800
 4605              	.LASF308:
 4606 0222 4932435F 		.ascii	"I2C_MasterClearStatus\000"
 4606      4D617374 
 4606      6572436C 
 4606      65617253 
 4606      74617475 
 4607              	.LASF193:
 4608 0238 63707573 		.ascii	"cpussBase\000"
 4608      73426173 
 4608      6500
 4609              	.LASF284:
 4610 0242 72656738 		.ascii	"reg8\000"
 4610      00
 4611              	.LASF217:
 4612 0247 63707573 		.ascii	"cpussFmIrq\000"
 4612      73466D49 
 4612      727100
 4613              	.LASF30:
 4614 0252 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4614      5F696E74 
 4614      65727275 
 4614      70745F6D 
 4614      63776474 
 4615              	.LASF285:
 4616 026e 5F5F4953 		.ascii	"__ISB\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 146


 4616      4200
 4617              	.LASF12:
 4618 0274 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4618      5F696E74 
 4618      65727275 
 4618      7074735F 
 4618      6770696F 
 4619              	.LASF218:
 4620 0290 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4620      734E6F74 
 4620      436F6E6E 
 4620      65637465 
 4620      64497271 
 4621              	.LASF322:
 4622 02a5 4932435F 		.ascii	"I2C_mstrWrBufSize\000"
 4622      6D737472 
 4622      57724275 
 4622      6653697A 
 4622      6500
 4623              	.LASF158:
 4624 02b7 73686F72 		.ascii	"short int\000"
 4624      7420696E 
 4624      7400
 4625              	.LASF25:
 4626 02c1 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4626      5F696E74 
 4626      65727275 
 4626      70745F67 
 4626      70696F5F 
 4627              	.LASF129:
 4628 02da 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4628      6D5F315F 
 4628      696E7465 
 4628      72727570 
 4628      74735F32 
 4629              	.LASF146:
 4630 02f5 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4630      696E7465 
 4630      72727570 
 4630      74735F31 
 4630      345F4952 
 4631              	.LASF249:
 4632 030c 70657269 		.ascii	"periTrGrSize\000"
 4632      54724772 
 4632      53697A65 
 4632      00
 4633              	.LASF107:
 4634 0319 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4634      6D5F305F 
 4634      696E7465 
 4634      72727570 
 4634      74735F37 
 4635              	.LASF286:
 4636 0333 5F5F4453 		.ascii	"__DSB\000"
 4636      4200
 4637              	.LASF252:
 4638 0339 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 147


 4638      44697643 
 4638      6D645061 
 4638      44697653 
 4638      656C506F 
 4639              	.LASF229:
 4640 034f 63727970 		.ascii	"cryptoMemSize\000"
 4640      746F4D65 
 4640      6D53697A 
 4640      6500
 4641              	.LASF293:
 4642 035d 6D6F6465 		.ascii	"mode\000"
 4642      00
 4643              	.LASF275:
 4644 0362 63707573 		.ascii	"cpussRam1Ctl0\000"
 4644      7352616D 
 4644      3143746C 
 4644      3000
 4645              	.LASF76:
 4646 0370 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4646      735F696E 
 4646      74657272 
 4646      75707473 
 4646      5F647731 
 4647              	.LASF102:
 4648 038c 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4648      6D5F305F 
 4648      696E7465 
 4648      72727570 
 4648      74735F32 
 4649              	.LASF8:
 4650 03a6 50656E64 		.ascii	"PendSV_IRQn\000"
 4650      53565F49 
 4650      52516E00 
 4651              	.LASF324:
 4652 03b2 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4652      43313120 
 4652      352E342E 
 4652      31203230 
 4652      31363036 
 4653 03e5 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4653      20726576 
 4653      6973696F 
 4653      6E203233 
 4653      37373135 
 4654 0418 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4654      70202D6D 
 4654      6670753D 
 4654      66707634 
 4654      2D73702D 
 4655 044b 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4655      6F6E7320 
 4655      2D666661 
 4655      742D6C74 
 4655      6F2D6F62 
 4656              	.LASF211:
 4657 0465 70726F74 		.ascii	"protVersion\000"
 4657      56657273 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 148


 4657      696F6E00 
 4658              	.LASF174:
 4659 0471 696E7431 		.ascii	"int16_t\000"
 4659      365F7400 
 4660              	.LASF251:
 4661 0479 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4661      44697643 
 4661      6D645479 
 4661      70655365 
 4661      6C506F73 
 4662              	.LASF268:
 4663 048e 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4663      73547269 
 4663      6D52616D 
 4663      43746C4F 
 4663      66667365 
 4664              	.LASF139:
 4665 04a4 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4665      696E7465 
 4665      72727570 
 4665      74735F37 
 4665      5F495251 
 4666              	.LASF28:
 4667 04ba 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4667      385F696E 
 4667      74657272 
 4667      7570745F 
 4667      4952516E 
 4668              	.LASF3:
 4669 04cf 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4669      72794D61 
 4669      6E616765 
 4669      6D656E74 
 4669      5F495251 
 4670              	.LASF294:
 4671 04e5 4932435F 		.ascii	"I2C_MasterWriteBuf\000"
 4671      4D617374 
 4671      65725772 
 4671      69746542 
 4671      756600
 4672              	.LASF159:
 4673 04f8 7369676E 		.ascii	"signed char\000"
 4673      65642063 
 4673      68617200 
 4674              	.LASF301:
 4675 0504 4932435F 		.ascii	"I2C_MasterSendStop\000"
 4675      4D617374 
 4675      65725365 
 4675      6E645374 
 4675      6F7000
 4676              	.LASF134:
 4677 0517 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4677      696E7465 
 4677      72727570 
 4677      74735F32 
 4677      5F495251 
 4678              	.LASF177:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 149


 4679 052d 75696E74 		.ascii	"uint32_t\000"
 4679      33325F74 
 4679      00
 4680              	.LASF120:
 4681 0536 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4681      6D5F315F 
 4681      696E7465 
 4681      72727570 
 4681      74735F31 
 4682              	.LASF17:
 4683 0551 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4683      5F696E74 
 4683      65727275 
 4683      7074735F 
 4683      6770696F 
 4684              	.LASF23:
 4685 056d 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4685      5F696E74 
 4685      65727275 
 4685      7074735F 
 4685      6770696F 
 4686              	.LASF147:
 4687 058a 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4687      696E7465 
 4687      72727570 
 4687      74735F31 
 4687      355F4952 
 4688              	.LASF261:
 4689 05a1 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4689      50727443 
 4689      66674F75 
 4689      744F6666 
 4689      73657400 
 4690              	.LASF178:
 4691 05b5 49534552 		.ascii	"ISER\000"
 4691      00
 4692              	.LASF97:
 4693 05ba 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4693      735F696E 
 4693      74657272 
 4693      75707473 
 4693      5F636D30 
 4694              	.LASF281:
 4695 05da 666C6F61 		.ascii	"float\000"
 4695      7400
 4696              	.LASF204:
 4697 05e0 63727970 		.ascii	"cryptoVersion\000"
 4697      746F5665 
 4697      7273696F 
 4697      6E00
 4698              	.LASF233:
 4699 05ee 666C6173 		.ascii	"flashProgramDelay\000"
 4699      6850726F 
 4699      6772616D 
 4699      44656C61 
 4699      7900
 4700              	.LASF55:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 150


 4701 0600 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4701      345F696E 
 4701      74657272 
 4701      7570745F 
 4701      4952516E 
 4702              	.LASF181:
 4703 0615 52534552 		.ascii	"RSERVED1\000"
 4703      56454431 
 4703      00
 4704              	.LASF194:
 4705 061e 666C6173 		.ascii	"flashcBase\000"
 4705      68634261 
 4705      736500
 4706              	.LASF81:
 4707 0629 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4707      735F696E 
 4707      74657272 
 4707      75707473 
 4707      5F647731 
 4708              	.LASF260:
 4709 0645 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4709      50727443 
 4709      6667496E 
 4709      4F666673 
 4709      657400
 4710              	.LASF87:
 4711 0658 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4711      735F696E 
 4711      74657272 
 4711      75707473 
 4711      5F647731 
 4712              	.LASF154:
 4713 0675 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4713      696E7465 
 4713      72727570 
 4713      745F6D65 
 4713      645F4952 
 4714              	.LASF232:
 4715 068c 666C6173 		.ascii	"flashWriteDelay\000"
 4715      68577269 
 4715      74654465 
 4715      6C617900 
 4716              	.LASF171:
 4717 069c 6C6F6E67 		.ascii	"long long unsigned int\000"
 4717      206C6F6E 
 4717      6720756E 
 4717      7369676E 
 4717      65642069 
 4718              	.LASF257:
 4719 06b3 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4719      44697632 
 4719      345F3543 
 4719      746C4F66 
 4719      66736574 
 4720              	.LASF262:
 4721 06c8 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4721      50727443 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 151


 4721      66675369 
 4721      6F4F6666 
 4721      73657400 
 4722              	.LASF48:
 4723 06dc 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4723      735F696E 
 4723      74657272 
 4723      75707473 
 4723      5F697063 
 4724              	.LASF216:
 4725 06f9 63707573 		.ascii	"cpussIpc0Irq\000"
 4725      73497063 
 4725      30497271 
 4725      00
 4726              	.LASF31:
 4727 0706 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4727      5F696E74 
 4727      65727275 
 4727      70745F62 
 4727      61636B75 
 4728              	.LASF117:
 4729 0721 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4729      6D5F315F 
 4729      696E7465 
 4729      72727570 
 4729      74735F39 
 4730              	.LASF164:
 4731 073b 5F5F7569 		.ascii	"__uint16_t\000"
 4731      6E743136 
 4731      5F7400
 4732              	.LASF6:
 4733 0746 53564361 		.ascii	"SVCall_IRQn\000"
 4733      6C6C5F49 
 4733      52516E00 
 4734              	.LASF51:
 4735 0752 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4735      305F696E 
 4735      74657272 
 4735      7570745F 
 4735      4952516E 
 4736              	.LASF73:
 4737 0767 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4737      735F696E 
 4737      74657272 
 4737      75707473 
 4737      5F647730 
 4738              	.LASF112:
 4739 0784 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4739      6D5F315F 
 4739      696E7465 
 4739      72727570 
 4739      74735F34 
 4740              	.LASF59:
 4741 079e 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4741      696E7465 
 4741      72727570 
 4741      745F4952 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 152


 4741      516E00
 4742              	.LASF151:
 4743 07b1 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4743      696C655F 
 4743      696E7465 
 4743      72727570 
 4743      745F4952 
 4744              	.LASF21:
 4745 07c8 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4745      5F696E74 
 4745      65727275 
 4745      7074735F 
 4745      6770696F 
 4746              	.LASF43:
 4747 07e5 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4747      735F696E 
 4747      74657272 
 4747      75707473 
 4747      5F697063 
 4748              	.LASF92:
 4749 0801 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4749      735F696E 
 4749      74657272 
 4749      75707473 
 4749      5F666175 
 4750              	.LASF96:
 4751 081f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4751      735F696E 
 4751      74657272 
 4751      75707473 
 4751      5F636D30 
 4752              	.LASF238:
 4753 083f 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4753      6843746C 
 4753      4D61696E 
 4753      57733346 
 4753      72657100 
 4754              	.LASF298:
 4755 0853 4932435F 		.ascii	"I2C_MasterSendStart\000"
 4755      4D617374 
 4755      65725365 
 4755      6E645374 
 4755      61727400 
 4756              	.LASF220:
 4757 0867 73727373 		.ascii	"srssNumPll\000"
 4757      4E756D50 
 4757      6C6C00
 4758              	.LASF143:
 4759 0872 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4759      696E7465 
 4759      72727570 
 4759      74735F31 
 4759      315F4952 
 4760              	.LASF37:
 4761 0889 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4761      735F696E 
 4761      74657272 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 153


 4761      75707473 
 4761      5F697063 
 4762              	.LASF104:
 4763 08a5 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4763      6D5F305F 
 4763      696E7465 
 4763      72727570 
 4763      74735F34 
 4764              	.LASF231:
 4765 08bf 666C6173 		.ascii	"flashPipeRequired\000"
 4765      68506970 
 4765      65526571 
 4765      75697265 
 4765      6400
 4766              	.LASF246:
 4767 08d1 70657269 		.ascii	"periTrCmdOffset\000"
 4767      5472436D 
 4767      644F6666 
 4767      73657400 
 4768              	.LASF221:
 4769 08e1 73727373 		.ascii	"srssNumHfroot\000"
 4769      4E756D48 
 4769      66726F6F 
 4769      7400
 4770              	.LASF100:
 4771 08ef 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4771      6D5F305F 
 4771      696E7465 
 4771      72727570 
 4771      74735F30 
 4772              	.LASF235:
 4773 0909 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4773      6843746C 
 4773      4D61696E 
 4773      57733046 
 4773      72657100 
 4774              	.LASF149:
 4775 091d 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4775      6F73735F 
 4775      696E7465 
 4775      72727570 
 4775      745F6932 
 4776              	.LASF199:
 4777 0938 6770696F 		.ascii	"gpioBase\000"
 4777      42617365 
 4777      00
 4778              	.LASF156:
 4779 0941 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4779      5F696E74 
 4779      65727275 
 4779      70745F64 
 4779      6163735F 
 4780              	.LASF109:
 4781 095a 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4781      6D5F315F 
 4781      696E7465 
 4781      72727570 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 154


 4781      74735F31 
 4782              	.LASF136:
 4783 0974 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4783      696E7465 
 4783      72727570 
 4783      74735F34 
 4783      5F495251 
 4784              	.LASF150:
 4785 098a 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4785      6F73735F 
 4785      696E7465 
 4785      72727570 
 4785      745F7064 
 4786              	.LASF70:
 4787 09a5 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4787      735F696E 
 4787      74657272 
 4787      75707473 
 4787      5F647730 
 4788              	.LASF122:
 4789 09c2 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4789      6D5F315F 
 4789      696E7465 
 4789      72727570 
 4789      74735F31 
 4790              	.LASF19:
 4791 09dd 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4791      5F696E74 
 4791      65727275 
 4791      7074735F 
 4791      6770696F 
 4792              	.LASF270:
 4793 09f9 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4793      73537973 
 4793      5469636B 
 4793      43746C4F 
 4793      66667365 
 4794              	.LASF300:
 4795 0a0f 4932435F 		.ascii	"I2C_MasterSendRestart\000"
 4795      4D617374 
 4795      65725365 
 4795      6E645265 
 4795      73746172 
 4796              	.LASF295:
 4797 0a25 4932435F 		.ascii	"I2C_MasterReadBuf\000"
 4797      4D617374 
 4797      65725265 
 4797      61644275 
 4797      6600
 4798              	.LASF244:
 4799 0a37 64775374 		.ascii	"dwStatusChIdxPos\000"
 4799      61747573 
 4799      43684964 
 4799      78506F73 
 4799      00
 4800              	.LASF66:
 4801 0a48 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 155


 4801      735F696E 
 4801      74657272 
 4801      75707473 
 4801      5F647730 
 4802              	.LASF14:
 4803 0a64 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4803      5F696E74 
 4803      65727275 
 4803      7074735F 
 4803      6770696F 
 4804              	.LASF20:
 4805 0a80 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4805      5F696E74 
 4805      65727275 
 4805      7074735F 
 4805      6770696F 
 4806              	.LASF75:
 4807 0a9d 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4807      735F696E 
 4807      74657272 
 4807      75707473 
 4807      5F647730 
 4808              	.LASF32:
 4809 0aba 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4809      5F696E74 
 4809      65727275 
 4809      70745F49 
 4809      52516E00 
 4810              	.LASF215:
 4811 0ace 63707573 		.ascii	"cpussFlashPaSize\000"
 4811      73466C61 
 4811      73685061 
 4811      53697A65 
 4811      00
 4812              	.LASF83:
 4813 0adf 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4813      735F696E 
 4813      74657272 
 4813      75707473 
 4813      5F647731 
 4814              	.LASF89:
 4815 0afb 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4815      735F696E 
 4815      74657272 
 4815      75707473 
 4815      5F647731 
 4816              	.LASF61:
 4817 0b18 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4817      735F696E 
 4817      74657272 
 4817      75707473 
 4817      5F647730 
 4818              	.LASF256:
 4819 0b34 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4819      44697631 
 4819      365F3543 
 4819      746C4F66 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 156


 4819      66736574 
 4820              	.LASF157:
 4821 0b49 756E636F 		.ascii	"unconnected_IRQn\000"
 4821      6E6E6563 
 4821      7465645F 
 4821      4952516E 
 4821      00
 4822              	.LASF78:
 4823 0b5a 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4823      735F696E 
 4823      74657272 
 4823      75707473 
 4823      5F647731 
 4824              	.LASF304:
 4825 0b76 4932435F 		.ascii	"I2C_MasterReadByte\000"
 4825      4D617374 
 4825      65725265 
 4825      61644279 
 4825      746500
 4826              	.LASF227:
 4827 0b89 73797350 		.ascii	"sysPmSimoPresent\000"
 4827      6D53696D 
 4827      6F507265 
 4827      73656E74 
 4827      00
 4828              	.LASF155:
 4829 0b9a 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4829      696E7465 
 4829      72727570 
 4829      745F6C6F 
 4829      5F495251 
 4830              	.LASF306:
 4831 0bb0 4932435F 		.ascii	"I2C_MasterStatus\000"
 4831      4D617374 
 4831      65725374 
 4831      61747573 
 4831      00
 4832              	.LASF45:
 4833 0bc1 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4833      735F696E 
 4833      74657272 
 4833      75707473 
 4833      5F697063 
 4834              	.LASF95:
 4835 0bde 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4835      735F696E 
 4835      74657272 
 4835      7570745F 
 4835      666D5F49 
 4836              	.LASF114:
 4837 0bf6 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4837      6D5F315F 
 4837      696E7465 
 4837      72727570 
 4837      74735F36 
 4838              	.LASF318:
 4839 0c10 4932435F 		.ascii	"I2C_mstrRdBufPtr\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 157


 4839      6D737472 
 4839      52644275 
 4839      66507472 
 4839      00
 4840              	.LASF141:
 4841 0c21 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4841      696E7465 
 4841      72727570 
 4841      74735F39 
 4841      5F495251 
 4842              	.LASF245:
 4843 0c37 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4843      61747573 
 4843      43684964 
 4843      784D736B 
 4843      00
 4844              	.LASF145:
 4845 0c48 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4845      696E7465 
 4845      72727570 
 4845      74735F31 
 4845      335F4952 
 4846              	.LASF173:
 4847 0c5f 75696E74 		.ascii	"uint8_t\000"
 4847      385F7400 
 4848              	.LASF307:
 4849 0c67 73746174 		.ascii	"status\000"
 4849      757300
 4850              	.LASF160:
 4851 0c6e 4952516E 		.ascii	"IRQn_Type\000"
 4851      5F547970 
 4851      6500
 4852              	.LASF127:
 4853 0c78 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4853      6D5F315F 
 4853      696E7465 
 4853      72727570 
 4853      74735F31 
 4854              	.LASF226:
 4855 0c93 75646250 		.ascii	"udbPresent\000"
 4855      72657365 
 4855      6E7400
 4856              	.LASF250:
 4857 0c9e 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4857      44697643 
 4857      6D644469 
 4857      7653656C 
 4857      4D736B00 
 4858              	.LASF29:
 4859 0cb2 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4859      5F696E74 
 4859      65727275 
 4859      70745F6D 
 4859      63776474 
 4860              	.LASF125:
 4861 0cce 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4861      6D5F315F 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 158


 4861      696E7465 
 4861      72727570 
 4861      74735F31 
 4862              	.LASF258:
 4863 0ce9 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4863      50727449 
 4863      6E747243 
 4863      66674F66 
 4863      66736574 
 4864              	.LASF27:
 4865 0cfe 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4865      6D705F69 
 4865      6E746572 
 4865      72757074 
 4865      5F495251 
 4866              	.LASF40:
 4867 0d14 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4867      735F696E 
 4867      74657272 
 4867      75707473 
 4867      5F697063 
 4868              	.LASF274:
 4869 0d30 63707573 		.ascii	"cpussRam0Ctl0\000"
 4869      7352616D 
 4869      3043746C 
 4869      3000
 4870              	.LASF170:
 4871 0d3e 6C6F6E67 		.ascii	"long long int\000"
 4871      206C6F6E 
 4871      6720696E 
 4871      7400
 4872              	.LASF201:
 4873 0d4c 69706342 		.ascii	"ipcBase\000"
 4873      61736500 
 4874              	.LASF242:
 4875 0d54 64774368 		.ascii	"dwChCtlPrioPos\000"
 4875      43746C50 
 4875      72696F50 
 4875      6F7300
 4876              	.LASF202:
 4877 0d63 63727970 		.ascii	"cryptoBase\000"
 4877      746F4261 
 4877      736500
 4878              	.LASF326:
 4879 0d6e 433A5C55 		.ascii	"C:\\Users\\shizh\\Desktop\\ECMO\\ecmo_psoc6_ws\\CY8"
 4879      73657273 
 4879      5C736869 
 4879      7A685C44 
 4879      65736B74 
 4880 0d9b 4350524F 		.ascii	"CPROTO-063-BLE_Master.cydsn\000"
 4880      544F2D30 
 4880      36332D42 
 4880      4C455F4D 
 4880      61737465 
 4881              	.LASF35:
 4882 0db7 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4882      735F696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 159


 4882      74657272 
 4882      75707473 
 4882      5F697063 
 4883              	.LASF101:
 4884 0dd3 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4884      6D5F305F 
 4884      696E7465 
 4884      72727570 
 4884      74735F31 
 4885              	.LASF56:
 4886 0ded 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4886      355F696E 
 4886      74657272 
 4886      7570745F 
 4886      4952516E 
 4887              	.LASF50:
 4888 0e02 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4888      735F696E 
 4888      74657272 
 4888      75707473 
 4888      5F697063 
 4889              	.LASF163:
 4890 0e1f 5F5F696E 		.ascii	"__int16_t\000"
 4890      7431365F 
 4890      7400
 4891              	.LASF222:
 4892 0e29 70657269 		.ascii	"periClockNr\000"
 4892      436C6F63 
 4892      6B4E7200 
 4893              	.LASF198:
 4894 0e35 6873696F 		.ascii	"hsiomBase\000"
 4894      6D426173 
 4894      6500
 4895              	.LASF4:
 4896 0e3f 42757346 		.ascii	"BusFault_IRQn\000"
 4896      61756C74 
 4896      5F495251 
 4896      6E00
 4897              	.LASF319:
 4898 0e4d 4932435F 		.ascii	"I2C_mstrRdBufSize\000"
 4898      6D737472 
 4898      52644275 
 4898      6653697A 
 4898      6500
 4899              	.LASF264:
 4900 0e5f 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4900      73436D34 
 4900      436C6F63 
 4900      6B43746C 
 4900      4F666673 
 4901              	.LASF248:
 4902 0e76 70657269 		.ascii	"periTrGrOffset\000"
 4902      54724772 
 4902      4F666673 
 4902      657400
 4903              	.LASF133:
 4904 0e85 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 160


 4904      696E7465 
 4904      72727570 
 4904      74735F31 
 4904      5F495251 
 4905              	.LASF214:
 4906 0e9b 63707573 		.ascii	"cpussDwChNr\000"
 4906      73447743 
 4906      684E7200 
 4907              	.LASF312:
 4908 0ea7 4932435F 		.ascii	"I2C_MasterClearWriteBuf\000"
 4908      4D617374 
 4908      6572436C 
 4908      65617257 
 4908      72697465 
 4909              	.LASF153:
 4910 0ebf 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4910      696E7465 
 4910      72727570 
 4910      745F6869 
 4910      5F495251 
 4911              	.LASF52:
 4912 0ed5 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4912      315F696E 
 4912      74657272 
 4912      7570745F 
 4912      4952516E 
 4913              	.LASF119:
 4914 0eea 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4914      6D5F315F 
 4914      696E7465 
 4914      72727570 
 4914      74735F31 
 4915              	.LASF16:
 4916 0f05 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4916      5F696E74 
 4916      65727275 
 4916      7074735F 
 4916      6770696F 
 4917              	.LASF212:
 4918 0f21 63707573 		.ascii	"cpussIpcNr\000"
 4918      73497063 
 4918      4E7200
 4919              	.LASF265:
 4920 0f2c 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4920      73436D34 
 4920      53746174 
 4920      75734F66 
 4920      66736574 
 4921              	.LASF290:
 4922 0f41 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4922      49435F44 
 4922      69736162 
 4922      6C654952 
 4922      5100
 4923              	.LASF85:
 4924 0f53 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4924      735F696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 161


 4924      74657272 
 4924      75707473 
 4924      5F647731 
 4925              	.LASF69:
 4926 0f6f 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4926      735F696E 
 4926      74657272 
 4926      75707473 
 4926      5F647730 
 4927              	.LASF63:
 4928 0f8b 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4928      735F696E 
 4928      74657272 
 4928      75707473 
 4928      5F647730 
 4929              	.LASF276:
 4930 0fa7 63707573 		.ascii	"cpussRam2Ctl0\000"
 4930      7352616D 
 4930      3243746C 
 4930      3000
 4931              	.LASF11:
 4932 0fb5 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4932      5F696E74 
 4932      65727275 
 4932      7074735F 
 4932      6770696F 
 4933              	.LASF184:
 4934 0fd1 49435052 		.ascii	"ICPR\000"
 4934      00
 4935              	.LASF72:
 4936 0fd6 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4936      735F696E 
 4936      74657272 
 4936      75707473 
 4936      5F647730 
 4937              	.LASF80:
 4938 0ff3 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4938      735F696E 
 4938      74657272 
 4938      75707473 
 4938      5F647731 
 4939              	.LASF86:
 4940 100f 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4940      735F696E 
 4940      74657272 
 4940      75707473 
 4940      5F647731 
 4941              	.LASF106:
 4942 102c 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4942      6D5F305F 
 4942      696E7465 
 4942      72727570 
 4942      74735F36 
 4943              	.LASF255:
 4944 1046 70657269 		.ascii	"periDiv16CtlOffset\000"
 4944      44697631 
 4944      3643746C 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 162


 4944      4F666673 
 4944      657400
 4945              	.LASF302:
 4946 1059 4932435F 		.ascii	"I2C_MasterWriteByte\000"
 4946      4D617374 
 4946      65725772 
 4946      69746542 
 4946      79746500 
 4947              	.LASF116:
 4948 106d 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4948      6D5F315F 
 4948      696E7465 
 4948      72727570 
 4948      74735F38 
 4949              	.LASF165:
 4950 1087 73686F72 		.ascii	"short unsigned int\000"
 4950      7420756E 
 4950      7369676E 
 4950      65642069 
 4950      6E7400
 4951              	.LASF192:
 4952 109a 6C6F6E67 		.ascii	"long double\000"
 4952      20646F75 
 4952      626C6500 
 4953              	.LASF175:
 4954 10a6 75696E74 		.ascii	"uint16_t\000"
 4954      31365F74 
 4954      00
 4955              	.LASF289:
 4956 10af 4952516E 		.ascii	"IRQn\000"
 4956      00
 4957              	.LASF247:
 4958 10b4 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4958      5472436D 
 4958      64477253 
 4958      656C4D73 
 4958      6B00
 4959              	.LASF99:
 4960 10c6 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4960      735F696E 
 4960      74657272 
 4960      75707473 
 4960      5F636D34 
 4961              	.LASF111:
 4962 10e6 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4962      6D5F315F 
 4962      696E7465 
 4962      72727570 
 4962      74735F33 
 4963              	.LASF138:
 4964 1100 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4964      696E7465 
 4964      72727570 
 4964      74735F36 
 4964      5F495251 
 4965              	.LASF189:
 4966 1116 53544952 		.ascii	"STIR\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 163


 4966      00
 4967              	.LASF205:
 4968 111b 64775665 		.ascii	"dwVersion\000"
 4968      7273696F 
 4968      6E00
 4969              	.LASF124:
 4970 1125 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 4970      6D5F315F 
 4970      696E7465 
 4970      72727570 
 4970      74735F31 
 4971              	.LASF42:
 4972 1140 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4972      735F696E 
 4972      74657272 
 4972      75707473 
 4972      5F697063 
 4973              	.LASF137:
 4974 115c 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4974      696E7465 
 4974      72727570 
 4974      74735F35 
 4974      5F495251 
 4975              	.LASF190:
 4976 1172 73697A65 		.ascii	"sizetype\000"
 4976      74797065 
 4976      00
 4977              	.LASF320:
 4978 117b 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 4978      6D737472 
 4978      52644275 
 4978      66496E64 
 4978      657800
 4979              	.LASF272:
 4980 118e 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4980      73436D34 
 4980      4E6D6943 
 4980      746C4F66 
 4980      66736574 
 4981              	.LASF179:
 4982 11a3 52455345 		.ascii	"RESERVED0\000"
 4982      52564544 
 4982      3000
 4983              	.LASF254:
 4984 11ad 70657269 		.ascii	"periDiv8CtlOffset\000"
 4984      44697638 
 4984      43746C4F 
 4984      66667365 
 4984      7400
 4985              	.LASF183:
 4986 11bf 52455345 		.ascii	"RESERVED2\000"
 4986      52564544 
 4986      3200
 4987              	.LASF185:
 4988 11c9 52455345 		.ascii	"RESERVED3\000"
 4988      52564544 
 4988      3300
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 164


 4989              	.LASF187:
 4990 11d3 52455345 		.ascii	"RESERVED4\000"
 4990      52564544 
 4990      3400
 4991              	.LASF188:
 4992 11dd 52455345 		.ascii	"RESERVED5\000"
 4992      52564544 
 4992      3500
 4993              	.LASF22:
 4994 11e7 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4994      5F696E74 
 4994      65727275 
 4994      7074735F 
 4994      6770696F 
 4995              	.LASF34:
 4996 1204 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4996      735F696E 
 4996      74657272 
 4996      7570745F 
 4996      4952516E 
 4997              	.LASF167:
 4998 1219 6C6F6E67 		.ascii	"long int\000"
 4998      20696E74 
 4998      00
 4999              	.LASF91:
 5000 1222 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5000      735F696E 
 5000      74657272 
 5000      75707473 
 5000      5F647731 
 5001              	.LASF203:
 5002 123f 63707573 		.ascii	"cpussVersion\000"
 5002      73566572 
 5002      73696F6E 
 5002      00
 5003              	.LASF313:
 5004 124c 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5004      52784275 
 5004      66666572 
 5004      00
 5005              	.LASF207:
 5006 1259 6770696F 		.ascii	"gpioVersion\000"
 5006      56657273 
 5006      696F6E00 
 5007              	.LASF1:
 5008 1265 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5008      61736B61 
 5008      626C6549 
 5008      6E745F49 
 5008      52516E00 
 5009              	.LASF128:
 5010 1279 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5010      6D5F315F 
 5010      696E7465 
 5010      72727570 
 5010      74735F32 
 5011              	.LASF206:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 165


 5012 1294 666C6173 		.ascii	"flashcVersion\000"
 5012      68635665 
 5012      7273696F 
 5012      6E00
 5013              	.LASF228:
 5014 12a2 70726F74 		.ascii	"protBusMasterMask\000"
 5014      4275734D 
 5014      61737465 
 5014      724D6173 
 5014      6B00
 5015              	.LASF197:
 5016 12b4 70726F74 		.ascii	"protBase\000"
 5016      42617365 
 5016      00
 5017              	.LASF57:
 5018 12bd 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5018      365F696E 
 5018      74657272 
 5018      7570745F 
 5018      4952516E 
 5019              	.LASF47:
 5020 12d2 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5020      735F696E 
 5020      74657272 
 5020      75707473 
 5020      5F697063 
 5021              	.LASF24:
 5022 12ef 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5022      5F696E74 
 5022      65727275 
 5022      7074735F 
 5022      6770696F 
 5023              	.LASF41:
 5024 130c 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5024      735F696E 
 5024      74657272 
 5024      75707473 
 5024      5F697063 
 5025              	.LASF88:
 5026 1328 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5026      735F696E 
 5026      74657272 
 5026      75707473 
 5026      5F647731 
 5027              	.LASF18:
 5028 1345 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5028      5F696E74 
 5028      65727275 
 5028      7074735F 
 5028      6770696F 
 5029              	.LASF311:
 5030 1361 4932435F 		.ascii	"I2C_MasterClearReadBuf\000"
 5030      4D617374 
 5030      6572436C 
 5030      65617252 
 5030      65616442 
 5031              	.LASF267:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 166


 5032 1378 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5032      73436D34 
 5032      50777243 
 5032      746C4F66 
 5032      66736574 
 5033              	.LASF152:
 5034 138d 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 5034      5F696E74 
 5034      65727275 
 5034      70745F49 
 5034      52516E00 
 5035              	.LASF53:
 5036 13a1 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5036      325F696E 
 5036      74657272 
 5036      7570745F 
 5036      4952516E 
 5037              	.LASF191:
 5038 13b6 4E564943 		.ascii	"NVIC_Type\000"
 5038      5F547970 
 5038      6500
 5039              	.LASF13:
 5040 13c0 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5040      5F696E74 
 5040      65727275 
 5040      7074735F 
 5040      6770696F 
 5041              	.LASF74:
 5042 13dc 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5042      735F696E 
 5042      74657272 
 5042      75707473 
 5042      5F647730 
 5043              	.LASF224:
 5044 13f9 70617373 		.ascii	"passSarChannels\000"
 5044      53617243 
 5044      68616E6E 
 5044      656C7300 
 5045              	.LASF82:
 5046 1409 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5046      735F696E 
 5046      74657272 
 5046      75707473 
 5046      5F647731 
 5047              	.LASF130:
 5048 1425 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5048      6D5F315F 
 5048      696E7465 
 5048      72727570 
 5048      74735F32 
 5049              	.LASF60:
 5050 1440 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5050      735F696E 
 5050      74657272 
 5050      75707473 
 5050      5F647730 
 5051              	.LASF269:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 167


 5052 145c 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5052      73547269 
 5052      6D526F6D 
 5052      43746C4F 
 5052      66667365 
 5053              	.LASF131:
 5054 1472 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5054      6D5F315F 
 5054      696E7465 
 5054      72727570 
 5054      74735F32 
 5055              	.LASF144:
 5056 148d 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5056      696E7465 
 5056      72727570 
 5056      74735F31 
 5056      325F4952 
 5057              	.LASF9:
 5058 14a4 53797354 		.ascii	"SysTick_IRQn\000"
 5058      69636B5F 
 5058      4952516E 
 5058      00
 5059              	.LASF208:
 5060 14b1 6873696F 		.ascii	"hsiomVersion\000"
 5060      6D566572 
 5060      73696F6E 
 5060      00
 5061              	.LASF77:
 5062 14be 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5062      735F696E 
 5062      74657272 
 5062      75707473 
 5062      5F647731 
 5063              	.LASF277:
 5064 14da 69706353 		.ascii	"ipcStructSize\000"
 5064      74727563 
 5064      7453697A 
 5064      6500
 5065              	.LASF169:
 5066 14e8 6C6F6E67 		.ascii	"long unsigned int\000"
 5066      20756E73 
 5066      69676E65 
 5066      6420696E 
 5066      7400
 5067              	.LASF103:
 5068 14fa 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5068      6D5F305F 
 5068      696E7465 
 5068      72727570 
 5068      74735F33 
 5069              	.LASF273:
 5070 1514 63707573 		.ascii	"cpussRomCtl\000"
 5070      73526F6D 
 5070      43746C00 
 5071              	.LASF64:
 5072 1520 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 5072      735F696E 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 168


 5072      74657272 
 5072      75707473 
 5072      5F647730 
 5073              	.LASF176:
 5074 153c 696E7433 		.ascii	"int32_t\000"
 5074      325F7400 
 5075              	.LASF279:
 5076 1544 63795F73 		.ascii	"cy_stc_device_t\000"
 5076      74635F64 
 5076      65766963 
 5076      655F7400 
 5077              	.LASF113:
 5078 1554 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5078      6D5F315F 
 5078      696E7465 
 5078      72727570 
 5078      74735F35 
 5079              	.LASF140:
 5080 156e 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5080      696E7465 
 5080      72727570 
 5080      74735F38 
 5080      5F495251 
 5081              	.LASF196:
 5082 1584 75646242 		.ascii	"udbBase\000"
 5082      61736500 
 5083              	.LASF323:
 5084 158c 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 5084      6D737472 
 5084      57724275 
 5084      66496E64 
 5084      657800
 5085              	.LASF266:
 5086 159f 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5086      73436D30 
 5086      53746174 
 5086      75734F66 
 5086      66736574 
 5087              	.LASF291:
 5088 15b4 736C6176 		.ascii	"slaveAddress\000"
 5088      65416464 
 5088      72657373 
 5088      00
 5089              	.LASF288:
 5090 15c1 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5090      49435F45 
 5090      6E61626C 
 5090      65495251 
 5090      00
 5091              	.LASF126:
 5092 15d2 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5092      6D5F315F 
 5092      696E7465 
 5092      72727570 
 5092      74735F31 
 5093              	.LASF7:
 5094 15ed 44656275 		.ascii	"DebugMonitor_IRQn\000"
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 169


 5094      674D6F6E 
 5094      69746F72 
 5094      5F495251 
 5094      6E00
 5095              	.LASF5:
 5096 15ff 55736167 		.ascii	"UsageFault_IRQn\000"
 5096      65466175 
 5096      6C745F49 
 5096      52516E00 
 5097              	.LASF108:
 5098 160f 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5098      6D5F315F 
 5098      696E7465 
 5098      72727570 
 5098      74735F30 
 5099              	.LASF135:
 5100 1629 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5100      696E7465 
 5100      72727570 
 5100      74735F33 
 5100      5F495251 
 5101              	.LASF162:
 5102 163f 756E7369 		.ascii	"unsigned char\000"
 5102      676E6564 
 5102      20636861 
 5102      7200
 5103              	.LASF325:
 5104 164d 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_MASTER.c\000"
 5104      72617465 
 5104      645F536F 
 5104      75726365 
 5104      5C50536F 
 5105              	.LASF168:
 5106 1671 5F5F7569 		.ascii	"__uint32_t\000"
 5106      6E743332 
 5106      5F7400
 5107              	.LASF278:
 5108 167c 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5108      6F636B53 
 5108      74617475 
 5108      734F6666 
 5108      73657400 
 5109              	.LASF121:
 5110 1690 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5110      6D5F315F 
 5110      696E7465 
 5110      72727570 
 5110      74735F31 
 5111              	.LASF39:
 5112 16ab 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 5112      735F696E 
 5112      74657272 
 5112      75707473 
 5112      5F697063 
 5113              	.LASF234:
 5114 16c7 666C6173 		.ascii	"flashEraseDelay\000"
 5114      68457261 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 170


 5114      73654465 
 5114      6C617900 
 5115              	.LASF65:
 5116 16d7 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5116      735F696E 
 5116      74657272 
 5116      75707473 
 5116      5F647730 
 5117              	.LASF299:
 5118 16f3 525F6E57 		.ascii	"R_nW\000"
 5118      00
 5119              	.LASF240:
 5120 16f8 64774368 		.ascii	"dwChOffset\000"
 5120      4F666673 
 5120      657400
 5121              	.LASF180:
 5122 1703 49434552 		.ascii	"ICER\000"
 5122      00
 5123              	.LASF186:
 5124 1708 49414252 		.ascii	"IABR\000"
 5124      00
 5125              	.LASF26:
 5126 170d 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5126      5F696E74 
 5126      65727275 
 5126      70745F76 
 5126      64645F49 
 5127              	.LASF161:
 5128 1725 5F5F7569 		.ascii	"__uint8_t\000"
 5128      6E74385F 
 5128      7400
 5129              	.LASF49:
 5130 172f 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5130      735F696E 
 5130      74657272 
 5130      75707473 
 5130      5F697063 
 5131              	.LASF0:
 5132 174c 52657365 		.ascii	"Reset_IRQn\000"
 5132      745F4952 
 5132      516E00
 5133              	.LASF230:
 5134 1757 666C6173 		.ascii	"flashRwwRequired\000"
 5134      68527777 
 5134      52657175 
 5134      69726564 
 5134      00
 5135              	.LASF259:
 5136 1768 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5136      50727443 
 5136      66674F66 
 5136      66736574 
 5136      00
 5137              	.LASF225:
 5138 1779 65704D6F 		.ascii	"epMonitorNr\000"
 5138      6E69746F 
 5138      724E7200 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 171


 5139              	.LASF68:
 5140 1785 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5140      735F696E 
 5140      74657272 
 5140      75707473 
 5140      5F647730 
 5141              	.LASF2:
 5142 17a1 48617264 		.ascii	"HardFault_IRQn\000"
 5142      4661756C 
 5142      745F4952 
 5142      516E00
 5143              	.LASF297:
 5144 17b0 65727253 		.ascii	"errStatus\000"
 5144      74617475 
 5144      7300
 5145              	.LASF148:
 5146 17ba 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5146      5F696E74 
 5146      65727275 
 5146      70745F73 
 5146      61725F49 
 5147              	.LASF132:
 5148 17d2 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5148      696E7465 
 5148      72727570 
 5148      74735F30 
 5148      5F495251 
 5149              	.LASF213:
 5150 17e8 63707573 		.ascii	"cpussIpcIrqNr\000"
 5150      73497063 
 5150      4972714E 
 5150      7200
 5151              	.LASF243:
 5152 17f6 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5152      43746C50 
 5152      7265656D 
 5152      70746162 
 5152      6C65506F 
 5153              	.LASF287:
 5154 180c 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5154      49435F43 
 5154      6C656172 
 5154      50656E64 
 5154      696E6749 
 5155              	.LASF118:
 5156 1823 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5156      6D5F315F 
 5156      696E7465 
 5156      72727570 
 5156      74735F31 
 5157              	.LASF15:
 5158 183e 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5158      5F696E74 
 5158      65727275 
 5158      7074735F 
 5158      6770696F 
 5159              	.LASF44:
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 172


 5160 185a 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5160      735F696E 
 5160      74657272 
 5160      75707473 
 5160      5F697063 
 5161              	.LASF182:
 5162 1876 49535052 		.ascii	"ISPR\000"
 5162      00
 5163              	.LASF210:
 5164 187b 70657269 		.ascii	"periVersion\000"
 5164      56657273 
 5164      696F6E00 
 5165              	.LASF93:
 5166 1887 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5166      735F696E 
 5166      74657272 
 5166      75707473 
 5166      5F666175 
 5167              	.LASF283:
 5168 18a5 75696E74 		.ascii	"uint8\000"
 5168      3800
 5169              	.LASF282:
 5170 18ab 646F7562 		.ascii	"double\000"
 5170      6C6500
 5171              	.LASF200:
 5172 18b2 70617373 		.ascii	"passBase\000"
 5172      42617365 
 5172      00
 5173              	.LASF237:
 5174 18bb 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5174      6843746C 
 5174      4D61696E 
 5174      57733246 
 5174      72657100 
 5175              	.LASF10:
 5176 18cf 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5176      5F696E74 
 5176      65727275 
 5176      7074735F 
 5176      6770696F 
 5177              	.LASF317:
 5178 18eb 4932435F 		.ascii	"I2C_mstrControl\000"
 5178      6D737472 
 5178      436F6E74 
 5178      726F6C00 
 5179              	.LASF71:
 5180 18fb 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5180      735F696E 
 5180      74657272 
 5180      75707473 
 5180      5F647730 
 5181              	.LASF239:
 5182 1918 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5182      6843746C 
 5182      4D61696E 
 5182      57733446 
 5182      72657100 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 173


 5183              	.LASF79:
 5184 192c 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5184      735F696E 
 5184      74657272 
 5184      75707473 
 5184      5F647731 
 5185              	.LASF105:
 5186 1948 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5186      6D5F305F 
 5186      696E7465 
 5186      72727570 
 5186      74735F35 
 5187              	.LASF94:
 5188 1962 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5188      735F696E 
 5188      74657272 
 5188      7570745F 
 5188      63727970 
 5189              	.LASF309:
 5190 197e 4932435F 		.ascii	"I2C_MasterGetReadBufSize\000"
 5190      4D617374 
 5190      65724765 
 5190      74526561 
 5190      64427566 
 5191              	.LASF209:
 5192 1997 69706356 		.ascii	"ipcVersion\000"
 5192      65727369 
 5192      6F6E00
 5193              	.LASF38:
 5194 19a2 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5194      735F696E 
 5194      74657272 
 5194      75707473 
 5194      5F697063 
 5195              	.LASF58:
 5196 19be 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5196      375F696E 
 5196      74657272 
 5196      7570745F 
 5196      4952516E 
 5197              	.LASF98:
 5198 19d3 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5198      735F696E 
 5198      74657272 
 5198      75707473 
 5198      5F636D34 
 5199              	.LASF316:
 5200 19f3 4932435F 		.ascii	"I2C_mstrStatus\000"
 5200      6D737472 
 5200      53746174 
 5200      757300
 5201              	.LASF110:
 5202 1a02 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5202      6D5F315F 
 5202      696E7465 
 5202      72727570 
 5202      74735F32 
ARM GAS  C:\Users\shizh\AppData\Local\Temp\ccLqQayM.s 			page 174


 5203              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
