
# Understanding Double Buffering in NPU Design

Double buffering is a fundamental technique in hardware accelerator design, especially in NPUs used for real-time applications such as AR/VR and ADAS.

---

## ğŸ”· What Is Double Buffering?

Double buffering means allocating **two buffers** in local memory (e.g., SRAM):
- One buffer is used for **compute** (e.g., Conv2D)
- The other buffer is used for **DMA I/O** (load/store)

It enables **parallelism between computation and memory transfers**.

---

## ğŸ”· Why Use Double Buffering?

| Purpose | Explanation |
|--------|-------------|
| âœ… Hide data movement latency | Overlap DMA and compute â€” keep NPU busy |
| âœ… Increase utilization | Avoid NPU stalling while waiting for memory |
| âœ… Pipeline compute and memory | One buffer is loading while the other is computing |
| âœ… Meet real-time targets | Essential for 60fps or faster frame rates in AR/VR/ADAS |

---

## ğŸ”· How It Works

### Time Step 1:
- Buffer A: Compute starts
- Buffer B: DMA preloads the next tile

### Time Step 2:
- Buffer A: Results are written back to DDR
- Buffer B: Compute starts on new data

### Effect:
**Continuous execution** without compute stalls due to memory wait.

---

## ğŸ”· Visualization

```
[DDR] â†â†’ [DMA] â†â†’ [Buffer A] â†â†’ Compute
                   â†‘            â†“
[DDR] â†â†’ [DMA] â†â†’ [Buffer B] â†â†’ Compute
```

One buffer is always computing while the other is loading/storing.

---

## ğŸ”· Hardware Design Impact

- Requires **2Ã— tile buffer size** in SRAM
- This is why:
  ```
  Double Buffer Size = 2 Ã— (Tile Height Ã— Tile Width Ã— Channels)
  ```
- Adds SRAM usage but **dramatically improves performance efficiency**

---

## ğŸ”· What Happens Without It?

Without double buffering:
- NPU **waits** for input data or to write output
- MAC units are **underutilized**
- Leads to **higher latency and wasted power**

---

## âœ… Summary

| Term | Description |
|------|-------------|
| Double Buffering | 2 buffers toggled for compute and I/O |
| Advantage | Hide memory latency, boost throughput |
| Requirement | More SRAM but much better real-time performance |
| Use Case | Highly recommended for AR/VR, ADAS, edge NPU design |

