/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SW */
.set SW__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set SW__0__MASK, 0x20
.set SW__0__PC, CYREG_PRT0_PC5
.set SW__0__PORT, 0
.set SW__0__SHIFT, 5
.set SW__AG, CYREG_PRT0_AG
.set SW__AMUX, CYREG_PRT0_AMUX
.set SW__BIE, CYREG_PRT0_BIE
.set SW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SW__BYP, CYREG_PRT0_BYP
.set SW__CTL, CYREG_PRT0_CTL
.set SW__DM0, CYREG_PRT0_DM0
.set SW__DM1, CYREG_PRT0_DM1
.set SW__DM2, CYREG_PRT0_DM2
.set SW__DR, CYREG_PRT0_DR
.set SW__INP_DIS, CYREG_PRT0_INP_DIS
.set SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SW__LCD_EN, CYREG_PRT0_LCD_EN
.set SW__MASK, 0x20
.set SW__PORT, 0
.set SW__PRT, CYREG_PRT0_PRT
.set SW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SW__PS, CYREG_PRT0_PS
.set SW__SHIFT, 5
.set SW__SLW, CYREG_PRT0_SLW
.set SW_buzz__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set SW_buzz__0__MASK, 0x80
.set SW_buzz__0__PC, CYREG_PRT0_PC7
.set SW_buzz__0__PORT, 0
.set SW_buzz__0__SHIFT, 7
.set SW_buzz__AG, CYREG_PRT0_AG
.set SW_buzz__AMUX, CYREG_PRT0_AMUX
.set SW_buzz__BIE, CYREG_PRT0_BIE
.set SW_buzz__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SW_buzz__BYP, CYREG_PRT0_BYP
.set SW_buzz__CTL, CYREG_PRT0_CTL
.set SW_buzz__DM0, CYREG_PRT0_DM0
.set SW_buzz__DM1, CYREG_PRT0_DM1
.set SW_buzz__DM2, CYREG_PRT0_DM2
.set SW_buzz__DR, CYREG_PRT0_DR
.set SW_buzz__INP_DIS, CYREG_PRT0_INP_DIS
.set SW_buzz__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SW_buzz__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SW_buzz__LCD_EN, CYREG_PRT0_LCD_EN
.set SW_buzz__MASK, 0x80
.set SW_buzz__PORT, 0
.set SW_buzz__PRT, CYREG_PRT0_PRT
.set SW_buzz__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SW_buzz__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SW_buzz__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SW_buzz__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SW_buzz__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SW_buzz__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SW_buzz__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SW_buzz__PS, CYREG_PRT0_PS
.set SW_buzz__SHIFT, 7
.set SW_buzz__SLW, CYREG_PRT0_SLW
.set SW_vel__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SW_vel__0__MASK, 0x40
.set SW_vel__0__PC, CYREG_PRT0_PC6
.set SW_vel__0__PORT, 0
.set SW_vel__0__SHIFT, 6
.set SW_vel__AG, CYREG_PRT0_AG
.set SW_vel__AMUX, CYREG_PRT0_AMUX
.set SW_vel__BIE, CYREG_PRT0_BIE
.set SW_vel__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SW_vel__BYP, CYREG_PRT0_BYP
.set SW_vel__CTL, CYREG_PRT0_CTL
.set SW_vel__DM0, CYREG_PRT0_DM0
.set SW_vel__DM1, CYREG_PRT0_DM1
.set SW_vel__DM2, CYREG_PRT0_DM2
.set SW_vel__DR, CYREG_PRT0_DR
.set SW_vel__INP_DIS, CYREG_PRT0_INP_DIS
.set SW_vel__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SW_vel__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SW_vel__LCD_EN, CYREG_PRT0_LCD_EN
.set SW_vel__MASK, 0x40
.set SW_vel__PORT, 0
.set SW_vel__PRT, CYREG_PRT0_PRT
.set SW_vel__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SW_vel__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SW_vel__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SW_vel__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SW_vel__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SW_vel__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SW_vel__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SW_vel__PS, CYREG_PRT0_PS
.set SW_vel__SHIFT, 6
.set SW_vel__SLW, CYREG_PRT0_SLW

/* Com */
.set Com__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Com__0__MASK, 0x01
.set Com__0__PC, CYREG_PRT3_PC0
.set Com__0__PORT, 3
.set Com__0__SHIFT, 0
.set Com__1__INTTYPE, CYREG_PICU3_INTTYPE1
.set Com__1__MASK, 0x02
.set Com__1__PC, CYREG_PRT3_PC1
.set Com__1__PORT, 3
.set Com__1__SHIFT, 1
.set Com__2__INTTYPE, CYREG_PICU3_INTTYPE2
.set Com__2__MASK, 0x04
.set Com__2__PC, CYREG_PRT3_PC2
.set Com__2__PORT, 3
.set Com__2__SHIFT, 2
.set Com__3__INTTYPE, CYREG_PICU3_INTTYPE3
.set Com__3__MASK, 0x08
.set Com__3__PC, CYREG_PRT3_PC3
.set Com__3__PORT, 3
.set Com__3__SHIFT, 3
.set Com__AG, CYREG_PRT3_AG
.set Com__AMUX, CYREG_PRT3_AMUX
.set Com__BIE, CYREG_PRT3_BIE
.set Com__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Com__BYP, CYREG_PRT3_BYP
.set Com__CTL, CYREG_PRT3_CTL
.set Com__DM0, CYREG_PRT3_DM0
.set Com__DM1, CYREG_PRT3_DM1
.set Com__DM2, CYREG_PRT3_DM2
.set Com__DR, CYREG_PRT3_DR
.set Com__INP_DIS, CYREG_PRT3_INP_DIS
.set Com__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Com__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Com__LCD_EN, CYREG_PRT3_LCD_EN
.set Com__MASK, 0x0F
.set Com__PORT, 3
.set Com__PRT, CYREG_PRT3_PRT
.set Com__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Com__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Com__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Com__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Com__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Com__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Com__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Com__PS, CYREG_PRT3_PS
.set Com__SHIFT, 0
.set Com__SLW, CYREG_PRT3_SLW

/* Seg */
.set Seg__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Seg__0__MASK, 0x01
.set Seg__0__PC, CYREG_PRT2_PC0
.set Seg__0__PORT, 2
.set Seg__0__SHIFT, 0
.set Seg__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set Seg__1__MASK, 0x02
.set Seg__1__PC, CYREG_PRT2_PC1
.set Seg__1__PORT, 2
.set Seg__1__SHIFT, 1
.set Seg__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set Seg__2__MASK, 0x04
.set Seg__2__PC, CYREG_PRT2_PC2
.set Seg__2__PORT, 2
.set Seg__2__SHIFT, 2
.set Seg__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set Seg__3__MASK, 0x08
.set Seg__3__PC, CYREG_PRT2_PC3
.set Seg__3__PORT, 2
.set Seg__3__SHIFT, 3
.set Seg__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set Seg__4__MASK, 0x10
.set Seg__4__PC, CYREG_PRT2_PC4
.set Seg__4__PORT, 2
.set Seg__4__SHIFT, 4
.set Seg__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set Seg__5__MASK, 0x20
.set Seg__5__PC, CYREG_PRT2_PC5
.set Seg__5__PORT, 2
.set Seg__5__SHIFT, 5
.set Seg__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set Seg__6__MASK, 0x40
.set Seg__6__PC, CYREG_PRT2_PC6
.set Seg__6__PORT, 2
.set Seg__6__SHIFT, 6
.set Seg__AG, CYREG_PRT2_AG
.set Seg__AMUX, CYREG_PRT2_AMUX
.set Seg__BIE, CYREG_PRT2_BIE
.set Seg__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Seg__BYP, CYREG_PRT2_BYP
.set Seg__CTL, CYREG_PRT2_CTL
.set Seg__DM0, CYREG_PRT2_DM0
.set Seg__DM1, CYREG_PRT2_DM1
.set Seg__DM2, CYREG_PRT2_DM2
.set Seg__DR, CYREG_PRT2_DR
.set Seg__INP_DIS, CYREG_PRT2_INP_DIS
.set Seg__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Seg__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Seg__LCD_EN, CYREG_PRT2_LCD_EN
.set Seg__MASK, 0x7F
.set Seg__PORT, 2
.set Seg__PRT, CYREG_PRT2_PRT
.set Seg__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Seg__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Seg__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Seg__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Seg__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Seg__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Seg__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Seg__PS, CYREG_PRT2_PS
.set Seg__SHIFT, 0
.set Seg__SLW, CYREG_PRT2_SLW

/* DosP */
.set DosP__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set DosP__0__MASK, 0x08
.set DosP__0__PC, CYREG_PRT0_PC3
.set DosP__0__PORT, 0
.set DosP__0__SHIFT, 3
.set DosP__AG, CYREG_PRT0_AG
.set DosP__AMUX, CYREG_PRT0_AMUX
.set DosP__BIE, CYREG_PRT0_BIE
.set DosP__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DosP__BYP, CYREG_PRT0_BYP
.set DosP__CTL, CYREG_PRT0_CTL
.set DosP__DM0, CYREG_PRT0_DM0
.set DosP__DM1, CYREG_PRT0_DM1
.set DosP__DM2, CYREG_PRT0_DM2
.set DosP__DR, CYREG_PRT0_DR
.set DosP__INP_DIS, CYREG_PRT0_INP_DIS
.set DosP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DosP__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DosP__LCD_EN, CYREG_PRT0_LCD_EN
.set DosP__MASK, 0x08
.set DosP__PORT, 0
.set DosP__PRT, CYREG_PRT0_PRT
.set DosP__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DosP__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DosP__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DosP__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DosP__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DosP__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DosP__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DosP__PS, CYREG_PRT0_PS
.set DosP__SHIFT, 3
.set DosP__SLW, CYREG_PRT0_SLW

/* LEDS */
.set LEDS__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LEDS__0__MASK, 0x80
.set LEDS__0__PC, CYREG_PRT1_PC7
.set LEDS__0__PORT, 1
.set LEDS__0__SHIFT, 7
.set LEDS__AG, CYREG_PRT1_AG
.set LEDS__AMUX, CYREG_PRT1_AMUX
.set LEDS__BIE, CYREG_PRT1_BIE
.set LEDS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LEDS__BYP, CYREG_PRT1_BYP
.set LEDS__CTL, CYREG_PRT1_CTL
.set LEDS__DM0, CYREG_PRT1_DM0
.set LEDS__DM1, CYREG_PRT1_DM1
.set LEDS__DM2, CYREG_PRT1_DM2
.set LEDS__DR, CYREG_PRT1_DR
.set LEDS__INP_DIS, CYREG_PRT1_INP_DIS
.set LEDS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LEDS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LEDS__LCD_EN, CYREG_PRT1_LCD_EN
.set LEDS__MASK, 0x80
.set LEDS__PORT, 1
.set LEDS__PRT, CYREG_PRT1_PRT
.set LEDS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LEDS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LEDS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LEDS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LEDS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LEDS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LEDS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LEDS__PS, CYREG_PRT1_PS
.set LEDS__SHIFT, 7
.set LEDS__SLW, CYREG_PRT1_SLW

/* Timer */
.set Timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer__INTC_MASK, 0x02
.set Timer__INTC_NUMBER, 1
.set Timer__INTC_PRIOR_NUM, 7
.set Timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Button */
.set Button__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Button__0__MASK, 0x04
.set Button__0__PC, CYREG_PRT0_PC2
.set Button__0__PORT, 0
.set Button__0__SHIFT, 2
.set Button__AG, CYREG_PRT0_AG
.set Button__AMUX, CYREG_PRT0_AMUX
.set Button__BIE, CYREG_PRT0_BIE
.set Button__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Button__BYP, CYREG_PRT0_BYP
.set Button__CTL, CYREG_PRT0_CTL
.set Button__DM0, CYREG_PRT0_DM0
.set Button__DM1, CYREG_PRT0_DM1
.set Button__DM2, CYREG_PRT0_DM2
.set Button__DR, CYREG_PRT0_DR
.set Button__INP_DIS, CYREG_PRT0_INP_DIS
.set Button__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Button__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Button__LCD_EN, CYREG_PRT0_LCD_EN
.set Button__MASK, 0x04
.set Button__PORT, 0
.set Button__PRT, CYREG_PRT0_PRT
.set Button__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Button__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Button__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Button__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Button__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Button__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Button__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Button__PS, CYREG_PRT0_PS
.set Button__SHIFT, 2
.set Button__SLW, CYREG_PRT0_SLW

/* Buzzer */
.set Buzzer__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Buzzer__0__MASK, 0x80
.set Buzzer__0__PC, CYREG_PRT2_PC7
.set Buzzer__0__PORT, 2
.set Buzzer__0__SHIFT, 7
.set Buzzer__AG, CYREG_PRT2_AG
.set Buzzer__AMUX, CYREG_PRT2_AMUX
.set Buzzer__BIE, CYREG_PRT2_BIE
.set Buzzer__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Buzzer__BYP, CYREG_PRT2_BYP
.set Buzzer__CTL, CYREG_PRT2_CTL
.set Buzzer__DM0, CYREG_PRT2_DM0
.set Buzzer__DM1, CYREG_PRT2_DM1
.set Buzzer__DM2, CYREG_PRT2_DM2
.set Buzzer__DR, CYREG_PRT2_DR
.set Buzzer__INP_DIS, CYREG_PRT2_INP_DIS
.set Buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Buzzer__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Buzzer__LCD_EN, CYREG_PRT2_LCD_EN
.set Buzzer__MASK, 0x80
.set Buzzer__PORT, 2
.set Buzzer__PRT, CYREG_PRT2_PRT
.set Buzzer__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Buzzer__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Buzzer__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Buzzer__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Buzzer__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Buzzer__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Buzzer__PS, CYREG_PRT2_PS
.set Buzzer__SHIFT, 7
.set Buzzer__SLW, CYREG_PRT2_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* Contador */
.set Contador_CounterHW__CAP0, CYREG_TMR0_CAP0
.set Contador_CounterHW__CAP1, CYREG_TMR0_CAP1
.set Contador_CounterHW__CFG0, CYREG_TMR0_CFG0
.set Contador_CounterHW__CFG1, CYREG_TMR0_CFG1
.set Contador_CounterHW__CFG2, CYREG_TMR0_CFG2
.set Contador_CounterHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Contador_CounterHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Contador_CounterHW__PER0, CYREG_TMR0_PER0
.set Contador_CounterHW__PER1, CYREG_TMR0_PER1
.set Contador_CounterHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Contador_CounterHW__PM_ACT_MSK, 0x01
.set Contador_CounterHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Contador_CounterHW__PM_STBY_MSK, 0x01
.set Contador_CounterHW__RT0, CYREG_TMR0_RT0
.set Contador_CounterHW__RT1, CYREG_TMR0_RT1
.set Contador_CounterHW__SR0, CYREG_TMR0_SR0

/* Segments */
.set Segments_bLED_PWM_CtlReg__0__MASK, 0x01
.set Segments_bLED_PWM_CtlReg__0__POS, 0
.set Segments_bLED_PWM_CtlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Segments_bLED_PWM_CtlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Segments_bLED_PWM_CtlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Segments_bLED_PWM_CtlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Segments_bLED_PWM_CtlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Segments_bLED_PWM_CtlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Segments_bLED_PWM_CtlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Segments_bLED_PWM_CtlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Segments_bLED_PWM_CtlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Segments_bLED_PWM_CtlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Segments_bLED_PWM_CtlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Segments_bLED_PWM_CtlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Segments_bLED_PWM_CtlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Segments_bLED_PWM_CtlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Segments_bLED_PWM_CtlReg__MASK, 0x01
.set Segments_bLED_PWM_CtlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Segments_bLED_PWM_CtlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Segments_bLED_PWM_CtlReg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Segments_bLED_PWM_PwmDP_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Segments_bLED_PWM_PwmDP_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Segments_bLED_PWM_PwmDP_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Segments_bLED_PWM_PwmDP_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Segments_bLED_PWM_PwmDP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Segments_bLED_PWM_PwmDP_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Segments_bLED_PWM_PwmDP_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Segments_bLED_PWM_PwmDP_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Segments_bLED_PWM_PwmDP_u0__A0_REG, CYREG_B1_UDB04_A0
.set Segments_bLED_PWM_PwmDP_u0__A1_REG, CYREG_B1_UDB04_A1
.set Segments_bLED_PWM_PwmDP_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Segments_bLED_PWM_PwmDP_u0__D0_REG, CYREG_B1_UDB04_D0
.set Segments_bLED_PWM_PwmDP_u0__D1_REG, CYREG_B1_UDB04_D1
.set Segments_bLED_PWM_PwmDP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Segments_bLED_PWM_PwmDP_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Segments_bLED_PWM_PwmDP_u0__F0_REG, CYREG_B1_UDB04_F0
.set Segments_bLED_PWM_PwmDP_u0__F1_REG, CYREG_B1_UDB04_F1
.set Segments_bLED_PWM_PwmDP_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Segments_bLED_PWM_PwmDP_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Segments_ClkInternal__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Segments_ClkInternal__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Segments_ClkInternal__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Segments_ClkInternal__CFG2_SRC_SEL_MASK, 0x07
.set Segments_ClkInternal__INDEX, 0x01
.set Segments_ClkInternal__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Segments_ClkInternal__PM_ACT_MSK, 0x02
.set Segments_ClkInternal__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Segments_ClkInternal__PM_STBY_MSK, 0x02
.set Segments_Com_Driver_Sync_ctrl_reg__0__MASK, 0x01
.set Segments_Com_Driver_Sync_ctrl_reg__0__POS, 0
.set Segments_Com_Driver_Sync_ctrl_reg__1__MASK, 0x02
.set Segments_Com_Driver_Sync_ctrl_reg__1__POS, 1
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Segments_Com_Driver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Segments_Com_Driver_Sync_ctrl_reg__2__MASK, 0x04
.set Segments_Com_Driver_Sync_ctrl_reg__2__POS, 2
.set Segments_Com_Driver_Sync_ctrl_reg__3__MASK, 0x08
.set Segments_Com_Driver_Sync_ctrl_reg__3__POS, 3
.set Segments_Com_Driver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Segments_Com_Driver_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Segments_Com_Driver_Sync_ctrl_reg__MASK, 0x0F
.set Segments_Com_Driver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Segments_Com_Driver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Segments_Com_Driver_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Segments_DMA_BC__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Segments_DMA_BC__DRQ_NUMBER, 0
.set Segments_DMA_BC__NUMBEROF_TDS, 0
.set Segments_DMA_BC__PRIORITY, 2
.set Segments_DMA_BC__TERMIN_EN, 0
.set Segments_DMA_BC__TERMIN_SEL, 0
.set Segments_DMA_BC__TERMOUT0_EN, 0
.set Segments_DMA_BC__TERMOUT0_SEL, 0
.set Segments_DMA_BC__TERMOUT1_EN, 0
.set Segments_DMA_BC__TERMOUT1_SEL, 0
.set Segments_DMA_Com__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Segments_DMA_Com__DRQ_NUMBER, 1
.set Segments_DMA_Com__NUMBEROF_TDS, 0
.set Segments_DMA_Com__PRIORITY, 2
.set Segments_DMA_Com__TERMIN_EN, 0
.set Segments_DMA_Com__TERMIN_SEL, 0
.set Segments_DMA_Com__TERMOUT0_EN, 0
.set Segments_DMA_Com__TERMOUT0_SEL, 0
.set Segments_DMA_Com__TERMOUT1_EN, 0
.set Segments_DMA_Com__TERMOUT1_SEL, 0
.set Segments_DMA_Seg__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set Segments_DMA_Seg__DRQ_NUMBER, 2
.set Segments_DMA_Seg__NUMBEROF_TDS, 0
.set Segments_DMA_Seg__PRIORITY, 2
.set Segments_DMA_Seg__TERMIN_EN, 0
.set Segments_DMA_Seg__TERMIN_SEL, 0
.set Segments_DMA_Seg__TERMOUT0_EN, 1
.set Segments_DMA_Seg__TERMOUT0_SEL, 2
.set Segments_DMA_Seg__TERMOUT1_EN, 0
.set Segments_DMA_Seg__TERMOUT1_SEL, 0
.set Segments_Seg_Driver_L_Sync_ctrl_reg__0__MASK, 0x01
.set Segments_Seg_Driver_L_Sync_ctrl_reg__0__POS, 0
.set Segments_Seg_Driver_L_Sync_ctrl_reg__1__MASK, 0x02
.set Segments_Seg_Driver_L_Sync_ctrl_reg__1__POS, 1
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Segments_Seg_Driver_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Segments_Seg_Driver_L_Sync_ctrl_reg__2__MASK, 0x04
.set Segments_Seg_Driver_L_Sync_ctrl_reg__2__POS, 2
.set Segments_Seg_Driver_L_Sync_ctrl_reg__3__MASK, 0x08
.set Segments_Seg_Driver_L_Sync_ctrl_reg__3__POS, 3
.set Segments_Seg_Driver_L_Sync_ctrl_reg__4__MASK, 0x10
.set Segments_Seg_Driver_L_Sync_ctrl_reg__4__POS, 4
.set Segments_Seg_Driver_L_Sync_ctrl_reg__5__MASK, 0x20
.set Segments_Seg_Driver_L_Sync_ctrl_reg__5__POS, 5
.set Segments_Seg_Driver_L_Sync_ctrl_reg__6__MASK, 0x40
.set Segments_Seg_Driver_L_Sync_ctrl_reg__6__POS, 6
.set Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__MASK, 0x7F
.set Segments_Seg_Driver_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Segments_Seg_Driver_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB10_MSK

/* Interrupt */
.set Interrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Interrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Interrupt__INTC_MASK, 0x01
.set Interrupt__INTC_NUMBER, 0
.set Interrupt__INTC_PRIOR_NUM, 7
.set Interrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Interrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Interrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E127069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000007
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
