<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width,initial-scale=1" />
  <title>Digital Logic & Microprocessors — SRM PhD Preparation</title>
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;600;700&display=swap" rel="stylesheet">
  <style>
    :root{
      --bg:#f8fafc; --card:#ffffff; --muted:#4b5563; --accent:#2563eb; --text:#0f172a;
    }
    *{box-sizing:border-box}
    html,body{height:100%;margin:0;font-family:Inter,system-ui,Arial;background:var(--bg);color:var(--text)}
    .container{max-width:1100px;margin:36px auto;padding:28px;border-radius:14px;background:var(--card);box-shadow:0 6px 20px rgba(0,0,0,0.1)}
    header{
      background:linear-gradient(90deg,#1e3a8a,#3b82f6);
      color:white;
      padding:26px 20px;
      border-radius:10px;
      text-align:center;
      box-shadow:0 4px 12px rgba(0,0,0,0.2);
    }
    h1{margin:0;font-size:26px;font-weight:700;}
    p.abstract{color:#e0f2fe;font-size:15px;margin-top:8px;line-height:1.6;max-width:900px;margin-left:auto;margin-right:auto;}
    .controls{display:flex;gap:10px;justify-content:center;margin-top:18px;flex-wrap:wrap}
    .btn{background:#f3f4f6;border:1px solid #e5e7eb;padding:8px 14px;border-radius:8px;color:#1e3a8a;cursor:pointer;transition:0.2s;font-weight:600}
    .btn:hover{background:#e0e7ff}
    .btn.primary{background:#2563eb;color:white;border:none}
    main{display:grid;grid-template-columns:360px 1fr;gap:20px;margin-top:24px}
    aside{background:#f9fafb;padding:18px;border-radius:12px;border:1px solid #e5e7eb}
    .section-title{font-weight:700;margin:0 0 10px;color:#1d4ed8}
    .muted{color:var(--muted);font-size:13px}
    .syllabus{font-size:14px;line-height:1.6;color:var(--text)}
    .mcq-list{margin-top:12px}
    .question{background:#f9fafb;padding:12px;border-radius:10px;margin-bottom:10px;border:1px solid #e5e7eb}
    .options{margin-top:8px;display:grid;grid-template-columns:1fr 1fr;gap:8px}
    .option{padding:8px;border-radius:8px;border:1px solid #e5e7eb;cursor:pointer;background:white}
    .option.selected{background:#dbeafe;border-color:#93c5fd}
    .answer{margin-top:10px;padding:10px;border-radius:8px;background:#eff6ff;display:none}
    footer{margin-top:24px;text-align:center;padding:12px;background:linear-gradient(90deg,#1e3a8a,#3b82f6);color:white;font-size:14px;border-radius:10px;}
    mark{background:#fff3cd;padding:2px 4px;border-radius:3px}
    .search{padding:8px;border-radius:8px;border:1px solid #e5e7eb;max-width:360px}
  </style>
</head>
<body>
  <div class="container" id="app">
    <header>
      <h1>Digital Logic & Microprocessors</h1>
      <p class="abstract">
        This module covers core <mark>digital logic</mark> (minimization, combinational & sequential circuits), number representation and arithmetic, and internal architecture of early x86 processors (8086, 80286) through modern concepts (MMU, paging, TSS). It also contrasts <mark>RISC</mark> and <mark>CISC</mark> philosophies.
      </p>
      <div class="controls">
        <button class="btn" onclick="window.location.href='index.html'">← Back to Index</button>
        <input id="search" class="search" placeholder="Search topics or questions..." style="flex:1;max-width:360px;">
        <button class="btn primary" id="startQuiz">Start MCQ Practice</button>
      </div>
    </header>

    <main>
      <aside>
        <h3 class="section-title">Key Topics Explained</h3>
        <div class="syllabus">
          <p><strong>1. Logic Functions & Minimization:</strong> Boolean algebra, Karnaugh maps and Quine–McCluskey methods reduce expressions and gate count for efficient combinational circuit design.</p>
          <p><strong>2. Combinational & Sequential Circuits:</strong> Combinational circuits (adders, multiplexers) produce outputs from current inputs only; sequential circuits (flip-flops, counters) use storage elements to depend on past inputs (state).</p>
          <p><strong>3. Design & Synthesis:</strong> From high-level specification to gate-level implementation: truth tables → minimization → logic network → physical gates.</p>
          <p><strong>4. Number Representation & Arithmetic:</strong> Fixed-point and floating-point formats, two’s complement for signed integers, normalized IEEE-754 floating-point arithmetic, and common arithmetic operations (add, multiply).</p>
          <p><strong>5. 8086 Architecture (Intro):</strong> 16-bit microprocessor: register set (AX,BX,CX,DX, SI, DI, BP, SP), segmented memory model (CS, DS, SS, ES), flags and basic instruction categories.</p>
          <p><strong>6. 80286 Essentials:</strong> Extended register set and protected-mode features: descriptor tables (GDT/LDT), segmentation with descriptors, basics of paging and address translation, and page-level protections.</p>
          <p><strong>7. Paging, MMU & Virtual Memory:</strong> Memory Management Unit (MMU) handles logical→physical translation; paging provides page tables and protection; virtual memory allows larger address spaces via page swapping.</p>
          <p><strong>8. Multitasking & TSS:</strong> Task State Segment (TSS) stores task context; context switching and task scheduling enable multitasking. I/O permission bitmaps control I/O access per task.</p>
          <p><strong>9. Interrupts, IDT & Exception Handling:</strong> Interrupt Descriptor Table (IDT) maps interrupts/exceptions to handlers; gates and IRQ handling are central to managing asynchronous events.</p>
          <p><strong>10. Pentium / RISC vs CISC Concepts:</strong> High level features of Pentium-family processors (superscalar, pipelines) and the contrast between <mark>RISC</mark> (simple instructions, pipelining) and <mark>CISC</mark> (complex instructions) architectures such as SPARC vs x86.</p>
        </div>
      </aside>

      <section>
        <div id="questions" class="mcq-list"></div>

        <div id="resultArea" style="margin-top:18px;display:none">
          <h3 id="score">Score: 0 / 10</h3>
          <p id="percent" class="muted">Performance summary</p>
        </div>
      </section>
    </main>

    <footer>All rights reserved for Hari Babu Mutchakala.</footer>
  </div>

  <script>
    const data = [
      {id:1, q:'Which method is commonly used for boolean function minimization for up to 6 variables?', opts:['Dijkstra','Karnaugh Map','Quicksort','RSA'], a:1, expl:'Karnaugh maps are commonly used for minimizing boolean functions for a moderate number of variables.'},
      {id:2, q:'The main difference between combinational and sequential circuits is:', opts:['Combinational circuits use memory; sequential do not','Sequential circuits depend on past inputs (have memory)','Combinational circuits can perform loops','Sequential circuits do not use gates'], a:1, expl:'Sequential circuits include memory elements so outputs depend on input history.'},
      {id:3, q:'Two\'s complement representation is used for:', opts:['Unsigned integers','Signed integers','Floating point numbers','Character encoding'], a:1, expl:'Two\'s complement represents signed integers conveniently for arithmetic.'},
      {id:4, q:'In 8086 segmented memory, CS register holds the:', opts:['Data segment base','Code segment base address','Stack pointer','Flag register'], a:1, expl:'CS (Code Segment) register points to the base of the code segment in memory.'},
      {id:5, q:'The purpose of paging in MMU is to:', opts:['Increase CPU clock','Translate logical addresses to physical frames','Store I/O devices','Encrypt memory contents'], a:1, expl:'Paging breaks memory into pages and maps logical pages to physical frames for address translation.'},
      {id:6, q:'What is a Task State Segment (TSS)?', opts:['A register for floating point operations','A data structure storing task context for context switching','A special cache memory','An instruction set'], a:1, expl:'TSS stores the processor state for tasks to support hardware context switching.'},
      {id:7, q:'IDT stands for:', opts:['Interrupt Descriptor Table','Instruction Descriptor Table','Internal Data Table','Index Distribution Table'], a:0, expl:'IDT maps interrupt vectors to their handlers in x86 architectures.'},
      {id:8, q:'Which feature is typical of RISC architectures?', opts:['Complex multi-step instructions','Large number of addressing modes','Simple instructions and heavy pipelining','Microcoded CISC emulation'], a:2, expl:'RISC emphasizes simple instructions enabling deep pipelining and faster execution per cycle.'},
      {id:9, q:'Which floating-point standard is widely used for representation?', opts:['IEEE-754','ASCII','UTF-8','IEEE-488'], a:0, expl:'IEEE-754 defines formats and behavior for floating-point arithmetic.'},
      {id:10, q:'Which structure holds segment descriptors like base, limit and access rights in 80286?', opts:['Page Table','Descriptor Table (GDT/LDT)','Interrupt Table','Stack Frame'], a:1, expl:'GDT and LDT are descriptor tables storing segment base, limit, and access information.'}
    ];

    const container=document.getElementById('questions');
    const startBtn=document.getElementById('startQuiz');
    const search=document.getElementById('search');
    const resultArea=document.getElementById('resultArea');

    let userAnswers={};

    function render(list){
      container.innerHTML='';
      list.forEach((item,idx)=>{
        const div=document.createElement('div');div.className='question';div.dataset.id=item.id;
        div.innerHTML=`<strong>Q${idx+1}.</strong> ${highlight(item.q)}`;
        const opts=document.createElement('div');opts.className='options';
        item.opts.forEach((o,i)=>{
          const op=document.createElement('div');op.className='option';op.innerHTML=highlight(String.fromCharCode(65+i)+') '+o);
          op.onclick=()=>selectOption(item.id,i,op,item);
          opts.appendChild(op);
        });
        div.appendChild(opts);
        const ans=document.createElement('div');ans.className='answer';ans.innerHTML=`<strong>Answer:</strong> ${String.fromCharCode(65+item.a)}<br><span class='muted'>${highlight(item.expl)}</span>`;
        div.appendChild(ans);
        container.appendChild(div);
      });
    }

    function selectOption(qid,choice,el,item){
      const qDiv=document.querySelector(`.question[data-id='${qid}']`);
      qDiv.querySelectorAll('.option').forEach(o=>o.classList.remove('selected'));
      el.classList.add('selected');
      userAnswers[qid]=choice;
      qDiv.querySelector('.answer').style.display='block';
    }

    startBtn.onclick=()=>{userAnswers={};render(data);resultArea.style.display='none';};

    function highlight(text){
      const keywords=['logic','minimization','combinational','sequential','paging','mmu','tss','idt','interrupt','segmentation','gdt','ldt','risc','cisc','floating','8086','80286','pentium'];
      let highlighted=text;
      keywords.forEach(k=>{
        const regex=new RegExp(k,'gi');
        highlighted=highlighted.replace(regex,match=>`<mark>${match}</mark>`);
      });
      return highlighted;
    }

    search.addEventListener('input',()=>{
      const term=search.value.toLowerCase().trim();
      if(!term){render(data);return;}
      const filtered=data.filter(d=>
        d.q.toLowerCase().includes(term) ||
        d.expl.toLowerCase().includes(term) ||
        d.opts.join(' ').toLowerCase().includes(term)
      );
      render(filtered);
    });

    render(data);
  </script>
</body>
</html>
