// Seed: 2966917854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_3 = 0;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6, id_7;
  wire  id_8, id_9 = id_7;
  logic id_10 = id_10;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1#(.id_5(1)),
    output wire  id_2,
    input  tri0  id_3
);
  logic [7:0][1] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7 = id_3, id_8 = id_3;
endmodule
