Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 28 14:52:37 2025
| Host         : LAPTOP-T4A93B1T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_timing_summary_routed.rpt -pb main_design_timing_summary_routed.pb -rpx main_design_timing_summary_routed.rpx -warn_on_violation
| Design       : main_design
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clock_100Mhz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  153          inf        0.000                      0                  153           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           153 Endpoints
Min Delay           153 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.672ns  (logic 4.533ns (52.279%)  route 4.138ns (47.721%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.088     1.606    LED_activating_counter[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.730 r  LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038     2.767    LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.152     2.919 r  LED_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.013     4.932    LED_out_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739     8.672 r  LED_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.672    LED_out[0]
    U7                                                                r  LED_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.525ns (53.494%)  route 3.934ns (46.506%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.088     1.606    LED_activating_counter[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.730 f  LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.039     2.768    LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.152     2.920 r  LED_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.728    LED_out_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731     8.459 r  LED_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.459    LED_out[5]
    W6                                                                r  LED_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.236ns  (logic 4.277ns (51.927%)  route 3.959ns (48.073%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.273     1.791    LED_activating_counter[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.974     2.889    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     3.013 r  LED_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.725    LED_out_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.236 r  LED_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.236    LED_out[6]
    W7                                                                r  LED_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.270ns (52.022%)  route 3.938ns (47.978%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.088     1.606    LED_activating_counter[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.730 r  LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.039     2.768    LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     2.892 r  LED_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     4.704    LED_out_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.209 r  LED_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.209    LED_out[1]
    V5                                                                r  LED_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.119ns  (logic 4.529ns (55.786%)  route 3.590ns (44.214%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.273     1.791    LED_activating_counter[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.915 f  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.643     2.558    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I2_O)        0.150     2.708 r  LED_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.382    LED_out_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737     8.119 r  LED_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.119    LED_out[4]
    U8                                                                r  LED_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 4.286ns (53.036%)  route 3.795ns (46.964%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[18]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.088     1.606    LED_activating_counter[0]
    SLICE_X65Y21         LUT6 (Prop_lut6_I4_O)        0.124     1.730 r  LED_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.038     2.767    LED_out_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.891 r  LED_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     4.561    LED_out_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.081 r  LED_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.081    LED_out[2]
    U5                                                                r  LED_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.302ns (54.576%)  route 3.580ns (45.424%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.273     1.791    LED_activating_counter[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     1.915 r  LED_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.643     2.558    LED_out_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y21         LUT4 (Prop_lut4_I3_O)        0.124     2.682 r  LED_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.346    LED_out_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.882 r  LED_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.882    LED_out[3]
    V8                                                                r  LED_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Anode_Activate[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.041ns  (logic 4.388ns (62.324%)  route 2.653ns (37.676%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.845     1.363    LED_activating_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.515 r  Anode_Activate_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.323    Anode_Activate_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.041 r  Anode_Activate_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.041    Anode_Activate[3]
    W4                                                                r  Anode_Activate[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Anode_Activate[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.375ns (63.089%)  route 2.560ns (36.911%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.843     1.361    LED_activating_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.152     1.513 r  Anode_Activate_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.230    Anode_Activate_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.934 r  Anode_Activate_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.934    Anode_Activate[0]
    U2                                                                r  Anode_Activate[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Anode_Activate[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 4.141ns (62.212%)  route 2.515ns (37.788%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDCE                         0.000     0.000 r  refresh_counter_reg[19]/C
    SLICE_X64Y28         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.843     1.361    LED_activating_counter[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.485 r  Anode_Activate_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.157    Anode_Activate_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.656 r  Anode_Activate_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.656    Anode_Activate[1]
    U4                                                                r  Anode_Activate[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 one_second_counter_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.186ns (48.073%)  route 0.201ns (51.927%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  one_second_counter_reg[26]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  one_second_counter_reg[26]/Q
                         net (fo=29, routed)          0.201     0.342    one_second_counter[26]
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.045     0.387 r  one_second_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     0.387    p_0_in[26]
    SLICE_X61Y26         FDCE                                         r  one_second_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE                         0.000     0.000 r  refresh_counter_reg[10]/C
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[10]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y26         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDCE                         0.000     0.000 r  refresh_counter_reg[14]/C
    SLICE_X64Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[14]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y27         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDCE                         0.000     0.000 r  refresh_counter_reg[2]/C
    SLICE_X64Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[2]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y24         FDCE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDCE                         0.000     0.000 r  refresh_counter_reg[6]/C
    SLICE_X64Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    refresh_counter_reg_n_0_[6]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y25         FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.765%)  route 0.203ns (52.235%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  one_second_counter_reg[25]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  one_second_counter_reg[25]/Q
                         net (fo=29, routed)          0.203     0.344    one_second_counter[25]
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.389 r  one_second_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.389    p_0_in[25]
    SLICE_X61Y26         FDCE                                         r  one_second_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.186ns (46.824%)  route 0.211ns (53.176%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE                         0.000     0.000 r  one_second_counter_reg[25]/C
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  one_second_counter_reg[25]/Q
                         net (fo=29, routed)          0.211     0.352    one_second_counter[25]
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.397 r  one_second_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     0.397    p_0_in[21]
    SLICE_X61Y25         FDCE                                         r  one_second_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.582%)  route 0.213ns (53.417%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE                         0.000     0.000 r  one_second_counter_reg[19]/C
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  one_second_counter_reg[19]/Q
                         net (fo=29, routed)          0.213     0.354    one_second_counter[19]
    SLICE_X59Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.399 r  one_second_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     0.399    p_0_in[17]
    SLICE_X59Y24         FDCE                                         r  one_second_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_second_counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_second_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.549%)  route 0.214ns (53.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE                         0.000     0.000 r  one_second_counter_reg[19]/C
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  one_second_counter_reg[19]/Q
                         net (fo=29, routed)          0.214     0.355    one_second_counter[19]
    SLICE_X61Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.400 r  one_second_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.400    p_0_in[16]
    SLICE_X61Y23         FDCE                                         r  one_second_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_number_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            displayed_number_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  displayed_number_reg[6]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  displayed_number_reg[6]/Q
                         net (fo=2, routed)           0.126     0.290    displayed_number_reg[6]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.400 r  displayed_number_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.400    displayed_number_reg[4]_i_1_n_5
    SLICE_X64Y21         FDCE                                         r  displayed_number_reg[6]/D
  -------------------------------------------------------------------    -------------------





