// Seed: 1522092290
`timescale 1ps / 1ps
module module_0 (
    output id_0
    , id_5,
    input  id_1,
    output id_2,
    output id_3,
    input  id_4
);
  logic id_6;
  logic id_7, id_8;
  logic id_9;
  tri id_10, id_11, id_12;
  logic id_13 = id_12[1];
  assign id_2[1] = (1);
endmodule
