.model test_0719_DAC_speed_limitation
.inputs dummy1 net1_1 net2_1
.outputs dummy2 net1_1 net2_1
.clocks
  
.names dummy1 dummy2
1 0
  
.end
