{K:/Kshitij Data/VerilogProjects/Homework1/HomeWork1_5/prob1_5.v} {1 {vlog -work HomeWork1_5 -stats=none {K:/Kshitij Data/VerilogProjects/Homework1/HomeWork1_5/prob1_5.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module carrysave_4is2
-- Compiling module FullAdder

Top level modules:
	carrysave_4is2

} {} {}}
