
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls' (Linux_x86_64 version 5.15.134+release+2.10.0r8-amd64) on Sun Jul 13 06:42:04 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_sparse_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj'.
INFO: [HLS 200-1510] Running: set_top hls_sparse 
INFO: [HLS 200-1510] Running: add_files firmware/hls_sparse.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_sparse.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C SIMULATION *****
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../hls_sparse_test.cpp in debug mode
   Compiling ../../../../firmware/hls_sparse.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
4.52769e-06 6.92313e-07 0.000284252 0.0159576 6.62323e-06 0.000342204 5.0685e-09 0.982455 7.00341e-05 0.000878984 
Quantized predictions
0 0 0.000976563 0.228516 0 0.0234375 0 0.799805 0.00195313 0.0078125 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 9.96 seconds. CPU system time: 1.16 seconds. Elapsed time: 11.36 seconds; current allocated memory: 4.078 MB.
***** C SIMULATION COMPLETED IN 0h0m11s *****
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_sparse.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:380:170)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:172)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:394:176)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:84)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:413:89)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:78)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_sparse.cpp:421:83)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/hls_sparse.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.53 seconds. CPU system time: 1.43 seconds. Elapsed time: 20.96 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 288,878 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 800,447 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 204,860 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 193,805 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:43:0)
WARNING: [HLS 214-273] In function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_activation.h:379:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
WARNING: [HLS 214-273] In function 'nnet::DenseLatency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:52:0)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 128, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 256, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 512, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1024, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 576, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_sparse.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, 1600, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_sparse.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 1, 16>(int, int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0> mult_for_sparse_conv_kernel3<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 3, 16>(int, int, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_uint<10>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:199:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>::dense(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:413:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:421:2)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'hls_sparse(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_sparse.cpp:423:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_266_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:266:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_252_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:252:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:243:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_213_1' is marked as complete unroll implied by the pipeline pragma (firmware/hls_sparse.cpp:213:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_266_3' (firmware/nnet_utils/nnet_activation.h:266:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_252_2' (firmware/nnet_utils/nnet_activation.h:252:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_1' (firmware/nnet_utils/nnet_activation.h:243:23) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 75 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-188] Unrolling loop 'FillFlatArr' (firmware/hls_sparse.cpp:319:5) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 16>' partially with a factor of 4 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:327:9) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 16>' completely with a factor of 3 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'InitFlatArr' (firmware/hls_sparse.cpp:313:5) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 16>' completely with a factor of 75 (firmware/hls_sparse.cpp:309:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>' completely with a factor of 3 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>' completely with a factor of 48 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16, 3>' completely with a factor of 48 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>' completely with a factor of 16 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>' completely with a factor of 3 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>' completely with a factor of 16 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'HashOutLoop' (firmware/hls_sparse.cpp:266:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ChannelLoop' (firmware/hls_sparse.cpp:274:9) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>' completely with a factor of 1 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'HashInLoop' (firmware/hls_sparse.cpp:280:13) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_258_1' (firmware/hls_sparse.cpp:258:20) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'ComputePooledLoc' (firmware/hls_sparse.cpp:246:5) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>' completely with a factor of 16 (firmware/hls_sparse.cpp:227:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_1' (firmware/hls_sparse.cpp:213:23) in function 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16, 1>' completely with a factor of 16 (firmware/hls_sparse.cpp:210:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_sparse.cpp:174:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>' completely with a factor of 16 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_sparse.cpp:179:9) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_sparse.cpp:192:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>' completely with a factor of 16 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_sparse.cpp:131:5) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'InputChannelLoopForCentralField' (firmware/hls_sparse.cpp:185:13) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>' completely with a factor of 1 (firmware/hls_sparse.cpp:162:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_sparse.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 16>' completely with a factor of 1600 (firmware/hls_sparse.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(config14::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.12873)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>) (.12868)' into 'ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >) (.12859)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>) (.12833.12842)' into 'ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> const*, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >)' (firmware/nnet_utils/nnet_common.h:37:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-178] Inlining function 'unsigned int nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>(ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'void nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>(ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/nnet_utils/nnet_activation.h:216:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'exp_res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_activation.h:249:36)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:372:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:373:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:378:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:382:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:386:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool1_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:387:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:392:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_act2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:396:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:400:21)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_pool2_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:401:17)
INFO: [HLS 214-248] Applying array_partition to 'flatten_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:406:21)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:411:21)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:415:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:419:21)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/hls_sparse.cpp:343:0)
WARNING: [HLS 214-292] Unsupported reshape pragma/directive on variable 'x_in'. The port size might be shrunk or fail cosim as the bit-width after reshape (25600) is larger than 4096
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_sparse.cpp:343:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 342.9 seconds. CPU system time: 4.66 seconds. Elapsed time: 368.34 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 19.05 seconds. CPU system time: 0.17 seconds. Elapsed time: 19.32 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 15.75 seconds. CPU system time: 0.19 seconds. Elapsed time: 16.05 seconds; current allocated memory: 2.097 GB.
INFO: [XFORM 203-510] Pipelining loop 'FillFlatArr' (firmware/hls_sparse.cpp:319) in function 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 16>' automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_sparse' (firmware/hls_sparse.cpp:54:1), detected/extracted 12 process function(s): 
	 'sparse_input_reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 40, 40, 1, 16>10'
	 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>'
	 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16, 1>'
	 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>'
	 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>'
	 'sparse_relu<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16, 3>'
	 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>'
	 'sparse_flatten<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 5, 5, 3, 16>'
	 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'
	 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'
	 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 3, 2>'... converting 717 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:224:32) to (firmware/hls_sparse.cpp:304:1) in function 'sparse_pooling_avg<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, 16, 1, 4>'... converting 241 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>'... converting 7393 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_sparse.cpp:207:1) in function 'sparse_conv<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 1>'... converting 2737 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:217:9) to (firmware/nnet_utils/nnet_activation.h:270:1) in function 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:5) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_sparse.cpp:14:21) to (firmware/hls_sparse.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<10>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, 1, 3>' (firmware/hls_sparse.cpp:129:69)...1440 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_mult.h:33:11)...610 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<10, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:33:11)...4515 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 167.35 seconds. CPU system time: 1.14 seconds. Elapsed time: 173.45 seconds; current allocated memory: 3.221 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 177.7 seconds. CPU system time: 0.8 seconds. Elapsed time: 178.5 seconds; current allocated memory: 4.368 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_sparse' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<16, 6, 5, 3, 0>, ap_uint<10>, 40, 40, 1, 16>10' to 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,16,1,1>' to 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 16, 1>' to 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<10,2,4,0,0>,ap_uint<10>,16,1,4>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_ufixed,ap_ufixed,ap_uint,ap_fixed,ap_fixed,16,1,3>' to 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 16, 3>' to 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_pooling_avg<ap_ufixed,ap_ufixed<10,2,4,0,0>,ap_uint<10>,16,3,2>' to 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_flatten<ap_ufixed<10, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 16>' to 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' to 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.72 seconds. CPU system time: 0.26 seconds. Elapsed time: 17.83 seconds; current allocated memory: 4.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 4.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_sparse.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_sparse.cpp:47->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:49->firmware/hls_sparse.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 605.09 seconds. CPU system time: 0.7 seconds. Elapsed time: 608.84 seconds; current allocated memory: 5.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.75 seconds. CPU system time: 0.09 seconds. Elapsed time: 16.33 seconds; current allocated memory: 5.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 75.28 seconds. CPU system time: 0.17 seconds. Elapsed time: 75.93 seconds; current allocated memory: 5.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 12.32 seconds; current allocated memory: 5.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 16, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 16, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.4 seconds; current allocated memory: 5.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.97 seconds. CPU system time: 0 seconds. Elapsed time: 8.55 seconds; current allocated memory: 5.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 143.79 seconds. CPU system time: 0.23 seconds. Elapsed time: 144.63 seconds; current allocated memory: 5.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 72.29 seconds. CPU system time: 0.26 seconds. Elapsed time: 73.02 seconds; current allocated memory: 5.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 16, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'sparse_relu<ap_ufixed<10, 2, 4, 0, 0>, ap_ufixed<10, 2, 4, 0, 0>, 16, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.5 seconds. CPU system time: 0.18 seconds. Elapsed time: 9.09 seconds; current allocated memory: 5.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 5.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 19.57 seconds; current allocated memory: 5.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.59 seconds; current allocated memory: 5.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FillFlatArr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'FillFlatArr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.24 seconds; current allocated memory: 5.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.97 seconds; current allocated memory: 5.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 70.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 71.44 seconds; current allocated memory: 5.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 50.3 seconds. CPU system time: 0.43 seconds. Elapsed time: 52.08 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<20, 9, 5, 3, 0>, ap_ufixed<6, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 10.55 seconds; current allocated memory: 5.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.76 seconds; current allocated memory: 5.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.06 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 5.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.812 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'hls_sparse' consists of the following:
	'call' operation ('call_ret855', firmware/hls_sparse.cpp:408) to 'sparse_flatten<ap_ufixed<10, 2, 4, 0, 0>, ap_uint<10>, 5, 5, 3, 16>' [541]  (3.812 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 2 seconds; current allocated memory: 5.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.68 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.23 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10' is 25607 from HDL expression: (~((x_in_ap_vld == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Generating core module 'mux_1600_11_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.07 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.99 seconds; current allocated memory: 5.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 240 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.99 seconds. CPU system time: 0.92 seconds. Elapsed time: 16.82 seconds; current allocated memory: 6.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 46.29 seconds. CPU system time: 1.04 seconds. Elapsed time: 50.82 seconds; current allocated memory: 6.541 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.34 seconds; current allocated memory: 6.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s' is 5364 from HDL expression: (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6s_13_1_1': 720 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.25 seconds. CPU system time: 0.32 seconds. Elapsed time: 18.71 seconds; current allocated memory: 6.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 120.34 seconds. CPU system time: 2.18 seconds. Elapsed time: 133.72 seconds; current allocated memory: 7.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.52 seconds; current allocated memory: 7.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s' pipeline 'FillFlatArr' pipeline type 'loop pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'FillFlatArr' in module 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s', because the estimated Stream Port Number is 131, which is bigger than the frp_stream_port_number threshold of 20.
Resolution: For help on HLS 200-1553 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1553.html
INFO: [RTGEN 206-100] Generating core module 'mux_13_4_7_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_13_4_9_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.68 seconds. CPU system time: 0.28 seconds. Elapsed time: 13.44 seconds; current allocated memory: 7.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' pipeline 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'dense_latency<ap_ufixed<10, 2, 4, 0, 0>, ap_fixed<20, 9, 5, 3, 0>, config11>' in module 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'. Estimated max control fanout for pipeline is 27018.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s' is 17276 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5ns_14_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5s_15_1_1': 91 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6ns_15_1_1': 251 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6s_16_1_1': 241 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.28 seconds. CPU system time: 0.2 seconds. Elapsed time: 10.24 seconds; current allocated memory: 8.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 50.66 seconds. CPU system time: 0.93 seconds. Elapsed time: 55.97 seconds; current allocated memory: 8.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s' pipeline 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 8, 5, 3, 0>, config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5ns_10_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5s_11_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6ns_11_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_6s_12_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.56 seconds. CPU system time: 0.23 seconds. Elapsed time: 5.82 seconds; current allocated memory: 8.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_ROM_AUTO_1R' to 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s' pipeline 'softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_18s_17ns_26_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.61 seconds. CPU system time: 0.28 seconds. Elapsed time: 10.71 seconds; current allocated memory: 8.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_sparse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_sparse/layer16_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_sparse' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_sparse'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_15_U(hls_sparse_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c38_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c39_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c40_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c41_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c42_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c43_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c44_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c45_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c46_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c47_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c48_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c49_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c50_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c51_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c52_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c53_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c54_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c55_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c56_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c57_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c58_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c59_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c60_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c61_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c62_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c63_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c64_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c65_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c66_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c67_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c68_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c69_channel_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_30_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_31_c_U(hls_sparse_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act1_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_12_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_13_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_14_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool1_out_15_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c70_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c71_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c72_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c73_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c74_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c75_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c76_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c77_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c78_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c79_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c80_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c81_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c82_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c83_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c84_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c85_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c86_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c87_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c88_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c89_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c90_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c91_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c92_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c93_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_24_c94_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_25_c95_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_26_c96_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_27_c97_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_28_c98_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_29_c99_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_30_c100_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_31_c101_channel_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_1_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_2_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_3_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_4_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_5_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_6_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_7_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_8_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_9_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_10_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_11_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_12_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_13_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_14_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_15_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_16_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_17_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_18_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_19_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_20_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_21_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_22_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_23_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_24_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_25_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_26_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_27_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_28_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_29_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_30_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool1_out_31_c_U(hls_sparse_fifo_w10_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_act2_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_1_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_2_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_3_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_4_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_5_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_6_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_7_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_8_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_9_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_10_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_11_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_12_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_13_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_14_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_15_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_16_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_17_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_18_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_19_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_20_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_21_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_22_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_23_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_24_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_25_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_26_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_27_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_28_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_29_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_30_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_31_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_32_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_33_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_34_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_35_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_36_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_37_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_38_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_39_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_40_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_41_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_42_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_43_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_44_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_45_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_46_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_pool2_out_47_U(hls_sparse_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_1_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_2_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_3_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_4_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_5_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_6_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_7_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_8_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_9_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_10_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_11_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_12_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_13_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_14_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_15_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_16_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_17_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_18_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_19_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_20_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_21_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_22_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_23_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_24_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_25_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_26_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_27_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_28_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_29_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_30_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_pool2_out_31_U(hls_sparse_fifo_w7_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_1_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_2_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_3_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_4_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_5_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_6_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_7_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_8_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_9_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_10_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_11_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_12_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_13_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_14_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_15_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_16_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_17_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_18_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_19_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_20_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_21_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_22_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_23_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_24_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_25_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_26_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_27_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_28_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_29_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_30_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_31_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_32_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_33_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_34_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_35_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_36_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_37_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_38_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_39_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_40_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_41_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_42_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_43_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_44_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_45_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_46_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_47_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_48_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_49_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_50_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_51_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_52_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_53_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_54_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_55_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_56_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_57_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_58_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_59_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_60_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_61_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_62_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_63_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_64_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_65_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_66_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_67_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_68_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_69_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_70_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_71_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_72_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_73_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'flatten_out_74_U(hls_sparse_fifo_w10_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_1_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_2_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_3_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_4_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_5_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_6_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_7_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_8_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_9_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_10_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_11_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_12_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_13_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_14_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_15_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_16_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_17_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_18_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_19_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_20_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_21_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_22_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_23_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_24_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_25_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_26_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_27_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_28_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_29_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_30_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_31_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_32_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_33_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_34_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_35_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_36_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_37_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_38_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_39_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_40_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_41_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_42_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_43_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_44_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_45_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_46_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_47_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_48_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_49_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_50_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_51_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_52_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_53_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_54_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_55_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_56_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_57_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_58_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_59_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_60_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_61_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_62_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_63_U(hls_sparse_fifo_w20_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_1_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_2_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_3_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_4_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_5_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_6_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_7_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_8_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_9_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_10_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_11_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_12_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_13_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_14_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_15_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_16_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_17_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_18_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_19_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_20_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_21_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_22_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_23_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_24_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_25_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_26_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_27_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_28_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_29_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_30_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_31_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_32_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_33_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_34_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_35_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_36_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_37_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_38_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_39_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_40_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_41_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_42_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_43_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_44_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_45_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_46_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_47_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_48_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_49_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_50_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_51_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_52_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_53_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_54_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_55_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_56_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_57_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_58_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_59_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_60_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_61_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_62_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_63_U(hls_sparse_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_1_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_2_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_3_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_4_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_5_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_6_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_7_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_8_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_9_U(hls_sparse_fifo_w18_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.79 seconds. CPU system time: 0.41 seconds. Elapsed time: 158.83 seconds; current allocated memory: 8.648 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 140.78 seconds. CPU system time: 1 seconds. Elapsed time: 143.98 seconds; current allocated memory: 8.734 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 25.1 seconds. CPU system time: 0.12 seconds. Elapsed time: 25.24 seconds; current allocated memory: 8.734 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_sparse.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_sparse.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 262.30 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2351.1 seconds. CPU system time: 19.49 seconds. Elapsed time: 2625.79 seconds; current allocated memory: 7.281 GB.
***** C/RTL SYNTHESIS COMPLETED IN 0h43m46s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb hls_sparse_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'hls_sparse_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_hls_sparse.cpp
   Compiling hls_sparse.cpp_pre.cpp.tb.cpp
   Compiling hls_sparse_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_hls_sparse_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
4.52769e-06 6.92313e-07 0.000284252 0.0159576 6.62323e-06 0.000342204 5.0685e-09 0.982455 7.00341e-05 0.000878984 
Quantized predictions
0 0 0.000976563 0.228516 0 0.0234375 0 0.799805 0.00195313 0.0078125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 683.85 seconds. CPU system time: 7.77 seconds. Elapsed time: 706.24 seconds; current allocated memory: 0.000 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
4.52769e-06 6.92313e-07 0.000284252 0.0159576 6.62323e-06 0.000342204 5.0685e-09 0.982455 7.00341e-05 0.000878984 
Quantized predictions
0 0 0.000976563 0.228516 0 0.0234375 0 0.799805 0.00195313 0.0078125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hls_sparse_top glbl -Oenable_linking_all_libraries -prj hls_sparse.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s hls_sparse -debug all 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_sparse_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_operator_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_operator_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_frp_fifoout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_frp_fifoout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_frp_pipeline_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_frp_pipeline_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_16s_6s_22_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_16s_6s_22_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_7ns_6s_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_7ns_6s_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_6ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_6ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_5s_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_5s_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_6s_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_6s_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_10ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_10ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_6s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_6s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_6ns_5s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_6ns_5s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mul_18s_17ns_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mul_18s_17ns_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w16_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w16_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w16_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w6_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w6_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w7_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w7_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w10_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w10_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w9_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w9_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w20_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w20_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_fifo_w18_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S
INFO: [VRFC 10-311] analyzing module hls_sparse_fifo_w18_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_1600_11_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_1600_11_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_13_4_7_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_13_4_7_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_mux_13_4_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_sparse_mux_13_4_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29876]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29903]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29930]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29957]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:29984]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30011]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30038]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30065]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30092]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30119]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30146]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30173]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30200]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30227]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30254]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30281]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30308]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30335]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30362]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30389]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30416]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30443]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30470]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30497]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30524]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30551]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30578]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30605]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30632]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30659]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30686]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30713]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30740]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30767]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30794]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30821]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30848]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30875]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30902]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30929]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30956]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:30983]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31010]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31037]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31064]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31091]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31118]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31145]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31172]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31199]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31226]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31253]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31280]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31307]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31334]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31361]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31388]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31415]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31442]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31469]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31496]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31523]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31550]
WARNING: [VRFC 10-3645] port 'empty' remains unconnected for this instance [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31577]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_sparse_operator_s
Compiling module xil_defaultlib.hls_sparse_mux_1600_11_6_1_1(ID=...
Compiling module xil_defaultlib.hls_sparse_sparse_input_reduce_a...
Compiling module xil_defaultlib.hls_sparse_mul_16s_6s_22_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_fixed_...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mul_7ns_6s_13_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_sparse_conv_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_relu_ap_ufixed...
Compiling module xil_defaultlib.hls_sparse_sparse_pooling_avg_ap...
Compiling module xil_defaultlib.hls_sparse_mux_13_4_7_1_1(ID=1,d...
Compiling module xil_defaultlib.hls_sparse_mux_13_4_9_1_1(ID=1,d...
Compiling module xil_defaultlib.hls_sparse_flow_control_loop_pip...
Compiling module xil_defaultlib.hls_sparse_sparse_flatten_ap_ufi...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_6ns_15_1_1(N...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_5s_15_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_6s_16_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_10ns_5ns_14_1_1(N...
Compiling module xil_defaultlib.hls_sparse_frp_pipeline_valid_de...
Compiling module xil_defaultlib.hls_sparse_frp_fifoout(BlockingT...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_relu_ap_fixed_20_9_5_...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5ns_10_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6ns_11_1_1(NU...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_6s_12_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_mul_6ns_5s_11_1_1(NUM...
Compiling module xil_defaultlib.hls_sparse_dense_latency_ap_ufix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_mul_18s_17ns_26_1_1(N...
Compiling module xil_defaultlib.hls_sparse_softmax_stable_ap_fix...
Compiling module xil_defaultlib.hls_sparse_fifo_w16_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w16_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w6_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w7_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w10_d3_S
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S_ShiftReg
Compiling module xil_defaultlib.hls_sparse_fifo_w9_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w20_d2_S
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S_ShiftRe...
Compiling module xil_defaultlib.hls_sparse_fifo_w18_d2_S
Compiling module xil_defaultlib.hls_sparse
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_sparse_top
Compiling module work.glbl
Built simulation snapshot hls_sparse

****** xsim v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/hls_sparse/xsim_script.tcl
# xsim {hls_sparse} -view {{hls_sparse_dataflow_ana.wcfg}} -tclbatch {hls_sparse.tcl} -protoinst {hls_sparse.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file hls_sparse.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse//AESL_inst_hls_sparse_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_U0/sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_U0/sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10_U0/sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_U0/sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_U0/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_hls_sparse_top/AESL_inst_hls_sparse/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_U0/sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_U0_activity
Time resolution is 1 ps
open_wave_config hls_sparse_dataflow_ana.wcfg
source hls_sparse.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_9 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_8 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_7 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_6 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_5 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_4 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_3 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_2 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_1 -into $return_group -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/layer16_out_0 -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/x_in -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_start -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_done -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_ready -into $blocksiggroup
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_hls_sparse_top/AESL_inst_hls_sparse/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_hls_sparse_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_4 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_5 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_6 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_7 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_8 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_layer16_out_9 -into $tb_portdepth_group -radix hex
## add_wave /apatb_hls_sparse_top/LENGTH_x_in -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_hls_sparse_top/layer16_out_9_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_9 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_8 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_7 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_6 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_5 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_4 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_3 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_2 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_1 -into $tb_return_group -radix hex
## add_wave /apatb_hls_sparse_top/layer16_out_0 -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_hls_sparse_top/x_in_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_hls_sparse_top/x_in -into $tb_return_group -radix hex
## save_wave_config hls_sparse.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 100 [0.00%] @ "113000"
// RTL Simulation : 1 / 100 [49.53%] @ "648000"
// RTL Simulation : 2 / 100 [49.53%] @ "908000"
// RTL Simulation : 3 / 100 [49.53%] @ "1168000"
// RTL Simulation : 4 / 100 [49.53%] @ "1428000"
// RTL Simulation : 5 / 100 [49.53%] @ "1688000"
// RTL Simulation : 6 / 100 [49.53%] @ "1948000"
// RTL Simulation : 7 / 100 [49.53%] @ "2208000"
// RTL Simulation : 8 / 100 [49.53%] @ "2468000"
// RTL Simulation : 9 / 100 [49.53%] @ "2728000"
// RTL Simulation : 10 / 100 [49.53%] @ "2988000"
// RTL Simulation : 11 / 100 [49.53%] @ "3248000"
// RTL Simulation : 12 / 100 [49.53%] @ "3508000"
// RTL Simulation : 13 / 100 [49.53%] @ "3768000"
// RTL Simulation : 14 / 100 [49.53%] @ "4028000"
// RTL Simulation : 15 / 100 [49.53%] @ "4288000"
// RTL Simulation : 16 / 100 [49.53%] @ "4548000"
// RTL Simulation : 17 / 100 [49.53%] @ "4808000"
// RTL Simulation : 18 / 100 [49.53%] @ "5068000"
// RTL Simulation : 19 / 100 [49.53%] @ "5328000"
// RTL Simulation : 20 / 100 [49.53%] @ "5588000"
// RTL Simulation : 21 / 100 [49.53%] @ "5848000"
// RTL Simulation : 22 / 100 [49.53%] @ "6108000"
// RTL Simulation : 23 / 100 [49.53%] @ "6368000"
// RTL Simulation : 24 / 100 [49.53%] @ "6628000"
// RTL Simulation : 25 / 100 [49.53%] @ "6888000"
// RTL Simulation : 26 / 100 [49.53%] @ "7148000"
// RTL Simulation : 27 / 100 [49.53%] @ "7408000"
// RTL Simulation : 28 / 100 [49.53%] @ "7668000"
// RTL Simulation : 29 / 100 [49.53%] @ "7928000"
// RTL Simulation : 30 / 100 [49.53%] @ "8188000"
// RTL Simulation : 31 / 100 [49.53%] @ "8448000"
// RTL Simulation : 32 / 100 [49.53%] @ "8708000"
// RTL Simulation : 33 / 100 [49.53%] @ "8968000"
// RTL Simulation : 34 / 100 [49.53%] @ "9228000"
// RTL Simulation : 35 / 100 [49.53%] @ "9488000"
// RTL Simulation : 36 / 100 [49.53%] @ "9748000"
// RTL Simulation : 37 / 100 [49.53%] @ "10008000"
// RTL Simulation : 38 / 100 [49.53%] @ "10268000"
// RTL Simulation : 39 / 100 [49.53%] @ "10528000"
// RTL Simulation : 40 / 100 [49.53%] @ "10788000"
// RTL Simulation : 41 / 100 [49.53%] @ "11048000"
// RTL Simulation : 42 / 100 [49.53%] @ "11308000"
// RTL Simulation : 43 / 100 [49.53%] @ "11568000"
// RTL Simulation : 44 / 100 [49.53%] @ "11828000"
// RTL Simulation : 45 / 100 [49.53%] @ "12088000"
// RTL Simulation : 46 / 100 [49.53%] @ "12348000"
// RTL Simulation : 47 / 100 [49.53%] @ "12608000"
// RTL Simulation : 48 / 100 [49.53%] @ "12868000"
// RTL Simulation : 49 / 100 [49.53%] @ "13128000"
// RTL Simulation : 50 / 100 [49.53%] @ "13388000"
// RTL Simulation : 51 / 100 [49.53%] @ "13648000"
// RTL Simulation : 52 / 100 [49.53%] @ "13908000"
// RTL Simulation : 53 / 100 [49.53%] @ "14168000"
// RTL Simulation : 54 / 100 [49.53%] @ "14428000"
// RTL Simulation : 55 / 100 [49.53%] @ "14688000"
// RTL Simulation : 56 / 100 [49.53%] @ "14948000"
// RTL Simulation : 57 / 100 [49.53%] @ "15208000"
// RTL Simulation : 58 / 100 [49.53%] @ "15468000"
// RTL Simulation : 59 / 100 [49.53%] @ "15728000"
// RTL Simulation : 60 / 100 [49.53%] @ "15988000"
// RTL Simulation : 61 / 100 [49.53%] @ "16248000"
// RTL Simulation : 62 / 100 [49.53%] @ "16508000"
// RTL Simulation : 63 / 100 [49.53%] @ "16768000"
// RTL Simulation : 64 / 100 [49.53%] @ "17028000"
// RTL Simulation : 65 / 100 [49.53%] @ "17288000"
// RTL Simulation : 66 / 100 [49.53%] @ "17548000"
// RTL Simulation : 67 / 100 [49.53%] @ "17808000"
// RTL Simulation : 68 / 100 [49.53%] @ "18068000"
// RTL Simulation : 69 / 100 [49.53%] @ "18328000"
// RTL Simulation : 70 / 100 [49.53%] @ "18588000"
// RTL Simulation : 71 / 100 [49.53%] @ "18848000"
// RTL Simulation : 72 / 100 [49.53%] @ "19108000"
// RTL Simulation : 73 / 100 [49.53%] @ "19368000"
// RTL Simulation : 74 / 100 [49.53%] @ "19628000"
// RTL Simulation : 75 / 100 [49.53%] @ "19888000"
// RTL Simulation : 76 / 100 [49.53%] @ "20148000"
// RTL Simulation : 77 / 100 [49.53%] @ "20408000"
// RTL Simulation : 78 / 100 [49.53%] @ "20668000"
// RTL Simulation : 79 / 100 [49.53%] @ "20928000"
// RTL Simulation : 80 / 100 [49.53%] @ "21188000"
// RTL Simulation : 81 / 100 [49.53%] @ "21448000"
// RTL Simulation : 82 / 100 [49.53%] @ "21708000"
// RTL Simulation : 83 / 100 [49.53%] @ "21968000"
// RTL Simulation : 84 / 100 [49.53%] @ "22228000"
// RTL Simulation : 85 / 100 [49.53%] @ "22488000"
// RTL Simulation : 86 / 100 [49.53%] @ "22748000"
// RTL Simulation : 87 / 100 [49.53%] @ "23008000"
// RTL Simulation : 88 / 100 [49.53%] @ "23268000"
// RTL Simulation : 89 / 100 [49.53%] @ "23528000"
// RTL Simulation : 90 / 100 [49.53%] @ "23788000"
// RTL Simulation : 91 / 100 [49.53%] @ "24048000"
// RTL Simulation : 92 / 100 [49.53%] @ "24308000"
// RTL Simulation : 93 / 100 [49.53%] @ "24568000"
// RTL Simulation : 94 / 100 [49.53%] @ "24828000"
// RTL Simulation : 95 / 100 [49.53%] @ "25088000"
// RTL Simulation : 96 / 100 [49.53%] @ "25348000"
// RTL Simulation : 97 / 100 [49.53%] @ "25608000"
// RTL Simulation : 98 / 100 [49.53%] @ "25868000"
// RTL Simulation : 99 / 100 [49.53%] @ "26128000"
// RTL Simulation : 100 / 100 [100.00%] @ "26388000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 26417500 ps : File "/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/sim/verilog/hls_sparse.autotb.v" Line 840
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 7697.754 ; gain = 0.000 ; free physical = 445104 ; free virtual = 840896
## quit
INFO: xsimkernel Simulation Memory Usage: 266848 KB (Peak: 280912 KB), Simulation CPU Usage: 15280 ms
INFO: [Common 17-206] Exiting xsim at Sun Jul 13 07:40:43 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
4.52769e-06 6.92313e-07 0.000284252 0.0159576 6.62323e-06 0.000342204 5.0685e-09 0.982455 7.00341e-05 0.000878984 
Quantized predictions
0 0 0.000976563 0.228516 0 0.0234375 0 0.799805 0.00195313 0.0078125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Sun 13 Jul 2025 07:37:56 AM UTC.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h14m39s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_sparse"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2408.418 ; gain = 115.992 ; free physical = 440926 ; free virtual = 839875
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_sparse -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35326
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:72]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2975.062 ; gain = 542.531 ; free physical = 439819 ; free virtual = 839020
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element genblk1[0].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].v1_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:69]
WARNING: [Synth 8-6014] Unused sequential element incr_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_frp_pipeline_valid.v:112]
WARNING: [Synth 8-6014] Unused sequential element ap_done_reg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31614]
WARNING: [Synth 8-6014] Unused sequential element ap_return_0_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31626]
WARNING: [Synth 8-6014] Unused sequential element ap_return_10_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31636]
WARNING: [Synth 8-6014] Unused sequential element ap_return_11_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31646]
WARNING: [Synth 8-6014] Unused sequential element ap_return_12_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31656]
WARNING: [Synth 8-6014] Unused sequential element ap_return_13_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31666]
WARNING: [Synth 8-6014] Unused sequential element ap_return_14_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31676]
WARNING: [Synth 8-6014] Unused sequential element ap_return_15_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31686]
WARNING: [Synth 8-6014] Unused sequential element ap_return_16_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31696]
WARNING: [Synth 8-6014] Unused sequential element ap_return_17_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31706]
WARNING: [Synth 8-6014] Unused sequential element ap_return_18_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31716]
WARNING: [Synth 8-6014] Unused sequential element ap_return_19_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31726]
WARNING: [Synth 8-6014] Unused sequential element ap_return_1_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31736]
WARNING: [Synth 8-6014] Unused sequential element ap_return_20_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31746]
WARNING: [Synth 8-6014] Unused sequential element ap_return_21_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31756]
WARNING: [Synth 8-6014] Unused sequential element ap_return_22_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31766]
WARNING: [Synth 8-6014] Unused sequential element ap_return_23_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31776]
WARNING: [Synth 8-6014] Unused sequential element ap_return_24_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31786]
WARNING: [Synth 8-6014] Unused sequential element ap_return_25_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31796]
WARNING: [Synth 8-6014] Unused sequential element ap_return_26_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31806]
WARNING: [Synth 8-6014] Unused sequential element ap_return_27_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31816]
WARNING: [Synth 8-6014] Unused sequential element ap_return_28_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31826]
WARNING: [Synth 8-6014] Unused sequential element ap_return_29_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31836]
WARNING: [Synth 8-6014] Unused sequential element ap_return_2_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31846]
WARNING: [Synth 8-6014] Unused sequential element ap_return_30_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31856]
WARNING: [Synth 8-6014] Unused sequential element ap_return_31_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31866]
WARNING: [Synth 8-6014] Unused sequential element ap_return_32_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31876]
WARNING: [Synth 8-6014] Unused sequential element ap_return_33_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31886]
WARNING: [Synth 8-6014] Unused sequential element ap_return_34_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31896]
WARNING: [Synth 8-6014] Unused sequential element ap_return_35_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31906]
WARNING: [Synth 8-6014] Unused sequential element ap_return_36_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31916]
WARNING: [Synth 8-6014] Unused sequential element ap_return_37_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31926]
WARNING: [Synth 8-6014] Unused sequential element ap_return_38_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31936]
WARNING: [Synth 8-6014] Unused sequential element ap_return_39_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31946]
WARNING: [Synth 8-6014] Unused sequential element ap_return_3_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31956]
WARNING: [Synth 8-6014] Unused sequential element ap_return_40_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31966]
WARNING: [Synth 8-6014] Unused sequential element ap_return_41_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31976]
WARNING: [Synth 8-6014] Unused sequential element ap_return_42_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31986]
WARNING: [Synth 8-6014] Unused sequential element ap_return_43_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:31996]
WARNING: [Synth 8-6014] Unused sequential element ap_return_44_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32006]
WARNING: [Synth 8-6014] Unused sequential element ap_return_45_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32016]
WARNING: [Synth 8-6014] Unused sequential element ap_return_46_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32026]
WARNING: [Synth 8-6014] Unused sequential element ap_return_47_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32036]
WARNING: [Synth 8-6014] Unused sequential element ap_return_48_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32046]
WARNING: [Synth 8-6014] Unused sequential element ap_return_49_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32056]
WARNING: [Synth 8-6014] Unused sequential element ap_return_4_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32066]
WARNING: [Synth 8-6014] Unused sequential element ap_return_50_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32076]
WARNING: [Synth 8-6014] Unused sequential element ap_return_51_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32086]
WARNING: [Synth 8-6014] Unused sequential element ap_return_52_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32096]
WARNING: [Synth 8-6014] Unused sequential element ap_return_53_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32106]
WARNING: [Synth 8-6014] Unused sequential element ap_return_54_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32116]
WARNING: [Synth 8-6014] Unused sequential element ap_return_55_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32126]
WARNING: [Synth 8-6014] Unused sequential element ap_return_56_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32136]
WARNING: [Synth 8-6014] Unused sequential element ap_return_57_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32146]
WARNING: [Synth 8-6014] Unused sequential element ap_return_58_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32156]
WARNING: [Synth 8-6014] Unused sequential element ap_return_59_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32166]
WARNING: [Synth 8-6014] Unused sequential element ap_return_5_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32176]
WARNING: [Synth 8-6014] Unused sequential element ap_return_60_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32186]
WARNING: [Synth 8-6014] Unused sequential element ap_return_61_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32196]
WARNING: [Synth 8-6014] Unused sequential element ap_return_62_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32206]
WARNING: [Synth 8-6014] Unused sequential element ap_return_63_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32216]
WARNING: [Synth 8-6014] Unused sequential element ap_return_6_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32226]
WARNING: [Synth 8-6014] Unused sequential element ap_return_7_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32236]
WARNING: [Synth 8-6014] Unused sequential element ap_return_8_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32246]
WARNING: [Synth 8-6014] Unused sequential element ap_return_9_preg_reg was removed.  [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s.v:32256]
WARNING: [Synth 8-7129] Port ap_start in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[3] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[2] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[1] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port valid[0] in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port pf_all_done in module hls_sparse_frp_fifoout is either unconnected or has no load
WARNING: [Synth 8-7129] Port exitcond in module hls_sparse_frp_pipeline_valid is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_ce in module hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module hls_sparse_flow_control_loop_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_0_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_1_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_2_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_3_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_4_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_5_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_6_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_7_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_8_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_9_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_10_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_11_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_12_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_13_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_num_data_valid[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[1] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_14_fifo_cap[0] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_in_15_num_data_valid[2] in module hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:53 ; elapsed = 00:02:54 . Memory (MB): peak = 4984.660 ; gain = 2552.129 ; free physical = 418678 ; free virtual = 823568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:03:03 . Memory (MB): peak = 4984.660 ; gain = 2552.129 ; free physical = 418649 ; free virtual = 823547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:03:03 . Memory (MB): peak = 4992.664 ; gain = 2560.133 ; free physical = 418649 ; free virtual = 823547
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:32 ; elapsed = 00:04:36 . Memory (MB): peak = 5383.508 ; gain = 2950.977 ; free physical = 418274 ; free virtual = 823211
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 16    
	   4 Input   20 Bit       Adders := 12    
	   5 Input   20 Bit       Adders := 33    
	   6 Input   20 Bit       Adders := 14    
	   7 Input   20 Bit       Adders := 4     
	   2 Input   19 Bit       Adders := 29    
	   4 Input   19 Bit       Adders := 18    
	   3 Input   19 Bit       Adders := 36    
	   5 Input   19 Bit       Adders := 28    
	   6 Input   19 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 88    
	   3 Input   18 Bit       Adders := 51    
	   5 Input   18 Bit       Adders := 21    
	   6 Input   18 Bit       Adders := 8     
	   4 Input   18 Bit       Adders := 25    
	   7 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 261   
	   3 Input   17 Bit       Adders := 81    
	   7 Input   17 Bit       Adders := 3     
	   6 Input   17 Bit       Adders := 4     
	   5 Input   17 Bit       Adders := 15    
	   4 Input   17 Bit       Adders := 20    
	   2 Input   16 Bit       Adders := 578   
	   3 Input   16 Bit       Adders := 569   
	   5 Input   16 Bit       Adders := 9     
	   4 Input   16 Bit       Adders := 28    
	   6 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 995   
	   3 Input   15 Bit       Adders := 467   
	   8 Input   15 Bit       Adders := 2     
	   5 Input   15 Bit       Adders := 7     
	   4 Input   15 Bit       Adders := 18    
	   6 Input   15 Bit       Adders := 4     
	   7 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 653   
	   3 Input   14 Bit       Adders := 342   
	   5 Input   14 Bit       Adders := 3     
	   4 Input   14 Bit       Adders := 8     
	   3 Input   13 Bit       Adders := 162   
	   2 Input   13 Bit       Adders := 611   
	   5 Input   13 Bit       Adders := 3     
	   4 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 232   
	   3 Input   12 Bit       Adders := 118   
	   4 Input   12 Bit       Adders := 3     
	   5 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1683  
	   3 Input   11 Bit       Adders := 522   
	   4 Input   11 Bit       Adders := 2     
	   7 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1528  
	   3 Input   10 Bit       Adders := 348   
	   4 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1054  
	   3 Input    9 Bit       Adders := 16    
	   2 Input    8 Bit       Adders := 736   
	   3 Input    7 Bit       Adders := 484   
	   2 Input    7 Bit       Adders := 112   
	   2 Input    6 Bit       Adders := 64    
	   2 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 64    
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 256   
	   2 Input    2 Bit       Adders := 1034  
+---XORs : 
	   2 Input      1 Bit         XORs := 8193  
+---Registers : 
	               22 Bit    Registers := 13    
	               20 Bit    Registers := 128   
	               19 Bit    Registers := 27    
	               18 Bit    Registers := 87    
	               17 Bit    Registers := 184   
	               16 Bit    Registers := 2223  
	               15 Bit    Registers := 370   
	               14 Bit    Registers := 269   
	               13 Bit    Registers := 122   
	               12 Bit    Registers := 279   
	               11 Bit    Registers := 33    
	               10 Bit    Registers := 2067  
	                9 Bit    Registers := 657   
	                8 Bit    Registers := 806   
	                7 Bit    Registers := 167   
	                6 Bit    Registers := 666   
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 130   
	                2 Bit    Registers := 519   
	                1 Bit    Registers := 7045  
+---ROMs : 
	                    ROMs := 11    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 64    
	   2 Input   20 Bit        Muxes := 64    
	   2 Input   18 Bit        Muxes := 49    
	   2 Input   16 Bit        Muxes := 1892  
	   2 Input   15 Bit        Muxes := 2694  
	   2 Input   12 Bit        Muxes := 2918  
	   2 Input   11 Bit        Muxes := 96    
	   2 Input   10 Bit        Muxes := 5057  
	   2 Input    9 Bit        Muxes := 3182  
	   9 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 736   
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 176   
	   2 Input    6 Bit        Muxes := 4880  
	   4 Input    6 Bit        Muxes := 478   
	   3 Input    6 Bit        Muxes := 482   
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 481   
	   3 Input    4 Bit        Muxes := 240   
	   2 Input    4 Bit        Muxes := 240   
	   2 Input    3 Bit        Muxes := 304   
	   2 Input    2 Bit        Muxes := 650   
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5782  
	   9 Input    1 Bit        Muxes := 128   
	   4 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_726_reg_135226_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27102]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U99/tmp_product, operation Mode is: A*B2.
DSP Report: register w_919_reg_139166_reg is absorbed into DSP mul_16s_6s_22_1_1_U99/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U99/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U99/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U145/tmp_product, operation Mode is: A*B2.
DSP Report: register w_920_reg_142006_reg is absorbed into DSP mul_16s_6s_22_1_1_U145/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U145/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U145/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U146/tmp_product, operation Mode is: A*B2.
DSP Report: register w_921_reg_142011_reg is absorbed into DSP mul_16s_6s_22_1_1_U146/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U146/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U146/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U147/tmp_product, operation Mode is: A*B2.
DSP Report: register w_922_reg_142016_reg is absorbed into DSP mul_16s_6s_22_1_1_U147/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U147/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U147/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U193/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U193/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U193/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U194/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U194/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U194/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U139/tmp_product, operation Mode is: A*B2.
DSP Report: register w_890_reg_141697_reg is absorbed into DSP mul_16s_6s_22_1_1_U139/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U139/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U139/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U140/tmp_product, operation Mode is: A*B2.
DSP Report: register w_891_reg_141702_reg is absorbed into DSP mul_16s_6s_22_1_1_U140/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U140/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U140/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U136/tmp_product, operation Mode is: A*B2.
DSP Report: register w_875_reg_141541_reg is absorbed into DSP mul_16s_6s_22_1_1_U136/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U136/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U136/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U178/tmp_product, operation Mode is: A*B2.
DSP Report: register w_848_reg_141216_reg is absorbed into DSP mul_16s_6s_22_1_1_U178/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U178/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U178/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U127/tmp_product, operation Mode is: A*B2.
DSP Report: register w_830_reg_141016_reg is absorbed into DSP mul_16s_6s_22_1_1_U127/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U127/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U127/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U128/tmp_product, operation Mode is: A*B2.
DSP Report: register w_831_reg_141021_reg is absorbed into DSP mul_16s_6s_22_1_1_U128/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U128/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U128/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U129/tmp_product, operation Mode is: A*B2.
DSP Report: register w_832_reg_141026_reg is absorbed into DSP mul_16s_6s_22_1_1_U129/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U129/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U129/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U125/tmp_product, operation Mode is: A*B2.
DSP Report: register w_816_reg_140836_reg is absorbed into DSP mul_16s_6s_22_1_1_U125/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U125/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U125/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U126/tmp_product, operation Mode is: A*B2.
DSP Report: register w_817_reg_140841_reg is absorbed into DSP mul_16s_6s_22_1_1_U126/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U126/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U126/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U172/tmp_product, operation Mode is: A*B2.
DSP Report: register w_818_reg_140846_reg is absorbed into DSP mul_16s_6s_22_1_1_U172/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U172/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U172/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U66/tmp_product, operation Mode is: A*B2.
DSP Report: register w_754_reg_135837_reg is absorbed into DSP mul_16s_6s_22_1_1_U66/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U66/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U66/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U112/tmp_product, operation Mode is: A*B2.
DSP Report: register w_755_reg_140092_reg is absorbed into DSP mul_16s_6s_22_1_1_U112/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U112/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U112/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U113/tmp_product, operation Mode is: A*B2.
DSP Report: register w_756_reg_140097_reg is absorbed into DSP mul_16s_6s_22_1_1_U113/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U113/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U113/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U157/tmp_product, operation Mode is: A*B2.
DSP Report: register w_743_reg_139922_reg is absorbed into DSP mul_16s_6s_22_1_1_U157/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U157/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U157/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U61/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_737_reg_135638_reg is absorbed into DSP mul_16s_6s_22_1_1_U61/tmp_product.
DSP Report: register sext_ln152_726_reg_135226_reg is absorbed into DSP mul_16s_6s_22_1_1_U61/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U61/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U61/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U62/tmp_product, operation Mode is: A*B2.
DSP Report: register w_738_reg_135643_reg is absorbed into DSP mul_16s_6s_22_1_1_U62/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U62/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U62/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U63/tmp_product, operation Mode is: A*B2.
DSP Report: register w_739_reg_135648_reg is absorbed into DSP mul_16s_6s_22_1_1_U63/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U63/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U63/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U110/tmp_product, operation Mode is: A*B2.
DSP Report: register w_741_reg_139912_reg is absorbed into DSP mul_16s_6s_22_1_1_U110/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U110/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U110/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U111/tmp_product, operation Mode is: A*B2.
DSP Report: register w_742_reg_139917_reg is absorbed into DSP mul_16s_6s_22_1_1_U111/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U111/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U111/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U58/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_722_reg_135221_reg is absorbed into DSP mul_16s_6s_22_1_1_U58/tmp_product.
DSP Report: register sext_ln152_726_reg_135226_reg is absorbed into DSP mul_16s_6s_22_1_1_U58/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U58/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U58/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U59/tmp_product, operation Mode is: A*B2.
DSP Report: register w_723_reg_135245_reg is absorbed into DSP mul_16s_6s_22_1_1_U59/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U59/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U59/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U60/tmp_product, operation Mode is: A*B2.
DSP Report: register w_724_reg_135269_reg is absorbed into DSP mul_16s_6s_22_1_1_U60/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U60/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U60/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U106/tmp_product, operation Mode is: A*B2.
DSP Report: register w_725_reg_139722_reg is absorbed into DSP mul_16s_6s_22_1_1_U106/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U106/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U106/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U107/tmp_product, operation Mode is: A*B2.
DSP Report: register w_726_reg_139727_reg is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U107/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U107/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U108/tmp_product, operation Mode is: A*B2.
DSP Report: register w_727_reg_139732_reg is absorbed into DSP mul_16s_6s_22_1_1_U108/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U108/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U108/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U154/tmp_product, operation Mode is: A*B2.
DSP Report: register w_728_reg_139737_reg is absorbed into DSP mul_16s_6s_22_1_1_U154/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U154/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U154/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1458/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1458/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1458/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1692/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1692/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1692/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1703/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1703/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1703/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1589/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1589/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1589/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1549/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1549/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1549/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1749/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1749/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1749/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1679/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1679/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1679/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2060/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2060/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2060/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1957/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1957/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1957/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1992/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1992/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1992/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1590/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1590/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1590/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1428/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1428/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1428/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1431/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1431/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1431/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1584/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1584/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1584/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2089/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2089/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2089/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1430/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1430/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1430/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1885/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1885/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1885/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1970/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1970/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1970/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1956/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1956/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1956/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1644/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1644/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1644/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2069/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2069/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2069/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1883/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1883/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1883/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1607/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1607/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1607/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1814/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1814/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1814/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1485/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1485/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1485/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1459/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1459/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1459/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1931/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1931/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1931/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1586/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1586/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1586/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1530/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1530/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1530/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1726/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1726/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1726/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1863/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1863/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1863/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2091/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2091/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2091/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1979/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1979/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1979/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1733/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1733/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1733/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1500/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1500/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1500/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2097/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2097/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2097/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1456/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1456/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1456/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1717/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1717/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1717/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1675/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1675/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1675/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1766/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1766/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1766/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1975/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1975/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1975/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1758/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1758/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1758/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1892/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1892/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1892/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1996/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1996/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1996/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1484/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1484/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1484/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1949/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1949/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1949/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1631/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1631/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1631/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2064/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2064/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2064/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1976/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1976/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1976/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1632/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1632/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1632/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1821/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1821/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1821/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1804/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1804/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1804/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1437/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1437/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1437/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1900/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1900/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1900/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1633/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1633/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1633/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1576/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1576/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1576/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1492/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1492/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1492/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1845/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1845/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1845/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1440/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1440/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1440/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1806/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1806/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1806/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1477/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1477/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1477/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1780/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1780/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1780/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2035/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2035/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2035/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1511/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1511/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1511/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1542/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1542/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1542/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2077/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2077/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2077/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1856/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1856/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1856/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2083/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2083/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2083/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2073/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2073/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2073/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1710/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1710/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1710/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1526/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1526/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1526/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1577/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1577/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1577/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1825/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1825/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1825/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1670/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1670/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1670/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1514/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1514/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1514/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1683/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1683/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1683/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1700/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1700/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1700/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2042/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2042/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2042/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2010/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2010/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2010/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1649/tmp_product, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U1649/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1649/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1649/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1649/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1649/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1649/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1572/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1572/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1572/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1652/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1652/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1652/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1654/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1654/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1654/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1612/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1612/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1612/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2023/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2023/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2023/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1954/tmp_product, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1954/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1954/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1954/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1954/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1922/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1922/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1922/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1434/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1434/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1434/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1803/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1803/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1803/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1695/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1695/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1695/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2053/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U2053/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2053/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1653/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1653/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1653/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1435/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1435/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1435/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1904/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1904/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1904/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1866/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1866/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1866/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1599/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1599/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1599/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1453/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1453/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1453/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2068/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2068/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2068/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1874/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1874/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1874/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1851/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1851/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1851/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1473/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1473/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1473/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1850/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1850/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1850/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1611/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1611/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1611/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1519/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1519/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1519/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1693/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1693/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1693/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1436/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1436/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1436/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1560/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1560/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1560/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1809/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1809/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1809/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2086/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2086/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2086/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1867/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1867/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1867/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1566/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1566/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1566/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1819/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1819/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1819/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1861/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1861/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1861/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1988/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1988/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1988/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1750/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1750/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1750/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1518/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1518/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1518/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1444/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1444/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1444/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1959/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1959/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1959/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1501/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1501/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1501/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1565/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1565/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1565/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1684/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1684/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1684/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1718/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1718/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1718/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1502/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1502/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1502/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1464/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1464/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1464/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1933/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1933/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1933/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2034/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2034/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2034/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2063/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2063/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2063/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1841/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1841/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1841/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1621/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1621/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1621/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1666/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1666/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1666/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1913/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1913/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1913/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1740/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1740/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1740/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1587/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1587/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1587/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1615/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1615/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1615/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2027/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2027/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2027/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1823/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1823/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1823/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2084/tmp_product, operation Mode is: A2*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U2084/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2084/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2084/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2084/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1799/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1799/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1799/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1745/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1745/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1745/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1524/tmp_product, operation Mode is: A2*(B:0x3ffe3).
DSP Report: register mul_10ns_6s_16_1_1_U1524/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1524/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1524/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1524/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1791/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1791/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1791/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1791/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1791/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1928/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1928/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1928/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1480/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1480/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1480/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2019/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2019/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2019/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1691/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1691/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1691/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1999/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1999/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1999/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1826/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1826/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1826/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1788/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1788/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1788/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1855/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1855/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1855/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1581/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1581/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1581/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1643/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1643/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1643/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1582/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1582/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1582/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1795/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1795/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1795/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2008/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2008/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2008/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1743/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1743/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1743/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1846/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1846/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1846/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1759/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1759/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1759/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1955/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1955/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1955/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1562/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1562/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1562/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1978/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1978/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1978/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2079/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2079/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2079/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1810/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1810/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1810/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1953/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1953/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1953/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1974/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1974/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1974/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1853/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1853/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1853/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1840/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1840/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1840/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1481/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1481/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1481/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1827/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1827/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1827/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1462/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1462/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1462/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1568/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1568/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1568/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2098/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2098/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2098/tmp_product.
DSP Report: Generating DSP tmp_98_reg_12491768_reg, operation Mode is: (A2*(B:0x16))'.
DSP Report: register tmp_98_reg_12491768_reg is absorbed into DSP tmp_98_reg_12491768_reg.
DSP Report: register tmp_98_reg_12491768_reg is absorbed into DSP tmp_98_reg_12491768_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U1493/tmp_product is absorbed into DSP tmp_98_reg_12491768_reg.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1529/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1529/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1529/tmp_product.
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i_i2522_i_reg_103308_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_reg_103778_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i708_i_reg_103778_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_reg_103618_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i_i1248_i_reg_103628_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_reg_103618_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i_i_i1348_i_reg_103618_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i541_i_i_reg_103178_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[9]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_1_reg_103813_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_1_reg_103823_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i542_i_reg_103818_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i540_i_reg_103808_reg[15]' (FDE) to 'agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i781_i_i782_i_reg_103758_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i_i_i_reg_102568_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i_i_i2208_i_reg_103388_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i539_i_i1813_i_i_reg_102848_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34206_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i73_i73_i_i74_i_1_reg_103943_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i301_i301_i_i302_i_1_reg_103883_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[7]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[10]' (FDE) to 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_1_reg_102533_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_1_reg_102543_reg[11]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i541_i_i_i_reg_102538_reg[15]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i539_i_i_i_reg_102528_reg[15]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i_i_i_reg_102518_reg[15]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[3]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[5]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[6]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[7]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[8]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[10]' (FDE) to 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_1_reg_102733_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_1_reg_102743_reg[11]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i_i_i2295_i_i_reg_102738_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i_i_i2293_i_i_reg_102728_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[3]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[4]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[7]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[10]' (FDE) to 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_1_reg_102793_reg[11]' (FDE) to 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_1_reg_102803_reg[11]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i_i_i2055_i_i_reg_102798_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i_i2053_i_i_reg_102788_reg[15]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[3]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[4]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[5]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[6]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[7]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[8]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[9]' (FDE) to 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_1_reg_103333_reg[11]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i_i_i2448_i_reg_103328_reg[15]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i_i614_i_1_reg_103793_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i_i616_i_1_reg_103803_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i615_i615_i_i616_i_1_reg_103803_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_103843_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_103843_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i386_i_1_reg_103853_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i388_i_1_reg_103863_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i388_i_1_reg_103863_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i_i614_i_1_reg_103793_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i_i616_i_1_reg_103803_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_103843_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i385_i385_i_i386_i_1_reg_103853_reg[4]' (FDE) to 'agg_tmp_i71_i71_i_i385_i385_i_i386_i_1_reg_103853_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i_i387_i387_i_i388_i_1_reg_103863_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i_i387_i387_i_i388_i_1_reg_103863_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i613_i613_i_i614_i_1_reg_103793_reg[5]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i615_i_i616_i_1_reg_103803_reg[5]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_103843_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i461_i461_i_i462_i_1_reg_103843_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i1175_i_i1176_i_1_reg_103663_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34346_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_19484_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_19480_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_15_copy_fu_19476_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_19488_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_19492_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_19496_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_19500_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_19504_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_19508_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_19512_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_19516_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_19520_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_19524_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34098_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i385_i385_i385_i_i_reg_103208_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i_i861_i_i862_i_reg_103738_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34376_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34122_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34216_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i_i_i2367_i_i_reg_102708_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i_i1500_i_reg_103568_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i1249_i_i_i_reg_102358_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i1247_i_i_i_reg_102348_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_103288_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34256_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i935_i_i_1_reg_103083_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_103108_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i147_i147_i_i_i_reg_102638_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_34366_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i779_i_i_i_reg_102468_reg[15] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_732_reg_135298_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27105]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_740_reg_135394_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27109]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_742_reg_135418_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27110]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U10/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U10/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U10/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U13/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U13/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U13/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U14/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U14/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U14/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U17/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U17/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U17/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U22/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U22/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U22/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U23/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U23/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U23/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U24/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U24/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U24/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U25/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U25/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U25/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U26/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U26/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U26/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U27/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U27/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U27/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U31/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U31/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U31/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U32/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U32/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U32/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U33/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U33/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U33/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U38/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U38/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U42/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U42/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U42/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U43/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U43/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U43/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U44/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U44/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U44/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U45/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U45/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U45/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U46/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U46/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U46/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U47/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U47/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U47/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U48/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U48/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U48/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U49/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U49/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U49/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U50/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U50/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U50/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U51/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U51/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U51/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U64/tmp_product, operation Mode is: A*B2.
DSP Report: register w_752_reg_135827_reg is absorbed into DSP mul_16s_6s_22_1_1_U64/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U64/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U64/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U65/tmp_product, operation Mode is: A*B2.
DSP Report: register w_753_reg_135832_reg is absorbed into DSP mul_16s_6s_22_1_1_U65/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U65/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U65/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U68/tmp_product, operation Mode is: A*B2.
DSP Report: register w_768_reg_136021_reg is absorbed into DSP mul_16s_6s_22_1_1_U68/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U68/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U68/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U70/tmp_product, operation Mode is: A*B2.
DSP Report: register w_782_reg_136393_reg is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U70/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U70/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U71/tmp_product, operation Mode is: A*B2.
DSP Report: register w_783_reg_136398_reg is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U71/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U71/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U76/tmp_product, operation Mode is: A*B2.
DSP Report: register w_812_reg_137147_reg is absorbed into DSP mul_16s_6s_22_1_1_U76/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U76/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U76/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U77/tmp_product, operation Mode is: A*B2.
DSP Report: register w_813_reg_137152_reg is absorbed into DSP mul_16s_6s_22_1_1_U77/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U77/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U77/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U78/tmp_product, operation Mode is: A*B2.
DSP Report: register w_814_reg_137157_reg is absorbed into DSP mul_16s_6s_22_1_1_U78/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U78/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U78/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U80/tmp_product, operation Mode is: A*B2.
DSP Report: register w_828_reg_137493_reg is absorbed into DSP mul_16s_6s_22_1_1_U80/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U80/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U80/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U84/tmp_product, operation Mode is: A*B2.
DSP Report: register w_844_reg_137821_reg is absorbed into DSP mul_16s_6s_22_1_1_U84/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U84/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U84/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U88/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U88/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U88/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U89/tmp_product, operation Mode is: A*B2.
DSP Report: register w_873_reg_138408_reg is absorbed into DSP mul_16s_6s_22_1_1_U89/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U89/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U89/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U90/tmp_product, operation Mode is: A*B2.
DSP Report: register w_874_reg_138413_reg is absorbed into DSP mul_16s_6s_22_1_1_U90/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U90/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U90/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U91/tmp_product, operation Mode is: A*B2.
DSP Report: register w_887_reg_138672_reg is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U91/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U91/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U92/tmp_product, operation Mode is: A*B2.
DSP Report: register w_888_reg_138677_reg is absorbed into DSP mul_16s_6s_22_1_1_U92/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U92/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U92/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U93/tmp_product, operation Mode is: A*B2.
DSP Report: register w_889_reg_138682_reg is absorbed into DSP mul_16s_6s_22_1_1_U93/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U93/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U93/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U97/tmp_product, operation Mode is: A*B2.
DSP Report: register w_917_reg_139156_reg is absorbed into DSP mul_16s_6s_22_1_1_U97/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U97/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U97/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U98/tmp_product, operation Mode is: A*B2.
DSP Report: register w_918_reg_139161_reg is absorbed into DSP mul_16s_6s_22_1_1_U98/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U98/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U98/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U101/tmp_product, operation Mode is: A*B2.
DSP Report: register w_933_reg_139376_reg is absorbed into DSP mul_16s_6s_22_1_1_U101/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U101/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U101/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U104/tmp_product, operation Mode is: A*B2.
DSP Report: register w_948_reg_139573_reg is absorbed into DSP mul_16s_6s_22_1_1_U104/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U104/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U104/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U105/tmp_product, operation Mode is: A*B2.
DSP Report: register w_949_reg_139578_reg is absorbed into DSP mul_16s_6s_22_1_1_U105/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U105/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U105/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U109/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_740_reg_139907_reg is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: register sext_ln152_732_reg_135298_reg is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U109/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U109/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U124/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_815_reg_140831_reg is absorbed into DSP mul_16s_6s_22_1_1_U124/tmp_product.
DSP Report: register sext_ln152_732_reg_135298_reg is absorbed into DSP mul_16s_6s_22_1_1_U124/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U124/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U124/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U131/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_846_reg_141206_reg is absorbed into DSP mul_16s_6s_22_1_1_U131/tmp_product.
DSP Report: register sext_ln152_732_reg_135298_reg is absorbed into DSP mul_16s_6s_22_1_1_U131/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U131/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U131/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U137/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_876_reg_141546_reg is absorbed into DSP mul_16s_6s_22_1_1_U137/tmp_product.
DSP Report: register sext_ln152_732_reg_135298_reg is absorbed into DSP mul_16s_6s_22_1_1_U137/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U137/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U137/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U143/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_906_reg_141857_reg is absorbed into DSP mul_16s_6s_22_1_1_U143/tmp_product.
DSP Report: register sext_ln152_732_reg_135298_reg is absorbed into DSP mul_16s_6s_22_1_1_U143/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U143/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U143/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U149/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_936_reg_142166_reg is absorbed into DSP mul_16s_6s_22_1_1_U149/tmp_product.
DSP Report: register sext_ln152_732_reg_135298_reg is absorbed into DSP mul_16s_6s_22_1_1_U149/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U149/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U149/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U155/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_729_reg_139742_reg is absorbed into DSP mul_16s_6s_22_1_1_U155/tmp_product.
DSP Report: register sext_ln152_740_reg_135394_reg is absorbed into DSP mul_16s_6s_22_1_1_U155/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U155/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U155/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U156/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_730_reg_139747_reg is absorbed into DSP mul_16s_6s_22_1_1_U156/tmp_product.
DSP Report: register sext_ln152_742_reg_135418_reg is absorbed into DSP mul_16s_6s_22_1_1_U156/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U156/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U156/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U158/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_744_reg_139927_reg is absorbed into DSP mul_16s_6s_22_1_1_U158/tmp_product.
DSP Report: register sext_ln152_740_reg_135394_reg is absorbed into DSP mul_16s_6s_22_1_1_U158/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U158/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U158/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U159/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_745_reg_139932_reg is absorbed into DSP mul_16s_6s_22_1_1_U159/tmp_product.
DSP Report: register sext_ln152_742_reg_135418_reg is absorbed into DSP mul_16s_6s_22_1_1_U159/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U159/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U159/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U164/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_774_reg_140297_reg is absorbed into DSP mul_16s_6s_22_1_1_U164/tmp_product.
DSP Report: register sext_ln152_740_reg_135394_reg is absorbed into DSP mul_16s_6s_22_1_1_U164/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U164/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U164/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U173/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_819_reg_140851_reg is absorbed into DSP mul_16s_6s_22_1_1_U173/tmp_product.
DSP Report: register sext_ln152_740_reg_135394_reg is absorbed into DSP mul_16s_6s_22_1_1_U173/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U173/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U173/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U174/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_820_reg_140856_reg is absorbed into DSP mul_16s_6s_22_1_1_U174/tmp_product.
DSP Report: register sext_ln152_742_reg_135418_reg is absorbed into DSP mul_16s_6s_22_1_1_U174/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U174/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U174/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U179/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_849_reg_141221_reg is absorbed into DSP mul_16s_6s_22_1_1_U179/tmp_product.
DSP Report: register sext_ln152_740_reg_135394_reg is absorbed into DSP mul_16s_6s_22_1_1_U179/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U179/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U179/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U199/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_940_reg_144580_reg is absorbed into DSP mul_16s_6s_22_1_1_U199/tmp_product.
DSP Report: register sext_ln152_740_reg_135394_reg is absorbed into DSP mul_16s_6s_22_1_1_U199/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U199/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U199/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U200/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_941_reg_144585_reg is absorbed into DSP mul_16s_6s_22_1_1_U200/tmp_product.
DSP Report: register sext_ln152_742_reg_135418_reg is absorbed into DSP mul_16s_6s_22_1_1_U200/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U200/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U200/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U205/tmp_product, operation Mode is: A*B2.
DSP Report: register w_731_reg_139752_reg is absorbed into DSP mul_16s_6s_22_1_1_U205/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U205/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U205/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U206/tmp_product, operation Mode is: A*B2.
DSP Report: register w_732_reg_139757_reg is absorbed into DSP mul_16s_6s_22_1_1_U206/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U206/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U206/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U207/tmp_product, operation Mode is: A*B2.
DSP Report: register w_746_reg_139937_reg is absorbed into DSP mul_16s_6s_22_1_1_U207/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U207/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U207/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U208/tmp_product, operation Mode is: A*B2.
DSP Report: register w_747_reg_139942_reg is absorbed into DSP mul_16s_6s_22_1_1_U208/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U208/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U208/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U213/tmp_product, operation Mode is: A*B2.
DSP Report: register w_791_reg_140492_reg is absorbed into DSP mul_16s_6s_22_1_1_U213/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U213/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U213/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U217/tmp_product, operation Mode is: A*B2.
DSP Report: register w_821_reg_140861_reg is absorbed into DSP mul_16s_6s_22_1_1_U217/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U217/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U217/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U218/tmp_product, operation Mode is: A*B2.
DSP Report: register w_822_reg_140866_reg is absorbed into DSP mul_16s_6s_22_1_1_U218/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U218/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U218/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U222/tmp_product, operation Mode is: A*B2.
DSP Report: register w_852_reg_141236_reg is absorbed into DSP mul_16s_6s_22_1_1_U222/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U222/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U222/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U227/tmp_product, operation Mode is: A*B2.
DSP Report: register w_896_reg_144035_reg is absorbed into DSP mul_16s_6s_22_1_1_U227/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U227/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U227/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U228/tmp_product, operation Mode is: A*B2.
DSP Report: register w_897_reg_144040_reg is absorbed into DSP mul_16s_6s_22_1_1_U228/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U228/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U228/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U230/tmp_product, operation Mode is: A*B2.
DSP Report: register w_912_reg_144207_reg is absorbed into DSP mul_16s_6s_22_1_1_U230/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U230/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U230/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U232/tmp_product, operation Mode is: A*B2.
DSP Report: register w_942_reg_146999_reg is absorbed into DSP mul_16s_6s_22_1_1_U232/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U232/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U232/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U234/tmp_product, operation Mode is: A*B2.
DSP Report: register w_958_reg_147191_reg is absorbed into DSP mul_16s_6s_22_1_1_U234/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U234/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U234/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U235/tmp_product, operation Mode is: A*B2.
DSP Report: register w_733_reg_139762_reg is absorbed into DSP mul_16s_6s_22_1_1_U235/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U235/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U235/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U236/tmp_product, operation Mode is: A*B2.
DSP Report: register w_748_reg_139947_reg is absorbed into DSP mul_16s_6s_22_1_1_U236/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U236/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U236/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U246/tmp_product, operation Mode is: A*B2.
DSP Report: register w_898_reg_144045_reg is absorbed into DSP mul_16s_6s_22_1_1_U246/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U246/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U246/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U249/tmp_product, operation Mode is: A*B2.
DSP Report: register w_943_reg_147004_reg is absorbed into DSP mul_16s_6s_22_1_1_U249/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U249/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U249/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U151/tmp_product, operation Mode is: A*B2.
DSP Report: register w_950_reg_142316_reg is absorbed into DSP mul_16s_6s_22_1_1_U151/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U151/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U151/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U152/tmp_product, operation Mode is: A*B2.
DSP Report: register w_951_reg_142321_reg is absorbed into DSP mul_16s_6s_22_1_1_U152/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U152/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U152/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U153/tmp_product, operation Mode is: A*B2.
DSP Report: register w_952_reg_142326_reg is absorbed into DSP mul_16s_6s_22_1_1_U153/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U153/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U153/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U201/tmp_product, operation Mode is: A*B2.
DSP Report: register w_953_reg_144786_reg is absorbed into DSP mul_16s_6s_22_1_1_U201/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U201/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U201/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U202/tmp_product, operation Mode is: A*B2.
DSP Report: register w_954_reg_144791_reg is absorbed into DSP mul_16s_6s_22_1_1_U202/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U202/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U202/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U203/tmp_product, operation Mode is: A*B2.
DSP Report: register w_955_reg_144796_reg is absorbed into DSP mul_16s_6s_22_1_1_U203/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U203/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U203/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U204/tmp_product, operation Mode is: A*B2.
DSP Report: register w_956_reg_144801_reg is absorbed into DSP mul_16s_6s_22_1_1_U204/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U204/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U204/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U233/tmp_product, operation Mode is: A*B2.
DSP Report: register w_957_reg_147186_reg is absorbed into DSP mul_16s_6s_22_1_1_U233/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U233/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U233/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U195/tmp_product, operation Mode is: A*B2.
DSP Report: register w_925_reg_144364_reg is absorbed into DSP mul_16s_6s_22_1_1_U195/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U195/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U195/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U196/tmp_product, operation Mode is: A*B2.
DSP Report: register w_926_reg_144369_reg is absorbed into DSP mul_16s_6s_22_1_1_U196/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U196/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U196/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U231/tmp_product, operation Mode is: A*B2.
DSP Report: register w_927_reg_146812_reg is absorbed into DSP mul_16s_6s_22_1_1_U231/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U231/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U231/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U248/tmp_product, operation Mode is: A*B2.
DSP Report: register w_928_reg_146817_reg is absorbed into DSP mul_16s_6s_22_1_1_U248/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U248/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U248/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U192/tmp_product, operation Mode is: A*B2.
DSP Report: register w_910_reg_144197_reg is absorbed into DSP mul_16s_6s_22_1_1_U192/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U192/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U192/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U229/tmp_product, operation Mode is: A*B2.
DSP Report: register w_911_reg_144202_reg is absorbed into DSP mul_16s_6s_22_1_1_U229/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U229/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U229/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U247/tmp_product, operation Mode is: A*B2.
DSP Report: register w_913_reg_144212_reg is absorbed into DSP mul_16s_6s_22_1_1_U247/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U247/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U247/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U187/tmp_product, operation Mode is: A*B2.
DSP Report: register w_893_reg_144020_reg is absorbed into DSP mul_16s_6s_22_1_1_U187/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U187/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U187/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U188/tmp_product, operation Mode is: A*B2.
DSP Report: register w_894_reg_144025_reg is absorbed into DSP mul_16s_6s_22_1_1_U188/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U188/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U188/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U189/tmp_product, operation Mode is: A*B2.
DSP Report: register w_895_reg_144030_reg is absorbed into DSP mul_16s_6s_22_1_1_U189/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U189/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U189/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U223/tmp_product, operation Mode is: A*B2.
DSP Report: register w_866_reg_143703_reg is absorbed into DSP mul_16s_6s_22_1_1_U223/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U223/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U223/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U224/tmp_product, operation Mode is: A*B2.
DSP Report: register w_867_reg_143708_reg is absorbed into DSP mul_16s_6s_22_1_1_U224/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U224/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U224/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U244/tmp_product, operation Mode is: A*B2.
DSP Report: register w_868_reg_143713_reg is absorbed into DSP mul_16s_6s_22_1_1_U244/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U244/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U244/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U135/tmp_product, operation Mode is: A*B2.
DSP Report: register w_862_reg_141397_reg is absorbed into DSP mul_16s_6s_22_1_1_U135/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U135/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U135/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U243/tmp_product, operation Mode is: A*B2.
DSP Report: register w_853_reg_141241_reg is absorbed into DSP mul_16s_6s_22_1_1_U243/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U243/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U243/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U130/tmp_product, operation Mode is: A*B2.
DSP Report: register w_845_reg_141201_reg is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U130/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U130/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U132/tmp_product, operation Mode is: A*B2.
DSP Report: register w_847_reg_141211_reg is absorbed into DSP mul_16s_6s_22_1_1_U132/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U132/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U132/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U175/tmp_product, operation Mode is: A*B2.
DSP Report: register w_833_reg_141031_reg is absorbed into DSP mul_16s_6s_22_1_1_U175/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U175/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U175/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U176/tmp_product, operation Mode is: A*B2.
DSP Report: register w_834_reg_141036_reg is absorbed into DSP mul_16s_6s_22_1_1_U176/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U176/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U176/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U177/tmp_product, operation Mode is: A*B2.
DSP Report: register w_835_reg_141041_reg is absorbed into DSP mul_16s_6s_22_1_1_U177/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U177/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U177/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U219/tmp_product, operation Mode is: A*B2.
DSP Report: register w_836_reg_141046_reg is absorbed into DSP mul_16s_6s_22_1_1_U219/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U219/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U219/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U220/tmp_product, operation Mode is: A*B2.
DSP Report: register w_837_reg_141051_reg is absorbed into DSP mul_16s_6s_22_1_1_U220/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U220/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U220/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U242/tmp_product, operation Mode is: A*B2.
DSP Report: register w_838_reg_141056_reg is absorbed into DSP mul_16s_6s_22_1_1_U242/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U242/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U242/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U241/tmp_product, operation Mode is: A*B2.
DSP Report: register w_823_reg_140871_reg is absorbed into DSP mul_16s_6s_22_1_1_U241/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U241/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U241/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U72/tmp_product, operation Mode is: A*B2.
DSP Report: register w_784_reg_136403_reg is absorbed into DSP mul_16s_6s_22_1_1_U72/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U72/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U72/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U118/tmp_product, operation Mode is: A*B2.
DSP Report: register w_785_reg_140462_reg is absorbed into DSP mul_16s_6s_22_1_1_U118/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U118/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U118/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U119/tmp_product, operation Mode is: A*B2.
DSP Report: register w_786_reg_140467_reg is absorbed into DSP mul_16s_6s_22_1_1_U119/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U119/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U119/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U120/tmp_product, operation Mode is: A*B2.
DSP Report: register w_787_reg_140472_reg is absorbed into DSP mul_16s_6s_22_1_1_U120/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U120/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U120/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U166/tmp_product, operation Mode is: A*B2.
DSP Report: register w_788_reg_140477_reg is absorbed into DSP mul_16s_6s_22_1_1_U166/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U166/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U166/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U167/tmp_product, operation Mode is: A*B2.
DSP Report: register w_789_reg_140482_reg is absorbed into DSP mul_16s_6s_22_1_1_U167/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U167/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U167/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U168/tmp_product, operation Mode is: A*B2.
DSP Report: register w_790_reg_140487_reg is absorbed into DSP mul_16s_6s_22_1_1_U168/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U168/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U168/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U214/tmp_product, operation Mode is: A*B2.
DSP Report: register w_792_reg_140497_reg is absorbed into DSP mul_16s_6s_22_1_1_U214/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U214/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U214/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U239/tmp_product, operation Mode is: A*B2.
DSP Report: register w_793_reg_140502_reg is absorbed into DSP mul_16s_6s_22_1_1_U239/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U239/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U239/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_131054_reg[6] )
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_730_reg_135274_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27104]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_734_reg_135322_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27106]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_738_reg_135370_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27108]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_744_reg_135442_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27111]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_724_reg_135164_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27101]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U148/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_730_reg_135274_reg is absorbed into DSP mul_16s_6s_22_1_1_U148/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U148/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U148/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U150/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_734_reg_135322_reg is absorbed into DSP mul_16s_6s_22_1_1_U150/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U150/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U150/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U197/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U197/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U197/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U198/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_738_reg_135370_reg is absorbed into DSP mul_16s_6s_22_1_1_U198/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U198/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U198/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U142/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_905_reg_141852_reg is absorbed into DSP mul_16s_6s_22_1_1_U142/tmp_product.
DSP Report: register sext_ln152_730_reg_135274_reg is absorbed into DSP mul_16s_6s_22_1_1_U142/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U142/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U142/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U144/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_907_reg_141862_reg is absorbed into DSP mul_16s_6s_22_1_1_U144/tmp_product.
DSP Report: register sext_ln152_734_reg_135322_reg is absorbed into DSP mul_16s_6s_22_1_1_U144/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U144/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U144/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U190/tmp_product, operation Mode is: A*B2.
DSP Report: register w_908_reg_144187_reg is absorbed into DSP mul_16s_6s_22_1_1_U190/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U190/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U190/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U191/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_909_reg_144192_reg is absorbed into DSP mul_16s_6s_22_1_1_U191/tmp_product.
DSP Report: register sext_ln152_738_reg_135370_reg is absorbed into DSP mul_16s_6s_22_1_1_U191/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U191/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U191/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U141/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_734_reg_135322_reg is absorbed into DSP mul_16s_6s_22_1_1_U141/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U141/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U141/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U138/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_877_reg_141551_reg is absorbed into DSP mul_16s_6s_22_1_1_U138/tmp_product.
DSP Report: register sext_ln152_734_reg_135322_reg is absorbed into DSP mul_16s_6s_22_1_1_U138/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U138/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U138/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U184/tmp_product, operation Mode is: A*B2.
DSP Report: register w_878_reg_143854_reg is absorbed into DSP mul_16s_6s_22_1_1_U184/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U184/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U184/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U185/tmp_product, operation Mode is: A*B2.
DSP Report: register w_879_reg_143859_reg is absorbed into DSP mul_16s_6s_22_1_1_U185/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U185/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U185/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U186/tmp_product, operation Mode is: A*B2.
DSP Report: register w_880_reg_143864_reg is absorbed into DSP mul_16s_6s_22_1_1_U186/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U186/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U186/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U40/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U40/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U40/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U41/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U41/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U41/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U181/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_863_reg_143688_reg is absorbed into DSP mul_16s_6s_22_1_1_U181/tmp_product.
DSP Report: register sext_ln152_738_reg_135370_reg is absorbed into DSP mul_16s_6s_22_1_1_U181/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U181/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U181/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U182/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U182/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U182/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U183/tmp_product, operation Mode is: A*B2.
DSP Report: register w_865_reg_143698_reg is absorbed into DSP mul_16s_6s_22_1_1_U183/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U183/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U183/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U180/tmp_product, operation Mode is: A*B2.
DSP Report: register w_850_reg_141226_reg is absorbed into DSP mul_16s_6s_22_1_1_U180/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U180/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U180/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U221/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_851_reg_141231_reg is absorbed into DSP mul_16s_6s_22_1_1_U221/tmp_product.
DSP Report: register sext_ln152_744_reg_135442_reg is absorbed into DSP mul_16s_6s_22_1_1_U221/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U221/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U221/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U34/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U34/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U34/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U35/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U35/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U35/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U36/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U36/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U36/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U82/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_724_reg_135164_reg is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U82/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U82/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U83/tmp_product, operation Mode is: A*B2.
DSP Report: register w_843_reg_137816_reg is absorbed into DSP mul_16s_6s_22_1_1_U83/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U83/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U83/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U28/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U28/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U28/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U29/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U29/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U29/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U30/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U30/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U30/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U19/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U19/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U19/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U20/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U20/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U20/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U21/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U21/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U21/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U67/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U67/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U67/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U69/tmp_product, operation Mode is: A2*B.
DSP Report: register sext_ln152_730_reg_135274_reg is absorbed into DSP mul_16s_6s_22_1_1_U69/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U69/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U69/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U16/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U16/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U16/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U18/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U18/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U18/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U15/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U15/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U15/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U11/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U11/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U11/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U12/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U12/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U12/tmp_product.
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_748_reg_135490_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27113]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_746_reg_135466_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27112]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_736_reg_135346_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27107]
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln152_728_reg_135250_reg' and it is trimmed from '22' to '16' bits. [/home/coder/sparse-pixels/hls_proj/sparsemnist/model/hls_sparse_m/hls_sparse_prj/solution1/syn/verilog/hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s.v:27103]
DSP Report: Generating DSP mul_16s_6s_22_1_1_U55/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U55/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U55/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U56/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U56/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U56/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U57/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U57/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U57/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U103/tmp_product, operation Mode is: A*B2.
DSP Report: register w_947_reg_139568_reg is absorbed into DSP mul_16s_6s_22_1_1_U103/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U103/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U103/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U52/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U52/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U52/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U53/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U53/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U53/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U54/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U54/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U54/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U100/tmp_product, operation Mode is: A*B2.
DSP Report: register w_932_reg_139371_reg is absorbed into DSP mul_16s_6s_22_1_1_U100/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U100/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U100/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U102/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_934_reg_139381_reg is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: register sext_ln152_728_reg_135250_reg is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U102/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U102/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U94/tmp_product, operation Mode is: A*B2.
DSP Report: register w_902_reg_138923_reg is absorbed into DSP mul_16s_6s_22_1_1_U94/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U94/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U94/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U95/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U95/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U95/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U96/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_904_reg_138933_reg is absorbed into DSP mul_16s_6s_22_1_1_U96/tmp_product.
DSP Report: register sext_ln152_728_reg_135250_reg is absorbed into DSP mul_16s_6s_22_1_1_U96/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U96/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U96/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U225/tmp_product, operation Mode is: A*B2.
DSP Report: register w_881_reg_143869_reg is absorbed into DSP mul_16s_6s_22_1_1_U225/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U225/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U225/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U226/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_882_reg_143874_reg is absorbed into DSP mul_16s_6s_22_1_1_U226/tmp_product.
DSP Report: register sext_ln152_746_reg_135466_reg is absorbed into DSP mul_16s_6s_22_1_1_U226/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U226/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U226/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U245/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_883_reg_143879_reg is absorbed into DSP mul_16s_6s_22_1_1_U245/tmp_product.
DSP Report: register sext_ln152_748_reg_135490_reg is absorbed into DSP mul_16s_6s_22_1_1_U245/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U245/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U245/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U37/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U37/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U39/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U39/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U39/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U85/tmp_product, operation Mode is: A*B2.
DSP Report: register w_857_reg_138116_reg is absorbed into DSP mul_16s_6s_22_1_1_U85/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U85/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U85/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U86/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U86/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U86/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U87/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_859_reg_138126_reg is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: register sext_ln152_728_reg_135250_reg is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U87/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U87/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U133/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U133/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U133/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U134/tmp_product, operation Mode is: A*B2.
DSP Report: register w_861_reg_141392_reg is absorbed into DSP mul_16s_6s_22_1_1_U134/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U134/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U134/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U79/tmp_product, operation Mode is: A*B2.
DSP Report: register w_827_reg_137488_reg is absorbed into DSP mul_16s_6s_22_1_1_U79/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U79/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U79/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U81/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_829_reg_137498_reg is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: register sext_ln152_728_reg_135250_reg is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U81/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U81/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U73/tmp_product, operation Mode is: A*B2.
DSP Report: register w_797_reg_136770_reg is absorbed into DSP mul_16s_6s_22_1_1_U73/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U73/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U73/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U74/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U74/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U74/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U75/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U75/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U75/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U121/tmp_product, operation Mode is: A*B2.
DSP Report: register w_800_reg_140647_reg is absorbed into DSP mul_16s_6s_22_1_1_U121/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U121/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U121/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U122/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U122/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U122/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U123/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_802_reg_140657_reg is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: register sext_ln152_736_reg_135346_reg is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U123/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U123/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U169/tmp_product, operation Mode is: A*B2.
DSP Report: register w_803_reg_140662_reg is absorbed into DSP mul_16s_6s_22_1_1_U169/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U169/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U169/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U170/tmp_product, operation Mode is: A*B2.
DSP Report: register w_804_reg_140667_reg is absorbed into DSP mul_16s_6s_22_1_1_U170/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U170/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U170/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U171/tmp_product, operation Mode is: A*B2.
DSP Report: register w_805_reg_140672_reg is absorbed into DSP mul_16s_6s_22_1_1_U171/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U171/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U171/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U215/tmp_product, operation Mode is: A*B2.
DSP Report: register w_806_reg_140677_reg is absorbed into DSP mul_16s_6s_22_1_1_U215/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U215/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U215/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U216/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_807_reg_140682_reg is absorbed into DSP mul_16s_6s_22_1_1_U216/tmp_product.
DSP Report: register sext_ln152_746_reg_135466_reg is absorbed into DSP mul_16s_6s_22_1_1_U216/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U216/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U216/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U240/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_808_reg_140687_reg is absorbed into DSP mul_16s_6s_22_1_1_U240/tmp_product.
DSP Report: register sext_ln152_748_reg_135490_reg is absorbed into DSP mul_16s_6s_22_1_1_U240/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U240/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U240/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U115/tmp_product, operation Mode is: A*B2.
DSP Report: register w_770_reg_140277_reg is absorbed into DSP mul_16s_6s_22_1_1_U115/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U115/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U115/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U116/tmp_product, operation Mode is: A*B2.
DSP Report: register w_771_reg_140282_reg is absorbed into DSP mul_16s_6s_22_1_1_U116/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U116/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U116/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U117/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_772_reg_140287_reg is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: register sext_ln152_736_reg_135346_reg is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U117/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U117/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U163/tmp_product, operation Mode is: A*B2.
DSP Report: register w_773_reg_140292_reg is absorbed into DSP mul_16s_6s_22_1_1_U163/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U163/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U163/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U165/tmp_product, operation Mode is: A*B2.
DSP Report: register w_775_reg_140302_reg is absorbed into DSP mul_16s_6s_22_1_1_U165/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U165/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U165/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U211/tmp_product, operation Mode is: A*B2.
DSP Report: register w_776_reg_140307_reg is absorbed into DSP mul_16s_6s_22_1_1_U211/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U211/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U211/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U212/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_777_reg_140312_reg is absorbed into DSP mul_16s_6s_22_1_1_U212/tmp_product.
DSP Report: register sext_ln152_746_reg_135466_reg is absorbed into DSP mul_16s_6s_22_1_1_U212/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U212/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U212/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U238/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_778_reg_140317_reg is absorbed into DSP mul_16s_6s_22_1_1_U238/tmp_product.
DSP Report: register sext_ln152_748_reg_135490_reg is absorbed into DSP mul_16s_6s_22_1_1_U238/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U238/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U238/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U114/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_757_reg_140102_reg is absorbed into DSP mul_16s_6s_22_1_1_U114/tmp_product.
DSP Report: register sext_ln152_736_reg_135346_reg is absorbed into DSP mul_16s_6s_22_1_1_U114/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U114/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U114/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U160/tmp_product, operation Mode is: A*B2.
DSP Report: register w_758_reg_140107_reg is absorbed into DSP mul_16s_6s_22_1_1_U160/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U160/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U160/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U161/tmp_product, operation Mode is: A*B2.
DSP Report: register w_759_reg_140112_reg is absorbed into DSP mul_16s_6s_22_1_1_U161/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U161/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U161/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U162/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U162/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U162/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U209/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_16s_6s_22_1_1_U209/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U209/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U210/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_762_reg_140127_reg is absorbed into DSP mul_16s_6s_22_1_1_U210/tmp_product.
DSP Report: register sext_ln152_746_reg_135466_reg is absorbed into DSP mul_16s_6s_22_1_1_U210/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U210/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U210/tmp_product.
DSP Report: Generating DSP mul_16s_6s_22_1_1_U237/tmp_product, operation Mode is: A2*B2.
DSP Report: register w_763_reg_140132_reg is absorbed into DSP mul_16s_6s_22_1_1_U237/tmp_product.
DSP Report: register sext_ln152_748_reg_135490_reg is absorbed into DSP mul_16s_6s_22_1_1_U237/tmp_product.
DSP Report: operator mul_16s_6s_22_1_1_U237/tmp_product is absorbed into DSP mul_16s_6s_22_1_1_U237/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln196_reg_257352_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_4584_reg_292922_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1843_reg_285273_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1766_reg_285198_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1689_reg_285123_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_2386_reg_285990_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln148_30_reg_258623_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln152_91_reg_263155_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_3981_reg_267500_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\or_ln152_226_reg_263744_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_3279_reg_266324_reg[8] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_3747_reg_267108_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\acc_1875_reg_263852_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln295_reg_31076_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln251_3_reg_28102_reg[9] )
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1891/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1891/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1891/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1728/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1728/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1728/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2033/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2033/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2033/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1742/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1742/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1742/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2076/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2076/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2076/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2095/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2095/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2095/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2101/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U2101/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2101/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U2101/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2101/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U2101/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2101/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1951/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1951/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1951/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1463/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1463/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1463/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1463/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1463/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1705/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1705/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1705/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1880/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1880/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1880/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1470/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1470/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1470/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1889/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1889/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1889/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1469/tmp_product, operation Mode is: A''*(B:0x3ffe6).
DSP Report: register mul_10ns_6s_16_1_1_U1469/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1469/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1469/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1469/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1469/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1469/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2071/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2071/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2071/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1680/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1680/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1680/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1509/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1509/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1509/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2005/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2005/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2005/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1597/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1597/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1597/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1915/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1915/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1915/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1558/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1558/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1558/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1604/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1604/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1604/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2004/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2004/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2004/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1651/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1651/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1651/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_1232_reg_12492420_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_442_reg_12493933_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1772/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1772/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1772/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1811/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1811/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1811/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1800/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1800/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1800/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1800/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1800/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1800/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1800/tmp_product.
DSP Report: Generating DSP tmp_415_reg_12492343_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register tmp_415_reg_12492343_reg is absorbed into DSP tmp_415_reg_12492343_reg.
DSP Report: register tmp_415_reg_12492343_reg is absorbed into DSP tmp_415_reg_12492343_reg.
DSP Report: operator mul_10ns_5ns_14_1_1_U1966/tmp_product is absorbed into DSP tmp_415_reg_12492343_reg.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2099/tmp_product, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U2099/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2099/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U2099/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2099/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2099/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2099/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2085/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2085/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2085/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1940/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1940/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1940/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1871/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1871/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1871/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1760/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1760/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1760/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1820/tmp_product, operation Mode is: A''*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U1820/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1820/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1820/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1820/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1820/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1820/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1605/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1605/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1605/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1616/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1616/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1616/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2066/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2066/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2066/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2082/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2082/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2082/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1757/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1757/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1757/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1516/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1516/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1516/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2032/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2032/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2032/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1522/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1522/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1522/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1522/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1522/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1522/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1522/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2024/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U2024/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2024/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1476/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1476/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1476/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1602/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1602/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1602/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1793/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1793/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1793/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1961/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1961/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1961/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1961/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1961/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1961/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1961/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1794/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1794/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1794/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2017/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2017/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2017/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1993/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1993/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1993/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1704/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1704/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1704/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1815/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1815/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1815/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2078/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2078/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2078/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1744/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1744/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1744/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1903/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1903/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1903/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1837/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1837/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1837/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1779/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1779/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1779/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1779/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1779/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1779/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1779/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1575/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1575/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1575/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1994/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1994/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1994/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1429/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1429/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1429/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1706/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1706/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1706/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1755/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1755/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1755/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1952/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1952/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1952/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1789/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1789/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1789/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1984/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1984/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1984/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1830/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1830/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1830/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1624/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1624/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1624/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1868/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1868/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1868/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1739/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1739/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1739/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1987/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1987/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1987/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1872/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1872/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1872/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1729/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1729/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1729/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1989/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1989/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1989/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1438/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1438/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1438/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1508/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1508/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1508/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1508/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1508/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1617/tmp_product, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_10ns_6s_16_1_1_U1617/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1617/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1617/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1617/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1617/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1617/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1708/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1708/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1708/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1973/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1973/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1973/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_1064_reg_12492375_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1606/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1606/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1606/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1938/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1938/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1938/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1831/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1831/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1831/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1497/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1497/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1497/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1539/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1539/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1539/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1544/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1544/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1544/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2102/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2102/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2102/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1640/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1640/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1640/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1658/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1658/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1658/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1489/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1489/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1489/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1894/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1894/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1894/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1556/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1556/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1556/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1721/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1721/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1721/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1661/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1661/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1661/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1824/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1824/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1824/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1451/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1451/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1451/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1647/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1647/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1647/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1660/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1660/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1660/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1685/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1685/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1685/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1696/tmp_product, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U1696/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1696/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1696/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1696/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1478/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1478/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1478/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2067/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2067/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2067/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1554/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1554/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1554/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1763/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1763/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1763/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1594/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1594/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1594/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1594/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1594/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1578/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1578/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1578/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1842/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1842/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1842/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1869/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1869/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1869/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1541/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1541/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1541/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1630/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1630/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1630/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1591/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1591/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1591/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1932/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1932/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1932/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2043/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2043/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2043/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1488/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1488/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1488/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1898/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1898/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1898/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2051/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2051/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2051/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1452/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1452/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1452/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1771/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1771/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1771/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2045/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2045/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2045/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1849/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1849/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1849/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1986/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1986/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1986/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1564/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1564/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1564/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1515/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1515/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1515/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1893/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1893/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1893/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1735/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1735/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1735/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1839/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1839/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1839/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1454/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1454/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1454/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1884/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1884/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1884/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2022/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2022/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2022/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1521/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1521/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1521/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1741/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1741/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1741/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1574/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1574/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1574/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1496/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1496/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1496/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1897/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1897/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1897/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2054/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2054/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2054/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1722/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1722/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1722/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2080/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2080/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2080/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1535/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1535/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1535/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1697/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1697/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1697/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1972/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1972/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1972/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2088/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2088/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2088/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2074/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2074/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2074/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1669/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1669/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1669/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1813/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1813/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1813/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1534/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1534/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1534/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1673/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1673/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1673/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1777/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1777/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1777/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1786/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1786/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1786/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1917/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1917/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1917/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2016/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2016/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2016/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1990/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1990/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1990/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1596/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1596/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1596/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2046/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2046/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2046/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1465/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1465/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1465/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1746/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1746/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1746/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1796/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1796/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1796/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1995/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1995/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1995/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2031/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U2031/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2031/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2003/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2003/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2003/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1843/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1843/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1843/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2030/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2030/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2030/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1698/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1698/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1698/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1736/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1736/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1736/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1446/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1446/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1446/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1881/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1881/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1881/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1778/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1778/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1778/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1967/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1967/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1967/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2061/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U2061/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2061/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1433/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1433/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1433/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1920/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1920/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1920/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1765/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1765/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1765/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2026/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2026/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2026/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1808/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1808/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1808/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1474/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1474/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1474/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1559/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1559/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1559/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2075/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2075/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2075/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1792/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1792/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1792/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1960/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1960/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1960/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1812/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1812/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1812/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1964/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1964/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1964/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1769/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1769/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1769/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1875/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1875/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1875/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1687/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1687/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1687/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1642/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1642/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1642/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1774/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1774/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1774/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1482/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1482/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1482/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1600/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1600/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1600/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1781/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1781/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1781/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1909/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1909/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1909/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1592/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1592/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1592/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2014/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U2014/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2014/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1833/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1833/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1833/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1551/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1551/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1551/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln58_215_reg_12494118_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1668/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1668/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1668/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1674/tmp_product, operation Mode is: A''*(B:0x1b).
DSP Report: register mul_10ns_6ns_15_1_1_U1674/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1674/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1674/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1674/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1674/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1674/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1877/tmp_product, operation Mode is: A''*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1877/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1877/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1877/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1877/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1877/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1877/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1937/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1937/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1937/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1835/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1835/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1835/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1948/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1948/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1948/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1844/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1844/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1844/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2009/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2009/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2009/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1579/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1579/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1579/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1579/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1579/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1579/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1579/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1636/tmp_product, operation Mode is: A''*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U1636/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1636/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1636/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1636/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1636/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1636/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1531/tmp_product, operation Mode is: A''*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1531/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1531/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1531/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1531/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1531/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1531/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1598/tmp_product, operation Mode is: A''*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1598/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1598/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1598/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1598/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1598/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1598/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1716/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1716/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1716/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2015/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2015/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2015/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1980/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1980/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1980/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1980/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1980/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1980/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1980/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1550/tmp_product, operation Mode is: A''*(B:0x19).
DSP Report: register mul_10ns_6ns_15_1_1_U1550/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1550/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1550/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1550/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1550/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1550/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2093/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2093/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2093/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1702/tmp_product, operation Mode is: A''*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U1702/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1702/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1702/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1702/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1702/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1702/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1816/tmp_product, operation Mode is: A''*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1816/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1816/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1816/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1816/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1816/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1816/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1862/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1862/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1862/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1756/tmp_product, operation Mode is: A''*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1756/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1756/tmp_product.
DSP Report: register mul_10ns_5ns_14_1_1_U1756/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1756/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1756/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1756/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2048/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U2048/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2048/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1776/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1776/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1776/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1878/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1878/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1878/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1613/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1613/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1613/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1895/tmp_product, operation Mode is: A''*(B:0x3ffea).
DSP Report: register mul_10ns_6s_16_1_1_U1895/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1895/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1895/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1895/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1895/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1895/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1912/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1912/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1912/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1882/tmp_product, operation Mode is: A''*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U1882/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1882/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1882/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1882/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1882/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1882/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1625/tmp_product, operation Mode is: A''*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U1625/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1625/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1625/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1625/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1625/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1625/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2072/tmp_product, operation Mode is: A''*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2072/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2072/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2072/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2072/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2072/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2072/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1601/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1601/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1601/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1854/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1854/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1854/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2062/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2062/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2062/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1699/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U1699/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1699/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1699/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1699/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1699/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1699/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1455/tmp_product, operation Mode is: A2*(B:0x1a).
DSP Report: register mul_10ns_6ns_15_1_1_U1455/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1455/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1455/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1455/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2041/tmp_product, operation Mode is: A''*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U2041/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2041/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U2041/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2041/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U2041/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2041/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1634/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1634/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1634/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1775/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1775/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1775/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1939/tmp_product, operation Mode is: A''*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1939/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1939/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1939/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1939/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1939/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1939/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1719/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1719/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1719/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1442/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1442/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1442/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_305_reg_12492108_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln73_257_reg_12491793_reg[1] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1639/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1639/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1639/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1738/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1738/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1738/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1773/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1773/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1773/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2037/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2037/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2037/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1635/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1635/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1635/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1991/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1991/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1991/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1694/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1694/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1694/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1730/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1730/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1730/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2002/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2002/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2002/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1927/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1927/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1927/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1852/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1852/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1852/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1475/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1475/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1475/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1676/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1676/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1676/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1946/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1946/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1946/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1472/tmp_product, operation Mode is: A''*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U1472/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1472/tmp_product.
DSP Report: register mul_10ns_6ns_15_1_1_U1472/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1472/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1472/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1472/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1714/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1714/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1714/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2018/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2018/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2018/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1690/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1690/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1690/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1838/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1838/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1838/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1449/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1449/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1449/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1805/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1805/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1805/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1807/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1807/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1807/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2044/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2044/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2044/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1506/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1506/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1506/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1457/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1457/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1457/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1886/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1886/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1886/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1950/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1950/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1950/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2052/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2052/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2052/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1836/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1836/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1836/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1787/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1787/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1787/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2065/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2065/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2065/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1858/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1858/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1858/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1638/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1638/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1638/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2006/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2006/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2006/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1471/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1471/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1471/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1426/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1426/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1426/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1751/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1751/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1751/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2059/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U2059/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2059/tmp_product.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_326_reg_12493834_reg[0] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1860/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1860/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1860/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1761/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1761/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1761/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1924/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1924/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1924/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1857/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1857/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1857/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1857/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1857/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1767/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1767/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1767/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1623/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1623/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1623/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1614/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1614/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1614/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2049/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U2049/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2049/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2049/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2049/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1943/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1943/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1943/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2029/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2029/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2029/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1783/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1783/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1783/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1608/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1608/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1608/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1517/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1517/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1517/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1517/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1517/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1645/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1645/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1645/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1467/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1467/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1467/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1583/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1583/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1583/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1725/tmp_product, operation Mode is: A''*(B:0x3ffeb).
DSP Report: register mul_10ns_6s_16_1_1_U1725/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1725/tmp_product.
DSP Report: register mul_10ns_6s_16_1_1_U1725/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1725/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1725/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1725/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1573/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1573/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1573/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1610/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1610/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1610/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1969/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1969/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1969/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1782/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1782/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1782/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2081/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U2081/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2081/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2058/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U2058/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2058/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1688/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1688/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1688/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1561/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1561/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1561/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1672/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1672/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1672/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1711/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1711/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1711/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1947/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1947/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1947/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1709/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1709/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1709/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1926/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1926/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1926/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1870/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1870/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1870/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1659/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1659/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1659/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1873/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1873/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1873/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1797/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1797/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1797/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1919/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1919/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1919/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1732/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1732/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1732/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1828/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1828/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1828/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U2025/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U2025/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U2025/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_267_reg_12491934_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln58_135_reg_12494031_reg[0] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2038/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2038/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2038/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1764/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1764/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1764/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1510/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1510/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1510/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2028/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2028/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2028/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2087/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U2087/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2087/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1753/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1753/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1753/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1712/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1712/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1712/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1798/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1798/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1798/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1908/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1908/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1908/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1648/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1648/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1648/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1557/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1557/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1557/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1977/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1977/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1977/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1923/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1923/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1923/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1637/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1637/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1637/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1532/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1532/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1532/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1468/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U1468/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1468/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1890/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1890/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1890/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2057/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U2057/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2057/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2012/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2012/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2012/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1965/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1965/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1965/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1762/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1762/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1762/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1971/tmp_product, operation Mode is: A*(B:0x1a).
DSP Report: operator mul_10ns_6ns_15_1_1_U1971/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1971/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1848/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1848/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1848/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1902/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1902/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1902/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1571/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1571/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1571/tmp_product.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1450/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1450/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1450/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1538/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1538/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1538/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1701/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1701/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1701/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1650/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1650/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1650/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1918/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1918/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1918/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1441/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1441/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1441/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1689/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1689/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1689/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1629/tmp_product, operation Mode is: A2*(B:0x15).
DSP Report: register mul_10ns_6ns_15_1_1_U1629/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1629/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1629/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1629/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2090/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U2090/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2090/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1770/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1770/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1770/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1628/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1628/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1628/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1667/tmp_product, operation Mode is: A2*(B:0x3ffed).
DSP Report: register mul_10ns_6s_16_1_1_U1667/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1667/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1667/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1667/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1507/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1507/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1507/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1620/tmp_product, operation Mode is: A2*(B:0x3ffe9).
DSP Report: register mul_10ns_6s_16_1_1_U1620/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1620/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1620/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1620/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1448/tmp_product, operation Mode is: A2*(B:0xd).
DSP Report: register mul_10ns_5ns_14_1_1_U1448/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1448/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1448/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1448/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1523/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1523/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1523/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1461/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1461/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1461/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1865/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1865/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1865/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1585/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1585/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1585/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1527/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1527/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1527/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1847/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1847/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1847/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1540/tmp_product, operation Mode is: A*(B:0x17).
DSP Report: operator mul_10ns_6ns_15_1_1_U1540/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1540/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1491/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1491/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1491/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1715/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1715/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1715/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1907/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1907/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1907/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1655/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U1655/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1655/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1655/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1655/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1864/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1864/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1864/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2104/tmp_product, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register mul_10ns_6s_16_1_1_U2104/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2104/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2104/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2104/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1479/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1479/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1479/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1563/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1563/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1563/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1595/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1595/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1595/tmp_product.
DSP Report: Generating DSP tmp_63_reg_12491626_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register tmp_63_reg_12491626_reg is absorbed into DSP tmp_63_reg_12491626_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U1982/tmp_product is absorbed into DSP tmp_63_reg_12491626_reg.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1942/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1942/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1942/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1570/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1570/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1570/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1570/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1570/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1910/tmp_product, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register mul_10ns_6s_16_1_1_U1910/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1910/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U1910/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1910/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1707/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U1707/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1707/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1707/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1707/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_55_reg_12491587_reg[0] )
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1545/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1545/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1545/tmp_product.
DSP Report: Generating DSP tmp_34_reg_12491492_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register tmp_34_reg_12491492_reg is absorbed into DSP tmp_34_reg_12491492_reg.
DSP Report: operator mul_10ns_6ns_15_1_1_U1627/tmp_product is absorbed into DSP tmp_34_reg_12491492_reg.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2100/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2100/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2100/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1818/tmp_product, operation Mode is: A*(B:0x3ffe9).
DSP Report: operator mul_10ns_6s_16_1_1_U1818/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1818/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1664/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U1664/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1664/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1664/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1664/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1768/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1768/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1768/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1513/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1513/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1513/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1934/tmp_product, operation Mode is: A2*(B:0x1d).
DSP Report: register mul_10ns_6ns_15_1_1_U1934/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1934/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1934/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1934/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1618/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1618/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1618/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2021/tmp_product, operation Mode is: A2*(B:0x3ffe7).
DSP Report: register mul_10ns_6s_16_1_1_U2021/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2021/tmp_product.
DSP Report: operator mul_10ns_6s_16_1_1_U2021/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2021/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1802/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1802/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1802/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1460/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1460/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1460/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1460/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1460/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1483/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U1483/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1483/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1443/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1443/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1443/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2055/tmp_product, operation Mode is: A*(B:0x19).
DSP Report: operator mul_10ns_6ns_15_1_1_U2055/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2055/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1487/tmp_product, operation Mode is: A*(B:0x3ffea).
DSP Report: operator mul_10ns_6s_16_1_1_U1487/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1487/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1944/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1944/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1944/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2092/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U2092/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2092/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1817/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1817/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1817/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1734/tmp_product, operation Mode is: A*(B:0xd).
DSP Report: operator mul_10ns_5ns_14_1_1_U1734/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1734/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1921/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1921/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1921/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1921/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1921/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_103_reg_12491788_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shl_ln73_260_reg_12491871_reg[2] )
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1495/tmp_product, operation Mode is: A2*(B:0x16).
DSP Report: register mul_10ns_6ns_15_1_1_U1495/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1495/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1495/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1495/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1790/tmp_product, operation Mode is: A*(B:0x3ffe6).
DSP Report: operator mul_10ns_6s_16_1_1_U1790/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1790/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1537/tmp_product, operation Mode is: A*(B:0x3ffe7).
DSP Report: operator mul_10ns_6s_16_1_1_U1537/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1537/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1747/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1747/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1747/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1829/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U1829/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1829/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1829/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1829/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1958/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U1958/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1958/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1905/tmp_product, operation Mode is: A2*(B:0x13).
DSP Report: register mul_10ns_6ns_15_1_1_U1905/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1905/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1905/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1905/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1686/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1686/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1686/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1887/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1887/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1887/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1876/tmp_product, operation Mode is: A2*(B:0xb).
DSP Report: register mul_10ns_5ns_14_1_1_U1876/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1876/tmp_product.
DSP Report: operator mul_10ns_5ns_14_1_1_U1876/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1876/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1929/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1929/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1929/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1754/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1754/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1754/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1447/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1447/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1447/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1963/tmp_product, operation Mode is: A*(B:0x1d).
DSP Report: operator mul_10ns_6ns_15_1_1_U1963/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1963/tmp_product.
DSP Report: Generating DSP mul_10ns_5ns_14_1_1_U1801/tmp_product, operation Mode is: A*(B:0xb).
DSP Report: operator mul_10ns_5ns_14_1_1_U1801/tmp_product is absorbed into DSP mul_10ns_5ns_14_1_1_U1801/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1935/tmp_product, operation Mode is: A*(B:0x3ffed).
DSP Report: operator mul_10ns_6s_16_1_1_U1935/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1935/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1490/tmp_product, operation Mode is: A*(B:0x15).
DSP Report: operator mul_10ns_6ns_15_1_1_U1490/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1490/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1914/tmp_product, operation Mode is: A*(B:0x16).
DSP Report: operator mul_10ns_6ns_15_1_1_U1914/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1914/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1439/tmp_product, operation Mode is: A*(B:0x3ffeb).
DSP Report: operator mul_10ns_6s_16_1_1_U1439/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1439/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U2070/tmp_product, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator mul_10ns_6s_16_1_1_U2070/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U2070/tmp_product.
DSP Report: Generating DSP mul_10ns_6s_16_1_1_U1588/tmp_product, operation Mode is: A*(B:0x3ffe5).
DSP Report: operator mul_10ns_6s_16_1_1_U1588/tmp_product is absorbed into DSP mul_10ns_6s_16_1_1_U1588/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1567/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1567/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1567/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U2039/tmp_product, operation Mode is: A*(B:0x13).
DSP Report: operator mul_10ns_6ns_15_1_1_U2039/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U2039/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1528/tmp_product, operation Mode is: A*(B:0x1b).
DSP Report: operator mul_10ns_6ns_15_1_1_U1528/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1528/tmp_product.
DSP Report: Generating DSP mul_10ns_6ns_15_1_1_U1543/tmp_product, operation Mode is: A2*(B:0x17).
DSP Report: register mul_10ns_6ns_15_1_1_U1543/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1543/tmp_product.
DSP Report: operator mul_10ns_6ns_15_1_1_U1543/tmp_product is absorbed into DSP mul_10ns_6ns_15_1_1_U1543/tmp_product.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv_i_i_reg_12490792_reg[14] )
DSP Debug: swapped A/B pins for adder 0xbfa14ea0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_89_reg_191823_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_165_reg_191888_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln73_49_reg_191562_reg[11] )
DSP Debug: swapped A/B pins for adder 0x5424e120
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln73_126_reg_191567_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_ln58_116_reg_191853_reg[14] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln250_32_reg_12690_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln250_67_reg_13163_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln250_55_reg_12921_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln250_64_reg_13153_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln250_reg_12795_reg[9] )
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O711[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O711[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB2 has port O711[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_U0/\ap_CS_fsm_reg[0] )
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2388/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2388/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2388/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2388/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2388/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2388/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2388/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2389/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2389/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2389/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2389/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2389/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2389/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2389/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2390/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2390/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2390/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2390/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2390/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2390/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2390/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2391/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2391/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2391/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2391/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2391/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2391/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2391/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2392/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2392/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2392/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2392/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2392/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2392/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2392/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2393/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2393/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2393/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2393/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2393/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2393/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2393/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2394/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2394/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2394/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2394/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2394/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2394/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2394/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2395/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2395/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2395/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2395/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2395/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2395/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2395/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2396/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2396/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2396/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2396/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2396/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2396/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2396/tmp_product.
DSP Report: Generating DSP mul_18s_17ns_26_1_1_U2397/tmp_product, operation Mode is: A*B''.
DSP Report: register mul_18s_17ns_26_1_1_U2397/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2397/tmp_product.
DSP Report: register mul_18s_17ns_26_1_1_U2397/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2397/tmp_product.
DSP Report: operator mul_18s_17ns_26_1_1_U2397/tmp_product is absorbed into DSP mul_18s_17ns_26_1_1_U2397/tmp_product.
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O872[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O872[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O872[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O875[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O875[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O875[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O878[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O878[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O878[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O881[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O881[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O881[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O884[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O884[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O884[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O887[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O887[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O887[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O890[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O890[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O890[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O893[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O893[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O893[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O896[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O896[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O896[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O899[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O899[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O899[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O902[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O902[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O902[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O905[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O905[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O905[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O908[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O908[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O908[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O911[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O911[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O911[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O914[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O914[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O914[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O917[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O917[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O917[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O920[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O920[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O920[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O923[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O923[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O923[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O926[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O926[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O926[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O929[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O929[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O929[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O932[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O932[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O932[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O935[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O935[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O935[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O938[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O938[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O938[0] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O941[2] driven by constant 0
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O941[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_sparse__GCB4 has port O941[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/\select_ln51_1_reg_1793_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:44 ; elapsed = 00:07:53 . Memory (MB): peak = 5456.254 ; gain = 3023.723 ; free physical = 417369 ; free virtual = 822684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                        | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*(B:0x3ffed) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffe9)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffeb)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x3ffe3)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A2*(B:0x16)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A2*(B:0x16))'  | 11     | 6      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A2*B            | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A*B2            | 16     | 6      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B             | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A2*B2           | 16     | 6      | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4  | A''*(B:0xd)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4  | A2*(B:0xb)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4  | A''*(B:0x3ffe6) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0xd)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | (A2*(B:0xb))'   | 11     | 5      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0x3ffe7) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0x19)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*(B:0x3ffe9) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*(B:0xd)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*(B:0x3ffea) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB10 | A2*(B:0x3ffe7)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB10 | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x1b)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x16)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x15)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x3ffe9) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0xb)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x19)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x3ffed) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0xd)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0xb)     | 11     | 5      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x3ffea) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x3ffe7) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x15)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x17)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x1d)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A2*(B:0x1a)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x17)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*(B:0x16)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB19 | A''*(B:0x1d)    | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A2*(B:0xb)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A2*(B:0x3ffed)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A''*(B:0x3ffeb) | 11     | 6      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1a)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x15)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x3ffed)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x3ffe9)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0xd)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x17)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x3ffe6)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | (A*(B:0x1d))'   | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0xb)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x3ffe5)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A2*(B:0x1d)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | (A*(B:0x17))'   | 11     | 6      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe9)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A2*(B:0x13)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A2*(B:0x1d)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A2*(B:0x3ffe7)  | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A2*(B:0xb)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x19)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffea)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xd)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A2*(B:0x16)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x16)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe6)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe7)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x13)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0xb)      | 11     | 5      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1d)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A*(B:0xb)       | 11     | 5      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffed)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x15)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x16)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffeb)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe3)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A*(B:0x3ffe5)   | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x13)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A*(B:0x1b)      | 11     | 6      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A2*(B:0x17)     | 11     | 6      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''           | 18     | 18     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:31 ; elapsed = 00:08:43 . Memory (MB): peak = 5456.254 ; gain = 3023.723 ; free physical = 417065 ; free virtual = 822698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/sub_ln73_111_reg_191718_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/sub_ln73_172_reg_191733_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/sub_ln73_137_reg_191728_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/sub_ln73_120_reg_191723_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0/sub_ln73_178_reg_191738_reg[11] )
INFO: [Synth 8-7052] The timing for the instance i_3/softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:06 ; elapsed = 00:09:20 . Memory (MB): peak = 5464.258 ; gain = 3031.727 ; free physical = 416929 ; free virtual = 822601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/invert_table_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:01 ; elapsed = 00:10:16 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416388 ; free virtual = 822347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:03 ; elapsed = 00:10:18 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416390 ; free virtual = 822350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:59 ; elapsed = 00:11:15 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416419 ; free virtual = 822379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:01 ; elapsed = 00:11:16 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416416 ; free virtual = 822375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:52 ; elapsed = 00:12:08 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416465 ; free virtual = 822424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:55 ; elapsed = 00:12:11 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416456 ; free virtual = 822416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[3]    | 22     | 22         | 22     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 6      | 6          | 6      | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                        | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | (A'*B)'     | 9      | 4      | -      | -      | 14     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | (A'*B)'     | 9      | 5      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4  | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB10 | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A*B)'      | 9      | 4      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A'*B        | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A''*B)'    | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A*B)'      | 9      | 4      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | (A'*B)'     | 9      | 4      | -      | -      | 16     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4  | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_5ns_14_1_1                                                     | A''*B       | 9      | 4      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | (A''*B)'    | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB19 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A''*B)'    | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB30 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A*B)'      | 9      | 5      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | (A'*B)'     | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A''*B       | 9      | 5      | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6ns_15_1_1                                                     | A'*B        | 9      | 5      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB4  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB8  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB10 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB7  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A*B)'      | 9      | 18     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB16 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB29 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB20 | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | (A'*B)'     | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_10ns_6s_16_1_1                                                      | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB6  | A''*B       | 9      | 18     | -      | -      | 17     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s__GB25 | A'*B        | 9      | 18     | -      | -      | 17     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s          | A*B''       | 30     | 17     | -      | -      | 36     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A*B         | 15     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB2  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB3  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_mul_16s_6s_22_1_1                                                       | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB4  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s__GB0  | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|hls_sparse                                                                         | A'*B'       | 15     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          | 25768|
|3     |DSP48E2         |   150|
|4     |DSP_ALU         |   688|
|5     |DSP_A_B_DATA    |   688|
|6     |DSP_C_DATA      |   688|
|7     |DSP_MULTIPLIER  |   688|
|8     |DSP_M_DATA      |   688|
|9     |DSP_OUTPUT      |   688|
|10    |DSP_PREADD      |   688|
|11    |DSP_PREADD_DATA |   688|
|12    |LUT1            |  8298|
|13    |LUT2            | 77889|
|14    |LUT3            | 39706|
|15    |LUT4            | 66144|
|16    |LUT5            | 48915|
|17    |LUT6            | 93658|
|18    |MUXF7           |   238|
|19    |RAMB18E2        |     6|
|20    |SRL16E          |  1920|
|21    |FDRE            | 87350|
|22    |FDSE            |  6482|
|23    |IBUF            | 25604|
|24    |OBUF            |   173|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                                 |Module                                                                                                                 |Cells  |
+------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                      |                                                                                                                       | 487806|
|2     |  sparse_arr_feat_act2_out_46_U                                          |hls_sparse_fifo_w10_d2_S_264                                                                                           |     39|
|3     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1853                                                                                 |     30|
|4     |  sparse_arr_feat_act2_out_36_U                                          |hls_sparse_fifo_w10_d2_S_253                                                                                           |     39|
|5     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1864                                                                                 |     30|
|6     |  sparse_arr_feat_act2_out_31_U                                          |hls_sparse_fifo_w10_d2_S_248                                                                                           |     39|
|7     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1869                                                                                 |     30|
|8     |  sparse_arr_feat_act2_out_30_U                                          |hls_sparse_fifo_w10_d2_S_247                                                                                           |     39|
|9     |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1870                                                                                 |     30|
|10    |  sparse_arr_feat_act2_out_17_U                                          |hls_sparse_fifo_w10_d2_S_232                                                                                           |     39|
|11    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1885                                                                                 |     30|
|12    |  sparse_arr_feat_act2_out_16_U                                          |hls_sparse_fifo_w10_d2_S_231                                                                                           |     39|
|13    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1886                                                                                 |     30|
|14    |  sparse_arr_feat_act2_out_2_U                                           |hls_sparse_fifo_w10_d2_S_246                                                                                           |     39|
|15    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1871                                                                                 |     30|
|16    |  sparse_arr_feat_act2_out_1_U                                           |hls_sparse_fifo_w10_d2_S_235                                                                                           |     39|
|17    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1882                                                                                 |     30|
|18    |  sparse_arr_feat_act2_out_U                                             |hls_sparse_fifo_w10_d2_S_272                                                                                           |     39|
|19    |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1845                                                                                 |     30|
|20    |  dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0     |hls_sparse_dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_s                                           | 126326|
|21    |    tmp_415_reg_12492343_reg                                             |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_415_reg_12492343_reg_funnel                    |      8|
|22    |    pf_ap_return_55_U                                                    |hls_sparse_frp_fifoout__1                                                                                              |     65|
|23    |    pf_ap_return_44_U                                                    |hls_sparse_frp_fifoout__2                                                                                              |     65|
|24    |    pf_ap_return_48_U                                                    |hls_sparse_frp_fifoout__3                                                                                              |     65|
|25    |    pf_ap_return_32_U                                                    |hls_sparse_frp_fifoout__4                                                                                              |     65|
|26    |    pf_ap_return_6_U                                                     |hls_sparse_frp_fifoout__5                                                                                              |     65|
|27    |    pf_ap_return_4_U                                                     |hls_sparse_frp_fifoout__6                                                                                              |     65|
|28    |    pf_ap_return_1_U                                                     |hls_sparse_frp_fifoout__7                                                                                              |     65|
|29    |    pf_ap_return_27_U                                                    |hls_sparse_frp_fifoout__8                                                                                              |     65|
|30    |    pf_ap_return_0_U                                                     |hls_sparse_frp_fifoout__9                                                                                              |     65|
|31    |    pf_ap_return_11_U                                                    |hls_sparse_frp_fifoout__10                                                                                             |     65|
|32    |    pf_ap_return_10_U                                                    |hls_sparse_frp_fifoout__11                                                                                             |     65|
|33    |    pf_ap_return_9_U                                                     |hls_sparse_frp_fifoout__12                                                                                             |     65|
|34    |    pf_ap_return_8_U                                                     |hls_sparse_frp_fifoout__13                                                                                             |     65|
|35    |    pf_ap_return_7_U                                                     |hls_sparse_frp_fifoout__14                                                                                             |     65|
|36    |    pf_ap_return_5_U                                                     |hls_sparse_frp_fifoout__15                                                                                             |     65|
|37    |    pf_ap_return_3_U                                                     |hls_sparse_frp_fifoout__16                                                                                             |     65|
|38    |    pf_ap_return_2_U                                                     |hls_sparse_frp_fifoout__17                                                                                             |     65|
|39    |    pf_ap_return_31_U                                                    |hls_sparse_frp_fifoout__18                                                                                             |     65|
|40    |    pf_ap_return_63_U                                                    |hls_sparse_frp_fifoout__19                                                                                             |     65|
|41    |    pf_ap_return_62_U                                                    |hls_sparse_frp_fifoout__20                                                                                             |     65|
|42    |    pf_ap_return_61_U                                                    |hls_sparse_frp_fifoout__21                                                                                             |     65|
|43    |    pf_ap_return_60_U                                                    |hls_sparse_frp_fifoout__22                                                                                             |     65|
|44    |    pf_ap_return_59_U                                                    |hls_sparse_frp_fifoout__23                                                                                             |     65|
|45    |    pf_ap_return_58_U                                                    |hls_sparse_frp_fifoout__24                                                                                             |     65|
|46    |    pf_ap_return_57_U                                                    |hls_sparse_frp_fifoout__25                                                                                             |     65|
|47    |    pf_ap_return_56_U                                                    |hls_sparse_frp_fifoout__26                                                                                             |     65|
|48    |    pf_ap_return_54_U                                                    |hls_sparse_frp_fifoout__27                                                                                             |     65|
|49    |    pf_ap_return_53_U                                                    |hls_sparse_frp_fifoout__28                                                                                             |     65|
|50    |    pf_ap_return_52_U                                                    |hls_sparse_frp_fifoout__29                                                                                             |     65|
|51    |    pf_ap_return_51_U                                                    |hls_sparse_frp_fifoout__30                                                                                             |     65|
|52    |    pf_ap_return_50_U                                                    |hls_sparse_frp_fifoout__31                                                                                             |     65|
|53    |    pf_ap_return_49_U                                                    |hls_sparse_frp_fifoout__32                                                                                             |     65|
|54    |    pf_ap_return_47_U                                                    |hls_sparse_frp_fifoout__33                                                                                             |     65|
|55    |    pf_ap_return_46_U                                                    |hls_sparse_frp_fifoout__34                                                                                             |     65|
|56    |    pf_ap_return_45_U                                                    |hls_sparse_frp_fifoout__35                                                                                             |     65|
|57    |    pf_ap_return_43_U                                                    |hls_sparse_frp_fifoout__36                                                                                             |     65|
|58    |    pf_ap_return_42_U                                                    |hls_sparse_frp_fifoout__37                                                                                             |     65|
|59    |    pf_ap_return_41_U                                                    |hls_sparse_frp_fifoout__38                                                                                             |     65|
|60    |    pf_ap_return_40_U                                                    |hls_sparse_frp_fifoout__39                                                                                             |     65|
|61    |    pf_ap_return_39_U                                                    |hls_sparse_frp_fifoout__40                                                                                             |     65|
|62    |    pf_ap_return_38_U                                                    |hls_sparse_frp_fifoout__41                                                                                             |     65|
|63    |    pf_ap_return_37_U                                                    |hls_sparse_frp_fifoout__42                                                                                             |     65|
|64    |    pf_ap_return_36_U                                                    |hls_sparse_frp_fifoout__43                                                                                             |     65|
|65    |    pf_ap_return_35_U                                                    |hls_sparse_frp_fifoout__44                                                                                             |     65|
|66    |    pf_ap_return_34_U                                                    |hls_sparse_frp_fifoout__45                                                                                             |     65|
|67    |    pf_ap_return_33_U                                                    |hls_sparse_frp_fifoout__46                                                                                             |     65|
|68    |    pf_ap_return_30_U                                                    |hls_sparse_frp_fifoout__47                                                                                             |     65|
|69    |    pf_ap_return_29_U                                                    |hls_sparse_frp_fifoout__48                                                                                             |     65|
|70    |    pf_ap_return_28_U                                                    |hls_sparse_frp_fifoout__49                                                                                             |     65|
|71    |    pf_ap_return_26_U                                                    |hls_sparse_frp_fifoout__50                                                                                             |     65|
|72    |    pf_ap_return_25_U                                                    |hls_sparse_frp_fifoout__51                                                                                             |     65|
|73    |    pf_ap_return_24_U                                                    |hls_sparse_frp_fifoout__52                                                                                             |     65|
|74    |    pf_ap_return_23_U                                                    |hls_sparse_frp_fifoout__53                                                                                             |     65|
|75    |    pf_ap_return_22_U                                                    |hls_sparse_frp_fifoout__54                                                                                             |     65|
|76    |    pf_ap_return_21_U                                                    |hls_sparse_frp_fifoout__55                                                                                             |     65|
|77    |    pf_ap_return_20_U                                                    |hls_sparse_frp_fifoout__56                                                                                             |     65|
|78    |    pf_ap_return_19_U                                                    |hls_sparse_frp_fifoout__57                                                                                             |     65|
|79    |    pf_ap_return_18_U                                                    |hls_sparse_frp_fifoout__58                                                                                             |     65|
|80    |    pf_ap_return_17_U                                                    |hls_sparse_frp_fifoout__59                                                                                             |     65|
|81    |    pf_ap_return_16_U                                                    |hls_sparse_frp_fifoout__60                                                                                             |     65|
|82    |    pf_ap_return_15_U                                                    |hls_sparse_frp_fifoout__61                                                                                             |     65|
|83    |    pf_ap_return_14_U                                                    |hls_sparse_frp_fifoout__62                                                                                             |     65|
|84    |    pf_ap_return_13_U                                                    |hls_sparse_frp_fifoout__63                                                                                             |     65|
|85    |    pf_ap_return_12_U                                                    |hls_sparse_frp_fifoout                                                                                                 |     65|
|86    |    frp_pipeline_valid_U                                                 |hls_sparse_frp_pipeline_valid                                                                                          |      9|
|87    |    tmp_63_reg_12491626_reg                                              |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_34_reg_12491492_reg_funnel__2                  |      8|
|88    |    tmp_98_reg_12491768_reg                                              |tmp_98_reg_12491768_reg_funnel                                                                                         |      8|
|89    |    tmp_34_reg_12491492_reg                                              |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/tmp_34_reg_12491492_reg_funnel__1                  |      8|
|90    |    mul_10ns_5ns_14_1_1_U1429                                            |hls_sparse_mul_10ns_5ns_14_1_1                                                                                         |     35|
|91    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__256  |      8|
|92    |    mul_10ns_5ns_14_1_1_U1441                                            |hls_sparse_mul_10ns_5ns_14_1_1_2186                                                                                    |     73|
|93    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__13    |      8|
|94    |    mul_10ns_5ns_14_1_1_U1442                                            |hls_sparse_mul_10ns_5ns_14_1_1_2187                                                                                    |     40|
|95    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__219  |      8|
|96    |    mul_10ns_5ns_14_1_1_U1448                                            |hls_sparse_mul_10ns_5ns_14_1_1_2188                                                                                    |     47|
|97    |    mul_10ns_5ns_14_1_1_U1453                                            |hls_sparse_mul_10ns_5ns_14_1_1_2189                                                                                    |     38|
|98    |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__49   |      8|
|99    |    mul_10ns_5ns_14_1_1_U1458                                            |hls_sparse_mul_10ns_5ns_14_1_1_2190                                                                                    |     13|
|100   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__186  |      8|
|101   |    mul_10ns_5ns_14_1_1_U1460                                            |hls_sparse_mul_10ns_5ns_14_1_1_2191                                                                                    |     62|
|102   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1664/tmp_product_funnel__3    |      8|
|103   |    mul_10ns_5ns_14_1_1_U1463                                            |hls_sparse_mul_10ns_5ns_14_1_1_2192                                                                                    |     74|
|104   |    mul_10ns_5ns_14_1_1_U1470                                            |hls_sparse_mul_10ns_5ns_14_1_1_2193                                                                                    |     66|
|105   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__145  |      8|
|106   |    mul_10ns_5ns_14_1_1_U1476                                            |hls_sparse_mul_10ns_5ns_14_1_1_2194                                                                                    |     48|
|107   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__7    |      8|
|108   |    mul_10ns_5ns_14_1_1_U1492                                            |hls_sparse_mul_10ns_5ns_14_1_1_2195                                                                                    |     67|
|109   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__174  |      8|
|110   |    mul_10ns_5ns_14_1_1_U1508                                            |hls_sparse_mul_10ns_5ns_14_1_1_2196                                                                                    |      1|
|111   |    mul_10ns_5ns_14_1_1_U1509                                            |hls_sparse_mul_10ns_5ns_14_1_1_2197                                                                                    |     72|
|112   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__68   |      8|
|113   |    mul_10ns_5ns_14_1_1_U1516                                            |hls_sparse_mul_10ns_5ns_14_1_1_2198                                                                                    |     51|
|114   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__378  |      8|
|115   |    mul_10ns_5ns_14_1_1_U1517                                            |hls_sparse_mul_10ns_5ns_14_1_1_2199                                                                                    |     93|
|116   |    mul_10ns_5ns_14_1_1_U1523                                            |hls_sparse_mul_10ns_5ns_14_1_1_2200                                                                                    |     50|
|117   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__56    |      8|
|118   |    mul_10ns_5ns_14_1_1_U1527                                            |hls_sparse_mul_10ns_5ns_14_1_1_2201                                                                                    |     55|
|119   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__17    |      8|
|120   |    mul_10ns_5ns_14_1_1_U1539                                            |hls_sparse_mul_10ns_5ns_14_1_1_2202                                                                                    |     79|
|121   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__315  |      8|
|122   |    mul_10ns_5ns_14_1_1_U1545                                            |hls_sparse_mul_10ns_5ns_14_1_1_2203                                                                                    |     38|
|123   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__68    |      8|
|124   |    mul_10ns_5ns_14_1_1_U1549                                            |hls_sparse_mul_10ns_5ns_14_1_1_2204                                                                                    |    104|
|125   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__77   |      8|
|126   |    mul_10ns_5ns_14_1_1_U1554                                            |hls_sparse_mul_10ns_5ns_14_1_1_2205                                                                                    |     21|
|127   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__123  |      8|
|128   |    mul_10ns_5ns_14_1_1_U1558                                            |hls_sparse_mul_10ns_5ns_14_1_1_2206                                                                                    |     49|
|129   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__52   |      8|
|130   |    mul_10ns_5ns_14_1_1_U1570                                            |hls_sparse_mul_10ns_5ns_14_1_1_2207                                                                                    |     13|
|131   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1707/tmp_product_funnel__2    |      8|
|132   |    mul_10ns_5ns_14_1_1_U1573                                            |hls_sparse_mul_10ns_5ns_14_1_1_2208                                                                                    |     49|
|133   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__118  |      8|
|134   |    mul_10ns_5ns_14_1_1_U1575                                            |hls_sparse_mul_10ns_5ns_14_1_1_2209                                                                                    |     99|
|135   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__247  |      8|
|136   |    mul_10ns_5ns_14_1_1_U1578                                            |hls_sparse_mul_10ns_5ns_14_1_1_2210                                                                                    |     67|
|137   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__26   |      8|
|138   |    mul_10ns_5ns_14_1_1_U1581                                            |hls_sparse_mul_10ns_5ns_14_1_1_2211                                                                                    |    189|
|139   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__24    |      8|
|140   |    mul_10ns_5ns_14_1_1_U1583                                            |hls_sparse_mul_10ns_5ns_14_1_1_2212                                                                                    |     24|
|141   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__224  |      8|
|142   |    mul_10ns_5ns_14_1_1_U1585                                            |hls_sparse_mul_10ns_5ns_14_1_1_2213                                                                                    |     20|
|143   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__3     |      8|
|144   |    mul_10ns_5ns_14_1_1_U1589                                            |hls_sparse_mul_10ns_5ns_14_1_1_2214                                                                                    |      8|
|145   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__131  |      8|
|146   |    mul_10ns_5ns_14_1_1_U1594                                            |hls_sparse_mul_10ns_5ns_14_1_1_2215                                                                                    |     66|
|147   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__365  |      8|
|148   |    mul_10ns_5ns_14_1_1_U1597                                            |hls_sparse_mul_10ns_5ns_14_1_1_2216                                                                                    |      8|
|149   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__133  |      8|
|150   |    mul_10ns_5ns_14_1_1_U1598                                            |hls_sparse_mul_10ns_5ns_14_1_1_2217                                                                                    |     41|
|151   |    mul_10ns_5ns_14_1_1_U1604                                            |hls_sparse_mul_10ns_5ns_14_1_1_2218                                                                                    |     10|
|152   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__239  |      8|
|153   |    mul_10ns_5ns_14_1_1_U1624                                            |hls_sparse_mul_10ns_5ns_14_1_1_2219                                                                                    |      8|
|154   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__374  |      8|
|155   |    mul_10ns_5ns_14_1_1_U1630                                            |hls_sparse_mul_10ns_5ns_14_1_1_2220                                                                                    |     37|
|156   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__358  |      8|
|157   |    mul_10ns_5ns_14_1_1_U1635                                            |hls_sparse_mul_10ns_5ns_14_1_1_2221                                                                                    |     52|
|158   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__31   |      8|
|159   |    mul_10ns_5ns_14_1_1_U1645                                            |hls_sparse_mul_10ns_5ns_14_1_1_2222                                                                                    |     69|
|160   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__217  |      8|
|161   |    mul_10ns_5ns_14_1_1_U1650                                            |hls_sparse_mul_10ns_5ns_14_1_1_2223                                                                                    |    105|
|162   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__7     |      8|
|163   |    mul_10ns_5ns_14_1_1_U1651                                            |hls_sparse_mul_10ns_5ns_14_1_1_2224                                                                                    |     41|
|164   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__370  |      8|
|165   |    mul_10ns_5ns_14_1_1_U1680                                            |hls_sparse_mul_10ns_5ns_14_1_1_2225                                                                                    |     72|
|166   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__103  |      8|
|167   |    mul_10ns_5ns_14_1_1_U1685                                            |hls_sparse_mul_10ns_5ns_14_1_1_2226                                                                                    |     44|
|168   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__339  |      8|
|169   |    mul_10ns_5ns_14_1_1_U1686                                            |hls_sparse_mul_10ns_5ns_14_1_1_2227                                                                                    |     40|
|170   |    mul_10ns_5ns_14_1_1_U1692                                            |hls_sparse_mul_10ns_5ns_14_1_1_2228                                                                                    |    156|
|171   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__298  |      8|
|172   |    mul_10ns_5ns_14_1_1_U1703                                            |hls_sparse_mul_10ns_5ns_14_1_1_2229                                                                                    |     89|
|173   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__314  |      8|
|174   |    mul_10ns_5ns_14_1_1_U1706                                            |hls_sparse_mul_10ns_5ns_14_1_1_2230                                                                                    |      8|
|175   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__18   |      8|
|176   |    mul_10ns_5ns_14_1_1_U1728                                            |hls_sparse_mul_10ns_5ns_14_1_1_2231                                                                                    |     57|
|177   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__13   |      8|
|178   |    mul_10ns_5ns_14_1_1_U1734                                            |hls_sparse_mul_10ns_5ns_14_1_1_2232                                                                                    |     40|
|179   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__70    |      8|
|180   |    mul_10ns_5ns_14_1_1_U1739                                            |hls_sparse_mul_10ns_5ns_14_1_1_2233                                                                                    |     87|
|181   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__63   |      8|
|182   |    mul_10ns_5ns_14_1_1_U1749                                            |hls_sparse_mul_10ns_5ns_14_1_1_2234                                                                                    |     11|
|183   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__54   |      8|
|184   |    mul_10ns_5ns_14_1_1_U1756                                            |hls_sparse_mul_10ns_5ns_14_1_1_2235                                                                                    |     32|
|185   |    mul_10ns_5ns_14_1_1_U1768                                            |hls_sparse_mul_10ns_5ns_14_1_1_2236                                                                                    |     33|
|186   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__46    |      8|
|187   |    mul_10ns_5ns_14_1_1_U1771                                            |hls_sparse_mul_10ns_5ns_14_1_1_2237                                                                                    |     35|
|188   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__152  |      8|
|189   |    mul_10ns_5ns_14_1_1_U1794                                            |hls_sparse_mul_10ns_5ns_14_1_1_2238                                                                                    |     43|
|190   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__34   |      8|
|191   |    mul_10ns_5ns_14_1_1_U1800                                            |hls_sparse_mul_10ns_5ns_14_1_1_2239                                                                                    |     15|
|192   |    mul_10ns_5ns_14_1_1_U1801                                            |hls_sparse_mul_10ns_5ns_14_1_1_2240                                                                                    |     22|
|193   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__61    |      8|
|194   |    mul_10ns_5ns_14_1_1_U1816                                            |hls_sparse_mul_10ns_5ns_14_1_1_2241                                                                                    |     29|
|195   |    mul_10ns_5ns_14_1_1_U1830                                            |hls_sparse_mul_10ns_5ns_14_1_1_2242                                                                                    |     34|
|196   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__289  |      8|
|197   |    mul_10ns_5ns_14_1_1_U1837                                            |hls_sparse_mul_10ns_5ns_14_1_1_2243                                                                                    |     35|
|198   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__171  |      8|
|199   |    mul_10ns_5ns_14_1_1_U1845                                            |hls_sparse_mul_10ns_5ns_14_1_1_2244                                                                                    |     35|
|200   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__65   |      8|
|201   |    mul_10ns_5ns_14_1_1_U1854                                            |hls_sparse_mul_10ns_5ns_14_1_1_2245                                                                                    |     84|
|202   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__22    |      8|
|203   |    mul_10ns_5ns_14_1_1_U1857                                            |hls_sparse_mul_10ns_5ns_14_1_1_2246                                                                                    |      8|
|204   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__351  |      8|
|205   |    mul_10ns_5ns_14_1_1_U1860                                            |hls_sparse_mul_10ns_5ns_14_1_1_2247                                                                                    |    105|
|206   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__15    |      8|
|207   |    mul_10ns_5ns_14_1_1_U1873                                            |hls_sparse_mul_10ns_5ns_14_1_1_2248                                                                                    |     62|
|208   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__8     |      8|
|209   |    mul_10ns_5ns_14_1_1_U1874                                            |hls_sparse_mul_10ns_5ns_14_1_1_2249                                                                                    |      8|
|210   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__1     |      8|
|211   |    mul_10ns_5ns_14_1_1_U1876                                            |hls_sparse_mul_10ns_5ns_14_1_1_2250                                                                                    |     32|
|212   |    mul_10ns_5ns_14_1_1_U1889                                            |hls_sparse_mul_10ns_5ns_14_1_1_2251                                                                                    |      9|
|213   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__197  |      8|
|214   |    mul_10ns_5ns_14_1_1_U1898                                            |hls_sparse_mul_10ns_5ns_14_1_1_2252                                                                                    |    109|
|215   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__106  |      8|
|216   |    mul_10ns_5ns_14_1_1_U1908                                            |hls_sparse_mul_10ns_5ns_14_1_1_2253                                                                                    |     39|
|217   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__158  |      8|
|218   |    mul_10ns_5ns_14_1_1_U1915                                            |hls_sparse_mul_10ns_5ns_14_1_1_2254                                                                                    |    171|
|219   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1697/tmp_product_funnel__1    |      8|
|220   |    mul_10ns_5ns_14_1_1_U1942                                            |hls_sparse_mul_10ns_5ns_14_1_1_2255                                                                                    |     18|
|221   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_5ns_14_1_1_U1942/tmp_product_funnel       |      8|
|222   |    mul_10ns_5ns_14_1_1_U1943                                            |hls_sparse_mul_10ns_5ns_14_1_1_2256                                                                                    |     58|
|223   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__372  |      8|
|224   |    mul_10ns_5ns_14_1_1_U1948                                            |hls_sparse_mul_10ns_5ns_14_1_1_2257                                                                                    |     35|
|225   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__26    |      8|
|226   |    mul_10ns_5ns_14_1_1_U1951                                            |hls_sparse_mul_10ns_5ns_14_1_1_2258                                                                                    |     97|
|227   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__327  |      8|
|228   |    mul_10ns_5ns_14_1_1_U1957                                            |hls_sparse_mul_10ns_5ns_14_1_1_2259                                                                                    |      8|
|229   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__87   |      8|
|230   |    mul_10ns_5ns_14_1_1_U1961                                            |hls_sparse_mul_10ns_5ns_14_1_1_2260                                                                                    |     48|
|231   |    mul_10ns_5ns_14_1_1_U1969                                            |hls_sparse_mul_10ns_5ns_14_1_1_2261                                                                                    |     37|
|232   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__359  |      8|
|233   |    mul_10ns_5ns_14_1_1_U1989                                            |hls_sparse_mul_10ns_5ns_14_1_1_2262                                                                                    |     42|
|234   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__42   |      8|
|235   |    mul_10ns_5ns_14_1_1_U1992                                            |hls_sparse_mul_10ns_5ns_14_1_1_2263                                                                                    |     66|
|236   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__143  |      8|
|237   |    mul_10ns_5ns_14_1_1_U1994                                            |hls_sparse_mul_10ns_5ns_14_1_1_2264                                                                                    |     36|
|238   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__281  |      8|
|239   |    mul_10ns_5ns_14_1_1_U2005                                            |hls_sparse_mul_10ns_5ns_14_1_1_2265                                                                                    |     63|
|240   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__159  |      8|
|241   |    mul_10ns_5ns_14_1_1_U2015                                            |hls_sparse_mul_10ns_5ns_14_1_1_2266                                                                                    |     71|
|242   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__292  |      8|
|243   |    mul_10ns_5ns_14_1_1_U2017                                            |hls_sparse_mul_10ns_5ns_14_1_1_2267                                                                                    |     36|
|244   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__20   |      8|
|245   |    mul_10ns_5ns_14_1_1_U2025                                            |hls_sparse_mul_10ns_5ns_14_1_1_2268                                                                                    |    135|
|246   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__17    |      8|
|247   |    mul_10ns_5ns_14_1_1_U2029                                            |hls_sparse_mul_10ns_5ns_14_1_1_2269                                                                                    |     34|
|248   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__61   |      8|
|249   |    mul_10ns_5ns_14_1_1_U2032                                            |hls_sparse_mul_10ns_5ns_14_1_1_2270                                                                                    |      8|
|250   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__263  |      8|
|251   |    mul_10ns_5ns_14_1_1_U2033                                            |hls_sparse_mul_10ns_5ns_14_1_1_2271                                                                                    |     66|
|252   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__362  |      8|
|253   |    mul_10ns_5ns_14_1_1_U2037                                            |hls_sparse_mul_10ns_5ns_14_1_1_2272                                                                                    |     63|
|254   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__301  |      8|
|255   |    mul_10ns_5ns_14_1_1_U2045                                            |hls_sparse_mul_10ns_5ns_14_1_1_2273                                                                                    |     34|
|256   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__248  |      8|
|257   |    mul_10ns_5ns_14_1_1_U2048                                            |hls_sparse_mul_10ns_5ns_14_1_1_2274                                                                                    |     55|
|258   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__28    |      8|
|259   |    mul_10ns_5ns_14_1_1_U2051                                            |hls_sparse_mul_10ns_5ns_14_1_1_2275                                                                                    |     55|
|260   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__15   |      8|
|261   |    mul_10ns_5ns_14_1_1_U2093                                            |hls_sparse_mul_10ns_5ns_14_1_1_2276                                                                                    |     57|
|262   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__271  |      8|
|263   |    mul_10ns_5ns_14_1_1_U2095                                            |hls_sparse_mul_10ns_5ns_14_1_1_2277                                                                                    |     38|
|264   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__267  |      8|
|265   |    mul_10ns_5ns_14_1_1_U2101                                            |hls_sparse_mul_10ns_5ns_14_1_1_2278                                                                                    |      4|
|266   |    mul_10ns_5ns_14_1_1_U2102                                            |hls_sparse_mul_10ns_5ns_14_1_1_2279                                                                                    |     92|
|267   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__216  |      8|
|268   |    mul_10ns_5s_15_1_1_U1427                                             |hls_sparse_mul_10ns_5s_15_1_1                                                                                          |     99|
|269   |    mul_10ns_5s_15_1_1_U1432                                             |hls_sparse_mul_10ns_5s_15_1_1_2280                                                                                     |     95|
|270   |    mul_10ns_5s_15_1_1_U1445                                             |hls_sparse_mul_10ns_5s_15_1_1_2281                                                                                     |     47|
|271   |    mul_10ns_5s_15_1_1_U1486                                             |hls_sparse_mul_10ns_5s_15_1_1_2282                                                                                     |     82|
|272   |    mul_10ns_5s_15_1_1_U1494                                             |hls_sparse_mul_10ns_5s_15_1_1_2283                                                                                     |     62|
|273   |    mul_10ns_5s_15_1_1_U1499                                             |hls_sparse_mul_10ns_5s_15_1_1_2284                                                                                     |     35|
|274   |    mul_10ns_5s_15_1_1_U1503                                             |hls_sparse_mul_10ns_5s_15_1_1_2285                                                                                     |     62|
|275   |    mul_10ns_5s_15_1_1_U1504                                             |hls_sparse_mul_10ns_5s_15_1_1_2286                                                                                     |     64|
|276   |    mul_10ns_5s_15_1_1_U1505                                             |hls_sparse_mul_10ns_5s_15_1_1_2287                                                                                     |    107|
|277   |    mul_10ns_5s_15_1_1_U1512                                             |hls_sparse_mul_10ns_5s_15_1_1_2288                                                                                     |     61|
|278   |    mul_10ns_5s_15_1_1_U1520                                             |hls_sparse_mul_10ns_5s_15_1_1_2289                                                                                     |     79|
|279   |    mul_10ns_5s_15_1_1_U1525                                             |hls_sparse_mul_10ns_5s_15_1_1_2290                                                                                     |     65|
|280   |    mul_10ns_5s_15_1_1_U1533                                             |hls_sparse_mul_10ns_5s_15_1_1_2291                                                                                     |     46|
|281   |    mul_10ns_5s_15_1_1_U1536                                             |hls_sparse_mul_10ns_5s_15_1_1_2292                                                                                     |     33|
|282   |    mul_10ns_5s_15_1_1_U1546                                             |hls_sparse_mul_10ns_5s_15_1_1_2293                                                                                     |     77|
|283   |    mul_10ns_5s_15_1_1_U1547                                             |hls_sparse_mul_10ns_5s_15_1_1_2294                                                                                     |     87|
|284   |    mul_10ns_5s_15_1_1_U1548                                             |hls_sparse_mul_10ns_5s_15_1_1_2295                                                                                     |     79|
|285   |    mul_10ns_5s_15_1_1_U1552                                             |hls_sparse_mul_10ns_5s_15_1_1_2296                                                                                     |     62|
|286   |    mul_10ns_5s_15_1_1_U1553                                             |hls_sparse_mul_10ns_5s_15_1_1_2297                                                                                     |     55|
|287   |    mul_10ns_5s_15_1_1_U1555                                             |hls_sparse_mul_10ns_5s_15_1_1_2298                                                                                     |    227|
|288   |    mul_10ns_5s_15_1_1_U1569                                             |hls_sparse_mul_10ns_5s_15_1_1_2299                                                                                     |     31|
|289   |    mul_10ns_5s_15_1_1_U1580                                             |hls_sparse_mul_10ns_5s_15_1_1_2300                                                                                     |     64|
|290   |    mul_10ns_5s_15_1_1_U1593                                             |hls_sparse_mul_10ns_5s_15_1_1_2301                                                                                     |     30|
|291   |    mul_10ns_5s_15_1_1_U1603                                             |hls_sparse_mul_10ns_5s_15_1_1_2302                                                                                     |     45|
|292   |    mul_10ns_5s_15_1_1_U1609                                             |hls_sparse_mul_10ns_5s_15_1_1_2303                                                                                     |     86|
|293   |    mul_10ns_5s_15_1_1_U1619                                             |hls_sparse_mul_10ns_5s_15_1_1_2304                                                                                     |     48|
|294   |    mul_10ns_5s_15_1_1_U1622                                             |hls_sparse_mul_10ns_5s_15_1_1_2305                                                                                     |    112|
|295   |    mul_10ns_5s_15_1_1_U1626                                             |hls_sparse_mul_10ns_5s_15_1_1_2306                                                                                     |     30|
|296   |    mul_10ns_5s_15_1_1_U1641                                             |hls_sparse_mul_10ns_5s_15_1_1_2307                                                                                     |     64|
|297   |    mul_10ns_5s_15_1_1_U1646                                             |hls_sparse_mul_10ns_5s_15_1_1_2308                                                                                     |     63|
|298   |    mul_10ns_5s_15_1_1_U1656                                             |hls_sparse_mul_10ns_5s_15_1_1_2309                                                                                     |     60|
|299   |    mul_10ns_5s_15_1_1_U1657                                             |hls_sparse_mul_10ns_5s_15_1_1_2310                                                                                     |     62|
|300   |    mul_10ns_5s_15_1_1_U1662                                             |hls_sparse_mul_10ns_5s_15_1_1_2311                                                                                     |     66|
|301   |    mul_10ns_5s_15_1_1_U1663                                             |hls_sparse_mul_10ns_5s_15_1_1_2312                                                                                     |     64|
|302   |    mul_10ns_5s_15_1_1_U1665                                             |hls_sparse_mul_10ns_5s_15_1_1_2313                                                                                     |     33|
|303   |    mul_10ns_5s_15_1_1_U1671                                             |hls_sparse_mul_10ns_5s_15_1_1_2314                                                                                     |     80|
|304   |    mul_10ns_5s_15_1_1_U1677                                             |hls_sparse_mul_10ns_5s_15_1_1_2315                                                                                     |    103|
|305   |    mul_10ns_5s_15_1_1_U1678                                             |hls_sparse_mul_10ns_5s_15_1_1_2316                                                                                     |     46|
|306   |    mul_10ns_5s_15_1_1_U1681                                             |hls_sparse_mul_10ns_5s_15_1_1_2317                                                                                     |     33|
|307   |    mul_10ns_5s_15_1_1_U1682                                             |hls_sparse_mul_10ns_5s_15_1_1_2318                                                                                     |    126|
|308   |    mul_10ns_5s_15_1_1_U1713                                             |hls_sparse_mul_10ns_5s_15_1_1_2319                                                                                     |     63|
|309   |    mul_10ns_5s_15_1_1_U1720                                             |hls_sparse_mul_10ns_5s_15_1_1_2320                                                                                     |     68|
|310   |    mul_10ns_5s_15_1_1_U1723                                             |hls_sparse_mul_10ns_5s_15_1_1_2321                                                                                     |     33|
|311   |    mul_10ns_5s_15_1_1_U1724                                             |hls_sparse_mul_10ns_5s_15_1_1_2322                                                                                     |     76|
|312   |    mul_10ns_5s_15_1_1_U1727                                             |hls_sparse_mul_10ns_5s_15_1_1_2323                                                                                     |      9|
|313   |    mul_10ns_5s_15_1_1_U1731                                             |hls_sparse_mul_10ns_5s_15_1_1_2324                                                                                     |     33|
|314   |    mul_10ns_5s_15_1_1_U1737                                             |hls_sparse_mul_10ns_5s_15_1_1_2325                                                                                     |     48|
|315   |    mul_10ns_5s_15_1_1_U1748                                             |hls_sparse_mul_10ns_5s_15_1_1_2326                                                                                     |    119|
|316   |    mul_10ns_5s_15_1_1_U1752                                             |hls_sparse_mul_10ns_5s_15_1_1_2327                                                                                     |    105|
|317   |    mul_10ns_5s_15_1_1_U1784                                             |hls_sparse_mul_10ns_5s_15_1_1_2328                                                                                     |     63|
|318   |    mul_10ns_5s_15_1_1_U1785                                             |hls_sparse_mul_10ns_5s_15_1_1_2329                                                                                     |     61|
|319   |    mul_10ns_5s_15_1_1_U1822                                             |hls_sparse_mul_10ns_5s_15_1_1_2330                                                                                     |     84|
|320   |    mul_10ns_5s_15_1_1_U1832                                             |hls_sparse_mul_10ns_5s_15_1_1_2331                                                                                     |    167|
|321   |    mul_10ns_5s_15_1_1_U1834                                             |hls_sparse_mul_10ns_5s_15_1_1_2332                                                                                     |     64|
|322   |    mul_10ns_5s_15_1_1_U1859                                             |hls_sparse_mul_10ns_5s_15_1_1_2333                                                                                     |     64|
|323   |    mul_10ns_5s_15_1_1_U1879                                             |hls_sparse_mul_10ns_5s_15_1_1_2334                                                                                     |     31|
|324   |    mul_10ns_5s_15_1_1_U1888                                             |hls_sparse_mul_10ns_5s_15_1_1_2335                                                                                     |     93|
|325   |    mul_10ns_5s_15_1_1_U1896                                             |hls_sparse_mul_10ns_5s_15_1_1_2336                                                                                     |     61|
|326   |    mul_10ns_5s_15_1_1_U1899                                             |hls_sparse_mul_10ns_5s_15_1_1_2337                                                                                     |     95|
|327   |    mul_10ns_5s_15_1_1_U1901                                             |hls_sparse_mul_10ns_5s_15_1_1_2338                                                                                     |     33|
|328   |    mul_10ns_5s_15_1_1_U1906                                             |hls_sparse_mul_10ns_5s_15_1_1_2339                                                                                     |     94|
|329   |    mul_10ns_5s_15_1_1_U1911                                             |hls_sparse_mul_10ns_5s_15_1_1_2340                                                                                     |     55|
|330   |    mul_10ns_5s_15_1_1_U1916                                             |hls_sparse_mul_10ns_5s_15_1_1_2341                                                                                     |     64|
|331   |    mul_10ns_5s_15_1_1_U1925                                             |hls_sparse_mul_10ns_5s_15_1_1_2342                                                                                     |      8|
|332   |    mul_10ns_5s_15_1_1_U1930                                             |hls_sparse_mul_10ns_5s_15_1_1_2343                                                                                     |     48|
|333   |    mul_10ns_5s_15_1_1_U1936                                             |hls_sparse_mul_10ns_5s_15_1_1_2344                                                                                     |     64|
|334   |    mul_10ns_5s_15_1_1_U1941                                             |hls_sparse_mul_10ns_5s_15_1_1_2345                                                                                     |     35|
|335   |    mul_10ns_5s_15_1_1_U1945                                             |hls_sparse_mul_10ns_5s_15_1_1_2346                                                                                     |     64|
|336   |    mul_10ns_5s_15_1_1_U1962                                             |hls_sparse_mul_10ns_5s_15_1_1_2347                                                                                     |     76|
|337   |    mul_10ns_5s_15_1_1_U1968                                             |hls_sparse_mul_10ns_5s_15_1_1_2348                                                                                     |     64|
|338   |    mul_10ns_5s_15_1_1_U1981                                             |hls_sparse_mul_10ns_5s_15_1_1_2349                                                                                     |     48|
|339   |    mul_10ns_5s_15_1_1_U1983                                             |hls_sparse_mul_10ns_5s_15_1_1_2350                                                                                     |     64|
|340   |    mul_10ns_5s_15_1_1_U1985                                             |hls_sparse_mul_10ns_5s_15_1_1_2351                                                                                     |     47|
|341   |    mul_10ns_5s_15_1_1_U1997                                             |hls_sparse_mul_10ns_5s_15_1_1_2352                                                                                     |     65|
|342   |    mul_10ns_5s_15_1_1_U1998                                             |hls_sparse_mul_10ns_5s_15_1_1_2353                                                                                     |     76|
|343   |    mul_10ns_5s_15_1_1_U2000                                             |hls_sparse_mul_10ns_5s_15_1_1_2354                                                                                     |    105|
|344   |    mul_10ns_5s_15_1_1_U2001                                             |hls_sparse_mul_10ns_5s_15_1_1_2355                                                                                     |     77|
|345   |    mul_10ns_5s_15_1_1_U2007                                             |hls_sparse_mul_10ns_5s_15_1_1_2356                                                                                     |     50|
|346   |    mul_10ns_5s_15_1_1_U2011                                             |hls_sparse_mul_10ns_5s_15_1_1_2357                                                                                     |     36|
|347   |    mul_10ns_5s_15_1_1_U2013                                             |hls_sparse_mul_10ns_5s_15_1_1_2358                                                                                     |     81|
|348   |    mul_10ns_5s_15_1_1_U2020                                             |hls_sparse_mul_10ns_5s_15_1_1_2359                                                                                     |    125|
|349   |    mul_10ns_5s_15_1_1_U2036                                             |hls_sparse_mul_10ns_5s_15_1_1_2360                                                                                     |     64|
|350   |    mul_10ns_5s_15_1_1_U2040                                             |hls_sparse_mul_10ns_5s_15_1_1_2361                                                                                     |     33|
|351   |    mul_10ns_5s_15_1_1_U2047                                             |hls_sparse_mul_10ns_5s_15_1_1_2362                                                                                     |     62|
|352   |    mul_10ns_5s_15_1_1_U2050                                             |hls_sparse_mul_10ns_5s_15_1_1_2363                                                                                     |     65|
|353   |    mul_10ns_5s_15_1_1_U2056                                             |hls_sparse_mul_10ns_5s_15_1_1_2364                                                                                     |     77|
|354   |    mul_10ns_5s_15_1_1_U2094                                             |hls_sparse_mul_10ns_5s_15_1_1_2365                                                                                     |     30|
|355   |    mul_10ns_5s_15_1_1_U2096                                             |hls_sparse_mul_10ns_5s_15_1_1_2366                                                                                     |     79|
|356   |    mul_10ns_5s_15_1_1_U2103                                             |hls_sparse_mul_10ns_5s_15_1_1_2367                                                                                     |     62|
|357   |    mul_10ns_6ns_15_1_1_U1426                                            |hls_sparse_mul_10ns_6ns_15_1_1                                                                                         |     72|
|358   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__115  |      8|
|359   |    mul_10ns_6ns_15_1_1_U1430                                            |hls_sparse_mul_10ns_6ns_15_1_1_2368                                                                                    |     23|
|360   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__108  |      8|
|361   |    mul_10ns_6ns_15_1_1_U1433                                            |hls_sparse_mul_10ns_6ns_15_1_1_2369                                                                                    |      8|
|362   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__19   |      8|
|363   |    mul_10ns_6ns_15_1_1_U1437                                            |hls_sparse_mul_10ns_6ns_15_1_1_2370                                                                                    |      8|
|364   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__191  |      8|
|365   |    mul_10ns_6ns_15_1_1_U1446                                            |hls_sparse_mul_10ns_6ns_15_1_1_2371                                                                                    |     37|
|366   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__127  |      8|
|367   |    mul_10ns_6ns_15_1_1_U1447                                            |hls_sparse_mul_10ns_6ns_15_1_1_2372                                                                                    |      6|
|368   |    mul_10ns_6ns_15_1_1_U1449                                            |hls_sparse_mul_10ns_6ns_15_1_1_2373                                                                                    |     36|
|369   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel       |      8|
|370   |    mul_10ns_6ns_15_1_1_U1450                                            |hls_sparse_mul_10ns_6ns_15_1_1_2374                                                                                    |      8|
|371   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__36    |      8|
|372   |    mul_10ns_6ns_15_1_1_U1452                                            |hls_sparse_mul_10ns_6ns_15_1_1_2375                                                                                    |      8|
|373   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__41   |      8|
|374   |    mul_10ns_6ns_15_1_1_U1454                                            |hls_sparse_mul_10ns_6ns_15_1_1_2376                                                                                    |     40|
|375   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__70   |      8|
|376   |    mul_10ns_6ns_15_1_1_U1455                                            |hls_sparse_mul_10ns_6ns_15_1_1_2377                                                                                    |    113|
|377   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1697/tmp_product_funnel__2    |      8|
|378   |    mul_10ns_6ns_15_1_1_U1456                                            |hls_sparse_mul_10ns_6ns_15_1_1_2378                                                                                    |      8|
|379   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__399  |      8|
|380   |    mul_10ns_6ns_15_1_1_U1457                                            |hls_sparse_mul_10ns_6ns_15_1_1_2379                                                                                    |      8|
|381   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__344  |      8|
|382   |    mul_10ns_6ns_15_1_1_U1471                                            |hls_sparse_mul_10ns_6ns_15_1_1_2380                                                                                    |     36|
|383   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__212  |      8|
|384   |    mul_10ns_6ns_15_1_1_U1472                                            |hls_sparse_mul_10ns_6ns_15_1_1_2381                                                                                    |     44|
|385   |    mul_10ns_6ns_15_1_1_U1473                                            |hls_sparse_mul_10ns_6ns_15_1_1_2382                                                                                    |    136|
|386   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__40   |      8|
|387   |    mul_10ns_6ns_15_1_1_U1474                                            |hls_sparse_mul_10ns_6ns_15_1_1_2383                                                                                    |      8|
|388   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__356  |      8|
|389   |    mul_10ns_6ns_15_1_1_U1475                                            |hls_sparse_mul_10ns_6ns_15_1_1_2384                                                                                    |     77|
|390   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__355  |      8|
|391   |    mul_10ns_6ns_15_1_1_U1478                                            |hls_sparse_mul_10ns_6ns_15_1_1_2385                                                                                    |     33|
|392   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__329  |      8|
|393   |    mul_10ns_6ns_15_1_1_U1482                                            |hls_sparse_mul_10ns_6ns_15_1_1_2386                                                                                    |      8|
|394   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__193  |      8|
|395   |    mul_10ns_6ns_15_1_1_U1483                                            |hls_sparse_mul_10ns_6ns_15_1_1_2387                                                                                    |      8|
|396   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__16    |      8|
|397   |    mul_10ns_6ns_15_1_1_U1489                                            |hls_sparse_mul_10ns_6ns_15_1_1_2388                                                                                    |      8|
|398   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__47   |      8|
|399   |    mul_10ns_6ns_15_1_1_U1490                                            |hls_sparse_mul_10ns_6ns_15_1_1_2389                                                                                    |      8|
|400   |    mul_10ns_6ns_15_1_1_U1491                                            |hls_sparse_mul_10ns_6ns_15_1_1_2390                                                                                    |    109|
|401   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__23    |      8|
|402   |    mul_10ns_6ns_15_1_1_U1495                                            |hls_sparse_mul_10ns_6ns_15_1_1_2391                                                                                    |      1|
|403   |    mul_10ns_6ns_15_1_1_U1496                                            |hls_sparse_mul_10ns_6ns_15_1_1_2392                                                                                    |     11|
|404   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__257  |      8|
|405   |    mul_10ns_6ns_15_1_1_U1501                                            |hls_sparse_mul_10ns_6ns_15_1_1_2393                                                                                    |     36|
|406   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__35   |      8|
|407   |    mul_10ns_6ns_15_1_1_U1502                                            |hls_sparse_mul_10ns_6ns_15_1_1_2394                                                                                    |     53|
|408   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__285  |      8|
|409   |    mul_10ns_6ns_15_1_1_U1506                                            |hls_sparse_mul_10ns_6ns_15_1_1_2395                                                                                    |     33|
|410   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__299  |      8|
|411   |    mul_10ns_6ns_15_1_1_U1514                                            |hls_sparse_mul_10ns_6ns_15_1_1_2396                                                                                    |     40|
|412   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__10    |      8|
|413   |    mul_10ns_6ns_15_1_1_U1518                                            |hls_sparse_mul_10ns_6ns_15_1_1_2397                                                                                    |     59|
|414   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__30   |      8|
|415   |    mul_10ns_6ns_15_1_1_U1521                                            |hls_sparse_mul_10ns_6ns_15_1_1_2398                                                                                    |     71|
|416   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__100  |      8|
|417   |    mul_10ns_6ns_15_1_1_U1526                                            |hls_sparse_mul_10ns_6ns_15_1_1_2399                                                                                    |     93|
|418   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__14    |      8|
|419   |    mul_10ns_6ns_15_1_1_U1528                                            |hls_sparse_mul_10ns_6ns_15_1_1_2400                                                                                    |     23|
|420   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__64    |      8|
|421   |    mul_10ns_6ns_15_1_1_U1529                                            |hls_sparse_mul_10ns_6ns_15_1_1_2401                                                                                    |     23|
|422   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__22    |      8|
|423   |    mul_10ns_6ns_15_1_1_U1530                                            |hls_sparse_mul_10ns_6ns_15_1_1_2402                                                                                    |      8|
|424   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__398  |      8|
|425   |    mul_10ns_6ns_15_1_1_U1532                                            |hls_sparse_mul_10ns_6ns_15_1_1_2403                                                                                    |      8|
|426   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__286  |      8|
|427   |    mul_10ns_6ns_15_1_1_U1534                                            |hls_sparse_mul_10ns_6ns_15_1_1_2404                                                                                    |     23|
|428   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__390  |      8|
|429   |    mul_10ns_6ns_15_1_1_U1535                                            |hls_sparse_mul_10ns_6ns_15_1_1_2405                                                                                    |     66|
|430   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__207  |      8|
|431   |    mul_10ns_6ns_15_1_1_U1538                                            |hls_sparse_mul_10ns_6ns_15_1_1_2406                                                                                    |     93|
|432   |    mul_10ns_6ns_15_1_1_U1540                                            |hls_sparse_mul_10ns_6ns_15_1_1_2407                                                                                    |     42|
|433   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__44    |      8|
|434   |    mul_10ns_6ns_15_1_1_U1543                                            |hls_sparse_mul_10ns_6ns_15_1_1_2408                                                                                    |     29|
|435   |    mul_10ns_6ns_15_1_1_U1550                                            |hls_sparse_mul_10ns_6ns_15_1_1_2409                                                                                    |     57|
|436   |    mul_10ns_6ns_15_1_1_U1551                                            |hls_sparse_mul_10ns_6ns_15_1_1_2410                                                                                    |      8|
|437   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__336  |      8|
|438   |    mul_10ns_6ns_15_1_1_U1556                                            |hls_sparse_mul_10ns_6ns_15_1_1_2411                                                                                    |     26|
|439   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__357  |      8|
|440   |    mul_10ns_6ns_15_1_1_U1557                                            |hls_sparse_mul_10ns_6ns_15_1_1_2412                                                                                    |      8|
|441   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__66   |      8|
|442   |    mul_10ns_6ns_15_1_1_U1559                                            |hls_sparse_mul_10ns_6ns_15_1_1_2413                                                                                    |     37|
|443   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__330  |      8|
|444   |    mul_10ns_6ns_15_1_1_U1560                                            |hls_sparse_mul_10ns_6ns_15_1_1_2414                                                                                    |     42|
|445   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__203  |      8|
|446   |    mul_10ns_6ns_15_1_1_U1561                                            |hls_sparse_mul_10ns_6ns_15_1_1_2415                                                                                    |     38|
|447   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__7     |      8|
|448   |    mul_10ns_6ns_15_1_1_U1567                                            |hls_sparse_mul_10ns_6ns_15_1_1_2416                                                                                    |     38|
|449   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__150  |      8|
|450   |    mul_10ns_6ns_15_1_1_U1571                                            |hls_sparse_mul_10ns_6ns_15_1_1_2417                                                                                    |     41|
|451   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__201  |      8|
|452   |    mul_10ns_6ns_15_1_1_U1572                                            |hls_sparse_mul_10ns_6ns_15_1_1_2418                                                                                    |      8|
|453   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__104  |      8|
|454   |    mul_10ns_6ns_15_1_1_U1574                                            |hls_sparse_mul_10ns_6ns_15_1_1_2419                                                                                    |     11|
|455   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__210  |      8|
|456   |    mul_10ns_6ns_15_1_1_U1576                                            |hls_sparse_mul_10ns_6ns_15_1_1_2420                                                                                    |     38|
|457   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__307  |      8|
|458   |    mul_10ns_6ns_15_1_1_U1577                                            |hls_sparse_mul_10ns_6ns_15_1_1_2421                                                                                    |     34|
|459   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__38   |      8|
|460   |    mul_10ns_6ns_15_1_1_U1587                                            |hls_sparse_mul_10ns_6ns_15_1_1_2422                                                                                    |     38|
|461   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__51    |      8|
|462   |    mul_10ns_6ns_15_1_1_U1592                                            |hls_sparse_mul_10ns_6ns_15_1_1_2423                                                                                    |     23|
|463   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__260  |      8|
|464   |    mul_10ns_6ns_15_1_1_U1599                                            |hls_sparse_mul_10ns_6ns_15_1_1_2424                                                                                    |     69|
|465   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__391  |      8|
|466   |    mul_10ns_6ns_15_1_1_U1601                                            |hls_sparse_mul_10ns_6ns_15_1_1_2425                                                                                    |     23|
|467   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__26    |      8|
|468   |    mul_10ns_6ns_15_1_1_U1605                                            |hls_sparse_mul_10ns_6ns_15_1_1_2426                                                                                    |      8|
|469   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__401  |      8|
|470   |    mul_10ns_6ns_15_1_1_U1606                                            |hls_sparse_mul_10ns_6ns_15_1_1_2427                                                                                    |     36|
|471   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__231  |      8|
|472   |    mul_10ns_6ns_15_1_1_U1612                                            |hls_sparse_mul_10ns_6ns_15_1_1_2428                                                                                    |     23|
|473   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__346  |      8|
|474   |    mul_10ns_6ns_15_1_1_U1615                                            |hls_sparse_mul_10ns_6ns_15_1_1_2429                                                                                    |     11|
|475   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__27    |      8|
|476   |    mul_10ns_6ns_15_1_1_U1621                                            |hls_sparse_mul_10ns_6ns_15_1_1_2430                                                                                    |     47|
|477   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__8     |      8|
|478   |    mul_10ns_6ns_15_1_1_U1625                                            |hls_sparse_mul_10ns_6ns_15_1_1_2431                                                                                    |     47|
|479   |    mul_10ns_6ns_15_1_1_U1628                                            |hls_sparse_mul_10ns_6ns_15_1_1_2432                                                                                    |     23|
|480   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__67    |      8|
|481   |    mul_10ns_6ns_15_1_1_U1629                                            |hls_sparse_mul_10ns_6ns_15_1_1_2433                                                                                    |     34|
|482   |    mul_10ns_6ns_15_1_1_U1633                                            |hls_sparse_mul_10ns_6ns_15_1_1_2434                                                                                    |      8|
|483   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__262  |      8|
|484   |    mul_10ns_6ns_15_1_1_U1636                                            |hls_sparse_mul_10ns_6ns_15_1_1_2435                                                                                    |     29|
|485   |    mul_10ns_6ns_15_1_1_U1638                                            |hls_sparse_mul_10ns_6ns_15_1_1_2436                                                                                    |      8|
|486   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__313  |      8|
|487   |    mul_10ns_6ns_15_1_1_U1639                                            |hls_sparse_mul_10ns_6ns_15_1_1_2437                                                                                    |     37|
|488   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__342  |      8|
|489   |    mul_10ns_6ns_15_1_1_U1642                                            |hls_sparse_mul_10ns_6ns_15_1_1_2438                                                                                    |     23|
|490   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__99   |      8|
|491   |    mul_10ns_6ns_15_1_1_U1648                                            |hls_sparse_mul_10ns_6ns_15_1_1_2439                                                                                    |     37|
|492   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__126  |      8|
|493   |    mul_10ns_6ns_15_1_1_U1658                                            |hls_sparse_mul_10ns_6ns_15_1_1_2440                                                                                    |     60|
|494   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__233  |      8|
|495   |    mul_10ns_6ns_15_1_1_U1659                                            |hls_sparse_mul_10ns_6ns_15_1_1_2441                                                                                    |     73|
|496   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__295  |      8|
|497   |    mul_10ns_6ns_15_1_1_U1661                                            |hls_sparse_mul_10ns_6ns_15_1_1_2442                                                                                    |     23|
|498   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__85   |      8|
|499   |    mul_10ns_6ns_15_1_1_U1664                                            |hls_sparse_mul_10ns_6ns_15_1_1_2443                                                                                    |     58|
|500   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1664/tmp_product_funnel       |      8|
|501   |    mul_10ns_6ns_15_1_1_U1666                                            |hls_sparse_mul_10ns_6ns_15_1_1_2444                                                                                    |     28|
|502   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__25    |      8|
|503   |    mul_10ns_6ns_15_1_1_U1668                                            |hls_sparse_mul_10ns_6ns_15_1_1_2445                                                                                    |     51|
|504   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__92   |      8|
|505   |    mul_10ns_6ns_15_1_1_U1670                                            |hls_sparse_mul_10ns_6ns_15_1_1_2446                                                                                    |     37|
|506   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__334  |      8|
|507   |    mul_10ns_6ns_15_1_1_U1672                                            |hls_sparse_mul_10ns_6ns_15_1_1_2447                                                                                    |     23|
|508   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__151  |      8|
|509   |    mul_10ns_6ns_15_1_1_U1673                                            |hls_sparse_mul_10ns_6ns_15_1_1_2448                                                                                    |     68|
|510   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__194  |      8|
|511   |    mul_10ns_6ns_15_1_1_U1674                                            |hls_sparse_mul_10ns_6ns_15_1_1_2449                                                                                    |      6|
|512   |    mul_10ns_6ns_15_1_1_U1675                                            |hls_sparse_mul_10ns_6ns_15_1_1_2450                                                                                    |     55|
|513   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__288  |      8|
|514   |    mul_10ns_6ns_15_1_1_U1676                                            |hls_sparse_mul_10ns_6ns_15_1_1_2451                                                                                    |     36|
|515   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__59   |      8|
|516   |    mul_10ns_6ns_15_1_1_U1684                                            |hls_sparse_mul_10ns_6ns_15_1_1_2452                                                                                    |     23|
|517   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__147  |      8|
|518   |    mul_10ns_6ns_15_1_1_U1687                                            |hls_sparse_mul_10ns_6ns_15_1_1_2453                                                                                    |      8|
|519   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__11   |      8|
|520   |    mul_10ns_6ns_15_1_1_U1690                                            |hls_sparse_mul_10ns_6ns_15_1_1_2454                                                                                    |     37|
|521   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__97   |      8|
|522   |    mul_10ns_6ns_15_1_1_U1691                                            |hls_sparse_mul_10ns_6ns_15_1_1_2455                                                                                    |     91|
|523   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__13    |      8|
|524   |    mul_10ns_6ns_15_1_1_U1694                                            |hls_sparse_mul_10ns_6ns_15_1_1_2456                                                                                    |     37|
|525   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__290  |      8|
|526   |    mul_10ns_6ns_15_1_1_U1697                                            |hls_sparse_mul_10ns_6ns_15_1_1_2457                                                                                    |    132|
|527   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1697/tmp_product_funnel       |      8|
|528   |    mul_10ns_6ns_15_1_1_U1698                                            |hls_sparse_mul_10ns_6ns_15_1_1_2458                                                                                    |     45|
|529   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__74   |      8|
|530   |    mul_10ns_6ns_15_1_1_U1699                                            |hls_sparse_mul_10ns_6ns_15_1_1_2459                                                                                    |     32|
|531   |    mul_10ns_6ns_15_1_1_U1701                                            |hls_sparse_mul_10ns_6ns_15_1_1_2460                                                                                    |     56|
|532   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__79    |      8|
|533   |    mul_10ns_6ns_15_1_1_U1707                                            |hls_sparse_mul_10ns_6ns_15_1_1_2461                                                                                    |     23|
|534   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1707/tmp_product_funnel       |      8|
|535   |    mul_10ns_6ns_15_1_1_U1708                                            |hls_sparse_mul_10ns_6ns_15_1_1_2462                                                                                    |     36|
|536   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__3    |      8|
|537   |    mul_10ns_6ns_15_1_1_U1709                                            |hls_sparse_mul_10ns_6ns_15_1_1_2463                                                                                    |     23|
|538   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__116  |      8|
|539   |    mul_10ns_6ns_15_1_1_U1710                                            |hls_sparse_mul_10ns_6ns_15_1_1_2464                                                                                    |     23|
|540   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__146  |      8|
|541   |    mul_10ns_6ns_15_1_1_U1711                                            |hls_sparse_mul_10ns_6ns_15_1_1_2465                                                                                    |     23|
|542   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__180  |      8|
|543   |    mul_10ns_6ns_15_1_1_U1714                                            |hls_sparse_mul_10ns_6ns_15_1_1_2466                                                                                    |      8|
|544   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__17   |      8|
|545   |    mul_10ns_6ns_15_1_1_U1715                                            |hls_sparse_mul_10ns_6ns_15_1_1_2467                                                                                    |    160|
|546   |    mul_10ns_6ns_15_1_1_U1721                                            |hls_sparse_mul_10ns_6ns_15_1_1_2468                                                                                    |     43|
|547   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__187  |      8|
|548   |    mul_10ns_6ns_15_1_1_U1726                                            |hls_sparse_mul_10ns_6ns_15_1_1_2469                                                                                    |     69|
|549   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__277  |      8|
|550   |    mul_10ns_6ns_15_1_1_U1730                                            |hls_sparse_mul_10ns_6ns_15_1_1_2470                                                                                    |     35|
|551   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__135  |      8|
|552   |    mul_10ns_6ns_15_1_1_U1732                                            |hls_sparse_mul_10ns_6ns_15_1_1_2471                                                                                    |     55|
|553   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__293  |      8|
|554   |    mul_10ns_6ns_15_1_1_U1735                                            |hls_sparse_mul_10ns_6ns_15_1_1_2472                                                                                    |     33|
|555   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__384  |      8|
|556   |    mul_10ns_6ns_15_1_1_U1736                                            |hls_sparse_mul_10ns_6ns_15_1_1_2473                                                                                    |     23|
|557   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__317  |      8|
|558   |    mul_10ns_6ns_15_1_1_U1738                                            |hls_sparse_mul_10ns_6ns_15_1_1_2474                                                                                    |     36|
|559   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__196  |      8|
|560   |    mul_10ns_6ns_15_1_1_U1740                                            |hls_sparse_mul_10ns_6ns_15_1_1_2475                                                                                    |     70|
|561   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__33   |      8|
|562   |    mul_10ns_6ns_15_1_1_U1742                                            |hls_sparse_mul_10ns_6ns_15_1_1_2476                                                                                    |     35|
|563   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__113  |      8|
|564   |    mul_10ns_6ns_15_1_1_U1747                                            |hls_sparse_mul_10ns_6ns_15_1_1_2477                                                                                    |     51|
|565   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__166  |      8|
|566   |    mul_10ns_6ns_15_1_1_U1751                                            |hls_sparse_mul_10ns_6ns_15_1_1_2478                                                                                    |     64|
|567   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__176  |      8|
|568   |    mul_10ns_6ns_15_1_1_U1754                                            |hls_sparse_mul_10ns_6ns_15_1_1_2479                                                                                    |     32|
|569   |    mul_10ns_6ns_15_1_1_U1757                                            |hls_sparse_mul_10ns_6ns_15_1_1_2480                                                                                    |     50|
|570   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__164  |      8|
|571   |    mul_10ns_6ns_15_1_1_U1758                                            |hls_sparse_mul_10ns_6ns_15_1_1_2481                                                                                    |    107|
|572   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__270  |      8|
|573   |    mul_10ns_6ns_15_1_1_U1763                                            |hls_sparse_mul_10ns_6ns_15_1_1_2482                                                                                    |      8|
|574   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__323  |      8|
|575   |    mul_10ns_6ns_15_1_1_U1765                                            |hls_sparse_mul_10ns_6ns_15_1_1_2483                                                                                    |      8|
|576   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__367  |      8|
|577   |    mul_10ns_6ns_15_1_1_U1766                                            |hls_sparse_mul_10ns_6ns_15_1_1_2484                                                                                    |     95|
|578   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__340  |      8|
|579   |    mul_10ns_6ns_15_1_1_U1769                                            |hls_sparse_mul_10ns_6ns_15_1_1_2485                                                                                    |     43|
|580   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__22   |      8|
|581   |    mul_10ns_6ns_15_1_1_U1770                                            |hls_sparse_mul_10ns_6ns_15_1_1_2486                                                                                    |     79|
|582   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__229  |      8|
|583   |    mul_10ns_6ns_15_1_1_U1772                                            |hls_sparse_mul_10ns_6ns_15_1_1_2487                                                                                    |     61|
|584   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__241  |      8|
|585   |    mul_10ns_6ns_15_1_1_U1773                                            |hls_sparse_mul_10ns_6ns_15_1_1_2488                                                                                    |      8|
|586   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__62   |      8|
|587   |    mul_10ns_6ns_15_1_1_U1774                                            |hls_sparse_mul_10ns_6ns_15_1_1_2489                                                                                    |     14|
|588   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__71   |      8|
|589   |    mul_10ns_6ns_15_1_1_U1782                                            |hls_sparse_mul_10ns_6ns_15_1_1_2490                                                                                    |     37|
|590   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__404  |      8|
|591   |    mul_10ns_6ns_15_1_1_U1786                                            |hls_sparse_mul_10ns_6ns_15_1_1_2491                                                                                    |     37|
|592   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__67   |      8|
|593   |    mul_10ns_6ns_15_1_1_U1789                                            |hls_sparse_mul_10ns_6ns_15_1_1_2492                                                                                    |      8|
|594   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__383  |      8|
|595   |    mul_10ns_6ns_15_1_1_U1791                                            |hls_sparse_mul_10ns_6ns_15_1_1_2493                                                                                    |     31|
|596   |    mul_10ns_6ns_15_1_1_U1792                                            |hls_sparse_mul_10ns_6ns_15_1_1_2494                                                                                    |      8|
|597   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__157  |      8|
|598   |    mul_10ns_6ns_15_1_1_U1796                                            |hls_sparse_mul_10ns_6ns_15_1_1_2495                                                                                    |     44|
|599   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__83   |      8|
|600   |    mul_10ns_6ns_15_1_1_U1797                                            |hls_sparse_mul_10ns_6ns_15_1_1_2496                                                                                    |      8|
|601   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__264  |      8|
|602   |    mul_10ns_6ns_15_1_1_U1799                                            |hls_sparse_mul_10ns_6ns_15_1_1_2497                                                                                    |     70|
|603   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__81    |      8|
|604   |    mul_10ns_6ns_15_1_1_U1804                                            |hls_sparse_mul_10ns_6ns_15_1_1_2498                                                                                    |      8|
|605   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__80   |      8|
|606   |    mul_10ns_6ns_15_1_1_U1805                                            |hls_sparse_mul_10ns_6ns_15_1_1_2499                                                                                    |      8|
|607   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__333  |      8|
|608   |    mul_10ns_6ns_15_1_1_U1806                                            |hls_sparse_mul_10ns_6ns_15_1_1_2500                                                                                    |     23|
|609   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__261  |      8|
|610   |    mul_10ns_6ns_15_1_1_U1807                                            |hls_sparse_mul_10ns_6ns_15_1_1_2501                                                                                    |      8|
|611   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__53   |      8|
|612   |    mul_10ns_6ns_15_1_1_U1808                                            |hls_sparse_mul_10ns_6ns_15_1_1_2502                                                                                    |     36|
|613   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__347  |      8|
|614   |    mul_10ns_6ns_15_1_1_U1811                                            |hls_sparse_mul_10ns_6ns_15_1_1_2503                                                                                    |      8|
|615   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__244  |      8|
|616   |    mul_10ns_6ns_15_1_1_U1813                                            |hls_sparse_mul_10ns_6ns_15_1_1_2504                                                                                    |     33|
|617   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__396  |      8|
|618   |    mul_10ns_6ns_15_1_1_U1817                                            |hls_sparse_mul_10ns_6ns_15_1_1_2505                                                                                    |     88|
|619   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__12    |      8|
|620   |    mul_10ns_6ns_15_1_1_U1819                                            |hls_sparse_mul_10ns_6ns_15_1_1_2506                                                                                    |     23|
|621   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__73   |      8|
|622   |    mul_10ns_6ns_15_1_1_U1820                                            |hls_sparse_mul_10ns_6ns_15_1_1_2507                                                                                    |     22|
|623   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1820/tmp_product_funnel       |      8|
|624   |    mul_10ns_6ns_15_1_1_U1821                                            |hls_sparse_mul_10ns_6ns_15_1_1_2508                                                                                    |     72|
|625   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__96   |      8|
|626   |    mul_10ns_6ns_15_1_1_U1824                                            |hls_sparse_mul_10ns_6ns_15_1_1_2509                                                                                    |     52|
|627   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__111  |      8|
|628   |    mul_10ns_6ns_15_1_1_U1825                                            |hls_sparse_mul_10ns_6ns_15_1_1_2510                                                                                    |     12|
|629   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__177  |      8|
|630   |    mul_10ns_6ns_15_1_1_U1826                                            |hls_sparse_mul_10ns_6ns_15_1_1_2511                                                                                    |     23|
|631   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__28    |      8|
|632   |    mul_10ns_6ns_15_1_1_U1829                                            |hls_sparse_mul_10ns_6ns_15_1_1_2512                                                                                    |    109|
|633   |    mul_10ns_6ns_15_1_1_U1833                                            |hls_sparse_mul_10ns_6ns_15_1_1_2513                                                                                    |     36|
|634   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__6    |      8|
|635   |    mul_10ns_6ns_15_1_1_U1835                                            |hls_sparse_mul_10ns_6ns_15_1_1_2514                                                                                    |      9|
|636   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__235  |      8|
|637   |    mul_10ns_6ns_15_1_1_U1836                                            |hls_sparse_mul_10ns_6ns_15_1_1_2515                                                                                    |      8|
|638   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__75   |      8|
|639   |    mul_10ns_6ns_15_1_1_U1838                                            |hls_sparse_mul_10ns_6ns_15_1_1_2516                                                                                    |     65|
|640   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__185  |      8|
|641   |    mul_10ns_6ns_15_1_1_U1839                                            |hls_sparse_mul_10ns_6ns_15_1_1_2517                                                                                    |     11|
|642   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__360  |      8|
|643   |    mul_10ns_6ns_15_1_1_U1841                                            |hls_sparse_mul_10ns_6ns_15_1_1_2518                                                                                    |     33|
|644   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__48    |      8|
|645   |    mul_10ns_6ns_15_1_1_U1844                                            |hls_sparse_mul_10ns_6ns_15_1_1_2519                                                                                    |     38|
|646   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__19    |      8|
|647   |    mul_10ns_6ns_15_1_1_U1846                                            |hls_sparse_mul_10ns_6ns_15_1_1_2520                                                                                    |     38|
|648   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__43    |      8|
|649   |    mul_10ns_6ns_15_1_1_U1847                                            |hls_sparse_mul_10ns_6ns_15_1_1_2521                                                                                    |     36|
|650   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__66    |      8|
|651   |    mul_10ns_6ns_15_1_1_U1850                                            |hls_sparse_mul_10ns_6ns_15_1_1_2522                                                                                    |      8|
|652   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__225  |      8|
|653   |    mul_10ns_6ns_15_1_1_U1856                                            |hls_sparse_mul_10ns_6ns_15_1_1_2523                                                                                    |     35|
|654   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__215  |      8|
|655   |    mul_10ns_6ns_15_1_1_U1861                                            |hls_sparse_mul_10ns_6ns_15_1_1_2524                                                                                    |      8|
|656   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__38    |      8|
|657   |    mul_10ns_6ns_15_1_1_U1863                                            |hls_sparse_mul_10ns_6ns_15_1_1_2525                                                                                    |     66|
|658   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__243  |      8|
|659   |    mul_10ns_6ns_15_1_1_U1864                                            |hls_sparse_mul_10ns_6ns_15_1_1_2526                                                                                    |     38|
|660   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__53    |      8|
|661   |    mul_10ns_6ns_15_1_1_U1865                                            |hls_sparse_mul_10ns_6ns_15_1_1_2527                                                                                    |     91|
|662   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__2     |      8|
|663   |    mul_10ns_6ns_15_1_1_U1866                                            |hls_sparse_mul_10ns_6ns_15_1_1_2528                                                                                    |     11|
|664   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__388  |      8|
|665   |    mul_10ns_6ns_15_1_1_U1867                                            |hls_sparse_mul_10ns_6ns_15_1_1_2529                                                                                    |     54|
|666   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__51   |      8|
|667   |    mul_10ns_6ns_15_1_1_U1870                                            |hls_sparse_mul_10ns_6ns_15_1_1_2530                                                                                    |     23|
|668   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__39    |      8|
|669   |    mul_10ns_6ns_15_1_1_U1877                                            |hls_sparse_mul_10ns_6ns_15_1_1_2531                                                                                    |     34|
|670   |    mul_10ns_6ns_15_1_1_U1881                                            |hls_sparse_mul_10ns_6ns_15_1_1_2532                                                                                    |      8|
|671   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__48   |      8|
|672   |    mul_10ns_6ns_15_1_1_U1886                                            |hls_sparse_mul_10ns_6ns_15_1_1_2533                                                                                    |     36|
|673   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__338  |      8|
|674   |    mul_10ns_6ns_15_1_1_U1887                                            |hls_sparse_mul_10ns_6ns_15_1_1_2534                                                                                    |     58|
|675   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__268  |      8|
|676   |    mul_10ns_6ns_15_1_1_U1894                                            |hls_sparse_mul_10ns_6ns_15_1_1_2535                                                                                    |     16|
|677   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__86   |      8|
|678   |    mul_10ns_6ns_15_1_1_U1900                                            |hls_sparse_mul_10ns_6ns_15_1_1_2536                                                                                    |    100|
|679   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__276  |      8|
|680   |    mul_10ns_6ns_15_1_1_U1903                                            |hls_sparse_mul_10ns_6ns_15_1_1_2537                                                                                    |     38|
|681   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__361  |      8|
|682   |    mul_10ns_6ns_15_1_1_U1904                                            |hls_sparse_mul_10ns_6ns_15_1_1_2538                                                                                    |     35|
|683   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__134  |      8|
|684   |    mul_10ns_6ns_15_1_1_U1905                                            |hls_sparse_mul_10ns_6ns_15_1_1_2539                                                                                    |     16|
|685   |    mul_10ns_6ns_15_1_1_U1907                                            |hls_sparse_mul_10ns_6ns_15_1_1_2540                                                                                    |    118|
|686   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__153  |      8|
|687   |    mul_10ns_6ns_15_1_1_U1912                                            |hls_sparse_mul_10ns_6ns_15_1_1_2541                                                                                    |     23|
|688   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__109  |      8|
|689   |    mul_10ns_6ns_15_1_1_U1913                                            |hls_sparse_mul_10ns_6ns_15_1_1_2542                                                                                    |     55|
|690   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__9     |      8|
|691   |    mul_10ns_6ns_15_1_1_U1914                                            |hls_sparse_mul_10ns_6ns_15_1_1_2543                                                                                    |     40|
|692   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__76    |      8|
|693   |    mul_10ns_6ns_15_1_1_U1917                                            |hls_sparse_mul_10ns_6ns_15_1_1_2544                                                                                    |     70|
|694   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__238  |      8|
|695   |    mul_10ns_6ns_15_1_1_U1920                                            |hls_sparse_mul_10ns_6ns_15_1_1_2545                                                                                    |      8|
|696   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__91   |      8|
|697   |    mul_10ns_6ns_15_1_1_U1921                                            |hls_sparse_mul_10ns_6ns_15_1_1_2546                                                                                    |     40|
|698   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1664/tmp_product_funnel__2    |      8|
|699   |    mul_10ns_6ns_15_1_1_U1926                                            |hls_sparse_mul_10ns_6ns_15_1_1_2547                                                                                    |      8|
|700   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__21    |      8|
|701   |    mul_10ns_6ns_15_1_1_U1928                                            |hls_sparse_mul_10ns_6ns_15_1_1_2548                                                                                    |     75|
|702   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__72    |      8|
|703   |    mul_10ns_6ns_15_1_1_U1929                                            |hls_sparse_mul_10ns_6ns_15_1_1_2549                                                                                    |     47|
|704   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__278  |      8|
|705   |    mul_10ns_6ns_15_1_1_U1934                                            |hls_sparse_mul_10ns_6ns_15_1_1_2550                                                                                    |     25|
|706   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1664/tmp_product_funnel__1    |      8|
|707   |    mul_10ns_6ns_15_1_1_U1937                                            |hls_sparse_mul_10ns_6ns_15_1_1_2551                                                                                    |     10|
|708   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__37   |      8|
|709   |    mul_10ns_6ns_15_1_1_U1939                                            |hls_sparse_mul_10ns_6ns_15_1_1_2552                                                                                    |      1|
|710   |    mul_10ns_6ns_15_1_1_U1946                                            |hls_sparse_mul_10ns_6ns_15_1_1_2553                                                                                    |     34|
|711   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__373  |      8|
|712   |    mul_10ns_6ns_15_1_1_U1952                                            |hls_sparse_mul_10ns_6ns_15_1_1_2554                                                                                    |     11|
|713   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__117  |      8|
|714   |    mul_10ns_6ns_15_1_1_U1953                                            |hls_sparse_mul_10ns_6ns_15_1_1_2555                                                                                    |     20|
|715   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__15    |      8|
|716   |    mul_10ns_6ns_15_1_1_U1958                                            |hls_sparse_mul_10ns_6ns_15_1_1_2556                                                                                    |     79|
|717   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__11    |      8|
|718   |    mul_10ns_6ns_15_1_1_U1959                                            |hls_sparse_mul_10ns_6ns_15_1_1_2557                                                                                    |     42|
|719   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__182  |      8|
|720   |    mul_10ns_6ns_15_1_1_U1963                                            |hls_sparse_mul_10ns_6ns_15_1_1_2558                                                                                    |    100|
|721   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__75    |      8|
|722   |    mul_10ns_6ns_15_1_1_U1967                                            |hls_sparse_mul_10ns_6ns_15_1_1_2559                                                                                    |      8|
|723   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__58   |      8|
|724   |    mul_10ns_6ns_15_1_1_U1971                                            |hls_sparse_mul_10ns_6ns_15_1_1_2560                                                                                    |     23|
|725   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__272  |      8|
|726   |    mul_10ns_6ns_15_1_1_U1972                                            |hls_sparse_mul_10ns_6ns_15_1_1_2561                                                                                    |     33|
|727   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__296  |      8|
|728   |    mul_10ns_6ns_15_1_1_U1973                                            |hls_sparse_mul_10ns_6ns_15_1_1_2562                                                                                    |      8|
|729   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__165  |      8|
|730   |    mul_10ns_6ns_15_1_1_U1975                                            |hls_sparse_mul_10ns_6ns_15_1_1_2563                                                                                    |      8|
|731   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__328  |      8|
|732   |    mul_10ns_6ns_15_1_1_U1977                                            |hls_sparse_mul_10ns_6ns_15_1_1_2564                                                                                    |     36|
|733   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__312  |      8|
|734   |    mul_10ns_6ns_15_1_1_U1979                                            |hls_sparse_mul_10ns_6ns_15_1_1_2565                                                                                    |     35|
|735   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__28   |      8|
|736   |    mul_10ns_6ns_15_1_1_U1986                                            |hls_sparse_mul_10ns_6ns_15_1_1_2566                                                                                    |     23|
|737   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__120  |      8|
|738   |    mul_10ns_6ns_15_1_1_U1987                                            |hls_sparse_mul_10ns_6ns_15_1_1_2567                                                                                    |      8|
|739   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__121  |      8|
|740   |    mul_10ns_6ns_15_1_1_U1988                                            |hls_sparse_mul_10ns_6ns_15_1_1_2568                                                                                    |     23|
|741   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__78    |      8|
|742   |    mul_10ns_6ns_15_1_1_U1990                                            |hls_sparse_mul_10ns_6ns_15_1_1_2569                                                                                    |     36|
|743   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__236  |      8|
|744   |    mul_10ns_6ns_15_1_1_U1995                                            |hls_sparse_mul_10ns_6ns_15_1_1_2570                                                                                    |     11|
|745   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__1    |      8|
|746   |    mul_10ns_6ns_15_1_1_U1996                                            |hls_sparse_mul_10ns_6ns_15_1_1_2571                                                                                    |     11|
|747   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__397  |      8|
|748   |    mul_10ns_6ns_15_1_1_U1999                                            |hls_sparse_mul_10ns_6ns_15_1_1_2572                                                                                    |      8|
|749   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__16    |      8|
|750   |    mul_10ns_6ns_15_1_1_U2002                                            |hls_sparse_mul_10ns_6ns_15_1_1_2573                                                                                    |     66|
|751   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__366  |      8|
|752   |    mul_10ns_6ns_15_1_1_U2003                                            |hls_sparse_mul_10ns_6ns_15_1_1_2574                                                                                    |     66|
|753   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__343  |      8|
|754   |    mul_10ns_6ns_15_1_1_U2006                                            |hls_sparse_mul_10ns_6ns_15_1_1_2575                                                                                    |      8|
|755   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__12   |      8|
|756   |    mul_10ns_6ns_15_1_1_U2008                                            |hls_sparse_mul_10ns_6ns_15_1_1_2576                                                                                    |     15|
|757   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__77    |      8|
|758   |    mul_10ns_6ns_15_1_1_U2009                                            |hls_sparse_mul_10ns_6ns_15_1_1_2577                                                                                    |     13|
|759   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__56   |      8|
|760   |    mul_10ns_6ns_15_1_1_U2010                                            |hls_sparse_mul_10ns_6ns_15_1_1_2578                                                                                    |     49|
|761   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__44   |      8|
|762   |    mul_10ns_6ns_15_1_1_U2012                                            |hls_sparse_mul_10ns_6ns_15_1_1_2579                                                                                    |     23|
|763   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__242  |      8|
|764   |    mul_10ns_6ns_15_1_1_U2016                                            |hls_sparse_mul_10ns_6ns_15_1_1_2580                                                                                    |     32|
|765   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__32   |      8|
|766   |    mul_10ns_6ns_15_1_1_U2018                                            |hls_sparse_mul_10ns_6ns_15_1_1_2581                                                                                    |     35|
|767   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__274  |      8|
|768   |    mul_10ns_6ns_15_1_1_U2019                                            |hls_sparse_mul_10ns_6ns_15_1_1_2582                                                                                    |     57|
|769   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__37    |      8|
|770   |    mul_10ns_6ns_15_1_1_U2022                                            |hls_sparse_mul_10ns_6ns_15_1_1_2583                                                                                    |     35|
|771   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__199  |      8|
|772   |    mul_10ns_6ns_15_1_1_U2026                                            |hls_sparse_mul_10ns_6ns_15_1_1_2584                                                                                    |     23|
|773   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__246  |      8|
|774   |    mul_10ns_6ns_15_1_1_U2028                                            |hls_sparse_mul_10ns_6ns_15_1_1_2585                                                                                    |     73|
|775   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__161  |      8|
|776   |    mul_10ns_6ns_15_1_1_U2030                                            |hls_sparse_mul_10ns_6ns_15_1_1_2586                                                                                    |     26|
|777   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__273  |      8|
|778   |    mul_10ns_6ns_15_1_1_U2031                                            |hls_sparse_mul_10ns_6ns_15_1_1_2587                                                                                    |     37|
|779   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__279  |      8|
|780   |    mul_10ns_6ns_15_1_1_U2038                                            |hls_sparse_mul_10ns_6ns_15_1_1_2588                                                                                    |      8|
|781   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__27   |      8|
|782   |    mul_10ns_6ns_15_1_1_U2039                                            |hls_sparse_mul_10ns_6ns_15_1_1_2589                                                                                    |     93|
|783   |    mul_10ns_6ns_15_1_1_U2041                                            |hls_sparse_mul_10ns_6ns_15_1_1_2590                                                                                    |     17|
|784   |    mul_10ns_6ns_15_1_1_U2042                                            |hls_sparse_mul_10ns_6ns_15_1_1_2591                                                                                    |      8|
|785   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__98   |      8|
|786   |    mul_10ns_6ns_15_1_1_U2044                                            |hls_sparse_mul_10ns_6ns_15_1_1_2592                                                                                    |     36|
|787   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__305  |      8|
|788   |    mul_10ns_6ns_15_1_1_U2046                                            |hls_sparse_mul_10ns_6ns_15_1_1_2593                                                                                    |     38|
|789   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__189  |      8|
|790   |    mul_10ns_6ns_15_1_1_U2055                                            |hls_sparse_mul_10ns_6ns_15_1_1_2594                                                                                    |     89|
|791   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__3     |      8|
|792   |    mul_10ns_6ns_15_1_1_U2059                                            |hls_sparse_mul_10ns_6ns_15_1_1_2595                                                                                    |      8|
|793   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__402  |      8|
|794   |    mul_10ns_6ns_15_1_1_U2061                                            |hls_sparse_mul_10ns_6ns_15_1_1_2596                                                                                    |     36|
|795   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__375  |      8|
|796   |    mul_10ns_6ns_15_1_1_U2066                                            |hls_sparse_mul_10ns_6ns_15_1_1_2597                                                                                    |     38|
|797   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__283  |      8|
|798   |    mul_10ns_6ns_15_1_1_U2067                                            |hls_sparse_mul_10ns_6ns_15_1_1_2598                                                                                    |     11|
|799   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__252  |      8|
|800   |    mul_10ns_6ns_15_1_1_U2072                                            |hls_sparse_mul_10ns_6ns_15_1_1_2599                                                                                    |     81|
|801   |    mul_10ns_6ns_15_1_1_U2073                                            |hls_sparse_mul_10ns_6ns_15_1_1_2600                                                                                    |     69|
|802   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__8    |      8|
|803   |    mul_10ns_6ns_15_1_1_U2074                                            |hls_sparse_mul_10ns_6ns_15_1_1_2601                                                                                    |     11|
|804   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__331  |      8|
|805   |    mul_10ns_6ns_15_1_1_U2075                                            |hls_sparse_mul_10ns_6ns_15_1_1_2602                                                                                    |      8|
|806   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__318  |      8|
|807   |    mul_10ns_6ns_15_1_1_U2076                                            |hls_sparse_mul_10ns_6ns_15_1_1_2603                                                                                    |      8|
|808   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__129  |      8|
|809   |    mul_10ns_6ns_15_1_1_U2079                                            |hls_sparse_mul_10ns_6ns_15_1_1_2604                                                                                    |     36|
|810   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__42    |      8|
|811   |    mul_10ns_6ns_15_1_1_U2081                                            |hls_sparse_mul_10ns_6ns_15_1_1_2605                                                                                    |     13|
|812   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__237  |      8|
|813   |    mul_10ns_6ns_15_1_1_U2082                                            |hls_sparse_mul_10ns_6ns_15_1_1_2606                                                                                    |     11|
|814   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__227  |      8|
|815   |    mul_10ns_6ns_15_1_1_U2086                                            |hls_sparse_mul_10ns_6ns_15_1_1_2607                                                                                    |     36|
|816   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__232  |      8|
|817   |    mul_10ns_6ns_15_1_1_U2087                                            |hls_sparse_mul_10ns_6ns_15_1_1_2608                                                                                    |     37|
|818   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__322  |      8|
|819   |    mul_10ns_6ns_15_1_1_U2088                                            |hls_sparse_mul_10ns_6ns_15_1_1_2609                                                                                    |     33|
|820   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__205  |      8|
|821   |    mul_10ns_6ns_15_1_1_U2091                                            |hls_sparse_mul_10ns_6ns_15_1_1_2610                                                                                    |      8|
|822   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__200  |      8|
|823   |    mul_10ns_6ns_15_1_1_U2092                                            |hls_sparse_mul_10ns_6ns_15_1_1_2611                                                                                    |     43|
|824   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__304  |      8|
|825   |    mul_10ns_6ns_15_1_1_U2097                                            |hls_sparse_mul_10ns_6ns_15_1_1_2612                                                                                    |     64|
|826   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__311  |      8|
|827   |    mul_10ns_6ns_15_1_1_U2098                                            |hls_sparse_mul_10ns_6ns_15_1_1_2613                                                                                    |     30|
|828   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__32    |      8|
|829   |    mul_10ns_6ns_15_1_1_U2100                                            |hls_sparse_mul_10ns_6ns_15_1_1_2614                                                                                    |     22|
|830   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__41    |      8|
|831   |    mul_10ns_6s_16_1_1_U1428                                             |hls_sparse_mul_10ns_6s_16_1_1                                                                                          |      8|
|832   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__337  |      8|
|833   |    mul_10ns_6s_16_1_1_U1431                                             |hls_sparse_mul_10ns_6s_16_1_1_2615                                                                                     |     42|
|834   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__393  |      8|
|835   |    mul_10ns_6s_16_1_1_U1434                                             |hls_sparse_mul_10ns_6s_16_1_1_2616                                                                                     |     42|
|836   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__352  |      8|
|837   |    mul_10ns_6s_16_1_1_U1435                                             |hls_sparse_mul_10ns_6s_16_1_1_2617                                                                                     |     39|
|838   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__79   |      8|
|839   |    mul_10ns_6s_16_1_1_U1436                                             |hls_sparse_mul_10ns_6s_16_1_1_2618                                                                                     |     40|
|840   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__385  |      8|
|841   |    mul_10ns_6s_16_1_1_U1438                                             |hls_sparse_mul_10ns_6s_16_1_1_2619                                                                                     |     23|
|842   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__364  |      8|
|843   |    mul_10ns_6s_16_1_1_U1439                                             |hls_sparse_mul_10ns_6s_16_1_1_2620                                                                                     |      8|
|844   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__54    |      8|
|845   |    mul_10ns_6s_16_1_1_U1440                                             |hls_sparse_mul_10ns_6s_16_1_1_2621                                                                                     |     37|
|846   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__114  |      8|
|847   |    mul_10ns_6s_16_1_1_U1443                                             |hls_sparse_mul_10ns_6s_16_1_1_2622                                                                                     |     24|
|848   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__47    |      8|
|849   |    mul_10ns_6s_16_1_1_U1444                                             |hls_sparse_mul_10ns_6s_16_1_1_2623                                                                                     |      8|
|850   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__57   |      8|
|851   |    mul_10ns_6s_16_1_1_U1451                                             |hls_sparse_mul_10ns_6s_16_1_1_2624                                                                                     |     69|
|852   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__214  |      8|
|853   |    mul_10ns_6s_16_1_1_U1459                                             |hls_sparse_mul_10ns_6s_16_1_1_2625                                                                                     |     24|
|854   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__245  |      8|
|855   |    mul_10ns_6s_16_1_1_U1461                                             |hls_sparse_mul_10ns_6s_16_1_1_2626                                                                                     |    135|
|856   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__55    |      8|
|857   |    mul_10ns_6s_16_1_1_U1462                                             |hls_sparse_mul_10ns_6s_16_1_1_2627                                                                                     |     40|
|858   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__2     |      8|
|859   |    mul_10ns_6s_16_1_1_U1464                                             |hls_sparse_mul_10ns_6s_16_1_1_2628                                                                                     |     77|
|860   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__71    |      8|
|861   |    mul_10ns_6s_16_1_1_U1465                                             |hls_sparse_mul_10ns_6s_16_1_1_2629                                                                                     |     39|
|862   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__60   |      8|
|863   |    mul_10ns_6s_16_1_1_U1467                                             |hls_sparse_mul_10ns_6s_16_1_1_2630                                                                                     |     26|
|864   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__335  |      8|
|865   |    mul_10ns_6s_16_1_1_U1468                                             |hls_sparse_mul_10ns_6s_16_1_1_2631                                                                                     |     39|
|866   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__291  |      8|
|867   |    mul_10ns_6s_16_1_1_U1469                                             |hls_sparse_mul_10ns_6s_16_1_1_2632                                                                                     |      1|
|868   |    mul_10ns_6s_16_1_1_U1477                                             |hls_sparse_mul_10ns_6s_16_1_1_2633                                                                                     |     40|
|869   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__45   |      8|
|870   |    mul_10ns_6s_16_1_1_U1479                                             |hls_sparse_mul_10ns_6s_16_1_1_2634                                                                                     |     75|
|871   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__6     |      8|
|872   |    mul_10ns_6s_16_1_1_U1480                                             |hls_sparse_mul_10ns_6s_16_1_1_2635                                                                                     |     51|
|873   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__10    |      8|
|874   |    mul_10ns_6s_16_1_1_U1481                                             |hls_sparse_mul_10ns_6s_16_1_1_2636                                                                                     |     24|
|875   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__25    |      8|
|876   |    mul_10ns_6s_16_1_1_U1484                                             |hls_sparse_mul_10ns_6s_16_1_1_2637                                                                                     |     25|
|877   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__82   |      8|
|878   |    mul_10ns_6s_16_1_1_U1485                                             |hls_sparse_mul_10ns_6s_16_1_1_2638                                                                                     |     45|
|879   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__213  |      8|
|880   |    mul_10ns_6s_16_1_1_U1487                                             |hls_sparse_mul_10ns_6s_16_1_1_2639                                                                                     |      8|
|881   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__30    |      8|
|882   |    mul_10ns_6s_16_1_1_U1488                                             |hls_sparse_mul_10ns_6s_16_1_1_2640                                                                                     |     41|
|883   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__184  |      8|
|884   |    mul_10ns_6s_16_1_1_U1497                                             |hls_sparse_mul_10ns_6s_16_1_1_2641                                                                                     |     57|
|885   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__380  |      8|
|886   |    mul_10ns_6s_16_1_1_U1500                                             |hls_sparse_mul_10ns_6s_16_1_1_2642                                                                                     |     10|
|887   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__204  |      8|
|888   |    mul_10ns_6s_16_1_1_U1507                                             |hls_sparse_mul_10ns_6s_16_1_1_2643                                                                                     |     38|
|889   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__59    |      8|
|890   |    mul_10ns_6s_16_1_1_U1510                                             |hls_sparse_mul_10ns_6s_16_1_1_2644                                                                                     |     36|
|891   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__326  |      8|
|892   |    mul_10ns_6s_16_1_1_U1511                                             |hls_sparse_mul_10ns_6s_16_1_1_2645                                                                                     |     41|
|893   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__101  |      8|
|894   |    mul_10ns_6s_16_1_1_U1513                                             |hls_sparse_mul_10ns_6s_16_1_1_2646                                                                                     |      8|
|895   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__9     |      8|
|896   |    mul_10ns_6s_16_1_1_U1515                                             |hls_sparse_mul_10ns_6s_16_1_1_2647                                                                                     |     10|
|897   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__354  |      8|
|898   |    mul_10ns_6s_16_1_1_U1519                                             |hls_sparse_mul_10ns_6s_16_1_1_2648                                                                                     |     79|
|899   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__4     |      8|
|900   |    mul_10ns_6s_16_1_1_U1522                                             |hls_sparse_mul_10ns_6s_16_1_1_2649                                                                                     |     43|
|901   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1820/tmp_product_funnel__1    |      8|
|902   |    mul_10ns_6s_16_1_1_U1524                                             |hls_sparse_mul_10ns_6s_16_1_1_2650                                                                                     |     36|
|903   |    mul_10ns_6s_16_1_1_U1531                                             |hls_sparse_mul_10ns_6s_16_1_1_2651                                                                                     |     48|
|904   |    mul_10ns_6s_16_1_1_U1537                                             |hls_sparse_mul_10ns_6s_16_1_1_2652                                                                                     |     62|
|905   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__110  |      8|
|906   |    mul_10ns_6s_16_1_1_U1541                                             |hls_sparse_mul_10ns_6s_16_1_1_2653                                                                                     |     10|
|907   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__10   |      8|
|908   |    mul_10ns_6s_16_1_1_U1542                                             |hls_sparse_mul_10ns_6s_16_1_1_2654                                                                                     |      8|
|909   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__376  |      8|
|910   |    mul_10ns_6s_16_1_1_U1544                                             |hls_sparse_mul_10ns_6s_16_1_1_2655                                                                                     |     75|
|911   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__379  |      8|
|912   |    mul_10ns_6s_16_1_1_U1562                                             |hls_sparse_mul_10ns_6s_16_1_1_2656                                                                                     |     24|
|913   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__19    |      8|
|914   |    mul_10ns_6s_16_1_1_U1563                                             |hls_sparse_mul_10ns_6s_16_1_1_2657                                                                                     |     53|
|915   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__6     |      8|
|916   |    mul_10ns_6s_16_1_1_U1564                                             |hls_sparse_mul_10ns_6s_16_1_1_2658                                                                                     |     38|
|917   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__89   |      8|
|918   |    mul_10ns_6s_16_1_1_U1565                                             |hls_sparse_mul_10ns_6s_16_1_1_2659                                                                                     |      8|
|919   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__300  |      8|
|920   |    mul_10ns_6s_16_1_1_U1566                                             |hls_sparse_mul_10ns_6s_16_1_1_2660                                                                                     |     69|
|921   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__251  |      8|
|922   |    mul_10ns_6s_16_1_1_U1568                                             |hls_sparse_mul_10ns_6s_16_1_1_2661                                                                                     |     40|
|923   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__29    |      8|
|924   |    mul_10ns_6s_16_1_1_U1579                                             |hls_sparse_mul_10ns_6s_16_1_1_2662                                                                                     |     41|
|925   |    mul_10ns_6s_16_1_1_U1582                                             |hls_sparse_mul_10ns_6s_16_1_1_2663                                                                                     |     24|
|926   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__62    |      8|
|927   |    mul_10ns_6s_16_1_1_U1584                                             |hls_sparse_mul_10ns_6s_16_1_1_2664                                                                                     |     40|
|928   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__138  |      8|
|929   |    mul_10ns_6s_16_1_1_U1586                                             |hls_sparse_mul_10ns_6s_16_1_1_2665                                                                                     |     10|
|930   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__93   |      8|
|931   |    mul_10ns_6s_16_1_1_U1588                                             |hls_sparse_mul_10ns_6s_16_1_1_2666                                                                                     |     24|
|932   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__52    |      8|
|933   |    mul_10ns_6s_16_1_1_U1590                                             |hls_sparse_mul_10ns_6s_16_1_1_2667                                                                                     |     10|
|934   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__258  |      8|
|935   |    mul_10ns_6s_16_1_1_U1591                                             |hls_sparse_mul_10ns_6s_16_1_1_2668                                                                                     |     38|
|936   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__107  |      8|
|937   |    mul_10ns_6s_16_1_1_U1595                                             |hls_sparse_mul_10ns_6s_16_1_1_2669                                                                                     |     55|
|938   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__65    |      8|
|939   |    mul_10ns_6s_16_1_1_U1596                                             |hls_sparse_mul_10ns_6s_16_1_1_2670                                                                                     |      8|
|940   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__43   |      8|
|941   |    mul_10ns_6s_16_1_1_U1600                                             |hls_sparse_mul_10ns_6s_16_1_1_2671                                                                                     |     38|
|942   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__377  |      8|
|943   |    mul_10ns_6s_16_1_1_U1602                                             |hls_sparse_mul_10ns_6s_16_1_1_2672                                                                                     |      8|
|944   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__137  |      8|
|945   |    mul_10ns_6s_16_1_1_U1607                                             |hls_sparse_mul_10ns_6s_16_1_1_2673                                                                                     |     10|
|946   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__175  |      8|
|947   |    mul_10ns_6s_16_1_1_U1608                                             |hls_sparse_mul_10ns_6s_16_1_1_2674                                                                                     |     58|
|948   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__20    |      8|
|949   |    mul_10ns_6s_16_1_1_U1610                                             |hls_sparse_mul_10ns_6s_16_1_1_2675                                                                                     |     51|
|950   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__155  |      8|
|951   |    mul_10ns_6s_16_1_1_U1611                                             |hls_sparse_mul_10ns_6s_16_1_1_2676                                                                                     |     46|
|952   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__21    |      8|
|953   |    mul_10ns_6s_16_1_1_U1613                                             |hls_sparse_mul_10ns_6s_16_1_1_2677                                                                                     |     11|
|954   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__94   |      8|
|955   |    mul_10ns_6s_16_1_1_U1614                                             |hls_sparse_mul_10ns_6s_16_1_1_2678                                                                                     |     41|
|956   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__209  |      8|
|957   |    mul_10ns_6s_16_1_1_U1616                                             |hls_sparse_mul_10ns_6s_16_1_1_2679                                                                                     |     37|
|958   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__142  |      8|
|959   |    mul_10ns_6s_16_1_1_U1617                                             |hls_sparse_mul_10ns_6s_16_1_1_2680                                                                                     |      1|
|960   |    mul_10ns_6s_16_1_1_U1618                                             |hls_sparse_mul_10ns_6s_16_1_1_2681                                                                                     |     42|
|961   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__74    |      8|
|962   |    mul_10ns_6s_16_1_1_U1620                                             |hls_sparse_mul_10ns_6s_16_1_1_2682                                                                                     |     51|
|963   |    mul_10ns_6s_16_1_1_U1623                                             |hls_sparse_mul_10ns_6s_16_1_1_2683                                                                                     |     70|
|964   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__250  |      8|
|965   |    mul_10ns_6s_16_1_1_U1631                                             |hls_sparse_mul_10ns_6s_16_1_1_2684                                                                                     |     42|
|966   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__255  |      8|
|967   |    mul_10ns_6s_16_1_1_U1632                                             |hls_sparse_mul_10ns_6s_16_1_1_2685                                                                                     |     25|
|968   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__220  |      8|
|969   |    mul_10ns_6s_16_1_1_U1634                                             |hls_sparse_mul_10ns_6s_16_1_1_2686                                                                                     |     37|
|970   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__254  |      8|
|971   |    mul_10ns_6s_16_1_1_U1637                                             |hls_sparse_mul_10ns_6s_16_1_1_2687                                                                                     |     40|
|972   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__167  |      8|
|973   |    mul_10ns_6s_16_1_1_U1640                                             |hls_sparse_mul_10ns_6s_16_1_1_2688                                                                                     |     35|
|974   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__369  |      8|
|975   |    mul_10ns_6s_16_1_1_U1643                                             |hls_sparse_mul_10ns_6s_16_1_1_2689                                                                                     |     49|
|976   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__40    |      8|
|977   |    mul_10ns_6s_16_1_1_U1644                                             |hls_sparse_mul_10ns_6s_16_1_1_2690                                                                                     |     39|
|978   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__324  |      8|
|979   |    mul_10ns_6s_16_1_1_U1647                                             |hls_sparse_mul_10ns_6s_16_1_1_2691                                                                                     |     38|
|980   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__78   |      8|
|981   |    mul_10ns_6s_16_1_1_U1649                                             |hls_sparse_mul_10ns_6s_16_1_1_2692                                                                                     |     17|
|982   |    mul_10ns_6s_16_1_1_U1652                                             |hls_sparse_mul_10ns_6s_16_1_1_2693                                                                                     |     73|
|983   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__206  |      8|
|984   |    mul_10ns_6s_16_1_1_U1653                                             |hls_sparse_mul_10ns_6s_16_1_1_2694                                                                                     |     55|
|985   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__226  |      8|
|986   |    mul_10ns_6s_16_1_1_U1654                                             |hls_sparse_mul_10ns_6s_16_1_1_2695                                                                                     |     39|
|987   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__179  |      8|
|988   |    mul_10ns_6s_16_1_1_U1655                                             |hls_sparse_mul_10ns_6s_16_1_1_2696                                                                                     |     34|
|989   |    mul_10ns_6s_16_1_1_U1660                                             |hls_sparse_mul_10ns_6s_16_1_1_2697                                                                                     |     27|
|990   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__259  |      8|
|991   |    mul_10ns_6s_16_1_1_U1667                                             |hls_sparse_mul_10ns_6s_16_1_1_2698                                                                                     |     67|
|992   |    mul_10ns_6s_16_1_1_U1669                                             |hls_sparse_mul_10ns_6s_16_1_1_2699                                                                                     |      8|
|993   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__69   |      8|
|994   |    mul_10ns_6s_16_1_1_U1679                                             |hls_sparse_mul_10ns_6s_16_1_1_2700                                                                                     |     35|
|995   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__280  |      8|
|996   |    mul_10ns_6s_16_1_1_U1683                                             |hls_sparse_mul_10ns_6s_16_1_1_2701                                                                                     |     26|
|997   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__169  |      8|
|998   |    mul_10ns_6s_16_1_1_U1688                                             |hls_sparse_mul_10ns_6s_16_1_1_2702                                                                                     |     65|
|999   |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__188  |      8|
|1000  |    mul_10ns_6s_16_1_1_U1689                                             |hls_sparse_mul_10ns_6s_16_1_1_2703                                                                                     |     27|
|1001  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__31    |      8|
|1002  |    mul_10ns_6s_16_1_1_U1693                                             |hls_sparse_mul_10ns_6s_16_1_1_2704                                                                                     |     78|
|1003  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__27    |      8|
|1004  |    mul_10ns_6s_16_1_1_U1695                                             |hls_sparse_mul_10ns_6s_16_1_1_2705                                                                                     |     44|
|1005  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__90   |      8|
|1006  |    mul_10ns_6s_16_1_1_U1696                                             |hls_sparse_mul_10ns_6s_16_1_1_2706                                                                                     |     22|
|1007  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__24   |      8|
|1008  |    mul_10ns_6s_16_1_1_U1700                                             |hls_sparse_mul_10ns_6s_16_1_1_2707                                                                                     |     42|
|1009  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__228  |      8|
|1010  |    mul_10ns_6s_16_1_1_U1702                                             |hls_sparse_mul_10ns_6s_16_1_1_2708                                                                                     |     45|
|1011  |    mul_10ns_6s_16_1_1_U1704                                             |hls_sparse_mul_10ns_6s_16_1_1_2709                                                                                     |     36|
|1012  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__39   |      8|
|1013  |    mul_10ns_6s_16_1_1_U1705                                             |hls_sparse_mul_10ns_6s_16_1_1_2710                                                                                     |     24|
|1014  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__192  |      8|
|1015  |    mul_10ns_6s_16_1_1_U1712                                             |hls_sparse_mul_10ns_6s_16_1_1_2711                                                                                     |     40|
|1016  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__190  |      8|
|1017  |    mul_10ns_6s_16_1_1_U1716                                             |hls_sparse_mul_10ns_6s_16_1_1_2712                                                                                     |     21|
|1018  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__392  |      8|
|1019  |    mul_10ns_6s_16_1_1_U1717                                             |hls_sparse_mul_10ns_6s_16_1_1_2713                                                                                     |     38|
|1020  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__139  |      8|
|1021  |    mul_10ns_6s_16_1_1_U1718                                             |hls_sparse_mul_10ns_6s_16_1_1_2714                                                                                     |      8|
|1022  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__102  |      8|
|1023  |    mul_10ns_6s_16_1_1_U1719                                             |hls_sparse_mul_10ns_6s_16_1_1_2715                                                                                     |      8|
|1024  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__14   |      8|
|1025  |    mul_10ns_6s_16_1_1_U1722                                             |hls_sparse_mul_10ns_6s_16_1_1_2716                                                                                     |     36|
|1026  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__221  |      8|
|1027  |    mul_10ns_6s_16_1_1_U1725                                             |hls_sparse_mul_10ns_6s_16_1_1_2717                                                                                     |     31|
|1028  |    mul_10ns_6s_16_1_1_U1729                                             |hls_sparse_mul_10ns_6s_16_1_1_2718                                                                                     |     42|
|1029  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__302  |      8|
|1030  |    mul_10ns_6s_16_1_1_U1733                                             |hls_sparse_mul_10ns_6s_16_1_1_2719                                                                                     |     37|
|1031  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__325  |      8|
|1032  |    mul_10ns_6s_16_1_1_U1741                                             |hls_sparse_mul_10ns_6s_16_1_1_2720                                                                                     |     69|
|1033  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__163  |      8|
|1034  |    mul_10ns_6s_16_1_1_U1743                                             |hls_sparse_mul_10ns_6s_16_1_1_2721                                                                                     |     24|
|1035  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__20    |      8|
|1036  |    mul_10ns_6s_16_1_1_U1744                                             |hls_sparse_mul_10ns_6s_16_1_1_2722                                                                                     |     37|
|1037  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__172  |      8|
|1038  |    mul_10ns_6s_16_1_1_U1745                                             |hls_sparse_mul_10ns_6s_16_1_1_2723                                                                                     |     39|
|1039  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__80    |      8|
|1040  |    mul_10ns_6s_16_1_1_U1746                                             |hls_sparse_mul_10ns_6s_16_1_1_2724                                                                                     |     63|
|1041  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__160  |      8|
|1042  |    mul_10ns_6s_16_1_1_U1750                                             |hls_sparse_mul_10ns_6s_16_1_1_2725                                                                                     |     61|
|1043  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__18    |      8|
|1044  |    mul_10ns_6s_16_1_1_U1753                                             |hls_sparse_mul_10ns_6s_16_1_1_2726                                                                                     |     24|
|1045  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__223  |      8|
|1046  |    mul_10ns_6s_16_1_1_U1755                                             |hls_sparse_mul_10ns_6s_16_1_1_2727                                                                                     |     43|
|1047  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__156  |      8|
|1048  |    mul_10ns_6s_16_1_1_U1759                                             |hls_sparse_mul_10ns_6s_16_1_1_2728                                                                                     |     67|
|1049  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel        |      8|
|1050  |    mul_10ns_6s_16_1_1_U1760                                             |hls_sparse_mul_10ns_6s_16_1_1_2729                                                                                     |     42|
|1051  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__218  |      8|
|1052  |    mul_10ns_6s_16_1_1_U1761                                             |hls_sparse_mul_10ns_6s_16_1_1_2730                                                                                     |     65|
|1053  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__341  |      8|
|1054  |    mul_10ns_6s_16_1_1_U1762                                             |hls_sparse_mul_10ns_6s_16_1_1_2731                                                                                     |     41|
|1055  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__368  |      8|
|1056  |    mul_10ns_6s_16_1_1_U1764                                             |hls_sparse_mul_10ns_6s_16_1_1_2732                                                                                     |     38|
|1057  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__198  |      8|
|1058  |    mul_10ns_6s_16_1_1_U1767                                             |hls_sparse_mul_10ns_6s_16_1_1_2733                                                                                     |     39|
|1059  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__195  |      8|
|1060  |    mul_10ns_6s_16_1_1_U1775                                             |hls_sparse_mul_10ns_6s_16_1_1_2734                                                                                     |     54|
|1061  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__389  |      8|
|1062  |    mul_10ns_6s_16_1_1_U1776                                             |hls_sparse_mul_10ns_6s_16_1_1_2735                                                                                     |     72|
|1063  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__403  |      8|
|1064  |    mul_10ns_6s_16_1_1_U1777                                             |hls_sparse_mul_10ns_6s_16_1_1_2736                                                                                     |     39|
|1065  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__222  |      8|
|1066  |    mul_10ns_6s_16_1_1_U1778                                             |hls_sparse_mul_10ns_6s_16_1_1_2737                                                                                     |     38|
|1067  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__36   |      8|
|1068  |    mul_10ns_6s_16_1_1_U1779                                             |hls_sparse_mul_10ns_6s_16_1_1_2738                                                                                     |     18|
|1069  |    mul_10ns_6s_16_1_1_U1780                                             |hls_sparse_mul_10ns_6s_16_1_1_2739                                                                                     |     43|
|1070  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__148  |      8|
|1071  |    mul_10ns_6s_16_1_1_U1781                                             |hls_sparse_mul_10ns_6s_16_1_1_2740                                                                                     |     35|
|1072  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__266  |      8|
|1073  |    mul_10ns_6s_16_1_1_U1783                                             |hls_sparse_mul_10ns_6s_16_1_1_2741                                                                                     |     39|
|1074  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__105  |      8|
|1075  |    mul_10ns_6s_16_1_1_U1787                                             |hls_sparse_mul_10ns_6s_16_1_1_2742                                                                                     |     42|
|1076  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__348  |      8|
|1077  |    mul_10ns_6s_16_1_1_U1788                                             |hls_sparse_mul_10ns_6s_16_1_1_2743                                                                                     |     48|
|1078  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__50    |      8|
|1079  |    mul_10ns_6s_16_1_1_U1790                                             |hls_sparse_mul_10ns_6s_16_1_1_2744                                                                                     |     37|
|1080  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__14    |      8|
|1081  |    mul_10ns_6s_16_1_1_U1793                                             |hls_sparse_mul_10ns_6s_16_1_1_2745                                                                                     |     42|
|1082  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__140  |      8|
|1083  |    mul_10ns_6s_16_1_1_U1795                                             |hls_sparse_mul_10ns_6s_16_1_1_2746                                                                                     |     37|
|1084  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__18    |      8|
|1085  |    mul_10ns_6s_16_1_1_U1798                                             |hls_sparse_mul_10ns_6s_16_1_1_2747                                                                                     |     41|
|1086  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__234  |      8|
|1087  |    mul_10ns_6s_16_1_1_U1802                                             |hls_sparse_mul_10ns_6s_16_1_1_2748                                                                                     |     58|
|1088  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__73    |      8|
|1089  |    mul_10ns_6s_16_1_1_U1803                                             |hls_sparse_mul_10ns_6s_16_1_1_2749                                                                                     |     39|
|1090  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__168  |      8|
|1091  |    mul_10ns_6s_16_1_1_U1809                                             |hls_sparse_mul_10ns_6s_16_1_1_2750                                                                                     |     73|
|1092  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__132  |      8|
|1093  |    mul_10ns_6s_16_1_1_U1810                                             |hls_sparse_mul_10ns_6s_16_1_1_2751                                                                                     |     77|
|1094  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__58    |      8|
|1095  |    mul_10ns_6s_16_1_1_U1812                                             |hls_sparse_mul_10ns_6s_16_1_1_2752                                                                                     |     10|
|1096  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__382  |      8|
|1097  |    mul_10ns_6s_16_1_1_U1814                                             |hls_sparse_mul_10ns_6s_16_1_1_2753                                                                                     |     42|
|1098  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__303  |      8|
|1099  |    mul_10ns_6s_16_1_1_U1815                                             |hls_sparse_mul_10ns_6s_16_1_1_2754                                                                                     |     12|
|1100  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__76   |      8|
|1101  |    mul_10ns_6s_16_1_1_U1818                                             |hls_sparse_mul_10ns_6s_16_1_1_2755                                                                                     |     55|
|1102  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__23    |      8|
|1103  |    mul_10ns_6s_16_1_1_U1823                                             |hls_sparse_mul_10ns_6s_16_1_1_2756                                                                                     |     51|
|1104  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__35    |      8|
|1105  |    mul_10ns_6s_16_1_1_U1827                                             |hls_sparse_mul_10ns_6s_16_1_1_2757                                                                                     |      8|
|1106  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__4     |      8|
|1107  |    mul_10ns_6s_16_1_1_U1828                                             |hls_sparse_mul_10ns_6s_16_1_1_2758                                                                                     |     27|
|1108  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__112  |      8|
|1109  |    mul_10ns_6s_16_1_1_U1831                                             |hls_sparse_mul_10ns_6s_16_1_1_2759                                                                                     |     36|
|1110  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__284  |      8|
|1111  |    mul_10ns_6s_16_1_1_U1840                                             |hls_sparse_mul_10ns_6s_16_1_1_2760                                                                                     |     41|
|1112  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__12    |      8|
|1113  |    mul_10ns_6s_16_1_1_U1842                                             |hls_sparse_mul_10ns_6s_16_1_1_2761                                                                                     |     37|
|1114  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__394  |      8|
|1115  |    mul_10ns_6s_16_1_1_U1843                                             |hls_sparse_mul_10ns_6s_16_1_1_2762                                                                                     |     41|
|1116  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__363  |      8|
|1117  |    mul_10ns_6s_16_1_1_U1848                                             |hls_sparse_mul_10ns_6s_16_1_1_2763                                                                                     |     23|
|1118  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__349  |      8|
|1119  |    mul_10ns_6s_16_1_1_U1849                                             |hls_sparse_mul_10ns_6s_16_1_1_2764                                                                                     |     37|
|1120  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__23   |      8|
|1121  |    mul_10ns_6s_16_1_1_U1851                                             |hls_sparse_mul_10ns_6s_16_1_1_2765                                                                                     |     22|
|1122  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__33    |      8|
|1123  |    mul_10ns_6s_16_1_1_U1852                                             |hls_sparse_mul_10ns_6s_16_1_1_2766                                                                                     |     25|
|1124  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__321  |      8|
|1125  |    mul_10ns_6s_16_1_1_U1853                                             |hls_sparse_mul_10ns_6s_16_1_1_2767                                                                                     |     44|
|1126  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__5     |      8|
|1127  |    mul_10ns_6s_16_1_1_U1855                                             |hls_sparse_mul_10ns_6s_16_1_1_2768                                                                                     |     24|
|1128  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__5     |      8|
|1129  |    mul_10ns_6s_16_1_1_U1858                                             |hls_sparse_mul_10ns_6s_16_1_1_2769                                                                                     |     38|
|1130  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__240  |      8|
|1131  |    mul_10ns_6s_16_1_1_U1862                                             |hls_sparse_mul_10ns_6s_16_1_1_2770                                                                                     |      8|
|1132  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__64   |      8|
|1133  |    mul_10ns_6s_16_1_1_U1868                                             |hls_sparse_mul_10ns_6s_16_1_1_2771                                                                                     |     42|
|1134  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__350  |      8|
|1135  |    mul_10ns_6s_16_1_1_U1869                                             |hls_sparse_mul_10ns_6s_16_1_1_2772                                                                                     |     39|
|1136  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__9    |      8|
|1137  |    mul_10ns_6s_16_1_1_U1871                                             |hls_sparse_mul_10ns_6s_16_1_1_2773                                                                                     |      8|
|1138  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__253  |      8|
|1139  |    mul_10ns_6s_16_1_1_U1872                                             |hls_sparse_mul_10ns_6s_16_1_1_2774                                                                                     |      8|
|1140  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__269  |      8|
|1141  |    mul_10ns_6s_16_1_1_U1875                                             |hls_sparse_mul_10ns_6s_16_1_1_2775                                                                                     |     10|
|1142  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__316  |      8|
|1143  |    mul_10ns_6s_16_1_1_U1878                                             |hls_sparse_mul_10ns_6s_16_1_1_2776                                                                                     |     39|
|1144  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__154  |      8|
|1145  |    mul_10ns_6s_16_1_1_U1880                                             |hls_sparse_mul_10ns_6s_16_1_1_2777                                                                                     |     21|
|1146  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__387  |      8|
|1147  |    mul_10ns_6s_16_1_1_U1882                                             |hls_sparse_mul_10ns_6s_16_1_1_2778                                                                                     |     48|
|1148  |    mul_10ns_6s_16_1_1_U1883                                             |hls_sparse_mul_10ns_6s_16_1_1_2779                                                                                     |     37|
|1149  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__309  |      8|
|1150  |    mul_10ns_6s_16_1_1_U1884                                             |hls_sparse_mul_10ns_6s_16_1_1_2780                                                                                     |     75|
|1151  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__149  |      8|
|1152  |    mul_10ns_6s_16_1_1_U1885                                             |hls_sparse_mul_10ns_6s_16_1_1_2781                                                                                     |     24|
|1153  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__320  |      8|
|1154  |    mul_10ns_6s_16_1_1_U1890                                             |hls_sparse_mul_10ns_6s_16_1_1_2782                                                                                     |     12|
|1155  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__371  |      8|
|1156  |    mul_10ns_6s_16_1_1_U1891                                             |hls_sparse_mul_10ns_6s_16_1_1_2783                                                                                     |     24|
|1157  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__181  |      8|
|1158  |    mul_10ns_6s_16_1_1_U1892                                             |hls_sparse_mul_10ns_6s_16_1_1_2784                                                                                     |     35|
|1159  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__395  |      8|
|1160  |    mul_10ns_6s_16_1_1_U1893                                             |hls_sparse_mul_10ns_6s_16_1_1_2785                                                                                     |     72|
|1161  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__124  |      8|
|1162  |    mul_10ns_6s_16_1_1_U1895                                             |hls_sparse_mul_10ns_6s_16_1_1_2786                                                                                     |     55|
|1163  |    mul_10ns_6s_16_1_1_U1897                                             |hls_sparse_mul_10ns_6s_16_1_1_2787                                                                                     |      8|
|1164  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__72   |      8|
|1165  |    mul_10ns_6s_16_1_1_U1902                                             |hls_sparse_mul_10ns_6s_16_1_1_2788                                                                                     |     39|
|1166  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__306  |      8|
|1167  |    mul_10ns_6s_16_1_1_U1909                                             |hls_sparse_mul_10ns_6s_16_1_1_2789                                                                                     |      8|
|1168  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__345  |      8|
|1169  |    mul_10ns_6s_16_1_1_U1910                                             |hls_sparse_mul_10ns_6s_16_1_1_2790                                                                                     |     10|
|1170  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1707/tmp_product_funnel__1    |      8|
|1171  |    mul_10ns_6s_16_1_1_U1918                                             |hls_sparse_mul_10ns_6s_16_1_1_2791                                                                                     |     40|
|1172  |    mul_10ns_6s_16_1_1_U1919                                             |hls_sparse_mul_10ns_6s_16_1_1_2792                                                                                     |     37|
|1173  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__125  |      8|
|1174  |    mul_10ns_6s_16_1_1_U1922                                             |hls_sparse_mul_10ns_6s_16_1_1_2793                                                                                     |     41|
|1175  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__211  |      8|
|1176  |    mul_10ns_6s_16_1_1_U1923                                             |hls_sparse_mul_10ns_6s_16_1_1_2794                                                                                     |      8|
|1177  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__308  |      8|
|1178  |    mul_10ns_6s_16_1_1_U1924                                             |hls_sparse_mul_10ns_6s_16_1_1_2795                                                                                     |     41|
|1179  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__294  |      8|
|1180  |    mul_10ns_6s_16_1_1_U1927                                             |hls_sparse_mul_10ns_6s_16_1_1_2796                                                                                     |     39|
|1181  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__170  |      8|
|1182  |    mul_10ns_6s_16_1_1_U1931                                             |hls_sparse_mul_10ns_6s_16_1_1_2797                                                                                     |     40|
|1183  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__178  |      8|
|1184  |    mul_10ns_6s_16_1_1_U1932                                             |hls_sparse_mul_10ns_6s_16_1_1_2798                                                                                     |     41|
|1185  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__173  |      8|
|1186  |    mul_10ns_6s_16_1_1_U1933                                             |hls_sparse_mul_10ns_6s_16_1_1_2799                                                                                     |      8|
|1187  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__24    |      8|
|1188  |    mul_10ns_6s_16_1_1_U1935                                             |hls_sparse_mul_10ns_6s_16_1_1_2800                                                                                     |     39|
|1189  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__49    |      8|
|1190  |    mul_10ns_6s_16_1_1_U1938                                             |hls_sparse_mul_10ns_6s_16_1_1_2801                                                                                     |     24|
|1191  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__88   |      8|
|1192  |    mul_10ns_6s_16_1_1_U1940                                             |hls_sparse_mul_10ns_6s_16_1_1_2802                                                                                     |     10|
|1193  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__119  |      8|
|1194  |    mul_10ns_6s_16_1_1_U1944                                             |hls_sparse_mul_10ns_6s_16_1_1_2803                                                                                     |     42|
|1195  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__11    |      8|
|1196  |    mul_10ns_6s_16_1_1_U1947                                             |hls_sparse_mul_10ns_6s_16_1_1_2804                                                                                     |     42|
|1197  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__144  |      8|
|1198  |    mul_10ns_6s_16_1_1_U1949                                             |hls_sparse_mul_10ns_6s_16_1_1_2805                                                                                     |      8|
|1199  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__400  |      8|
|1200  |    mul_10ns_6s_16_1_1_U1950                                             |hls_sparse_mul_10ns_6s_16_1_1_2806                                                                                     |      8|
|1201  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__5    |      8|
|1202  |    mul_10ns_6s_16_1_1_U1954                                             |hls_sparse_mul_10ns_6s_16_1_1_2807                                                                                     |     80|
|1203  |    mul_10ns_6s_16_1_1_U1955                                             |hls_sparse_mul_10ns_6s_16_1_1_2808                                                                                     |     22|
|1204  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel        |      8|
|1205  |    mul_10ns_6s_16_1_1_U1956                                             |hls_sparse_mul_10ns_6s_16_1_1_2809                                                                                     |     39|
|1206  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__141  |      8|
|1207  |    mul_10ns_6s_16_1_1_U1960                                             |hls_sparse_mul_10ns_6s_16_1_1_2810                                                                                     |      8|
|1208  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__208  |      8|
|1209  |    mul_10ns_6s_16_1_1_U1964                                             |hls_sparse_mul_10ns_6s_16_1_1_2811                                                                                     |     24|
|1210  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__84   |      8|
|1211  |    mul_10ns_6s_16_1_1_U1965                                             |hls_sparse_mul_10ns_6s_16_1_1_2812                                                                                     |     36|
|1212  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__265  |      8|
|1213  |    mul_10ns_6s_16_1_1_U1970                                             |hls_sparse_mul_10ns_6s_16_1_1_2813                                                                                     |      8|
|1214  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__95   |      8|
|1215  |    mul_10ns_6s_16_1_1_U1974                                             |hls_sparse_mul_10ns_6s_16_1_1_2814                                                                                     |      8|
|1216  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__57    |      8|
|1217  |    mul_10ns_6s_16_1_1_U1976                                             |hls_sparse_mul_10ns_6s_16_1_1_2815                                                                                     |     10|
|1218  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__136  |      8|
|1219  |    mul_10ns_6s_16_1_1_U1978                                             |hls_sparse_mul_10ns_6s_16_1_1_2816                                                                                     |     41|
|1220  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__45    |      8|
|1221  |    mul_10ns_6s_16_1_1_U1980                                             |hls_sparse_mul_10ns_6s_16_1_1_2817                                                                                     |     35|
|1222  |    mul_10ns_6s_16_1_1_U1984                                             |hls_sparse_mul_10ns_6s_16_1_1_2818                                                                                     |     38|
|1223  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__183  |      8|
|1224  |    mul_10ns_6s_16_1_1_U1991                                             |hls_sparse_mul_10ns_6s_16_1_1_2819                                                                                     |     25|
|1225  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__230  |      8|
|1226  |    mul_10ns_6s_16_1_1_U1993                                             |hls_sparse_mul_10ns_6s_16_1_1_2820                                                                                     |     59|
|1227  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__332  |      8|
|1228  |    mul_10ns_6s_16_1_1_U2004                                             |hls_sparse_mul_10ns_6s_16_1_1_2821                                                                                     |     11|
|1229  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__287  |      8|
|1230  |    mul_10ns_6s_16_1_1_U2014                                             |hls_sparse_mul_10ns_6s_16_1_1_2822                                                                                     |     36|
|1231  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__122  |      8|
|1232  |    mul_10ns_6s_16_1_1_U2021                                             |hls_sparse_mul_10ns_6s_16_1_1_2823                                                                                     |     21|
|1233  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1664/tmp_product_funnel__4    |      8|
|1234  |    mul_10ns_6s_16_1_1_U2023                                             |hls_sparse_mul_10ns_6s_16_1_1_2824                                                                                     |     25|
|1235  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__4    |      8|
|1236  |    mul_10ns_6s_16_1_1_U2024                                             |hls_sparse_mul_10ns_6s_16_1_1_2825                                                                                     |     59|
|1237  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__55   |      8|
|1238  |    mul_10ns_6s_16_1_1_U2027                                             |hls_sparse_mul_10ns_6s_16_1_1_2826                                                                                     |     36|
|1239  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__34    |      8|
|1240  |    mul_10ns_6s_16_1_1_U2034                                             |hls_sparse_mul_10ns_6s_16_1_1_2827                                                                                     |     42|
|1241  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__63    |      8|
|1242  |    mul_10ns_6s_16_1_1_U2035                                             |hls_sparse_mul_10ns_6s_16_1_1_2828                                                                                     |     41|
|1243  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__282  |      8|
|1244  |    mul_10ns_6s_16_1_1_U2043                                             |hls_sparse_mul_10ns_6s_16_1_1_2829                                                                                     |     83|
|1245  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__162  |      8|
|1246  |    mul_10ns_6s_16_1_1_U2049                                             |hls_sparse_mul_10ns_6s_16_1_1_2830                                                                                     |     38|
|1247  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__16   |      8|
|1248  |    mul_10ns_6s_16_1_1_U2052                                             |hls_sparse_mul_10ns_6s_16_1_1_2831                                                                                     |     40|
|1249  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__29   |      8|
|1250  |    mul_10ns_6s_16_1_1_U2053                                             |hls_sparse_mul_10ns_6s_16_1_1_2832                                                                                     |      8|
|1251  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__353  |      8|
|1252  |    mul_10ns_6s_16_1_1_U2054                                             |hls_sparse_mul_10ns_6s_16_1_1_2833                                                                                     |     39|
|1253  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__130  |      8|
|1254  |    mul_10ns_6s_16_1_1_U2057                                             |hls_sparse_mul_10ns_6s_16_1_1_2834                                                                                     |     25|
|1255  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__25   |      8|
|1256  |    mul_10ns_6s_16_1_1_U2058                                             |hls_sparse_mul_10ns_6s_16_1_1_2835                                                                                     |     42|
|1257  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__21   |      8|
|1258  |    mul_10ns_6s_16_1_1_U2060                                             |hls_sparse_mul_10ns_6s_16_1_1_2836                                                                                     |     13|
|1259  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__275  |      8|
|1260  |    mul_10ns_6s_16_1_1_U2062                                             |hls_sparse_mul_10ns_6s_16_1_1_2837                                                                                     |     59|
|1261  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__202  |      8|
|1262  |    mul_10ns_6s_16_1_1_U2063                                             |hls_sparse_mul_10ns_6s_16_1_1_2838                                                                                     |    103|
|1263  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1759/tmp_product_funnel__1     |      8|
|1264  |    mul_10ns_6s_16_1_1_U2064                                             |hls_sparse_mul_10ns_6s_16_1_1_2839                                                                                     |     36|
|1265  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__310  |      8|
|1266  |    mul_10ns_6s_16_1_1_U2065                                             |hls_sparse_mul_10ns_6s_16_1_1_2840                                                                                     |     38|
|1267  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__128  |      8|
|1268  |    mul_10ns_6s_16_1_1_U2068                                             |hls_sparse_mul_10ns_6s_16_1_1_2841                                                                                     |     43|
|1269  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__381  |      8|
|1270  |    mul_10ns_6s_16_1_1_U2069                                             |hls_sparse_mul_10ns_6s_16_1_1_2842                                                                                     |     41|
|1271  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__297  |      8|
|1272  |    mul_10ns_6s_16_1_1_U2070                                             |hls_sparse_mul_10ns_6s_16_1_1_2843                                                                                     |     67|
|1273  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__60    |      8|
|1274  |    mul_10ns_6s_16_1_1_U2071                                             |hls_sparse_mul_10ns_6s_16_1_1_2844                                                                                     |     39|
|1275  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__81   |      8|
|1276  |    mul_10ns_6s_16_1_1_U2077                                             |hls_sparse_mul_10ns_6s_16_1_1_2845                                                                                     |     73|
|1277  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__46   |      8|
|1278  |    mul_10ns_6s_16_1_1_U2078                                             |hls_sparse_mul_10ns_6s_16_1_1_2846                                                                                     |     37|
|1279  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__249  |      8|
|1280  |    mul_10ns_6s_16_1_1_U2080                                             |hls_sparse_mul_10ns_6s_16_1_1_2847                                                                                     |    100|
|1281  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__50   |      8|
|1282  |    mul_10ns_6s_16_1_1_U2083                                             |hls_sparse_mul_10ns_6s_16_1_1_2848                                                                                     |     10|
|1283  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__319  |      8|
|1284  |    mul_10ns_6s_16_1_1_U2084                                             |hls_sparse_mul_10ns_6s_16_1_1_2849                                                                                     |     37|
|1285  |    mul_10ns_6s_16_1_1_U2085                                             |hls_sparse_mul_10ns_6s_16_1_1_2850                                                                                     |     40|
|1286  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__2    |      8|
|1287  |    mul_10ns_6s_16_1_1_U2089                                             |hls_sparse_mul_10ns_6s_16_1_1_2851                                                                                     |     10|
|1288  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1449/tmp_product_funnel__386  |      8|
|1289  |    mul_10ns_6s_16_1_1_U2090                                             |hls_sparse_mul_10ns_6s_16_1_1_2852                                                                                     |     27|
|1290  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6s_16_1_1_U1955/tmp_product_funnel__69    |      8|
|1291  |    mul_10ns_6s_16_1_1_U2099                                             |hls_sparse_mul_10ns_6s_16_1_1_2853                                                                                     |      8|
|1292  |      tmp_product                                                        |\dense_latency_ap_ufixed_10_2_4_0_0_ap_fixed_20_9_5_3_0_config11_U0/mul_10ns_6ns_15_1_1_U1820/tmp_product_funnel__2    |      8|
|1293  |    mul_10ns_6s_16_1_1_U2104                                             |hls_sparse_mul_10ns_6s_16_1_1_2854                                                                                     |     34|
|1294  |  dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_U0      |hls_sparse_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_8_5_3_0_config14_s                                            |  13512|
|1295  |    mul_6ns_5ns_10_1_1_U2250                                             |hls_sparse_mul_6ns_5ns_10_1_1_2129                                                                                     |      1|
|1296  |    mul_6ns_5ns_10_1_1_U2262                                             |hls_sparse_mul_6ns_5ns_10_1_1_2130                                                                                     |      1|
|1297  |    mul_6ns_5ns_10_1_1_U2268                                             |hls_sparse_mul_6ns_5ns_10_1_1_2133                                                                                     |      1|
|1298  |    mul_6ns_5ns_10_1_1_U2272                                             |hls_sparse_mul_6ns_5ns_10_1_1_2134                                                                                     |      1|
|1299  |    mul_6ns_5ns_10_1_1_U2277                                             |hls_sparse_mul_6ns_5ns_10_1_1_2135                                                                                     |      1|
|1300  |    mul_6ns_5ns_10_1_1_U2279                                             |hls_sparse_mul_6ns_5ns_10_1_1_2136                                                                                     |      1|
|1301  |    mul_6ns_5ns_10_1_1_U2306                                             |hls_sparse_mul_6ns_5ns_10_1_1_2138                                                                                     |      1|
|1302  |    mul_6ns_6ns_11_1_1_U2259                                             |hls_sparse_mul_6ns_6ns_11_1_1_2140                                                                                     |      1|
|1303  |    mul_6ns_6s_12_1_1_U2255                                              |hls_sparse_mul_6ns_6s_12_1_1_2163                                                                                      |      1|
|1304  |    mul_6ns_6ns_11_1_1_U2251                                             |hls_sparse_mul_6ns_6ns_11_1_1                                                                                          |      1|
|1305  |    mul_6ns_6s_12_1_1_U2271                                              |hls_sparse_mul_6ns_6s_12_1_1_2168                                                                                      |      1|
|1306  |    mul_6ns_5ns_10_1_1_U2288                                             |hls_sparse_mul_6ns_5ns_10_1_1_2137                                                                                     |      1|
|1307  |    mul_6ns_6ns_11_1_1_U2270                                             |hls_sparse_mul_6ns_6ns_11_1_1_2141                                                                                     |      1|
|1308  |    mul_6ns_6ns_11_1_1_U2275                                             |hls_sparse_mul_6ns_6ns_11_1_1_2143                                                                                     |      1|
|1309  |    mul_6ns_6ns_11_1_1_U2317                                             |hls_sparse_mul_6ns_6ns_11_1_1_2160                                                                                     |      1|
|1310  |    mul_6ns_5ns_10_1_1_U2249                                             |hls_sparse_mul_6ns_5ns_10_1_1                                                                                          |      8|
|1311  |    mul_6ns_5ns_10_1_1_U2263                                             |hls_sparse_mul_6ns_5ns_10_1_1_2131                                                                                     |      4|
|1312  |    mul_6ns_5ns_10_1_1_U2264                                             |hls_sparse_mul_6ns_5ns_10_1_1_2132                                                                                     |      1|
|1313  |    mul_6ns_6ns_11_1_1_U2256                                             |hls_sparse_mul_6ns_6ns_11_1_1_2139                                                                                     |      1|
|1314  |    mul_6ns_6ns_11_1_1_U2273                                             |hls_sparse_mul_6ns_6ns_11_1_1_2142                                                                                     |     56|
|1315  |    mul_6ns_6ns_11_1_1_U2276                                             |hls_sparse_mul_6ns_6ns_11_1_1_2144                                                                                     |     46|
|1316  |    mul_6ns_6ns_11_1_1_U2280                                             |hls_sparse_mul_6ns_6ns_11_1_1_2145                                                                                     |     62|
|1317  |    mul_6ns_6ns_11_1_1_U2281                                             |hls_sparse_mul_6ns_6ns_11_1_1_2146                                                                                     |     48|
|1318  |    mul_6ns_6ns_11_1_1_U2282                                             |hls_sparse_mul_6ns_6ns_11_1_1_2147                                                                                     |      1|
|1319  |    mul_6ns_6ns_11_1_1_U2284                                             |hls_sparse_mul_6ns_6ns_11_1_1_2148                                                                                     |      1|
|1320  |    mul_6ns_6ns_11_1_1_U2285                                             |hls_sparse_mul_6ns_6ns_11_1_1_2149                                                                                     |      1|
|1321  |    mul_6ns_6ns_11_1_1_U2287                                             |hls_sparse_mul_6ns_6ns_11_1_1_2150                                                                                     |      1|
|1322  |    mul_6ns_6ns_11_1_1_U2290                                             |hls_sparse_mul_6ns_6ns_11_1_1_2151                                                                                     |     41|
|1323  |    mul_6ns_6ns_11_1_1_U2295                                             |hls_sparse_mul_6ns_6ns_11_1_1_2152                                                                                     |      1|
|1324  |    mul_6ns_6ns_11_1_1_U2298                                             |hls_sparse_mul_6ns_6ns_11_1_1_2153                                                                                     |     40|
|1325  |    mul_6ns_6ns_11_1_1_U2302                                             |hls_sparse_mul_6ns_6ns_11_1_1_2154                                                                                     |     42|
|1326  |    mul_6ns_6ns_11_1_1_U2305                                             |hls_sparse_mul_6ns_6ns_11_1_1_2155                                                                                     |     60|
|1327  |    mul_6ns_6ns_11_1_1_U2307                                             |hls_sparse_mul_6ns_6ns_11_1_1_2156                                                                                     |      1|
|1328  |    mul_6ns_6ns_11_1_1_U2309                                             |hls_sparse_mul_6ns_6ns_11_1_1_2157                                                                                     |     39|
|1329  |    mul_6ns_6ns_11_1_1_U2311                                             |hls_sparse_mul_6ns_6ns_11_1_1_2158                                                                                     |     49|
|1330  |    mul_6ns_6ns_11_1_1_U2312                                             |hls_sparse_mul_6ns_6ns_11_1_1_2159                                                                                     |     98|
|1331  |    mul_6ns_6ns_11_1_1_U2318                                             |hls_sparse_mul_6ns_6ns_11_1_1_2161                                                                                     |     73|
|1332  |    mul_6ns_6ns_11_1_1_U2319                                             |hls_sparse_mul_6ns_6ns_11_1_1_2162                                                                                     |     47|
|1333  |    mul_6ns_6s_12_1_1_U2253                                              |hls_sparse_mul_6ns_6s_12_1_1                                                                                           |     36|
|1334  |    mul_6ns_6s_12_1_1_U2257                                              |hls_sparse_mul_6ns_6s_12_1_1_2164                                                                                      |     80|
|1335  |    mul_6ns_6s_12_1_1_U2260                                              |hls_sparse_mul_6ns_6s_12_1_1_2165                                                                                      |      1|
|1336  |    mul_6ns_6s_12_1_1_U2261                                              |hls_sparse_mul_6ns_6s_12_1_1_2166                                                                                      |      1|
|1337  |    mul_6ns_6s_12_1_1_U2265                                              |hls_sparse_mul_6ns_6s_12_1_1_2167                                                                                      |     36|
|1338  |    mul_6ns_6s_12_1_1_U2278                                              |hls_sparse_mul_6ns_6s_12_1_1_2169                                                                                      |      1|
|1339  |    mul_6ns_6s_12_1_1_U2283                                              |hls_sparse_mul_6ns_6s_12_1_1_2170                                                                                      |     63|
|1340  |    mul_6ns_6s_12_1_1_U2286                                              |hls_sparse_mul_6ns_6s_12_1_1_2171                                                                                      |     51|
|1341  |    mul_6ns_6s_12_1_1_U2289                                              |hls_sparse_mul_6ns_6s_12_1_1_2172                                                                                      |      1|
|1342  |    mul_6ns_6s_12_1_1_U2291                                              |hls_sparse_mul_6ns_6s_12_1_1_2173                                                                                      |     61|
|1343  |    mul_6ns_6s_12_1_1_U2292                                              |hls_sparse_mul_6ns_6s_12_1_1_2174                                                                                      |     27|
|1344  |    mul_6ns_6s_12_1_1_U2293                                              |hls_sparse_mul_6ns_6s_12_1_1_2175                                                                                      |      1|
|1345  |    mul_6ns_6s_12_1_1_U2294                                              |hls_sparse_mul_6ns_6s_12_1_1_2176                                                                                      |     16|
|1346  |    mul_6ns_6s_12_1_1_U2297                                              |hls_sparse_mul_6ns_6s_12_1_1_2177                                                                                      |     54|
|1347  |    mul_6ns_6s_12_1_1_U2299                                              |hls_sparse_mul_6ns_6s_12_1_1_2178                                                                                      |     43|
|1348  |    mul_6ns_6s_12_1_1_U2300                                              |hls_sparse_mul_6ns_6s_12_1_1_2179                                                                                      |      1|
|1349  |    mul_6ns_6s_12_1_1_U2301                                              |hls_sparse_mul_6ns_6s_12_1_1_2180                                                                                      |      1|
|1350  |    mul_6ns_6s_12_1_1_U2304                                              |hls_sparse_mul_6ns_6s_12_1_1_2181                                                                                      |      1|
|1351  |    mul_6ns_6s_12_1_1_U2308                                              |hls_sparse_mul_6ns_6s_12_1_1_2182                                                                                      |     31|
|1352  |    mul_6ns_6s_12_1_1_U2313                                              |hls_sparse_mul_6ns_6s_12_1_1_2183                                                                                      |     16|
|1353  |    mul_6ns_6s_12_1_1_U2314                                              |hls_sparse_mul_6ns_6s_12_1_1_2184                                                                                      |      1|
|1354  |    mul_6ns_6s_12_1_1_U2315                                              |hls_sparse_mul_6ns_6s_12_1_1_2185                                                                                      |     30|
|1355  |  flatten_out_10_U                                                       |hls_sparse_fifo_w10_d2_S                                                                                               |     39|
|1356  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2128                                                                                 |     28|
|1357  |  flatten_out_11_U                                                       |hls_sparse_fifo_w10_d2_S_0                                                                                             |     41|
|1358  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2127                                                                                 |     28|
|1359  |  flatten_out_12_U                                                       |hls_sparse_fifo_w10_d2_S_1                                                                                             |     38|
|1360  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2126                                                                                 |     28|
|1361  |  flatten_out_13_U                                                       |hls_sparse_fifo_w10_d2_S_2                                                                                             |     38|
|1362  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2125                                                                                 |     28|
|1363  |  flatten_out_14_U                                                       |hls_sparse_fifo_w10_d2_S_3                                                                                             |     38|
|1364  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2124                                                                                 |     28|
|1365  |  flatten_out_15_U                                                       |hls_sparse_fifo_w10_d2_S_4                                                                                             |     38|
|1366  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2123                                                                                 |     28|
|1367  |  flatten_out_16_U                                                       |hls_sparse_fifo_w10_d2_S_5                                                                                             |     38|
|1368  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2122                                                                                 |     28|
|1369  |  flatten_out_17_U                                                       |hls_sparse_fifo_w10_d2_S_6                                                                                             |     38|
|1370  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2121                                                                                 |     28|
|1371  |  flatten_out_18_U                                                       |hls_sparse_fifo_w10_d2_S_7                                                                                             |     38|
|1372  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2120                                                                                 |     28|
|1373  |  flatten_out_19_U                                                       |hls_sparse_fifo_w10_d2_S_8                                                                                             |     39|
|1374  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2119                                                                                 |     28|
|1375  |  flatten_out_1_U                                                        |hls_sparse_fifo_w10_d2_S_9                                                                                             |     39|
|1376  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2118                                                                                 |     28|
|1377  |  flatten_out_20_U                                                       |hls_sparse_fifo_w10_d2_S_10                                                                                            |     38|
|1378  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2117                                                                                 |     28|
|1379  |  flatten_out_21_U                                                       |hls_sparse_fifo_w10_d2_S_11                                                                                            |     37|
|1380  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2116                                                                                 |     28|
|1381  |  flatten_out_22_U                                                       |hls_sparse_fifo_w10_d2_S_12                                                                                            |     40|
|1382  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2115                                                                                 |     28|
|1383  |  flatten_out_23_U                                                       |hls_sparse_fifo_w10_d2_S_13                                                                                            |     37|
|1384  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2114                                                                                 |     28|
|1385  |  flatten_out_24_U                                                       |hls_sparse_fifo_w10_d2_S_14                                                                                            |     38|
|1386  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2113                                                                                 |     28|
|1387  |  flatten_out_25_U                                                       |hls_sparse_fifo_w10_d2_S_15                                                                                            |     37|
|1388  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2112                                                                                 |     28|
|1389  |  flatten_out_26_U                                                       |hls_sparse_fifo_w10_d2_S_16                                                                                            |     38|
|1390  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2111                                                                                 |     28|
|1391  |  flatten_out_27_U                                                       |hls_sparse_fifo_w10_d2_S_17                                                                                            |     38|
|1392  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2110                                                                                 |     28|
|1393  |  flatten_out_28_U                                                       |hls_sparse_fifo_w10_d2_S_18                                                                                            |     38|
|1394  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2109                                                                                 |     28|
|1395  |  flatten_out_29_U                                                       |hls_sparse_fifo_w10_d2_S_19                                                                                            |     37|
|1396  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2108                                                                                 |     28|
|1397  |  flatten_out_2_U                                                        |hls_sparse_fifo_w10_d2_S_20                                                                                            |     64|
|1398  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2107                                                                                 |     54|
|1399  |  flatten_out_30_U                                                       |hls_sparse_fifo_w10_d2_S_21                                                                                            |     37|
|1400  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2106                                                                                 |     28|
|1401  |  flatten_out_31_U                                                       |hls_sparse_fifo_w10_d2_S_22                                                                                            |     39|
|1402  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2105                                                                                 |     29|
|1403  |  flatten_out_32_U                                                       |hls_sparse_fifo_w10_d2_S_23                                                                                            |     37|
|1404  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2104                                                                                 |     28|
|1405  |  flatten_out_33_U                                                       |hls_sparse_fifo_w10_d2_S_24                                                                                            |     39|
|1406  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2103                                                                                 |     28|
|1407  |  flatten_out_34_U                                                       |hls_sparse_fifo_w10_d2_S_25                                                                                            |     37|
|1408  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2102                                                                                 |     28|
|1409  |  flatten_out_35_U                                                       |hls_sparse_fifo_w10_d2_S_26                                                                                            |     48|
|1410  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2101                                                                                 |     37|
|1411  |  flatten_out_36_U                                                       |hls_sparse_fifo_w10_d2_S_27                                                                                            |     41|
|1412  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2100                                                                                 |     28|
|1413  |  flatten_out_37_U                                                       |hls_sparse_fifo_w10_d2_S_28                                                                                            |     38|
|1414  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2099                                                                                 |     28|
|1415  |  flatten_out_38_U                                                       |hls_sparse_fifo_w10_d2_S_29                                                                                            |     47|
|1416  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2098                                                                                 |     38|
|1417  |  flatten_out_39_U                                                       |hls_sparse_fifo_w10_d2_S_30                                                                                            |     37|
|1418  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2097                                                                                 |     28|
|1419  |  flatten_out_3_U                                                        |hls_sparse_fifo_w10_d2_S_31                                                                                            |     37|
|1420  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2096                                                                                 |     28|
|1421  |  flatten_out_40_U                                                       |hls_sparse_fifo_w10_d2_S_32                                                                                            |     38|
|1422  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2095                                                                                 |     28|
|1423  |  flatten_out_41_U                                                       |hls_sparse_fifo_w10_d2_S_33                                                                                            |     37|
|1424  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2094                                                                                 |     28|
|1425  |  flatten_out_42_U                                                       |hls_sparse_fifo_w10_d2_S_34                                                                                            |     38|
|1426  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2093                                                                                 |     28|
|1427  |  flatten_out_43_U                                                       |hls_sparse_fifo_w10_d2_S_35                                                                                            |     37|
|1428  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2092                                                                                 |     28|
|1429  |  flatten_out_44_U                                                       |hls_sparse_fifo_w10_d2_S_36                                                                                            |     38|
|1430  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2091                                                                                 |     28|
|1431  |  flatten_out_45_U                                                       |hls_sparse_fifo_w10_d2_S_37                                                                                            |     37|
|1432  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2090                                                                                 |     28|
|1433  |  flatten_out_46_U                                                       |hls_sparse_fifo_w10_d2_S_38                                                                                            |     38|
|1434  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2089                                                                                 |     28|
|1435  |  flatten_out_47_U                                                       |hls_sparse_fifo_w10_d2_S_39                                                                                            |     37|
|1436  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2088                                                                                 |     28|
|1437  |  flatten_out_48_U                                                       |hls_sparse_fifo_w10_d2_S_40                                                                                            |     38|
|1438  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2087                                                                                 |     28|
|1439  |  flatten_out_49_U                                                       |hls_sparse_fifo_w10_d2_S_41                                                                                            |     37|
|1440  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2086                                                                                 |     28|
|1441  |  flatten_out_4_U                                                        |hls_sparse_fifo_w10_d2_S_42                                                                                            |     38|
|1442  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2085                                                                                 |     28|
|1443  |  flatten_out_50_U                                                       |hls_sparse_fifo_w10_d2_S_43                                                                                            |     38|
|1444  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2084                                                                                 |     28|
|1445  |  flatten_out_51_U                                                       |hls_sparse_fifo_w10_d2_S_44                                                                                            |     39|
|1446  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2083                                                                                 |     28|
|1447  |  flatten_out_52_U                                                       |hls_sparse_fifo_w10_d2_S_45                                                                                            |     38|
|1448  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2082                                                                                 |     28|
|1449  |  flatten_out_53_U                                                       |hls_sparse_fifo_w10_d2_S_46                                                                                            |     38|
|1450  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2081                                                                                 |     28|
|1451  |  flatten_out_54_U                                                       |hls_sparse_fifo_w10_d2_S_47                                                                                            |     37|
|1452  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2080                                                                                 |     28|
|1453  |  flatten_out_55_U                                                       |hls_sparse_fifo_w10_d2_S_48                                                                                            |     38|
|1454  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2079                                                                                 |     28|
|1455  |  flatten_out_56_U                                                       |hls_sparse_fifo_w10_d2_S_49                                                                                            |     37|
|1456  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2078                                                                                 |     28|
|1457  |  flatten_out_57_U                                                       |hls_sparse_fifo_w10_d2_S_50                                                                                            |     38|
|1458  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2077                                                                                 |     28|
|1459  |  flatten_out_58_U                                                       |hls_sparse_fifo_w10_d2_S_51                                                                                            |     39|
|1460  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2076                                                                                 |     28|
|1461  |  flatten_out_59_U                                                       |hls_sparse_fifo_w10_d2_S_52                                                                                            |     39|
|1462  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2075                                                                                 |     28|
|1463  |  flatten_out_5_U                                                        |hls_sparse_fifo_w10_d2_S_53                                                                                            |     38|
|1464  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2074                                                                                 |     28|
|1465  |  flatten_out_60_U                                                       |hls_sparse_fifo_w10_d2_S_54                                                                                            |     38|
|1466  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2073                                                                                 |     28|
|1467  |  flatten_out_61_U                                                       |hls_sparse_fifo_w10_d2_S_55                                                                                            |     37|
|1468  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2072                                                                                 |     28|
|1469  |  flatten_out_62_U                                                       |hls_sparse_fifo_w10_d2_S_56                                                                                            |     38|
|1470  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2071                                                                                 |     28|
|1471  |  flatten_out_63_U                                                       |hls_sparse_fifo_w10_d2_S_57                                                                                            |     38|
|1472  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2070                                                                                 |     28|
|1473  |  flatten_out_64_U                                                       |hls_sparse_fifo_w10_d2_S_58                                                                                            |     37|
|1474  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2069                                                                                 |     28|
|1475  |  flatten_out_65_U                                                       |hls_sparse_fifo_w10_d2_S_59                                                                                            |     37|
|1476  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2068                                                                                 |     28|
|1477  |  flatten_out_66_U                                                       |hls_sparse_fifo_w10_d2_S_60                                                                                            |     55|
|1478  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2067                                                                                 |     44|
|1479  |  flatten_out_67_U                                                       |hls_sparse_fifo_w10_d2_S_61                                                                                            |     38|
|1480  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2066                                                                                 |     28|
|1481  |  flatten_out_68_U                                                       |hls_sparse_fifo_w10_d2_S_62                                                                                            |     37|
|1482  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2065                                                                                 |     28|
|1483  |  flatten_out_69_U                                                       |hls_sparse_fifo_w10_d2_S_63                                                                                            |     37|
|1484  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2064                                                                                 |     28|
|1485  |  flatten_out_6_U                                                        |hls_sparse_fifo_w10_d2_S_64                                                                                            |     37|
|1486  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2063                                                                                 |     28|
|1487  |  flatten_out_70_U                                                       |hls_sparse_fifo_w10_d2_S_65                                                                                            |     40|
|1488  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2062                                                                                 |     28|
|1489  |  flatten_out_71_U                                                       |hls_sparse_fifo_w10_d2_S_66                                                                                            |     38|
|1490  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2061                                                                                 |     28|
|1491  |  flatten_out_72_U                                                       |hls_sparse_fifo_w10_d2_S_67                                                                                            |     38|
|1492  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2060                                                                                 |     28|
|1493  |  flatten_out_73_U                                                       |hls_sparse_fifo_w10_d2_S_68                                                                                            |     37|
|1494  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2059                                                                                 |     28|
|1495  |  flatten_out_74_U                                                       |hls_sparse_fifo_w10_d2_S_69                                                                                            |     38|
|1496  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2058                                                                                 |     28|
|1497  |  flatten_out_7_U                                                        |hls_sparse_fifo_w10_d2_S_70                                                                                            |     37|
|1498  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2057                                                                                 |     28|
|1499  |  flatten_out_8_U                                                        |hls_sparse_fifo_w10_d2_S_71                                                                                            |     63|
|1500  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2056                                                                                 |     54|
|1501  |  flatten_out_9_U                                                        |hls_sparse_fifo_w10_d2_S_72                                                                                            |     38|
|1502  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2055                                                                                 |     28|
|1503  |  flatten_out_U                                                          |hls_sparse_fifo_w10_d2_S_73                                                                                            |    109|
|1504  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_2054                                                                                 |     99|
|1505  |  layer11_out_10_U                                                       |hls_sparse_fifo_w20_d2_S                                                                                               |    113|
|1506  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2053                                                                                 |    103|
|1507  |  layer11_out_11_U                                                       |hls_sparse_fifo_w20_d2_S_74                                                                                            |    113|
|1508  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2052                                                                                 |    103|
|1509  |  layer11_out_12_U                                                       |hls_sparse_fifo_w20_d2_S_75                                                                                            |    113|
|1510  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2051                                                                                 |    103|
|1511  |  layer11_out_13_U                                                       |hls_sparse_fifo_w20_d2_S_76                                                                                            |    113|
|1512  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2050                                                                                 |    103|
|1513  |  layer11_out_14_U                                                       |hls_sparse_fifo_w20_d2_S_77                                                                                            |    113|
|1514  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2049                                                                                 |    103|
|1515  |  layer11_out_15_U                                                       |hls_sparse_fifo_w20_d2_S_78                                                                                            |    115|
|1516  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2048                                                                                 |    103|
|1517  |  layer11_out_16_U                                                       |hls_sparse_fifo_w20_d2_S_79                                                                                            |    114|
|1518  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2047                                                                                 |    103|
|1519  |  layer11_out_17_U                                                       |hls_sparse_fifo_w20_d2_S_80                                                                                            |    115|
|1520  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2046                                                                                 |    103|
|1521  |  layer11_out_18_U                                                       |hls_sparse_fifo_w20_d2_S_81                                                                                            |    114|
|1522  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2045                                                                                 |    103|
|1523  |  layer11_out_19_U                                                       |hls_sparse_fifo_w20_d2_S_82                                                                                            |    114|
|1524  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2044                                                                                 |    103|
|1525  |  layer11_out_1_U                                                        |hls_sparse_fifo_w20_d2_S_83                                                                                            |    113|
|1526  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2043                                                                                 |    103|
|1527  |  layer11_out_20_U                                                       |hls_sparse_fifo_w20_d2_S_84                                                                                            |    114|
|1528  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2042                                                                                 |    103|
|1529  |  layer11_out_21_U                                                       |hls_sparse_fifo_w20_d2_S_85                                                                                            |    116|
|1530  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2041                                                                                 |    103|
|1531  |  layer11_out_22_U                                                       |hls_sparse_fifo_w20_d2_S_86                                                                                            |    115|
|1532  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2040                                                                                 |    103|
|1533  |  layer11_out_23_U                                                       |hls_sparse_fifo_w20_d2_S_87                                                                                            |    115|
|1534  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2039                                                                                 |    103|
|1535  |  layer11_out_24_U                                                       |hls_sparse_fifo_w20_d2_S_88                                                                                            |    114|
|1536  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2038                                                                                 |    103|
|1537  |  layer11_out_25_U                                                       |hls_sparse_fifo_w20_d2_S_89                                                                                            |    114|
|1538  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2037                                                                                 |    103|
|1539  |  layer11_out_26_U                                                       |hls_sparse_fifo_w20_d2_S_90                                                                                            |    114|
|1540  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2036                                                                                 |    103|
|1541  |  layer11_out_27_U                                                       |hls_sparse_fifo_w20_d2_S_91                                                                                            |    117|
|1542  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2035                                                                                 |    103|
|1543  |  layer11_out_28_U                                                       |hls_sparse_fifo_w20_d2_S_92                                                                                            |    117|
|1544  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2034                                                                                 |    103|
|1545  |  layer11_out_29_U                                                       |hls_sparse_fifo_w20_d2_S_93                                                                                            |    114|
|1546  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2033                                                                                 |    103|
|1547  |  layer11_out_2_U                                                        |hls_sparse_fifo_w20_d2_S_94                                                                                            |    114|
|1548  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2032                                                                                 |    103|
|1549  |  layer11_out_30_U                                                       |hls_sparse_fifo_w20_d2_S_95                                                                                            |    113|
|1550  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2031                                                                                 |    103|
|1551  |  layer11_out_31_U                                                       |hls_sparse_fifo_w20_d2_S_96                                                                                            |    114|
|1552  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2030                                                                                 |    103|
|1553  |  layer11_out_32_U                                                       |hls_sparse_fifo_w20_d2_S_97                                                                                            |    113|
|1554  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2029                                                                                 |    103|
|1555  |  layer11_out_33_U                                                       |hls_sparse_fifo_w20_d2_S_98                                                                                            |    114|
|1556  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2028                                                                                 |    103|
|1557  |  layer11_out_34_U                                                       |hls_sparse_fifo_w20_d2_S_99                                                                                            |    113|
|1558  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2027                                                                                 |    103|
|1559  |  layer11_out_35_U                                                       |hls_sparse_fifo_w20_d2_S_100                                                                                           |    114|
|1560  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2026                                                                                 |    103|
|1561  |  layer11_out_36_U                                                       |hls_sparse_fifo_w20_d2_S_101                                                                                           |    113|
|1562  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2025                                                                                 |    103|
|1563  |  layer11_out_37_U                                                       |hls_sparse_fifo_w20_d2_S_102                                                                                           |    113|
|1564  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2024                                                                                 |    103|
|1565  |  layer11_out_38_U                                                       |hls_sparse_fifo_w20_d2_S_103                                                                                           |    113|
|1566  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2023                                                                                 |    103|
|1567  |  layer11_out_39_U                                                       |hls_sparse_fifo_w20_d2_S_104                                                                                           |    115|
|1568  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2022                                                                                 |    103|
|1569  |  layer11_out_3_U                                                        |hls_sparse_fifo_w20_d2_S_105                                                                                           |    115|
|1570  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2021                                                                                 |    103|
|1571  |  layer11_out_40_U                                                       |hls_sparse_fifo_w20_d2_S_106                                                                                           |    113|
|1572  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2020                                                                                 |    103|
|1573  |  layer11_out_41_U                                                       |hls_sparse_fifo_w20_d2_S_107                                                                                           |    114|
|1574  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2019                                                                                 |    103|
|1575  |  layer11_out_42_U                                                       |hls_sparse_fifo_w20_d2_S_108                                                                                           |    113|
|1576  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2018                                                                                 |    103|
|1577  |  layer11_out_43_U                                                       |hls_sparse_fifo_w20_d2_S_109                                                                                           |    114|
|1578  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2017                                                                                 |    103|
|1579  |  layer11_out_44_U                                                       |hls_sparse_fifo_w20_d2_S_110                                                                                           |    114|
|1580  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2016                                                                                 |    103|
|1581  |  layer11_out_45_U                                                       |hls_sparse_fifo_w20_d2_S_111                                                                                           |    115|
|1582  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2015                                                                                 |    103|
|1583  |  layer11_out_46_U                                                       |hls_sparse_fifo_w20_d2_S_112                                                                                           |    114|
|1584  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2014                                                                                 |    103|
|1585  |  layer11_out_47_U                                                       |hls_sparse_fifo_w20_d2_S_113                                                                                           |    115|
|1586  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2013                                                                                 |    103|
|1587  |  layer11_out_48_U                                                       |hls_sparse_fifo_w20_d2_S_114                                                                                           |    114|
|1588  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2012                                                                                 |    103|
|1589  |  layer11_out_49_U                                                       |hls_sparse_fifo_w20_d2_S_115                                                                                           |    114|
|1590  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2011                                                                                 |    103|
|1591  |  layer11_out_4_U                                                        |hls_sparse_fifo_w20_d2_S_116                                                                                           |    113|
|1592  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2010                                                                                 |    103|
|1593  |  layer11_out_50_U                                                       |hls_sparse_fifo_w20_d2_S_117                                                                                           |    114|
|1594  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2009                                                                                 |    103|
|1595  |  layer11_out_51_U                                                       |hls_sparse_fifo_w20_d2_S_118                                                                                           |    116|
|1596  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2008                                                                                 |    103|
|1597  |  layer11_out_52_U                                                       |hls_sparse_fifo_w20_d2_S_119                                                                                           |    114|
|1598  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2007                                                                                 |    103|
|1599  |  layer11_out_53_U                                                       |hls_sparse_fifo_w20_d2_S_120                                                                                           |    114|
|1600  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2006                                                                                 |    103|
|1601  |  layer11_out_54_U                                                       |hls_sparse_fifo_w20_d2_S_121                                                                                           |    114|
|1602  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2005                                                                                 |    103|
|1603  |  layer11_out_55_U                                                       |hls_sparse_fifo_w20_d2_S_122                                                                                           |    115|
|1604  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2004                                                                                 |    103|
|1605  |  layer11_out_56_U                                                       |hls_sparse_fifo_w20_d2_S_123                                                                                           |    115|
|1606  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2003                                                                                 |    103|
|1607  |  layer11_out_57_U                                                       |hls_sparse_fifo_w20_d2_S_124                                                                                           |    117|
|1608  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2002                                                                                 |    103|
|1609  |  layer11_out_58_U                                                       |hls_sparse_fifo_w20_d2_S_125                                                                                           |    114|
|1610  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2001                                                                                 |    103|
|1611  |  layer11_out_59_U                                                       |hls_sparse_fifo_w20_d2_S_126                                                                                           |    114|
|1612  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_2000                                                                                 |    103|
|1613  |  layer11_out_5_U                                                        |hls_sparse_fifo_w20_d2_S_127                                                                                           |    114|
|1614  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1999                                                                                 |    103|
|1615  |  layer11_out_60_U                                                       |hls_sparse_fifo_w20_d2_S_128                                                                                           |    113|
|1616  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1998                                                                                 |    103|
|1617  |  layer11_out_61_U                                                       |hls_sparse_fifo_w20_d2_S_129                                                                                           |    114|
|1618  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1997                                                                                 |    103|
|1619  |  layer11_out_62_U                                                       |hls_sparse_fifo_w20_d2_S_130                                                                                           |    113|
|1620  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1996                                                                                 |    103|
|1621  |  layer11_out_63_U                                                       |hls_sparse_fifo_w20_d2_S_131                                                                                           |    114|
|1622  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1995                                                                                 |    103|
|1623  |  layer11_out_6_U                                                        |hls_sparse_fifo_w20_d2_S_132                                                                                           |    113|
|1624  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1994                                                                                 |    103|
|1625  |  layer11_out_7_U                                                        |hls_sparse_fifo_w20_d2_S_133                                                                                           |    114|
|1626  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1993                                                                                 |    103|
|1627  |  layer11_out_8_U                                                        |hls_sparse_fifo_w20_d2_S_134                                                                                           |    113|
|1628  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1992                                                                                 |    103|
|1629  |  layer11_out_9_U                                                        |hls_sparse_fifo_w20_d2_S_135                                                                                           |    115|
|1630  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg_1991                                                                                 |    103|
|1631  |  layer11_out_U                                                          |hls_sparse_fifo_w20_d2_S_136                                                                                           |    113|
|1632  |    U_hls_sparse_fifo_w20_d2_S_ShiftReg                                  |hls_sparse_fifo_w20_d2_S_ShiftReg                                                                                      |    103|
|1633  |  layer13_out_10_U                                                       |hls_sparse_fifo_w6_d2_S                                                                                                |     30|
|1634  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1990                                                                                  |     19|
|1635  |  layer13_out_11_U                                                       |hls_sparse_fifo_w6_d2_S_137                                                                                            |     28|
|1636  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1989                                                                                  |     19|
|1637  |  layer13_out_12_U                                                       |hls_sparse_fifo_w6_d2_S_138                                                                                            |     28|
|1638  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1988                                                                                  |     19|
|1639  |  layer13_out_13_U                                                       |hls_sparse_fifo_w6_d2_S_139                                                                                            |     28|
|1640  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1987                                                                                  |     19|
|1641  |  layer13_out_14_U                                                       |hls_sparse_fifo_w6_d2_S_140                                                                                            |     28|
|1642  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1986                                                                                  |     19|
|1643  |  layer13_out_15_U                                                       |hls_sparse_fifo_w6_d2_S_141                                                                                            |     28|
|1644  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1985                                                                                  |     19|
|1645  |  layer13_out_16_U                                                       |hls_sparse_fifo_w6_d2_S_142                                                                                            |     30|
|1646  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1984                                                                                  |     19|
|1647  |  layer13_out_17_U                                                       |hls_sparse_fifo_w6_d2_S_143                                                                                            |     29|
|1648  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1983                                                                                  |     19|
|1649  |  layer13_out_18_U                                                       |hls_sparse_fifo_w6_d2_S_144                                                                                            |     28|
|1650  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1982                                                                                  |     19|
|1651  |  layer13_out_19_U                                                       |hls_sparse_fifo_w6_d2_S_145                                                                                            |     28|
|1652  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1981                                                                                  |     19|
|1653  |  layer13_out_1_U                                                        |hls_sparse_fifo_w6_d2_S_146                                                                                            |     28|
|1654  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1980                                                                                  |     19|
|1655  |  layer13_out_20_U                                                       |hls_sparse_fifo_w6_d2_S_147                                                                                            |     28|
|1656  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1979                                                                                  |     19|
|1657  |  layer13_out_21_U                                                       |hls_sparse_fifo_w6_d2_S_148                                                                                            |     30|
|1658  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1978                                                                                  |     19|
|1659  |  layer13_out_22_U                                                       |hls_sparse_fifo_w6_d2_S_149                                                                                            |     28|
|1660  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1977                                                                                  |     19|
|1661  |  layer13_out_23_U                                                       |hls_sparse_fifo_w6_d2_S_150                                                                                            |     29|
|1662  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1976                                                                                  |     19|
|1663  |  layer13_out_24_U                                                       |hls_sparse_fifo_w6_d2_S_151                                                                                            |     28|
|1664  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1975                                                                                  |     19|
|1665  |  layer13_out_25_U                                                       |hls_sparse_fifo_w6_d2_S_152                                                                                            |     29|
|1666  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1974                                                                                  |     19|
|1667  |  layer13_out_26_U                                                       |hls_sparse_fifo_w6_d2_S_153                                                                                            |     28|
|1668  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1973                                                                                  |     19|
|1669  |  layer13_out_27_U                                                       |hls_sparse_fifo_w6_d2_S_154                                                                                            |     29|
|1670  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1972                                                                                  |     19|
|1671  |  layer13_out_28_U                                                       |hls_sparse_fifo_w6_d2_S_155                                                                                            |     28|
|1672  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1971                                                                                  |     19|
|1673  |  layer13_out_29_U                                                       |hls_sparse_fifo_w6_d2_S_156                                                                                            |     28|
|1674  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1970                                                                                  |     19|
|1675  |  layer13_out_2_U                                                        |hls_sparse_fifo_w6_d2_S_157                                                                                            |     55|
|1676  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1969                                                                                  |     45|
|1677  |  layer13_out_30_U                                                       |hls_sparse_fifo_w6_d2_S_158                                                                                            |     28|
|1678  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1968                                                                                  |     19|
|1679  |  layer13_out_31_U                                                       |hls_sparse_fifo_w6_d2_S_159                                                                                            |     29|
|1680  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1967                                                                                  |     19|
|1681  |  layer13_out_32_U                                                       |hls_sparse_fifo_w6_d2_S_160                                                                                            |     28|
|1682  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1966                                                                                  |     19|
|1683  |  layer13_out_33_U                                                       |hls_sparse_fifo_w6_d2_S_161                                                                                            |     28|
|1684  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1965                                                                                  |     19|
|1685  |  layer13_out_34_U                                                       |hls_sparse_fifo_w6_d2_S_162                                                                                            |     29|
|1686  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1964                                                                                  |     19|
|1687  |  layer13_out_35_U                                                       |hls_sparse_fifo_w6_d2_S_163                                                                                            |     29|
|1688  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1963                                                                                  |     19|
|1689  |  layer13_out_36_U                                                       |hls_sparse_fifo_w6_d2_S_164                                                                                            |     28|
|1690  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1962                                                                                  |     19|
|1691  |  layer13_out_37_U                                                       |hls_sparse_fifo_w6_d2_S_165                                                                                            |     29|
|1692  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1961                                                                                  |     19|
|1693  |  layer13_out_38_U                                                       |hls_sparse_fifo_w6_d2_S_166                                                                                            |     28|
|1694  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1960                                                                                  |     19|
|1695  |  layer13_out_39_U                                                       |hls_sparse_fifo_w6_d2_S_167                                                                                            |     30|
|1696  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1959                                                                                  |     19|
|1697  |  layer13_out_3_U                                                        |hls_sparse_fifo_w6_d2_S_168                                                                                            |     63|
|1698  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1958                                                                                  |     51|
|1699  |  layer13_out_40_U                                                       |hls_sparse_fifo_w6_d2_S_169                                                                                            |     28|
|1700  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1957                                                                                  |     19|
|1701  |  layer13_out_41_U                                                       |hls_sparse_fifo_w6_d2_S_170                                                                                            |     29|
|1702  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1956                                                                                  |     19|
|1703  |  layer13_out_42_U                                                       |hls_sparse_fifo_w6_d2_S_171                                                                                            |     29|
|1704  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1955                                                                                  |     19|
|1705  |  layer13_out_43_U                                                       |hls_sparse_fifo_w6_d2_S_172                                                                                            |     29|
|1706  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1954                                                                                  |     19|
|1707  |  layer13_out_44_U                                                       |hls_sparse_fifo_w6_d2_S_173                                                                                            |     28|
|1708  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1953                                                                                  |     19|
|1709  |  layer13_out_45_U                                                       |hls_sparse_fifo_w6_d2_S_174                                                                                            |     29|
|1710  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1952                                                                                  |     19|
|1711  |  layer13_out_46_U                                                       |hls_sparse_fifo_w6_d2_S_175                                                                                            |     28|
|1712  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1951                                                                                  |     19|
|1713  |  layer13_out_47_U                                                       |hls_sparse_fifo_w6_d2_S_176                                                                                            |     28|
|1714  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1950                                                                                  |     19|
|1715  |  layer13_out_48_U                                                       |hls_sparse_fifo_w6_d2_S_177                                                                                            |     28|
|1716  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1949                                                                                  |     19|
|1717  |  layer13_out_49_U                                                       |hls_sparse_fifo_w6_d2_S_178                                                                                            |     30|
|1718  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1948                                                                                  |     19|
|1719  |  layer13_out_4_U                                                        |hls_sparse_fifo_w6_d2_S_179                                                                                            |     29|
|1720  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1947                                                                                  |     19|
|1721  |  layer13_out_50_U                                                       |hls_sparse_fifo_w6_d2_S_180                                                                                            |     28|
|1722  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1946                                                                                  |     19|
|1723  |  layer13_out_51_U                                                       |hls_sparse_fifo_w6_d2_S_181                                                                                            |     28|
|1724  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1945                                                                                  |     19|
|1725  |  layer13_out_52_U                                                       |hls_sparse_fifo_w6_d2_S_182                                                                                            |     29|
|1726  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1944                                                                                  |     19|
|1727  |  layer13_out_53_U                                                       |hls_sparse_fifo_w6_d2_S_183                                                                                            |     29|
|1728  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1943                                                                                  |     19|
|1729  |  layer13_out_54_U                                                       |hls_sparse_fifo_w6_d2_S_184                                                                                            |     30|
|1730  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1942                                                                                  |     19|
|1731  |  layer13_out_55_U                                                       |hls_sparse_fifo_w6_d2_S_185                                                                                            |     29|
|1732  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1941                                                                                  |     19|
|1733  |  layer13_out_56_U                                                       |hls_sparse_fifo_w6_d2_S_186                                                                                            |     31|
|1734  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1940                                                                                  |     19|
|1735  |  layer13_out_57_U                                                       |hls_sparse_fifo_w6_d2_S_187                                                                                            |     29|
|1736  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1939                                                                                  |     19|
|1737  |  layer13_out_58_U                                                       |hls_sparse_fifo_w6_d2_S_188                                                                                            |     28|
|1738  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1938                                                                                  |     18|
|1739  |  layer13_out_59_U                                                       |hls_sparse_fifo_w6_d2_S_189                                                                                            |     29|
|1740  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1937                                                                                  |     18|
|1741  |  layer13_out_5_U                                                        |hls_sparse_fifo_w6_d2_S_190                                                                                            |     29|
|1742  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1936                                                                                  |     19|
|1743  |  layer13_out_60_U                                                       |hls_sparse_fifo_w6_d2_S_191                                                                                            |     28|
|1744  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1935                                                                                  |     18|
|1745  |  layer13_out_61_U                                                       |hls_sparse_fifo_w6_d2_S_192                                                                                            |     28|
|1746  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1934                                                                                  |     18|
|1747  |  layer13_out_62_U                                                       |hls_sparse_fifo_w6_d2_S_193                                                                                            |     28|
|1748  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1933                                                                                  |     18|
|1749  |  layer13_out_63_U                                                       |hls_sparse_fifo_w6_d2_S_194                                                                                            |     30|
|1750  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1932                                                                                  |     18|
|1751  |  layer13_out_6_U                                                        |hls_sparse_fifo_w6_d2_S_195                                                                                            |     28|
|1752  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1931                                                                                  |     19|
|1753  |  layer13_out_7_U                                                        |hls_sparse_fifo_w6_d2_S_196                                                                                            |     29|
|1754  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1930                                                                                  |     19|
|1755  |  layer13_out_8_U                                                        |hls_sparse_fifo_w6_d2_S_197                                                                                            |     28|
|1756  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1929                                                                                  |     19|
|1757  |  layer13_out_9_U                                                        |hls_sparse_fifo_w6_d2_S_198                                                                                            |     29|
|1758  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1928                                                                                  |     19|
|1759  |  layer13_out_U                                                          |hls_sparse_fifo_w6_d2_S_199                                                                                            |     28|
|1760  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1927                                                                                  |     19|
|1761  |  layer14_out_1_U                                                        |hls_sparse_fifo_w18_d2_S                                                                                               |     77|
|1762  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1926                                                                                 |     66|
|1763  |  layer14_out_2_U                                                        |hls_sparse_fifo_w18_d2_S_200                                                                                           |    131|
|1764  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1925                                                                                 |    120|
|1765  |  layer14_out_3_U                                                        |hls_sparse_fifo_w18_d2_S_201                                                                                           |     77|
|1766  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1924                                                                                 |     66|
|1767  |  layer14_out_4_U                                                        |hls_sparse_fifo_w18_d2_S_202                                                                                           |     93|
|1768  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1923                                                                                 |     82|
|1769  |  layer14_out_5_U                                                        |hls_sparse_fifo_w18_d2_S_203                                                                                           |     77|
|1770  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1922                                                                                 |     66|
|1771  |  layer14_out_6_U                                                        |hls_sparse_fifo_w18_d2_S_204                                                                                           |    131|
|1772  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1921                                                                                 |    120|
|1773  |  layer14_out_7_U                                                        |hls_sparse_fifo_w18_d2_S_205                                                                                           |     77|
|1774  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1920                                                                                 |     66|
|1775  |  layer14_out_8_U                                                        |hls_sparse_fifo_w18_d2_S_206                                                                                           |     65|
|1776  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1919                                                                                 |     55|
|1777  |  layer14_out_9_U                                                        |hls_sparse_fifo_w18_d2_S_207                                                                                           |     65|
|1778  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg_1918                                                                                 |     55|
|1779  |  layer14_out_U                                                          |hls_sparse_fifo_w18_d2_S_208                                                                                           |     96|
|1780  |    U_hls_sparse_fifo_w18_d2_S_ShiftReg                                  |hls_sparse_fifo_w18_d2_S_ShiftReg                                                                                      |     82|
|1781  |  relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_U0          |hls_sparse_relu_ap_fixed_20_9_5_3_0_ap_ufixed_6_0_4_0_0_relu_config13_s                                                |    485|
|1782  |  softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0        |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s                                              |   1279|
|1783  |    exp_table_U                                                          |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table_ROM_bkb                            |    195|
|1784  |    invert_table_U                                                       |hls_sparse_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table_Rcud                            |     30|
|1785  |    mul_18s_17ns_26_1_1_U2388                                            |hls_sparse_mul_18s_17ns_26_1_1                                                                                         |     17|
|1786  |    mul_18s_17ns_26_1_1_U2389                                            |hls_sparse_mul_18s_17ns_26_1_1_1909                                                                                    |     17|
|1787  |    mul_18s_17ns_26_1_1_U2390                                            |hls_sparse_mul_18s_17ns_26_1_1_1910                                                                                    |     17|
|1788  |    mul_18s_17ns_26_1_1_U2391                                            |hls_sparse_mul_18s_17ns_26_1_1_1911                                                                                    |     17|
|1789  |    mul_18s_17ns_26_1_1_U2392                                            |hls_sparse_mul_18s_17ns_26_1_1_1912                                                                                    |     17|
|1790  |    mul_18s_17ns_26_1_1_U2393                                            |hls_sparse_mul_18s_17ns_26_1_1_1913                                                                                    |     17|
|1791  |    mul_18s_17ns_26_1_1_U2394                                            |hls_sparse_mul_18s_17ns_26_1_1_1914                                                                                    |     17|
|1792  |    mul_18s_17ns_26_1_1_U2395                                            |hls_sparse_mul_18s_17ns_26_1_1_1915                                                                                    |     17|
|1793  |    mul_18s_17ns_26_1_1_U2396                                            |hls_sparse_mul_18s_17ns_26_1_1_1916                                                                                    |     17|
|1794  |    mul_18s_17ns_26_1_1_U2397                                            |hls_sparse_mul_18s_17ns_26_1_1_1917                                                                                    |     17|
|1795  |  sparse_arr_feat_act1_out_10_U                                          |hls_sparse_fifo_w10_d2_S_209                                                                                           |     39|
|1796  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1908                                                                                 |     30|
|1797  |  sparse_arr_feat_act1_out_11_U                                          |hls_sparse_fifo_w10_d2_S_210                                                                                           |     50|
|1798  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1907                                                                                 |     41|
|1799  |  sparse_arr_feat_act1_out_12_U                                          |hls_sparse_fifo_w10_d2_S_211                                                                                           |     49|
|1800  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1906                                                                                 |     40|
|1801  |  sparse_arr_feat_act1_out_13_U                                          |hls_sparse_fifo_w10_d2_S_212                                                                                           |     49|
|1802  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1905                                                                                 |     40|
|1803  |  sparse_arr_feat_act1_out_14_U                                          |hls_sparse_fifo_w10_d2_S_213                                                                                           |     40|
|1804  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1904                                                                                 |     31|
|1805  |  sparse_arr_feat_act1_out_15_U                                          |hls_sparse_fifo_w10_d2_S_214                                                                                           |     51|
|1806  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1903                                                                                 |     40|
|1807  |  sparse_arr_feat_act1_out_1_U                                           |hls_sparse_fifo_w10_d2_S_215                                                                                           |     88|
|1808  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1902                                                                                 |     77|
|1809  |  sparse_arr_feat_act1_out_2_U                                           |hls_sparse_fifo_w10_d2_S_216                                                                                           |     52|
|1810  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1901                                                                                 |     43|
|1811  |  sparse_arr_feat_act1_out_3_U                                           |hls_sparse_fifo_w10_d2_S_217                                                                                           |     59|
|1812  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1900                                                                                 |     50|
|1813  |  sparse_arr_feat_act1_out_4_U                                           |hls_sparse_fifo_w10_d2_S_218                                                                                           |     41|
|1814  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1899                                                                                 |     30|
|1815  |  sparse_arr_feat_act1_out_5_U                                           |hls_sparse_fifo_w10_d2_S_219                                                                                           |     50|
|1816  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1898                                                                                 |     41|
|1817  |  sparse_arr_feat_act1_out_6_U                                           |hls_sparse_fifo_w10_d2_S_220                                                                                           |     52|
|1818  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1897                                                                                 |     40|
|1819  |  sparse_arr_feat_act1_out_7_U                                           |hls_sparse_fifo_w10_d2_S_221                                                                                           |     40|
|1820  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1896                                                                                 |     30|
|1821  |  sparse_arr_feat_act1_out_8_U                                           |hls_sparse_fifo_w10_d2_S_222                                                                                           |     50|
|1822  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1895                                                                                 |     41|
|1823  |  sparse_arr_feat_act1_out_9_U                                           |hls_sparse_fifo_w10_d2_S_223                                                                                           |     51|
|1824  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1894                                                                                 |     40|
|1825  |  sparse_arr_feat_act1_out_U                                             |hls_sparse_fifo_w10_d2_S_224                                                                                           |     39|
|1826  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1893                                                                                 |     30|
|1827  |  sparse_arr_feat_act2_out_10_U                                          |hls_sparse_fifo_w10_d2_S_225                                                                                           |     59|
|1828  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1892                                                                                 |     50|
|1829  |  sparse_arr_feat_act2_out_11_U                                          |hls_sparse_fifo_w10_d2_S_226                                                                                           |     59|
|1830  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1891                                                                                 |     50|
|1831  |  sparse_arr_feat_act2_out_12_U                                          |hls_sparse_fifo_w10_d2_S_227                                                                                           |     43|
|1832  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1890                                                                                 |     34|
|1833  |  sparse_arr_feat_act2_out_13_U                                          |hls_sparse_fifo_w10_d2_S_228                                                                                           |     44|
|1834  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1889                                                                                 |     34|
|1835  |  sparse_arr_feat_act2_out_14_U                                          |hls_sparse_fifo_w10_d2_S_229                                                                                           |     43|
|1836  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1888                                                                                 |     34|
|1837  |  sparse_arr_feat_act2_out_15_U                                          |hls_sparse_fifo_w10_d2_S_230                                                                                           |     41|
|1838  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1887                                                                                 |     30|
|1839  |  sparse_arr_feat_act2_out_18_U                                          |hls_sparse_fifo_w10_d2_S_233                                                                                           |     69|
|1840  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1884                                                                                 |     60|
|1841  |  sparse_arr_feat_act2_out_19_U                                          |hls_sparse_fifo_w10_d2_S_234                                                                                           |     69|
|1842  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1883                                                                                 |     60|
|1843  |  sparse_arr_feat_act2_out_20_U                                          |hls_sparse_fifo_w10_d2_S_236                                                                                           |     69|
|1844  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1881                                                                                 |     60|
|1845  |  sparse_arr_feat_act2_out_21_U                                          |hls_sparse_fifo_w10_d2_S_237                                                                                           |     44|
|1846  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1880                                                                                 |     34|
|1847  |  sparse_arr_feat_act2_out_22_U                                          |hls_sparse_fifo_w10_d2_S_238                                                                                           |     43|
|1848  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1879                                                                                 |     34|
|1849  |  sparse_arr_feat_act2_out_23_U                                          |hls_sparse_fifo_w10_d2_S_239                                                                                           |     44|
|1850  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1878                                                                                 |     34|
|1851  |  sparse_arr_feat_act2_out_24_U                                          |hls_sparse_fifo_w10_d2_S_240                                                                                           |     40|
|1852  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1877                                                                                 |     31|
|1853  |  sparse_arr_feat_act2_out_25_U                                          |hls_sparse_fifo_w10_d2_S_241                                                                                           |     40|
|1854  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1876                                                                                 |     31|
|1855  |  sparse_arr_feat_act2_out_26_U                                          |hls_sparse_fifo_w10_d2_S_242                                                                                           |     40|
|1856  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1875                                                                                 |     31|
|1857  |  sparse_arr_feat_act2_out_27_U                                          |hls_sparse_fifo_w10_d2_S_243                                                                                           |     72|
|1858  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1874                                                                                 |     60|
|1859  |  sparse_arr_feat_act2_out_28_U                                          |hls_sparse_fifo_w10_d2_S_244                                                                                           |     69|
|1860  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1873                                                                                 |     60|
|1861  |  sparse_arr_feat_act2_out_29_U                                          |hls_sparse_fifo_w10_d2_S_245                                                                                           |     70|
|1862  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1872                                                                                 |     60|
|1863  |  sparse_arr_feat_act2_out_32_U                                          |hls_sparse_fifo_w10_d2_S_249                                                                                           |     59|
|1864  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1868                                                                                 |     50|
|1865  |  sparse_arr_feat_act2_out_33_U                                          |hls_sparse_fifo_w10_d2_S_250                                                                                           |     42|
|1866  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1867                                                                                 |     31|
|1867  |  sparse_arr_feat_act2_out_34_U                                          |hls_sparse_fifo_w10_d2_S_251                                                                                           |     40|
|1868  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1866                                                                                 |     31|
|1869  |  sparse_arr_feat_act2_out_35_U                                          |hls_sparse_fifo_w10_d2_S_252                                                                                           |     51|
|1870  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1865                                                                                 |     42|
|1871  |  sparse_arr_feat_act2_out_37_U                                          |hls_sparse_fifo_w10_d2_S_254                                                                                           |     80|
|1872  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1863                                                                                 |     70|
|1873  |  sparse_arr_feat_act2_out_38_U                                          |hls_sparse_fifo_w10_d2_S_255                                                                                           |     69|
|1874  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1862                                                                                 |     60|
|1875  |  sparse_arr_feat_act2_out_39_U                                          |hls_sparse_fifo_w10_d2_S_256                                                                                           |     44|
|1876  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1861                                                                                 |     34|
|1877  |  sparse_arr_feat_act2_out_3_U                                           |hls_sparse_fifo_w10_d2_S_257                                                                                           |     87|
|1878  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1860                                                                                 |     77|
|1879  |  sparse_arr_feat_act2_out_40_U                                          |hls_sparse_fifo_w10_d2_S_258                                                                                           |     43|
|1880  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1859                                                                                 |     34|
|1881  |  sparse_arr_feat_act2_out_41_U                                          |hls_sparse_fifo_w10_d2_S_259                                                                                           |     40|
|1882  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1858                                                                                 |     30|
|1883  |  sparse_arr_feat_act2_out_42_U                                          |hls_sparse_fifo_w10_d2_S_260                                                                                           |     40|
|1884  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1857                                                                                 |     31|
|1885  |  sparse_arr_feat_act2_out_43_U                                          |hls_sparse_fifo_w10_d2_S_261                                                                                           |     40|
|1886  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1856                                                                                 |     31|
|1887  |  sparse_arr_feat_act2_out_44_U                                          |hls_sparse_fifo_w10_d2_S_262                                                                                           |     40|
|1888  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1855                                                                                 |     31|
|1889  |  sparse_arr_feat_act2_out_45_U                                          |hls_sparse_fifo_w10_d2_S_263                                                                                           |     41|
|1890  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1854                                                                                 |     30|
|1891  |  sparse_arr_feat_act2_out_47_U                                          |hls_sparse_fifo_w10_d2_S_265                                                                                           |     40|
|1892  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1852                                                                                 |     30|
|1893  |  sparse_arr_feat_act2_out_4_U                                           |hls_sparse_fifo_w10_d2_S_266                                                                                           |     86|
|1894  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1851                                                                                 |     77|
|1895  |  sparse_arr_feat_act2_out_5_U                                           |hls_sparse_fifo_w10_d2_S_267                                                                                           |     87|
|1896  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1850                                                                                 |     77|
|1897  |  sparse_arr_feat_act2_out_6_U                                           |hls_sparse_fifo_w10_d2_S_268                                                                                           |     52|
|1898  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1849                                                                                 |     43|
|1899  |  sparse_arr_feat_act2_out_7_U                                           |hls_sparse_fifo_w10_d2_S_269                                                                                           |     52|
|1900  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1848                                                                                 |     43|
|1901  |  sparse_arr_feat_act2_out_8_U                                           |hls_sparse_fifo_w10_d2_S_270                                                                                           |     52|
|1902  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1847                                                                                 |     43|
|1903  |  sparse_arr_feat_act2_out_9_U                                           |hls_sparse_fifo_w10_d2_S_271                                                                                           |     63|
|1904  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1846                                                                                 |     50|
|1905  |  sparse_arr_feat_conv1_out_10_U                                         |hls_sparse_fifo_w10_d2_S_273                                                                                           |     50|
|1906  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1844                                                                                 |     41|
|1907  |  sparse_arr_feat_conv1_out_11_U                                         |hls_sparse_fifo_w10_d2_S_274                                                                                           |     50|
|1908  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1843                                                                                 |     41|
|1909  |  sparse_arr_feat_conv1_out_12_U                                         |hls_sparse_fifo_w10_d2_S_275                                                                                           |     50|
|1910  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1842                                                                                 |     41|
|1911  |  sparse_arr_feat_conv1_out_13_U                                         |hls_sparse_fifo_w10_d2_S_276                                                                                           |     93|
|1912  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1841                                                                                 |     57|
|1913  |  sparse_arr_feat_conv1_out_14_U                                         |hls_sparse_fifo_w10_d2_S_277                                                                                           |     50|
|1914  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1840                                                                                 |     41|
|1915  |  sparse_arr_feat_conv1_out_15_U                                         |hls_sparse_fifo_w10_d2_S_278                                                                                           |     50|
|1916  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1839                                                                                 |     41|
|1917  |  sparse_arr_feat_conv1_out_1_U                                          |hls_sparse_fifo_w10_d2_S_279                                                                                           |     50|
|1918  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1838                                                                                 |     41|
|1919  |  sparse_arr_feat_conv1_out_2_U                                          |hls_sparse_fifo_w10_d2_S_280                                                                                           |     50|
|1920  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1837                                                                                 |     41|
|1921  |  sparse_arr_feat_conv1_out_3_U                                          |hls_sparse_fifo_w10_d2_S_281                                                                                           |     49|
|1922  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1836                                                                                 |     41|
|1923  |  sparse_arr_feat_conv1_out_4_U                                          |hls_sparse_fifo_w10_d2_S_282                                                                                           |     49|
|1924  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1835                                                                                 |     41|
|1925  |  sparse_arr_feat_conv1_out_5_U                                          |hls_sparse_fifo_w10_d2_S_283                                                                                           |     69|
|1926  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1834                                                                                 |     41|
|1927  |  sparse_arr_feat_conv1_out_6_U                                          |hls_sparse_fifo_w10_d2_S_284                                                                                           |     50|
|1928  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1833                                                                                 |     41|
|1929  |  sparse_arr_feat_conv1_out_7_U                                          |hls_sparse_fifo_w10_d2_S_285                                                                                           |     49|
|1930  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1832                                                                                 |     41|
|1931  |  sparse_arr_feat_conv1_out_8_U                                          |hls_sparse_fifo_w10_d2_S_286                                                                                           |     50|
|1932  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1831                                                                                 |     41|
|1933  |  sparse_arr_feat_conv1_out_9_U                                          |hls_sparse_fifo_w10_d2_S_287                                                                                           |     51|
|1934  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1830                                                                                 |     41|
|1935  |  sparse_arr_feat_conv1_out_U                                            |hls_sparse_fifo_w10_d2_S_288                                                                                           |     49|
|1936  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1829                                                                                 |     41|
|1937  |  sparse_arr_feat_conv2_out_10_U                                         |hls_sparse_fifo_w10_d2_S_289                                                                                           |     51|
|1938  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1828                                                                                 |     41|
|1939  |  sparse_arr_feat_conv2_out_11_U                                         |hls_sparse_fifo_w10_d2_S_290                                                                                           |     51|
|1940  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1827                                                                                 |     41|
|1941  |  sparse_arr_feat_conv2_out_12_U                                         |hls_sparse_fifo_w10_d2_S_291                                                                                           |     50|
|1942  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1826                                                                                 |     41|
|1943  |  sparse_arr_feat_conv2_out_13_U                                         |hls_sparse_fifo_w10_d2_S_292                                                                                           |     51|
|1944  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1825                                                                                 |     41|
|1945  |  sparse_arr_feat_conv2_out_14_U                                         |hls_sparse_fifo_w10_d2_S_293                                                                                           |     51|
|1946  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1824                                                                                 |     41|
|1947  |  sparse_arr_feat_conv2_out_15_U                                         |hls_sparse_fifo_w10_d2_S_294                                                                                           |     51|
|1948  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1823                                                                                 |     41|
|1949  |  sparse_arr_feat_conv2_out_16_U                                         |hls_sparse_fifo_w10_d2_S_295                                                                                           |     50|
|1950  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1822                                                                                 |     41|
|1951  |  sparse_arr_feat_conv2_out_17_U                                         |hls_sparse_fifo_w10_d2_S_296                                                                                           |     51|
|1952  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1821                                                                                 |     41|
|1953  |  sparse_arr_feat_conv2_out_18_U                                         |hls_sparse_fifo_w10_d2_S_297                                                                                           |     51|
|1954  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1820                                                                                 |     41|
|1955  |  sparse_arr_feat_conv2_out_19_U                                         |hls_sparse_fifo_w10_d2_S_298                                                                                           |     50|
|1956  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1819                                                                                 |     41|
|1957  |  sparse_arr_feat_conv2_out_1_U                                          |hls_sparse_fifo_w10_d2_S_299                                                                                           |     50|
|1958  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1818                                                                                 |     41|
|1959  |  sparse_arr_feat_conv2_out_20_U                                         |hls_sparse_fifo_w10_d2_S_300                                                                                           |     50|
|1960  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1817                                                                                 |     41|
|1961  |  sparse_arr_feat_conv2_out_21_U                                         |hls_sparse_fifo_w10_d2_S_301                                                                                           |     53|
|1962  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1816                                                                                 |     41|
|1963  |  sparse_arr_feat_conv2_out_22_U                                         |hls_sparse_fifo_w10_d2_S_302                                                                                           |     50|
|1964  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1815                                                                                 |     41|
|1965  |  sparse_arr_feat_conv2_out_23_U                                         |hls_sparse_fifo_w10_d2_S_303                                                                                           |     51|
|1966  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1814                                                                                 |     41|
|1967  |  sparse_arr_feat_conv2_out_24_U                                         |hls_sparse_fifo_w10_d2_S_304                                                                                           |     50|
|1968  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1813                                                                                 |     41|
|1969  |  sparse_arr_feat_conv2_out_25_U                                         |hls_sparse_fifo_w10_d2_S_305                                                                                           |     52|
|1970  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1812                                                                                 |     41|
|1971  |  sparse_arr_feat_conv2_out_26_U                                         |hls_sparse_fifo_w10_d2_S_306                                                                                           |     50|
|1972  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1811                                                                                 |     41|
|1973  |  sparse_arr_feat_conv2_out_27_U                                         |hls_sparse_fifo_w10_d2_S_307                                                                                           |     52|
|1974  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1810                                                                                 |     41|
|1975  |  sparse_arr_feat_conv2_out_28_U                                         |hls_sparse_fifo_w10_d2_S_308                                                                                           |     50|
|1976  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1809                                                                                 |     41|
|1977  |  sparse_arr_feat_conv2_out_29_U                                         |hls_sparse_fifo_w10_d2_S_309                                                                                           |     52|
|1978  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1808                                                                                 |     41|
|1979  |  sparse_arr_feat_conv2_out_2_U                                          |hls_sparse_fifo_w10_d2_S_310                                                                                           |     50|
|1980  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1807                                                                                 |     41|
|1981  |  sparse_arr_feat_conv2_out_30_U                                         |hls_sparse_fifo_w10_d2_S_311                                                                                           |     50|
|1982  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1806                                                                                 |     41|
|1983  |  sparse_arr_feat_conv2_out_31_U                                         |hls_sparse_fifo_w10_d2_S_312                                                                                           |     51|
|1984  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1805                                                                                 |     41|
|1985  |  sparse_arr_feat_conv2_out_32_U                                         |hls_sparse_fifo_w10_d2_S_313                                                                                           |     51|
|1986  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1804                                                                                 |     41|
|1987  |  sparse_arr_feat_conv2_out_33_U                                         |hls_sparse_fifo_w10_d2_S_314                                                                                           |     52|
|1988  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1803                                                                                 |     41|
|1989  |  sparse_arr_feat_conv2_out_34_U                                         |hls_sparse_fifo_w10_d2_S_315                                                                                           |     50|
|1990  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1802                                                                                 |     41|
|1991  |  sparse_arr_feat_conv2_out_35_U                                         |hls_sparse_fifo_w10_d2_S_316                                                                                           |     50|
|1992  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1801                                                                                 |     41|
|1993  |  sparse_arr_feat_conv2_out_36_U                                         |hls_sparse_fifo_w10_d2_S_317                                                                                           |     51|
|1994  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1800                                                                                 |     41|
|1995  |  sparse_arr_feat_conv2_out_37_U                                         |hls_sparse_fifo_w10_d2_S_318                                                                                           |     51|
|1996  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1799                                                                                 |     41|
|1997  |  sparse_arr_feat_conv2_out_38_U                                         |hls_sparse_fifo_w10_d2_S_319                                                                                           |     50|
|1998  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1798                                                                                 |     41|
|1999  |  sparse_arr_feat_conv2_out_39_U                                         |hls_sparse_fifo_w10_d2_S_320                                                                                           |     52|
|2000  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1797                                                                                 |     41|
|2001  |  sparse_arr_feat_conv2_out_3_U                                          |hls_sparse_fifo_w10_d2_S_321                                                                                           |     51|
|2002  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1796                                                                                 |     41|
|2003  |  sparse_arr_feat_conv2_out_40_U                                         |hls_sparse_fifo_w10_d2_S_322                                                                                           |     50|
|2004  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1795                                                                                 |     41|
|2005  |  sparse_arr_feat_conv2_out_41_U                                         |hls_sparse_fifo_w10_d2_S_323                                                                                           |     51|
|2006  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1794                                                                                 |     41|
|2007  |  sparse_arr_feat_conv2_out_42_U                                         |hls_sparse_fifo_w10_d2_S_324                                                                                           |     51|
|2008  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1793                                                                                 |     41|
|2009  |  sparse_arr_feat_conv2_out_43_U                                         |hls_sparse_fifo_w10_d2_S_325                                                                                           |     50|
|2010  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1792                                                                                 |     41|
|2011  |  sparse_arr_feat_conv2_out_44_U                                         |hls_sparse_fifo_w10_d2_S_326                                                                                           |     50|
|2012  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1791                                                                                 |     41|
|2013  |  sparse_arr_feat_conv2_out_45_U                                         |hls_sparse_fifo_w10_d2_S_327                                                                                           |     52|
|2014  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1790                                                                                 |     41|
|2015  |  sparse_arr_feat_conv2_out_46_U                                         |hls_sparse_fifo_w10_d2_S_328                                                                                           |     51|
|2016  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1789                                                                                 |     41|
|2017  |  sparse_arr_feat_conv2_out_47_U                                         |hls_sparse_fifo_w10_d2_S_329                                                                                           |     51|
|2018  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1788                                                                                 |     41|
|2019  |  sparse_arr_feat_conv2_out_4_U                                          |hls_sparse_fifo_w10_d2_S_330                                                                                           |     50|
|2020  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1787                                                                                 |     41|
|2021  |  sparse_arr_feat_conv2_out_5_U                                          |hls_sparse_fifo_w10_d2_S_331                                                                                           |     51|
|2022  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1786                                                                                 |     41|
|2023  |  sparse_arr_feat_conv2_out_6_U                                          |hls_sparse_fifo_w10_d2_S_332                                                                                           |     50|
|2024  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1785                                                                                 |     41|
|2025  |  sparse_arr_feat_conv2_out_7_U                                          |hls_sparse_fifo_w10_d2_S_333                                                                                           |     51|
|2026  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1784                                                                                 |     41|
|2027  |  sparse_arr_feat_conv2_out_8_U                                          |hls_sparse_fifo_w10_d2_S_334                                                                                           |     50|
|2028  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1783                                                                                 |     41|
|2029  |  sparse_arr_feat_conv2_out_9_U                                          |hls_sparse_fifo_w10_d2_S_335                                                                                           |     53|
|2030  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1782                                                                                 |     41|
|2031  |  sparse_arr_feat_conv2_out_U                                            |hls_sparse_fifo_w10_d2_S_336                                                                                           |     51|
|2032  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1781                                                                                 |     41|
|2033  |  sparse_arr_feat_pool1_out_10_U                                         |hls_sparse_fifo_w7_d2_S                                                                                                |     43|
|2034  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1780                                                                                  |     33|
|2035  |  sparse_arr_feat_pool1_out_11_U                                         |hls_sparse_fifo_w7_d2_S_337                                                                                            |     43|
|2036  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1779                                                                                  |     33|
|2037  |  sparse_arr_feat_pool1_out_12_U                                         |hls_sparse_fifo_w7_d2_S_338                                                                                            |     43|
|2038  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1778                                                                                  |     33|
|2039  |  sparse_arr_feat_pool1_out_13_U                                         |hls_sparse_fifo_w7_d2_S_339                                                                                            |     44|
|2040  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1777                                                                                  |     33|
|2041  |  sparse_arr_feat_pool1_out_14_U                                         |hls_sparse_fifo_w7_d2_S_340                                                                                            |     43|
|2042  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1776                                                                                  |     33|
|2043  |  sparse_arr_feat_pool1_out_15_U                                         |hls_sparse_fifo_w7_d2_S_341                                                                                            |     44|
|2044  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1775                                                                                  |     33|
|2045  |  sparse_arr_feat_pool1_out_1_U                                          |hls_sparse_fifo_w7_d2_S_342                                                                                            |   1245|
|2046  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1774                                                                                  |   1236|
|2047  |  sparse_arr_feat_pool1_out_2_U                                          |hls_sparse_fifo_w7_d2_S_343                                                                                            |   1362|
|2048  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1773                                                                                  |   1352|
|2049  |  sparse_arr_feat_pool1_out_3_U                                          |hls_sparse_fifo_w7_d2_S_344                                                                                            |    240|
|2050  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1772                                                                                  |    231|
|2051  |  sparse_arr_feat_pool1_out_4_U                                          |hls_sparse_fifo_w7_d2_S_345                                                                                            |    233|
|2052  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1771                                                                                  |    224|
|2053  |  sparse_arr_feat_pool1_out_5_U                                          |hls_sparse_fifo_w7_d2_S_346                                                                                            |     53|
|2054  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1770                                                                                  |     41|
|2055  |  sparse_arr_feat_pool1_out_6_U                                          |hls_sparse_fifo_w7_d2_S_347                                                                                            |     43|
|2056  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1769                                                                                  |     33|
|2057  |  sparse_arr_feat_pool1_out_7_U                                          |hls_sparse_fifo_w7_d2_S_348                                                                                            |     42|
|2058  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1768                                                                                  |     33|
|2059  |  sparse_arr_feat_pool1_out_8_U                                          |hls_sparse_fifo_w7_d2_S_349                                                                                            |     42|
|2060  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1767                                                                                  |     33|
|2061  |  sparse_arr_feat_pool1_out_9_U                                          |hls_sparse_fifo_w7_d2_S_350                                                                                            |     45|
|2062  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1766                                                                                  |     33|
|2063  |  sparse_arr_feat_pool1_out_U                                            |hls_sparse_fifo_w7_d2_S_351                                                                                            |   1305|
|2064  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1765                                                                                  |   1295|
|2065  |  sparse_arr_feat_pool2_out_10_U                                         |hls_sparse_fifo_w9_d2_S                                                                                                |     38|
|2066  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1764                                                                                  |     28|
|2067  |  sparse_arr_feat_pool2_out_11_U                                         |hls_sparse_fifo_w9_d2_S_352                                                                                            |     37|
|2068  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1763                                                                                  |     28|
|2069  |  sparse_arr_feat_pool2_out_12_U                                         |hls_sparse_fifo_w9_d2_S_353                                                                                            |     30|
|2070  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1762                                                                                  |     19|
|2071  |  sparse_arr_feat_pool2_out_13_U                                         |hls_sparse_fifo_w9_d2_S_354                                                                                            |     28|
|2072  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1761                                                                                  |     19|
|2073  |  sparse_arr_feat_pool2_out_14_U                                         |hls_sparse_fifo_w9_d2_S_355                                                                                            |     28|
|2074  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1760                                                                                  |     19|
|2075  |  sparse_arr_feat_pool2_out_15_U                                         |hls_sparse_fifo_w9_d2_S_356                                                                                            |     29|
|2076  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1759                                                                                  |     18|
|2077  |  sparse_arr_feat_pool2_out_16_U                                         |hls_sparse_fifo_w9_d2_S_357                                                                                            |     29|
|2078  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1758                                                                                  |     19|
|2079  |  sparse_arr_feat_pool2_out_17_U                                         |hls_sparse_fifo_w9_d2_S_358                                                                                            |     28|
|2080  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1757                                                                                  |     19|
|2081  |  sparse_arr_feat_pool2_out_18_U                                         |hls_sparse_fifo_w9_d2_S_359                                                                                            |     28|
|2082  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1756                                                                                  |     19|
|2083  |  sparse_arr_feat_pool2_out_19_U                                         |hls_sparse_fifo_w9_d2_S_360                                                                                            |     28|
|2084  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1755                                                                                  |     19|
|2085  |  sparse_arr_feat_pool2_out_1_U                                          |hls_sparse_fifo_w9_d2_S_361                                                                                            |     41|
|2086  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1754                                                                                  |     28|
|2087  |  sparse_arr_feat_pool2_out_20_U                                         |hls_sparse_fifo_w9_d2_S_362                                                                                            |     28|
|2088  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1753                                                                                  |     19|
|2089  |  sparse_arr_feat_pool2_out_21_U                                         |hls_sparse_fifo_w9_d2_S_363                                                                                            |     28|
|2090  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1752                                                                                  |     19|
|2091  |  sparse_arr_feat_pool2_out_22_U                                         |hls_sparse_fifo_w9_d2_S_364                                                                                            |     28|
|2092  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1751                                                                                  |     19|
|2093  |  sparse_arr_feat_pool2_out_23_U                                         |hls_sparse_fifo_w9_d2_S_365                                                                                            |     30|
|2094  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1750                                                                                  |     19|
|2095  |  sparse_arr_feat_pool2_out_24_U                                         |hls_sparse_fifo_w9_d2_S_366                                                                                            |     38|
|2096  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1749                                                                                  |     27|
|2097  |  sparse_arr_feat_pool2_out_25_U                                         |hls_sparse_fifo_w9_d2_S_367                                                                                            |     36|
|2098  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1748                                                                                  |     27|
|2099  |  sparse_arr_feat_pool2_out_26_U                                         |hls_sparse_fifo_w9_d2_S_368                                                                                            |     38|
|2100  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1747                                                                                  |     28|
|2101  |  sparse_arr_feat_pool2_out_27_U                                         |hls_sparse_fifo_w9_d2_S_369                                                                                            |     38|
|2102  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1746                                                                                  |     27|
|2103  |  sparse_arr_feat_pool2_out_28_U                                         |hls_sparse_fifo_w9_d2_S_370                                                                                            |     37|
|2104  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1745                                                                                  |     28|
|2105  |  sparse_arr_feat_pool2_out_29_U                                         |hls_sparse_fifo_w9_d2_S_371                                                                                            |     37|
|2106  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1744                                                                                  |     28|
|2107  |  sparse_arr_feat_pool2_out_2_U                                          |hls_sparse_fifo_w9_d2_S_372                                                                                            |     37|
|2108  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1743                                                                                  |     28|
|2109  |  sparse_arr_feat_pool2_out_30_U                                         |hls_sparse_fifo_w9_d2_S_373                                                                                            |     39|
|2110  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1742                                                                                  |     28|
|2111  |  sparse_arr_feat_pool2_out_31_U                                         |hls_sparse_fifo_w9_d2_S_374                                                                                            |     37|
|2112  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1741                                                                                  |     28|
|2113  |  sparse_arr_feat_pool2_out_32_U                                         |hls_sparse_fifo_w9_d2_S_375                                                                                            |     37|
|2114  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1740                                                                                  |     28|
|2115  |  sparse_arr_feat_pool2_out_33_U                                         |hls_sparse_fifo_w9_d2_S_376                                                                                            |     37|
|2116  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1739                                                                                  |     28|
|2117  |  sparse_arr_feat_pool2_out_34_U                                         |hls_sparse_fifo_w9_d2_S_377                                                                                            |     39|
|2118  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1738                                                                                  |     28|
|2119  |  sparse_arr_feat_pool2_out_35_U                                         |hls_sparse_fifo_w9_d2_S_378                                                                                            |     38|
|2120  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1737                                                                                  |     28|
|2121  |  sparse_arr_feat_pool2_out_36_U                                         |hls_sparse_fifo_w9_d2_S_379                                                                                            |     28|
|2122  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1736                                                                                  |     19|
|2123  |  sparse_arr_feat_pool2_out_37_U                                         |hls_sparse_fifo_w9_d2_S_380                                                                                            |     28|
|2124  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1735                                                                                  |     19|
|2125  |  sparse_arr_feat_pool2_out_38_U                                         |hls_sparse_fifo_w9_d2_S_381                                                                                            |     32|
|2126  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1734                                                                                  |     19|
|2127  |  sparse_arr_feat_pool2_out_39_U                                         |hls_sparse_fifo_w9_d2_S_382                                                                                            |     30|
|2128  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1733                                                                                  |     19|
|2129  |  sparse_arr_feat_pool2_out_3_U                                          |hls_sparse_fifo_w9_d2_S_383                                                                                            |     38|
|2130  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1732                                                                                  |     28|
|2131  |  sparse_arr_feat_pool2_out_40_U                                         |hls_sparse_fifo_w9_d2_S_384                                                                                            |     31|
|2132  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1731                                                                                  |     19|
|2133  |  sparse_arr_feat_pool2_out_41_U                                         |hls_sparse_fifo_w9_d2_S_385                                                                                            |     29|
|2134  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1730                                                                                  |     19|
|2135  |  sparse_arr_feat_pool2_out_42_U                                         |hls_sparse_fifo_w9_d2_S_386                                                                                            |     27|
|2136  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1729                                                                                  |     18|
|2137  |  sparse_arr_feat_pool2_out_43_U                                         |hls_sparse_fifo_w9_d2_S_387                                                                                            |     29|
|2138  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1728                                                                                  |     19|
|2139  |  sparse_arr_feat_pool2_out_44_U                                         |hls_sparse_fifo_w9_d2_S_388                                                                                            |     29|
|2140  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1727                                                                                  |     19|
|2141  |  sparse_arr_feat_pool2_out_45_U                                         |hls_sparse_fifo_w9_d2_S_389                                                                                            |     28|
|2142  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1726                                                                                  |     18|
|2143  |  sparse_arr_feat_pool2_out_46_U                                         |hls_sparse_fifo_w9_d2_S_390                                                                                            |     27|
|2144  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1725                                                                                  |     18|
|2145  |  sparse_arr_feat_pool2_out_47_U                                         |hls_sparse_fifo_w9_d2_S_391                                                                                            |     29|
|2146  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1724                                                                                  |     18|
|2147  |  sparse_arr_feat_pool2_out_4_U                                          |hls_sparse_fifo_w9_d2_S_392                                                                                            |     40|
|2148  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1723                                                                                  |     28|
|2149  |  sparse_arr_feat_pool2_out_5_U                                          |hls_sparse_fifo_w9_d2_S_393                                                                                            |     37|
|2150  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1722                                                                                  |     28|
|2151  |  sparse_arr_feat_pool2_out_6_U                                          |hls_sparse_fifo_w9_d2_S_394                                                                                            |     37|
|2152  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1721                                                                                  |     28|
|2153  |  sparse_arr_feat_pool2_out_7_U                                          |hls_sparse_fifo_w9_d2_S_395                                                                                            |     38|
|2154  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1720                                                                                  |     28|
|2155  |  sparse_arr_feat_pool2_out_8_U                                          |hls_sparse_fifo_w9_d2_S_396                                                                                            |     37|
|2156  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1719                                                                                  |     28|
|2157  |  sparse_arr_feat_pool2_out_9_U                                          |hls_sparse_fifo_w9_d2_S_397                                                                                            |     37|
|2158  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg_1718                                                                                  |     28|
|2159  |  sparse_arr_feat_pool2_out_U                                            |hls_sparse_fifo_w9_d2_S_398                                                                                            |     38|
|2160  |    U_hls_sparse_fifo_w9_d2_S_ShiftReg                                   |hls_sparse_fifo_w9_d2_S_ShiftReg                                                                                       |     28|
|2161  |  sparse_arr_feat_reduce_out_10_U                                        |hls_sparse_fifo_w16_d2_S                                                                                               |     86|
|2162  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1717                                                                                 |     77|
|2163  |  sparse_arr_feat_reduce_out_11_U                                        |hls_sparse_fifo_w16_d2_S_399                                                                                           |     87|
|2164  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1716                                                                                 |     77|
|2165  |  sparse_arr_feat_reduce_out_12_U                                        |hls_sparse_fifo_w16_d2_S_400                                                                                           |     87|
|2166  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1715                                                                                 |     77|
|2167  |  sparse_arr_feat_reduce_out_13_U                                        |hls_sparse_fifo_w16_d2_S_401                                                                                           |     89|
|2168  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1714                                                                                 |     77|
|2169  |  sparse_arr_feat_reduce_out_14_U                                        |hls_sparse_fifo_w16_d2_S_402                                                                                           |     86|
|2170  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1713                                                                                 |     77|
|2171  |  sparse_arr_feat_reduce_out_15_U                                        |hls_sparse_fifo_w16_d2_S_403                                                                                           |     86|
|2172  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1712                                                                                 |     77|
|2173  |  sparse_arr_feat_reduce_out_1_U                                         |hls_sparse_fifo_w16_d2_S_404                                                                                           |    104|
|2174  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1711                                                                                 |     94|
|2175  |  sparse_arr_feat_reduce_out_2_U                                         |hls_sparse_fifo_w16_d2_S_405                                                                                           |    103|
|2176  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1710                                                                                 |     94|
|2177  |  sparse_arr_feat_reduce_out_3_U                                         |hls_sparse_fifo_w16_d2_S_406                                                                                           |    104|
|2178  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1709                                                                                 |     94|
|2179  |  sparse_arr_feat_reduce_out_4_U                                         |hls_sparse_fifo_w16_d2_S_407                                                                                           |     85|
|2180  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1708                                                                                 |     76|
|2181  |  sparse_arr_feat_reduce_out_5_U                                         |hls_sparse_fifo_w16_d2_S_408                                                                                           |     87|
|2182  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1707                                                                                 |     77|
|2183  |  sparse_arr_feat_reduce_out_6_U                                         |hls_sparse_fifo_w16_d2_S_409                                                                                           |     87|
|2184  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1706                                                                                 |     77|
|2185  |  sparse_arr_feat_reduce_out_7_U                                         |hls_sparse_fifo_w16_d2_S_410                                                                                           |     88|
|2186  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1705                                                                                 |     77|
|2187  |  sparse_arr_feat_reduce_out_8_U                                         |hls_sparse_fifo_w16_d2_S_411                                                                                           |     86|
|2188  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1704                                                                                 |     77|
|2189  |  sparse_arr_feat_reduce_out_9_U                                         |hls_sparse_fifo_w16_d2_S_412                                                                                           |     87|
|2190  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg_1703                                                                                 |     77|
|2191  |  sparse_arr_feat_reduce_out_U                                           |hls_sparse_fifo_w16_d2_S_413                                                                                           |    104|
|2192  |    U_hls_sparse_fifo_w16_d2_S_ShiftReg                                  |hls_sparse_fifo_w16_d2_S_ShiftReg                                                                                      |     94|
|2193  |  sparse_arr_hash_pool1_out_10_c80_channel_U                             |hls_sparse_fifo_w10_d2_S_414                                                                                           |     84|
|2194  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1702                                                                                 |     73|
|2195  |  sparse_arr_hash_pool1_out_10_c_U                                       |hls_sparse_fifo_w10_d3_S                                                                                               |     26|
|2196  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1701                                                                                 |     13|
|2197  |  sparse_arr_hash_pool1_out_11_c81_channel_U                             |hls_sparse_fifo_w10_d2_S_415                                                                                           |     81|
|2198  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1700                                                                                 |     71|
|2199  |  sparse_arr_hash_pool1_out_11_c_U                                       |hls_sparse_fifo_w10_d3_S_416                                                                                           |     26|
|2200  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1699                                                                                 |     13|
|2201  |  sparse_arr_hash_pool1_out_12_c82_channel_U                             |hls_sparse_fifo_w10_d2_S_417                                                                                           |     89|
|2202  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1698                                                                                 |     79|
|2203  |  sparse_arr_hash_pool1_out_12_c_U                                       |hls_sparse_fifo_w10_d3_S_418                                                                                           |     26|
|2204  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1697                                                                                 |     13|
|2205  |  sparse_arr_hash_pool1_out_13_c83_channel_U                             |hls_sparse_fifo_w10_d2_S_419                                                                                           |     98|
|2206  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1696                                                                                 |     88|
|2207  |  sparse_arr_hash_pool1_out_13_c_U                                       |hls_sparse_fifo_w10_d3_S_420                                                                                           |     27|
|2208  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1695                                                                                 |     13|
|2209  |  sparse_arr_hash_pool1_out_14_c84_channel_U                             |hls_sparse_fifo_w10_d2_S_421                                                                                           |     70|
|2210  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1694                                                                                 |     60|
|2211  |  sparse_arr_hash_pool1_out_14_c_U                                       |hls_sparse_fifo_w10_d3_S_422                                                                                           |     26|
|2212  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1693                                                                                 |     13|
|2213  |  sparse_arr_hash_pool1_out_15_c85_channel_U                             |hls_sparse_fifo_w10_d2_S_423                                                                                           |     78|
|2214  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1692                                                                                 |     67|
|2215  |  sparse_arr_hash_pool1_out_15_c_U                                       |hls_sparse_fifo_w10_d3_S_424                                                                                           |     28|
|2216  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1691                                                                                 |     13|
|2217  |  sparse_arr_hash_pool1_out_16_c86_channel_U                             |hls_sparse_fifo_w10_d2_S_425                                                                                           |     71|
|2218  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1690                                                                                 |     62|
|2219  |  sparse_arr_hash_pool1_out_16_c_U                                       |hls_sparse_fifo_w10_d3_S_426                                                                                           |     27|
|2220  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1689                                                                                 |     13|
|2221  |  sparse_arr_hash_pool1_out_17_c87_channel_U                             |hls_sparse_fifo_w10_d2_S_427                                                                                           |     79|
|2222  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1688                                                                                 |     70|
|2223  |  sparse_arr_hash_pool1_out_17_c_U                                       |hls_sparse_fifo_w10_d3_S_428                                                                                           |     26|
|2224  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1687                                                                                 |     13|
|2225  |  sparse_arr_hash_pool1_out_18_c88_channel_U                             |hls_sparse_fifo_w10_d2_S_429                                                                                           |     71|
|2226  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1686                                                                                 |     62|
|2227  |  sparse_arr_hash_pool1_out_18_c_U                                       |hls_sparse_fifo_w10_d3_S_430                                                                                           |     26|
|2228  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1685                                                                                 |     13|
|2229  |  sparse_arr_hash_pool1_out_19_c89_channel_U                             |hls_sparse_fifo_w10_d2_S_431                                                                                           |     87|
|2230  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1684                                                                                 |     76|
|2231  |  sparse_arr_hash_pool1_out_19_c_U                                       |hls_sparse_fifo_w10_d3_S_432                                                                                           |     26|
|2232  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1683                                                                                 |     13|
|2233  |  sparse_arr_hash_pool1_out_1_c71_channel_U                              |hls_sparse_fifo_w10_d2_S_433                                                                                           |    118|
|2234  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1682                                                                                 |    109|
|2235  |  sparse_arr_hash_pool1_out_1_c_U                                        |hls_sparse_fifo_w10_d3_S_434                                                                                           |     38|
|2236  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1681                                                                                 |     25|
|2237  |  sparse_arr_hash_pool1_out_20_c90_channel_U                             |hls_sparse_fifo_w10_d2_S_435                                                                                           |     70|
|2238  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1680                                                                                 |     61|
|2239  |  sparse_arr_hash_pool1_out_20_c_U                                       |hls_sparse_fifo_w10_d3_S_436                                                                                           |     26|
|2240  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1679                                                                                 |     13|
|2241  |  sparse_arr_hash_pool1_out_21_c91_channel_U                             |hls_sparse_fifo_w10_d2_S_437                                                                                           |     87|
|2242  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1678                                                                                 |     76|
|2243  |  sparse_arr_hash_pool1_out_21_c_U                                       |hls_sparse_fifo_w10_d3_S_438                                                                                           |     27|
|2244  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1677                                                                                 |     13|
|2245  |  sparse_arr_hash_pool1_out_22_c92_channel_U                             |hls_sparse_fifo_w10_d2_S_439                                                                                           |     77|
|2246  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1676                                                                                 |     68|
|2247  |  sparse_arr_hash_pool1_out_22_c_U                                       |hls_sparse_fifo_w10_d3_S_440                                                                                           |     26|
|2248  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1675                                                                                 |     13|
|2249  |  sparse_arr_hash_pool1_out_23_c93_channel_U                             |hls_sparse_fifo_w10_d2_S_441                                                                                           |     79|
|2250  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1674                                                                                 |     68|
|2251  |  sparse_arr_hash_pool1_out_23_c_U                                       |hls_sparse_fifo_w10_d3_S_442                                                                                           |     28|
|2252  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1673                                                                                 |     13|
|2253  |  sparse_arr_hash_pool1_out_24_c94_channel_U                             |hls_sparse_fifo_w10_d2_S_443                                                                                           |     73|
|2254  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1672                                                                                 |     63|
|2255  |  sparse_arr_hash_pool1_out_24_c_U                                       |hls_sparse_fifo_w10_d3_S_444                                                                                           |     26|
|2256  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1671                                                                                 |     13|
|2257  |  sparse_arr_hash_pool1_out_25_c95_channel_U                             |hls_sparse_fifo_w10_d2_S_445                                                                                           |     85|
|2258  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1670                                                                                 |     74|
|2259  |  sparse_arr_hash_pool1_out_25_c_U                                       |hls_sparse_fifo_w10_d3_S_446                                                                                           |     26|
|2260  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1669                                                                                 |     13|
|2261  |  sparse_arr_hash_pool1_out_26_c96_channel_U                             |hls_sparse_fifo_w10_d2_S_447                                                                                           |     83|
|2262  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1668                                                                                 |     73|
|2263  |  sparse_arr_hash_pool1_out_26_c_U                                       |hls_sparse_fifo_w10_d3_S_448                                                                                           |     26|
|2264  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1667                                                                                 |     13|
|2265  |  sparse_arr_hash_pool1_out_27_c97_channel_U                             |hls_sparse_fifo_w10_d2_S_449                                                                                           |     84|
|2266  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1666                                                                                 |     74|
|2267  |  sparse_arr_hash_pool1_out_27_c_U                                       |hls_sparse_fifo_w10_d3_S_450                                                                                           |     27|
|2268  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1665                                                                                 |     13|
|2269  |  sparse_arr_hash_pool1_out_28_c98_channel_U                             |hls_sparse_fifo_w10_d2_S_451                                                                                           |     83|
|2270  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1664                                                                                 |     71|
|2271  |  sparse_arr_hash_pool1_out_28_c_U                                       |hls_sparse_fifo_w10_d3_S_452                                                                                           |     27|
|2272  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1663                                                                                 |     13|
|2273  |  sparse_arr_hash_pool1_out_29_c99_channel_U                             |hls_sparse_fifo_w10_d2_S_453                                                                                           |     70|
|2274  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1662                                                                                 |     60|
|2275  |  sparse_arr_hash_pool1_out_29_c_U                                       |hls_sparse_fifo_w10_d3_S_454                                                                                           |     26|
|2276  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1661                                                                                 |     13|
|2277  |  sparse_arr_hash_pool1_out_2_c72_channel_U                              |hls_sparse_fifo_w10_d2_S_455                                                                                           |    127|
|2278  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1660                                                                                 |    115|
|2279  |  sparse_arr_hash_pool1_out_2_c_U                                        |hls_sparse_fifo_w10_d3_S_456                                                                                           |     38|
|2280  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1659                                                                                 |     25|
|2281  |  sparse_arr_hash_pool1_out_30_c100_channel_U                            |hls_sparse_fifo_w10_d2_S_457                                                                                           |     77|
|2282  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1658                                                                                 |     67|
|2283  |  sparse_arr_hash_pool1_out_30_c_U                                       |hls_sparse_fifo_w10_d3_S_458                                                                                           |     26|
|2284  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1657                                                                                 |     13|
|2285  |  sparse_arr_hash_pool1_out_31_c101_channel_U                            |hls_sparse_fifo_w10_d2_S_459                                                                                           |     66|
|2286  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1656                                                                                 |     57|
|2287  |  sparse_arr_hash_pool1_out_31_c_U                                       |hls_sparse_fifo_w10_d3_S_460                                                                                           |     27|
|2288  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1655                                                                                 |     13|
|2289  |  sparse_arr_hash_pool1_out_3_c73_channel_U                              |hls_sparse_fifo_w10_d2_S_461                                                                                           |    121|
|2290  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1654                                                                                 |    111|
|2291  |  sparse_arr_hash_pool1_out_3_c_U                                        |hls_sparse_fifo_w10_d3_S_462                                                                                           |     38|
|2292  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1653                                                                                 |     25|
|2293  |  sparse_arr_hash_pool1_out_4_c74_channel_U                              |hls_sparse_fifo_w10_d2_S_463                                                                                           |     93|
|2294  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1652                                                                                 |     84|
|2295  |  sparse_arr_hash_pool1_out_4_c_U                                        |hls_sparse_fifo_w10_d3_S_464                                                                                           |     39|
|2296  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1651                                                                                 |     25|
|2297  |  sparse_arr_hash_pool1_out_5_c75_channel_U                              |hls_sparse_fifo_w10_d2_S_465                                                                                           |     99|
|2298  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1650                                                                                 |     86|
|2299  |  sparse_arr_hash_pool1_out_5_c_U                                        |hls_sparse_fifo_w10_d3_S_466                                                                                           |     38|
|2300  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1649                                                                                 |     25|
|2301  |  sparse_arr_hash_pool1_out_6_c76_channel_U                              |hls_sparse_fifo_w10_d2_S_467                                                                                           |     76|
|2302  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1648                                                                                 |     66|
|2303  |  sparse_arr_hash_pool1_out_6_c_U                                        |hls_sparse_fifo_w10_d3_S_468                                                                                           |     38|
|2304  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1647                                                                                 |     25|
|2305  |  sparse_arr_hash_pool1_out_7_c77_channel_U                              |hls_sparse_fifo_w10_d2_S_469                                                                                           |     91|
|2306  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1646                                                                                 |     80|
|2307  |  sparse_arr_hash_pool1_out_7_c_U                                        |hls_sparse_fifo_w10_d3_S_470                                                                                           |     38|
|2308  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1645                                                                                 |     25|
|2309  |  sparse_arr_hash_pool1_out_8_c78_channel_U                              |hls_sparse_fifo_w10_d2_S_471                                                                                           |     76|
|2310  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1644                                                                                 |     66|
|2311  |  sparse_arr_hash_pool1_out_8_c_U                                        |hls_sparse_fifo_w10_d3_S_472                                                                                           |     26|
|2312  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1643                                                                                 |     13|
|2313  |  sparse_arr_hash_pool1_out_9_c79_channel_U                              |hls_sparse_fifo_w10_d2_S_473                                                                                           |     71|
|2314  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg_1642                                                                                 |     61|
|2315  |  sparse_arr_hash_pool1_out_9_c_U                                        |hls_sparse_fifo_w10_d3_S_474                                                                                           |     28|
|2316  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg_1641                                                                                 |     13|
|2317  |  sparse_arr_hash_pool1_out_c70_channel_U                                |hls_sparse_fifo_w10_d2_S_475                                                                                           |    128|
|2318  |    U_hls_sparse_fifo_w10_d2_S_ShiftReg                                  |hls_sparse_fifo_w10_d2_S_ShiftReg                                                                                      |    118|
|2319  |  sparse_arr_hash_pool1_out_c_U                                          |hls_sparse_fifo_w10_d3_S_476                                                                                           |     38|
|2320  |    U_hls_sparse_fifo_w10_d3_S_ShiftReg                                  |hls_sparse_fifo_w10_d3_S_ShiftReg                                                                                      |     25|
|2321  |  sparse_arr_hash_pool2_out_10_U                                         |hls_sparse_fifo_w7_d2_S_477                                                                                            |     28|
|2322  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1640                                                                                  |     17|
|2323  |  sparse_arr_hash_pool2_out_11_U                                         |hls_sparse_fifo_w7_d2_S_478                                                                                            |     23|
|2324  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1639                                                                                  |     14|
|2325  |  sparse_arr_hash_pool2_out_12_U                                         |hls_sparse_fifo_w7_d2_S_479                                                                                            |     28|
|2326  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1638                                                                                  |     17|
|2327  |  sparse_arr_hash_pool2_out_13_U                                         |hls_sparse_fifo_w7_d2_S_480                                                                                            |     24|
|2328  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1637                                                                                  |     14|
|2329  |  sparse_arr_hash_pool2_out_14_U                                         |hls_sparse_fifo_w7_d2_S_481                                                                                            |     27|
|2330  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1636                                                                                  |     17|
|2331  |  sparse_arr_hash_pool2_out_15_U                                         |hls_sparse_fifo_w7_d2_S_482                                                                                            |     24|
|2332  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1635                                                                                  |     14|
|2333  |  sparse_arr_hash_pool2_out_16_U                                         |hls_sparse_fifo_w7_d2_S_483                                                                                            |     31|
|2334  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1634                                                                                  |     21|
|2335  |  sparse_arr_hash_pool2_out_17_U                                         |hls_sparse_fifo_w7_d2_S_484                                                                                            |     30|
|2336  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1633                                                                                  |     21|
|2337  |  sparse_arr_hash_pool2_out_18_U                                         |hls_sparse_fifo_w7_d2_S_485                                                                                            |     31|
|2338  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1632                                                                                  |     21|
|2339  |  sparse_arr_hash_pool2_out_19_U                                         |hls_sparse_fifo_w7_d2_S_486                                                                                            |     32|
|2340  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1631                                                                                  |     21|
|2341  |  sparse_arr_hash_pool2_out_1_U                                          |hls_sparse_fifo_w7_d2_S_487                                                                                            |     32|
|2342  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1630                                                                                  |     21|
|2343  |  sparse_arr_hash_pool2_out_20_U                                         |hls_sparse_fifo_w7_d2_S_488                                                                                            |     30|
|2344  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1629                                                                                  |     21|
|2345  |  sparse_arr_hash_pool2_out_21_U                                         |hls_sparse_fifo_w7_d2_S_489                                                                                            |     30|
|2346  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1628                                                                                  |     21|
|2347  |  sparse_arr_hash_pool2_out_22_U                                         |hls_sparse_fifo_w7_d2_S_490                                                                                            |     30|
|2348  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1627                                                                                  |     21|
|2349  |  sparse_arr_hash_pool2_out_23_U                                         |hls_sparse_fifo_w7_d2_S_491                                                                                            |     32|
|2350  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1626                                                                                  |     21|
|2351  |  sparse_arr_hash_pool2_out_24_U                                         |hls_sparse_fifo_w7_d2_S_492                                                                                            |     29|
|2352  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1625                                                                                  |     19|
|2353  |  sparse_arr_hash_pool2_out_25_U                                         |hls_sparse_fifo_w7_d2_S_493                                                                                            |     28|
|2354  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1624                                                                                  |     19|
|2355  |  sparse_arr_hash_pool2_out_26_U                                         |hls_sparse_fifo_w7_d2_S_494                                                                                            |     26|
|2356  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1623                                                                                  |     17|
|2357  |  sparse_arr_hash_pool2_out_27_U                                         |hls_sparse_fifo_w7_d2_S_495                                                                                            |     25|
|2358  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1622                                                                                  |     14|
|2359  |  sparse_arr_hash_pool2_out_28_U                                         |hls_sparse_fifo_w7_d2_S_496                                                                                            |     27|
|2360  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1621                                                                                  |     17|
|2361  |  sparse_arr_hash_pool2_out_29_U                                         |hls_sparse_fifo_w7_d2_S_497                                                                                            |     26|
|2362  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1620                                                                                  |     14|
|2363  |  sparse_arr_hash_pool2_out_2_U                                          |hls_sparse_fifo_w7_d2_S_498                                                                                            |     30|
|2364  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1619                                                                                  |     21|
|2365  |  sparse_arr_hash_pool2_out_30_U                                         |hls_sparse_fifo_w7_d2_S_499                                                                                            |     26|
|2366  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1618                                                                                  |     17|
|2367  |  sparse_arr_hash_pool2_out_31_U                                         |hls_sparse_fifo_w7_d2_S_500                                                                                            |     23|
|2368  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1617                                                                                  |     14|
|2369  |  sparse_arr_hash_pool2_out_3_U                                          |hls_sparse_fifo_w7_d2_S_501                                                                                            |     32|
|2370  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1616                                                                                  |     21|
|2371  |  sparse_arr_hash_pool2_out_4_U                                          |hls_sparse_fifo_w7_d2_S_502                                                                                            |     32|
|2372  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1615                                                                                  |     21|
|2373  |  sparse_arr_hash_pool2_out_5_U                                          |hls_sparse_fifo_w7_d2_S_503                                                                                            |     30|
|2374  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1614                                                                                  |     21|
|2375  |  sparse_arr_hash_pool2_out_6_U                                          |hls_sparse_fifo_w7_d2_S_504                                                                                            |     30|
|2376  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1613                                                                                  |     21|
|2377  |  sparse_arr_hash_pool2_out_7_U                                          |hls_sparse_fifo_w7_d2_S_505                                                                                            |     30|
|2378  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1612                                                                                  |     21|
|2379  |  sparse_arr_hash_pool2_out_8_U                                          |hls_sparse_fifo_w7_d2_S_506                                                                                            |     28|
|2380  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1611                                                                                  |     19|
|2381  |  sparse_arr_hash_pool2_out_9_U                                          |hls_sparse_fifo_w7_d2_S_507                                                                                            |     30|
|2382  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg_1610                                                                                  |     19|
|2383  |  sparse_arr_hash_pool2_out_U                                            |hls_sparse_fifo_w7_d2_S_508                                                                                            |     30|
|2384  |    U_hls_sparse_fifo_w7_d2_S_ShiftReg                                   |hls_sparse_fifo_w7_d2_S_ShiftReg                                                                                       |     21|
|2385  |  sparse_arr_hash_reduce_out_10_c48_channel_U                            |hls_sparse_fifo_w6_d2_S_509                                                                                            |     60|
|2386  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1609                                                                                  |     50|
|2387  |  sparse_arr_hash_reduce_out_10_c_U                                      |hls_sparse_fifo_w6_d3_S                                                                                                |     21|
|2388  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1608                                                                                  |      9|
|2389  |  sparse_arr_hash_reduce_out_11_c49_channel_U                            |hls_sparse_fifo_w6_d2_S_510                                                                                            |     85|
|2390  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1607                                                                                  |     75|
|2391  |  sparse_arr_hash_reduce_out_11_c_U                                      |hls_sparse_fifo_w6_d3_S_511                                                                                            |     20|
|2392  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1606                                                                                  |      9|
|2393  |  sparse_arr_hash_reduce_out_12_c50_channel_U                            |hls_sparse_fifo_w6_d2_S_512                                                                                            |     93|
|2394  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1605                                                                                  |     83|
|2395  |  sparse_arr_hash_reduce_out_12_c_U                                      |hls_sparse_fifo_w6_d3_S_513                                                                                            |     23|
|2396  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1604                                                                                  |      9|
|2397  |  sparse_arr_hash_reduce_out_13_c51_channel_U                            |hls_sparse_fifo_w6_d2_S_514                                                                                            |     74|
|2398  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1603                                                                                  |     63|
|2399  |  sparse_arr_hash_reduce_out_13_c_U                                      |hls_sparse_fifo_w6_d3_S_515                                                                                            |     20|
|2400  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1602                                                                                  |      9|
|2401  |  sparse_arr_hash_reduce_out_14_c52_channel_U                            |hls_sparse_fifo_w6_d2_S_516                                                                                            |     59|
|2402  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1601                                                                                  |     49|
|2403  |  sparse_arr_hash_reduce_out_14_c_U                                      |hls_sparse_fifo_w6_d3_S_517                                                                                            |     20|
|2404  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1600                                                                                  |      9|
|2405  |  sparse_arr_hash_reduce_out_15_c53_channel_U                            |hls_sparse_fifo_w6_d2_S_518                                                                                            |     96|
|2406  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1599                                                                                  |     86|
|2407  |  sparse_arr_hash_reduce_out_15_c_U                                      |hls_sparse_fifo_w6_d3_S_519                                                                                            |     20|
|2408  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1598                                                                                  |      9|
|2409  |  sparse_arr_hash_reduce_out_16_c54_channel_U                            |hls_sparse_fifo_w6_d2_S_520                                                                                            |     42|
|2410  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1597                                                                                  |     33|
|2411  |  sparse_arr_hash_reduce_out_16_c_U                                      |hls_sparse_fifo_w6_d3_S_521                                                                                            |     21|
|2412  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1596                                                                                  |      9|
|2413  |  sparse_arr_hash_reduce_out_17_c55_channel_U                            |hls_sparse_fifo_w6_d2_S_522                                                                                            |     91|
|2414  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1595                                                                                  |     80|
|2415  |  sparse_arr_hash_reduce_out_17_c_U                                      |hls_sparse_fifo_w6_d3_S_523                                                                                            |     21|
|2416  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1594                                                                                  |      9|
|2417  |  sparse_arr_hash_reduce_out_18_c56_channel_U                            |hls_sparse_fifo_w6_d2_S_524                                                                                            |     64|
|2418  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1593                                                                                  |     55|
|2419  |  sparse_arr_hash_reduce_out_18_c_U                                      |hls_sparse_fifo_w6_d3_S_525                                                                                            |     89|
|2420  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1592                                                                                  |      9|
|2421  |  sparse_arr_hash_reduce_out_19_c57_channel_U                            |hls_sparse_fifo_w6_d2_S_526                                                                                            |     63|
|2422  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1591                                                                                  |     54|
|2423  |  sparse_arr_hash_reduce_out_19_c_U                                      |hls_sparse_fifo_w6_d3_S_527                                                                                            |     20|
|2424  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1590                                                                                  |      9|
|2425  |  sparse_arr_hash_reduce_out_1_c39_channel_U                             |hls_sparse_fifo_w6_d2_S_528                                                                                            |     44|
|2426  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1589                                                                                  |     33|
|2427  |  sparse_arr_hash_reduce_out_1_c_U                                       |hls_sparse_fifo_w6_d3_S_529                                                                                            |     32|
|2428  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1588                                                                                  |     20|
|2429  |  sparse_arr_hash_reduce_out_20_c58_channel_U                            |hls_sparse_fifo_w6_d2_S_530                                                                                            |     76|
|2430  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1587                                                                                  |     64|
|2431  |  sparse_arr_hash_reduce_out_20_c_U                                      |hls_sparse_fifo_w6_d3_S_531                                                                                            |     20|
|2432  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1586                                                                                  |      9|
|2433  |  sparse_arr_hash_reduce_out_21_c59_channel_U                            |hls_sparse_fifo_w6_d2_S_532                                                                                            |     69|
|2434  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1585                                                                                  |     59|
|2435  |  sparse_arr_hash_reduce_out_21_c_U                                      |hls_sparse_fifo_w6_d3_S_533                                                                                            |     20|
|2436  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1584                                                                                  |      9|
|2437  |  sparse_arr_hash_reduce_out_22_c60_channel_U                            |hls_sparse_fifo_w6_d2_S_534                                                                                            |     79|
|2438  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1583                                                                                  |     70|
|2439  |  sparse_arr_hash_reduce_out_22_c_U                                      |hls_sparse_fifo_w6_d3_S_535                                                                                            |     20|
|2440  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1582                                                                                  |      9|
|2441  |  sparse_arr_hash_reduce_out_23_c61_channel_U                            |hls_sparse_fifo_w6_d2_S_536                                                                                            |     80|
|2442  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1581                                                                                  |     71|
|2443  |  sparse_arr_hash_reduce_out_23_c_U                                      |hls_sparse_fifo_w6_d3_S_537                                                                                            |     20|
|2444  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1580                                                                                  |      9|
|2445  |  sparse_arr_hash_reduce_out_24_c62_channel_U                            |hls_sparse_fifo_w6_d2_S_538                                                                                            |     46|
|2446  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1579                                                                                  |     37|
|2447  |  sparse_arr_hash_reduce_out_24_c_U                                      |hls_sparse_fifo_w6_d3_S_539                                                                                            |     21|
|2448  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1578                                                                                  |      9|
|2449  |  sparse_arr_hash_reduce_out_25_c63_channel_U                            |hls_sparse_fifo_w6_d2_S_540                                                                                            |     80|
|2450  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1577                                                                                  |     69|
|2451  |  sparse_arr_hash_reduce_out_25_c_U                                      |hls_sparse_fifo_w6_d3_S_541                                                                                            |     20|
|2452  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1576                                                                                  |      9|
|2453  |  sparse_arr_hash_reduce_out_26_c64_channel_U                            |hls_sparse_fifo_w6_d2_S_542                                                                                            |     59|
|2454  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1575                                                                                  |     49|
|2455  |  sparse_arr_hash_reduce_out_26_c_U                                      |hls_sparse_fifo_w6_d3_S_543                                                                                            |     20|
|2456  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1574                                                                                  |      9|
|2457  |  sparse_arr_hash_reduce_out_27_c65_channel_U                            |hls_sparse_fifo_w6_d2_S_544                                                                                            |     88|
|2458  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1573                                                                                  |     78|
|2459  |  sparse_arr_hash_reduce_out_27_c_U                                      |hls_sparse_fifo_w6_d3_S_545                                                                                            |     20|
|2460  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1572                                                                                  |      9|
|2461  |  sparse_arr_hash_reduce_out_28_c66_channel_U                            |hls_sparse_fifo_w6_d2_S_546                                                                                            |     79|
|2462  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1571                                                                                  |     69|
|2463  |  sparse_arr_hash_reduce_out_28_c_U                                      |hls_sparse_fifo_w6_d3_S_547                                                                                            |     20|
|2464  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1570                                                                                  |      9|
|2465  |  sparse_arr_hash_reduce_out_29_c67_channel_U                            |hls_sparse_fifo_w6_d2_S_548                                                                                            |     87|
|2466  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1569                                                                                  |     76|
|2467  |  sparse_arr_hash_reduce_out_29_c_U                                      |hls_sparse_fifo_w6_d3_S_549                                                                                            |     20|
|2468  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1568                                                                                  |      9|
|2469  |  sparse_arr_hash_reduce_out_2_c40_channel_U                             |hls_sparse_fifo_w6_d2_S_550                                                                                            |    212|
|2470  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1567                                                                                  |    203|
|2471  |  sparse_arr_hash_reduce_out_2_c_U                                       |hls_sparse_fifo_w6_d3_S_551                                                                                            |     31|
|2472  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1566                                                                                  |     20|
|2473  |  sparse_arr_hash_reduce_out_30_c68_channel_U                            |hls_sparse_fifo_w6_d2_S_552                                                                                            |     81|
|2474  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1565                                                                                  |     72|
|2475  |  sparse_arr_hash_reduce_out_30_c_U                                      |hls_sparse_fifo_w6_d3_S_553                                                                                            |     21|
|2476  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1564                                                                                  |      9|
|2477  |  sparse_arr_hash_reduce_out_31_c69_channel_U                            |hls_sparse_fifo_w6_d2_S_554                                                                                            |     84|
|2478  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1563                                                                                  |     73|
|2479  |  sparse_arr_hash_reduce_out_31_c_U                                      |hls_sparse_fifo_w6_d3_S_555                                                                                            |     20|
|2480  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1562                                                                                  |      9|
|2481  |  sparse_arr_hash_reduce_out_3_c41_channel_U                             |hls_sparse_fifo_w6_d2_S_556                                                                                            |    183|
|2482  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1561                                                                                  |    174|
|2483  |  sparse_arr_hash_reduce_out_3_c_U                                       |hls_sparse_fifo_w6_d3_S_557                                                                                            |     31|
|2484  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1560                                                                                  |     20|
|2485  |  sparse_arr_hash_reduce_out_4_c42_channel_U                             |hls_sparse_fifo_w6_d2_S_558                                                                                            |    139|
|2486  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1559                                                                                  |    129|
|2487  |  sparse_arr_hash_reduce_out_4_c_U                                       |hls_sparse_fifo_w6_d3_S_559                                                                                            |     31|
|2488  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1558                                                                                  |     20|
|2489  |  sparse_arr_hash_reduce_out_5_c43_channel_U                             |hls_sparse_fifo_w6_d2_S_560                                                                                            |     84|
|2490  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1557                                                                                  |     74|
|2491  |  sparse_arr_hash_reduce_out_5_c_U                                       |hls_sparse_fifo_w6_d3_S_561                                                                                            |     31|
|2492  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1556                                                                                  |     20|
|2493  |  sparse_arr_hash_reduce_out_6_c44_channel_U                             |hls_sparse_fifo_w6_d2_S_562                                                                                            |     86|
|2494  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1555                                                                                  |     77|
|2495  |  sparse_arr_hash_reduce_out_6_c_U                                       |hls_sparse_fifo_w6_d3_S_563                                                                                            |     20|
|2496  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1554                                                                                  |      9|
|2497  |  sparse_arr_hash_reduce_out_7_c45_channel_U                             |hls_sparse_fifo_w6_d2_S_564                                                                                            |     99|
|2498  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1553                                                                                  |     90|
|2499  |  sparse_arr_hash_reduce_out_7_c_U                                       |hls_sparse_fifo_w6_d3_S_565                                                                                            |     22|
|2500  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1552                                                                                  |      9|
|2501  |  sparse_arr_hash_reduce_out_8_c46_channel_U                             |hls_sparse_fifo_w6_d2_S_566                                                                                            |     77|
|2502  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1551                                                                                  |     68|
|2503  |  sparse_arr_hash_reduce_out_8_c_U                                       |hls_sparse_fifo_w6_d3_S_567                                                                                            |     20|
|2504  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1550                                                                                  |      9|
|2505  |  sparse_arr_hash_reduce_out_9_c47_channel_U                             |hls_sparse_fifo_w6_d2_S_568                                                                                            |     96|
|2506  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg_1549                                                                                  |     85|
|2507  |  sparse_arr_hash_reduce_out_9_c_U                                       |hls_sparse_fifo_w6_d3_S_569                                                                                            |     20|
|2508  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg_1548                                                                                  |      9|
|2509  |  sparse_arr_hash_reduce_out_c38_channel_U                               |hls_sparse_fifo_w6_d2_S_570                                                                                            |    162|
|2510  |    U_hls_sparse_fifo_w6_d2_S_ShiftReg                                   |hls_sparse_fifo_w6_d2_S_ShiftReg                                                                                       |    153|
|2511  |  sparse_arr_hash_reduce_out_c_U                                         |hls_sparse_fifo_w6_d3_S_571                                                                                            |     31|
|2512  |    U_hls_sparse_fifo_w6_d3_S_ShiftReg                                   |hls_sparse_fifo_w6_d3_S_ShiftReg                                                                                       |     20|
|2513  |  sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0     |hls_sparse_sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_s                                           |  26852|
|2514  |    mul_16s_6s_22_1_1_U10                                                |hls_sparse_mul_16s_6s_22_1_1                                                                                           |     17|
|2515  |    mul_16s_6s_22_1_1_U100                                               |hls_sparse_mul_16s_6s_22_1_1_1309                                                                                      |     35|
|2516  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__119      |      8|
|2517  |    mul_16s_6s_22_1_1_U101                                               |hls_sparse_mul_16s_6s_22_1_1_1310                                                                                      |     33|
|2518  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__120      |      8|
|2519  |    mul_16s_6s_22_1_1_U102                                               |hls_sparse_mul_16s_6s_22_1_1_1311                                                                                      |     21|
|2520  |    mul_16s_6s_22_1_1_U103                                               |hls_sparse_mul_16s_6s_22_1_1_1312                                                                                      |     38|
|2521  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__125      |      8|
|2522  |    mul_16s_6s_22_1_1_U104                                               |hls_sparse_mul_16s_6s_22_1_1_1313                                                                                      |     27|
|2523  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__141      |      8|
|2524  |    mul_16s_6s_22_1_1_U105                                               |hls_sparse_mul_16s_6s_22_1_1_1314                                                                                      |     44|
|2525  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__43       |      8|
|2526  |    mul_16s_6s_22_1_1_U106                                               |hls_sparse_mul_16s_6s_22_1_1_1315                                                                                      |     60|
|2527  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__50       |      8|
|2528  |    mul_16s_6s_22_1_1_U107                                               |hls_sparse_mul_16s_6s_22_1_1_1316                                                                                      |     45|
|2529  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__44       |      8|
|2530  |    mul_16s_6s_22_1_1_U108                                               |hls_sparse_mul_16s_6s_22_1_1_1317                                                                                      |     57|
|2531  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__55       |      8|
|2532  |    mul_16s_6s_22_1_1_U109                                               |hls_sparse_mul_16s_6s_22_1_1_1318                                                                                      |     51|
|2533  |    mul_16s_6s_22_1_1_U11                                                |hls_sparse_mul_16s_6s_22_1_1_1319                                                                                      |     17|
|2534  |    mul_16s_6s_22_1_1_U110                                               |hls_sparse_mul_16s_6s_22_1_1_1320                                                                                      |     50|
|2535  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__93       |      8|
|2536  |    mul_16s_6s_22_1_1_U111                                               |hls_sparse_mul_16s_6s_22_1_1_1321                                                                                      |     58|
|2537  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__91       |      8|
|2538  |    mul_16s_6s_22_1_1_U112                                               |hls_sparse_mul_16s_6s_22_1_1_1322                                                                                      |     60|
|2539  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__4        |      8|
|2540  |    mul_16s_6s_22_1_1_U113                                               |hls_sparse_mul_16s_6s_22_1_1_1323                                                                                      |     50|
|2541  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__29       |      8|
|2542  |    mul_16s_6s_22_1_1_U114                                               |hls_sparse_mul_16s_6s_22_1_1_1324                                                                                      |     36|
|2543  |    mul_16s_6s_22_1_1_U115                                               |hls_sparse_mul_16s_6s_22_1_1_1325                                                                                      |     58|
|2544  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__10       |      8|
|2545  |    mul_16s_6s_22_1_1_U116                                               |hls_sparse_mul_16s_6s_22_1_1_1326                                                                                      |     40|
|2546  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__94       |      8|
|2547  |    mul_16s_6s_22_1_1_U117                                               |hls_sparse_mul_16s_6s_22_1_1_1327                                                                                      |     32|
|2548  |    mul_16s_6s_22_1_1_U118                                               |hls_sparse_mul_16s_6s_22_1_1_1328                                                                                      |     59|
|2549  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__149      |      8|
|2550  |    mul_16s_6s_22_1_1_U119                                               |hls_sparse_mul_16s_6s_22_1_1_1329                                                                                      |     38|
|2551  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__26       |      8|
|2552  |    mul_16s_6s_22_1_1_U12                                                |hls_sparse_mul_16s_6s_22_1_1_1330                                                                                      |     17|
|2553  |    mul_16s_6s_22_1_1_U120                                               |hls_sparse_mul_16s_6s_22_1_1_1331                                                                                      |     41|
|2554  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__100      |      8|
|2555  |    mul_16s_6s_22_1_1_U121                                               |hls_sparse_mul_16s_6s_22_1_1_1332                                                                                      |     59|
|2556  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__83       |      8|
|2557  |    mul_16s_6s_22_1_1_U122                                               |hls_sparse_mul_16s_6s_22_1_1_1333                                                                                      |     41|
|2558  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__142      |      8|
|2559  |    mul_16s_6s_22_1_1_U123                                               |hls_sparse_mul_16s_6s_22_1_1_1334                                                                                      |     50|
|2560  |    mul_16s_6s_22_1_1_U124                                               |hls_sparse_mul_16s_6s_22_1_1_1335                                                                                      |     40|
|2561  |    mul_16s_6s_22_1_1_U125                                               |hls_sparse_mul_16s_6s_22_1_1_1336                                                                                      |     33|
|2562  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__86       |      8|
|2563  |    mul_16s_6s_22_1_1_U126                                               |hls_sparse_mul_16s_6s_22_1_1_1337                                                                                      |     37|
|2564  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__107      |      8|
|2565  |    mul_16s_6s_22_1_1_U127                                               |hls_sparse_mul_16s_6s_22_1_1_1338                                                                                      |     30|
|2566  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__80       |      8|
|2567  |    mul_16s_6s_22_1_1_U128                                               |hls_sparse_mul_16s_6s_22_1_1_1339                                                                                      |     20|
|2568  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__147      |      8|
|2569  |    mul_16s_6s_22_1_1_U129                                               |hls_sparse_mul_16s_6s_22_1_1_1340                                                                                      |     36|
|2570  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__17       |      8|
|2571  |    mul_16s_6s_22_1_1_U13                                                |hls_sparse_mul_16s_6s_22_1_1_1341                                                                                      |     17|
|2572  |    mul_16s_6s_22_1_1_U130                                               |hls_sparse_mul_16s_6s_22_1_1_1342                                                                                      |     41|
|2573  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__108      |      8|
|2574  |    mul_16s_6s_22_1_1_U131                                               |hls_sparse_mul_16s_6s_22_1_1_1343                                                                                      |     30|
|2575  |    mul_16s_6s_22_1_1_U132                                               |hls_sparse_mul_16s_6s_22_1_1_1344                                                                                      |     20|
|2576  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__98       |      8|
|2577  |    mul_16s_6s_22_1_1_U133                                               |hls_sparse_mul_16s_6s_22_1_1_1345                                                                                      |     30|
|2578  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__27       |      8|
|2579  |    mul_16s_6s_22_1_1_U134                                               |hls_sparse_mul_16s_6s_22_1_1_1346                                                                                      |     48|
|2580  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__58       |      8|
|2581  |    mul_16s_6s_22_1_1_U135                                               |hls_sparse_mul_16s_6s_22_1_1_1347                                                                                      |     40|
|2582  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__70       |      8|
|2583  |    mul_16s_6s_22_1_1_U136                                               |hls_sparse_mul_16s_6s_22_1_1_1348                                                                                      |     46|
|2584  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__16       |      8|
|2585  |    mul_16s_6s_22_1_1_U137                                               |hls_sparse_mul_16s_6s_22_1_1_1349                                                                                      |     13|
|2586  |    mul_16s_6s_22_1_1_U138                                               |hls_sparse_mul_16s_6s_22_1_1_1350                                                                                      |     40|
|2587  |    mul_16s_6s_22_1_1_U139                                               |hls_sparse_mul_16s_6s_22_1_1_1351                                                                                      |     47|
|2588  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__67       |      8|
|2589  |    mul_16s_6s_22_1_1_U14                                                |hls_sparse_mul_16s_6s_22_1_1_1352                                                                                      |     17|
|2590  |    mul_16s_6s_22_1_1_U140                                               |hls_sparse_mul_16s_6s_22_1_1_1353                                                                                      |     24|
|2591  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__38       |      8|
|2592  |    mul_16s_6s_22_1_1_U141                                               |hls_sparse_mul_16s_6s_22_1_1_1354                                                                                      |     48|
|2593  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__42       |      8|
|2594  |    mul_16s_6s_22_1_1_U142                                               |hls_sparse_mul_16s_6s_22_1_1_1355                                                                                      |     43|
|2595  |    mul_16s_6s_22_1_1_U143                                               |hls_sparse_mul_16s_6s_22_1_1_1356                                                                                      |     13|
|2596  |    mul_16s_6s_22_1_1_U144                                               |hls_sparse_mul_16s_6s_22_1_1_1357                                                                                      |     50|
|2597  |    mul_16s_6s_22_1_1_U145                                               |hls_sparse_mul_16s_6s_22_1_1_1358                                                                                      |     35|
|2598  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__96       |      8|
|2599  |    mul_16s_6s_22_1_1_U146                                               |hls_sparse_mul_16s_6s_22_1_1_1359                                                                                      |     47|
|2600  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__135      |      8|
|2601  |    mul_16s_6s_22_1_1_U147                                               |hls_sparse_mul_16s_6s_22_1_1_1360                                                                                      |     46|
|2602  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__117      |      8|
|2603  |    mul_16s_6s_22_1_1_U148                                               |hls_sparse_mul_16s_6s_22_1_1_1361                                                                                      |     48|
|2604  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__85       |      8|
|2605  |    mul_16s_6s_22_1_1_U149                                               |hls_sparse_mul_16s_6s_22_1_1_1362                                                                                      |     42|
|2606  |    mul_16s_6s_22_1_1_U15                                                |hls_sparse_mul_16s_6s_22_1_1_1363                                                                                      |     17|
|2607  |    mul_16s_6s_22_1_1_U150                                               |hls_sparse_mul_16s_6s_22_1_1_1364                                                                                      |     20|
|2608  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__36       |      8|
|2609  |    mul_16s_6s_22_1_1_U151                                               |hls_sparse_mul_16s_6s_22_1_1_1365                                                                                      |     50|
|2610  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__73       |      8|
|2611  |    mul_16s_6s_22_1_1_U152                                               |hls_sparse_mul_16s_6s_22_1_1_1366                                                                                      |     30|
|2612  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__84       |      8|
|2613  |    mul_16s_6s_22_1_1_U153                                               |hls_sparse_mul_16s_6s_22_1_1_1367                                                                                      |     40|
|2614  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__63       |      8|
|2615  |    mul_16s_6s_22_1_1_U154                                               |hls_sparse_mul_16s_6s_22_1_1_1368                                                                                      |     65|
|2616  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__57       |      8|
|2617  |    mul_16s_6s_22_1_1_U155                                               |hls_sparse_mul_16s_6s_22_1_1_1369                                                                                      |     45|
|2618  |    mul_16s_6s_22_1_1_U156                                               |hls_sparse_mul_16s_6s_22_1_1_1370                                                                                      |     39|
|2619  |    mul_16s_6s_22_1_1_U157                                               |hls_sparse_mul_16s_6s_22_1_1_1371                                                                                      |     60|
|2620  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__21       |      8|
|2621  |    mul_16s_6s_22_1_1_U158                                               |hls_sparse_mul_16s_6s_22_1_1_1372                                                                                      |     40|
|2622  |    mul_16s_6s_22_1_1_U159                                               |hls_sparse_mul_16s_6s_22_1_1_1373                                                                                      |     39|
|2623  |    mul_16s_6s_22_1_1_U16                                                |hls_sparse_mul_16s_6s_22_1_1_1374                                                                                      |     17|
|2624  |    mul_16s_6s_22_1_1_U160                                               |hls_sparse_mul_16s_6s_22_1_1_1375                                                                                      |     58|
|2625  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__136      |      8|
|2626  |    mul_16s_6s_22_1_1_U161                                               |hls_sparse_mul_16s_6s_22_1_1_1376                                                                                      |     49|
|2627  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__131      |      8|
|2628  |    mul_16s_6s_22_1_1_U162                                               |hls_sparse_mul_16s_6s_22_1_1_1377                                                                                      |     49|
|2629  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__74       |      8|
|2630  |    mul_16s_6s_22_1_1_U163                                               |hls_sparse_mul_16s_6s_22_1_1_1378                                                                                      |     60|
|2631  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__37       |      8|
|2632  |    mul_16s_6s_22_1_1_U164                                               |hls_sparse_mul_16s_6s_22_1_1_1379                                                                                      |     36|
|2633  |    mul_16s_6s_22_1_1_U165                                               |hls_sparse_mul_16s_6s_22_1_1_1380                                                                                      |     43|
|2634  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__115      |      8|
|2635  |    mul_16s_6s_22_1_1_U166                                               |hls_sparse_mul_16s_6s_22_1_1_1381                                                                                      |     53|
|2636  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__32       |      8|
|2637  |    mul_16s_6s_22_1_1_U167                                               |hls_sparse_mul_16s_6s_22_1_1_1382                                                                                      |     49|
|2638  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__20       |      8|
|2639  |    mul_16s_6s_22_1_1_U168                                               |hls_sparse_mul_16s_6s_22_1_1_1383                                                                                      |     48|
|2640  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__56       |      8|
|2641  |    mul_16s_6s_22_1_1_U169                                               |hls_sparse_mul_16s_6s_22_1_1_1384                                                                                      |     58|
|2642  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__47       |      8|
|2643  |    mul_16s_6s_22_1_1_U17                                                |hls_sparse_mul_16s_6s_22_1_1_1385                                                                                      |     17|
|2644  |    mul_16s_6s_22_1_1_U170                                               |hls_sparse_mul_16s_6s_22_1_1_1386                                                                                      |     41|
|2645  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__133      |      8|
|2646  |    mul_16s_6s_22_1_1_U171                                               |hls_sparse_mul_16s_6s_22_1_1_1387                                                                                      |     56|
|2647  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__102      |      8|
|2648  |    mul_16s_6s_22_1_1_U172                                               |hls_sparse_mul_16s_6s_22_1_1_1388                                                                                      |     40|
|2649  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__46       |      8|
|2650  |    mul_16s_6s_22_1_1_U173                                               |hls_sparse_mul_16s_6s_22_1_1_1389                                                                                      |     13|
|2651  |    mul_16s_6s_22_1_1_U174                                               |hls_sparse_mul_16s_6s_22_1_1_1390                                                                                      |     30|
|2652  |    mul_16s_6s_22_1_1_U175                                               |hls_sparse_mul_16s_6s_22_1_1_1391                                                                                      |     47|
|2653  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__35       |      8|
|2654  |    mul_16s_6s_22_1_1_U176                                               |hls_sparse_mul_16s_6s_22_1_1_1392                                                                                      |     41|
|2655  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__140      |      8|
|2656  |    mul_16s_6s_22_1_1_U177                                               |hls_sparse_mul_16s_6s_22_1_1_1393                                                                                      |     47|
|2657  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__151      |      8|
|2658  |    mul_16s_6s_22_1_1_U178                                               |hls_sparse_mul_16s_6s_22_1_1_1394                                                                                      |     38|
|2659  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__3        |      8|
|2660  |    mul_16s_6s_22_1_1_U179                                               |hls_sparse_mul_16s_6s_22_1_1_1395                                                                                      |     19|
|2661  |    mul_16s_6s_22_1_1_U18                                                |hls_sparse_mul_16s_6s_22_1_1_1396                                                                                      |     17|
|2662  |    mul_16s_6s_22_1_1_U180                                               |hls_sparse_mul_16s_6s_22_1_1_1397                                                                                      |     20|
|2663  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__19       |      8|
|2664  |    mul_16s_6s_22_1_1_U181                                               |hls_sparse_mul_16s_6s_22_1_1_1398                                                                                      |     43|
|2665  |    mul_16s_6s_22_1_1_U182                                               |hls_sparse_mul_16s_6s_22_1_1_1399                                                                                      |     37|
|2666  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__124      |      8|
|2667  |    mul_16s_6s_22_1_1_U183                                               |hls_sparse_mul_16s_6s_22_1_1_1400                                                                                      |     41|
|2668  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__60       |      8|
|2669  |    mul_16s_6s_22_1_1_U184                                               |hls_sparse_mul_16s_6s_22_1_1_1401                                                                                      |     30|
|2670  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__112      |      8|
|2671  |    mul_16s_6s_22_1_1_U185                                               |hls_sparse_mul_16s_6s_22_1_1_1402                                                                                      |     42|
|2672  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__53       |      8|
|2673  |    mul_16s_6s_22_1_1_U186                                               |hls_sparse_mul_16s_6s_22_1_1_1403                                                                                      |     39|
|2674  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__7        |      8|
|2675  |    mul_16s_6s_22_1_1_U187                                               |hls_sparse_mul_16s_6s_22_1_1_1404                                                                                      |     30|
|2676  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__113      |      8|
|2677  |    mul_16s_6s_22_1_1_U188                                               |hls_sparse_mul_16s_6s_22_1_1_1405                                                                                      |     25|
|2678  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__65       |      8|
|2679  |    mul_16s_6s_22_1_1_U189                                               |hls_sparse_mul_16s_6s_22_1_1_1406                                                                                      |     36|
|2680  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__92       |      8|
|2681  |    mul_16s_6s_22_1_1_U19                                                |hls_sparse_mul_16s_6s_22_1_1_1407                                                                                      |     17|
|2682  |    mul_16s_6s_22_1_1_U190                                               |hls_sparse_mul_16s_6s_22_1_1_1408                                                                                      |     40|
|2683  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__122      |      8|
|2684  |    mul_16s_6s_22_1_1_U191                                               |hls_sparse_mul_16s_6s_22_1_1_1409                                                                                      |     21|
|2685  |    mul_16s_6s_22_1_1_U192                                               |hls_sparse_mul_16s_6s_22_1_1_1410                                                                                      |     20|
|2686  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__88       |      8|
|2687  |    mul_16s_6s_22_1_1_U193                                               |hls_sparse_mul_16s_6s_22_1_1_1411                                                                                      |     30|
|2688  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__146      |      8|
|2689  |    mul_16s_6s_22_1_1_U194                                               |hls_sparse_mul_16s_6s_22_1_1_1412                                                                                      |     20|
|2690  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__81       |      8|
|2691  |    mul_16s_6s_22_1_1_U195                                               |hls_sparse_mul_16s_6s_22_1_1_1413                                                                                      |     30|
|2692  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__11       |      8|
|2693  |    mul_16s_6s_22_1_1_U196                                               |hls_sparse_mul_16s_6s_22_1_1_1414                                                                                      |     28|
|2694  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__24       |      8|
|2695  |    mul_16s_6s_22_1_1_U197                                               |hls_sparse_mul_16s_6s_22_1_1_1415                                                                                      |     48|
|2696  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__1        |      8|
|2697  |    mul_16s_6s_22_1_1_U198                                               |hls_sparse_mul_16s_6s_22_1_1_1416                                                                                      |     36|
|2698  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__103      |      8|
|2699  |    mul_16s_6s_22_1_1_U199                                               |hls_sparse_mul_16s_6s_22_1_1_1417                                                                                      |     32|
|2700  |    mul_16s_6s_22_1_1_U20                                                |hls_sparse_mul_16s_6s_22_1_1_1418                                                                                      |     17|
|2701  |    mul_16s_6s_22_1_1_U200                                               |hls_sparse_mul_16s_6s_22_1_1_1419                                                                                      |     17|
|2702  |    mul_16s_6s_22_1_1_U201                                               |hls_sparse_mul_16s_6s_22_1_1_1420                                                                                      |     30|
|2703  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__54       |      8|
|2704  |    mul_16s_6s_22_1_1_U202                                               |hls_sparse_mul_16s_6s_22_1_1_1421                                                                                      |     36|
|2705  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__150      |      8|
|2706  |    mul_16s_6s_22_1_1_U203                                               |hls_sparse_mul_16s_6s_22_1_1_1422                                                                                      |     20|
|2707  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__49       |      8|
|2708  |    mul_16s_6s_22_1_1_U204                                               |hls_sparse_mul_16s_6s_22_1_1_1423                                                                                      |     20|
|2709  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__143      |      8|
|2710  |    mul_16s_6s_22_1_1_U205                                               |hls_sparse_mul_16s_6s_22_1_1_1424                                                                                      |     60|
|2711  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__28       |      8|
|2712  |    mul_16s_6s_22_1_1_U206                                               |hls_sparse_mul_16s_6s_22_1_1_1425                                                                                      |     51|
|2713  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__22       |      8|
|2714  |    mul_16s_6s_22_1_1_U207                                               |hls_sparse_mul_16s_6s_22_1_1_1426                                                                                      |     60|
|2715  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__106      |      8|
|2716  |    mul_16s_6s_22_1_1_U208                                               |hls_sparse_mul_16s_6s_22_1_1_1427                                                                                      |     46|
|2717  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__31       |      8|
|2718  |    mul_16s_6s_22_1_1_U209                                               |hls_sparse_mul_16s_6s_22_1_1_1428                                                                                      |     59|
|2719  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__105      |      8|
|2720  |    mul_16s_6s_22_1_1_U21                                                |hls_sparse_mul_16s_6s_22_1_1_1429                                                                                      |     17|
|2721  |    mul_16s_6s_22_1_1_U210                                               |hls_sparse_mul_16s_6s_22_1_1_1430                                                                                      |     41|
|2722  |    mul_16s_6s_22_1_1_U211                                               |hls_sparse_mul_16s_6s_22_1_1_1431                                                                                      |     62|
|2723  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__5        |      8|
|2724  |    mul_16s_6s_22_1_1_U212                                               |hls_sparse_mul_16s_6s_22_1_1_1432                                                                                      |     41|
|2725  |    mul_16s_6s_22_1_1_U213                                               |hls_sparse_mul_16s_6s_22_1_1_1433                                                                                      |     52|
|2726  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__62       |      8|
|2727  |    mul_16s_6s_22_1_1_U214                                               |hls_sparse_mul_16s_6s_22_1_1_1434                                                                                      |     49|
|2728  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__66       |      8|
|2729  |    mul_16s_6s_22_1_1_U215                                               |hls_sparse_mul_16s_6s_22_1_1_1435                                                                                      |     59|
|2730  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__69       |      8|
|2731  |    mul_16s_6s_22_1_1_U216                                               |hls_sparse_mul_16s_6s_22_1_1_1436                                                                                      |     38|
|2732  |    mul_16s_6s_22_1_1_U217                                               |hls_sparse_mul_16s_6s_22_1_1_1437                                                                                      |     56|
|2733  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__61       |      8|
|2734  |    mul_16s_6s_22_1_1_U218                                               |hls_sparse_mul_16s_6s_22_1_1_1438                                                                                      |     30|
|2735  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__148      |      8|
|2736  |    mul_16s_6s_22_1_1_U219                                               |hls_sparse_mul_16s_6s_22_1_1_1439                                                                                      |     30|
|2737  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__68       |      8|
|2738  |    mul_16s_6s_22_1_1_U22                                                |hls_sparse_mul_16s_6s_22_1_1_1440                                                                                      |     19|
|2739  |    mul_16s_6s_22_1_1_U220                                               |hls_sparse_mul_16s_6s_22_1_1_1441                                                                                      |     36|
|2740  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__23       |      8|
|2741  |    mul_16s_6s_22_1_1_U221                                               |hls_sparse_mul_16s_6s_22_1_1_1442                                                                                      |     43|
|2742  |    mul_16s_6s_22_1_1_U222                                               |hls_sparse_mul_16s_6s_22_1_1_1443                                                                                      |     40|
|2743  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__40       |      8|
|2744  |    mul_16s_6s_22_1_1_U223                                               |hls_sparse_mul_16s_6s_22_1_1_1444                                                                                      |     47|
|2745  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__137      |      8|
|2746  |    mul_16s_6s_22_1_1_U224                                               |hls_sparse_mul_16s_6s_22_1_1_1445                                                                                      |     41|
|2747  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__128      |      8|
|2748  |    mul_16s_6s_22_1_1_U225                                               |hls_sparse_mul_16s_6s_22_1_1_1446                                                                                      |     57|
|2749  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__144      |      8|
|2750  |    mul_16s_6s_22_1_1_U226                                               |hls_sparse_mul_16s_6s_22_1_1_1447                                                                                      |     39|
|2751  |    mul_16s_6s_22_1_1_U227                                               |hls_sparse_mul_16s_6s_22_1_1_1448                                                                                      |     55|
|2752  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__13       |      8|
|2753  |    mul_16s_6s_22_1_1_U228                                               |hls_sparse_mul_16s_6s_22_1_1_1449                                                                                      |     39|
|2754  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__25       |      8|
|2755  |    mul_16s_6s_22_1_1_U229                                               |hls_sparse_mul_16s_6s_22_1_1_1450                                                                                      |     49|
|2756  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__59       |      8|
|2757  |    mul_16s_6s_22_1_1_U23                                                |hls_sparse_mul_16s_6s_22_1_1_1451                                                                                      |     19|
|2758  |    mul_16s_6s_22_1_1_U230                                               |hls_sparse_mul_16s_6s_22_1_1_1452                                                                                      |     41|
|2759  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__79       |      8|
|2760  |    mul_16s_6s_22_1_1_U231                                               |hls_sparse_mul_16s_6s_22_1_1_1453                                                                                      |     20|
|2761  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__52       |      8|
|2762  |    mul_16s_6s_22_1_1_U232                                               |hls_sparse_mul_16s_6s_22_1_1_1454                                                                                      |     26|
|2763  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__89       |      8|
|2764  |    mul_16s_6s_22_1_1_U233                                               |hls_sparse_mul_16s_6s_22_1_1_1455                                                                                      |     20|
|2765  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__87       |      8|
|2766  |    mul_16s_6s_22_1_1_U234                                               |hls_sparse_mul_16s_6s_22_1_1_1456                                                                                      |     20|
|2767  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__114      |      8|
|2768  |    mul_16s_6s_22_1_1_U235                                               |hls_sparse_mul_16s_6s_22_1_1_1457                                                                                      |     60|
|2769  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__123      |      8|
|2770  |    mul_16s_6s_22_1_1_U236                                               |hls_sparse_mul_16s_6s_22_1_1_1458                                                                                      |     58|
|2771  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__72       |      8|
|2772  |    mul_16s_6s_22_1_1_U237                                               |hls_sparse_mul_16s_6s_22_1_1_1459                                                                                      |     50|
|2773  |    mul_16s_6s_22_1_1_U238                                               |hls_sparse_mul_16s_6s_22_1_1_1460                                                                                      |     48|
|2774  |    mul_16s_6s_22_1_1_U239                                               |hls_sparse_mul_16s_6s_22_1_1_1461                                                                                      |     59|
|2775  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__139      |      8|
|2776  |    mul_16s_6s_22_1_1_U24                                                |hls_sparse_mul_16s_6s_22_1_1_1462                                                                                      |     19|
|2777  |    mul_16s_6s_22_1_1_U240                                               |hls_sparse_mul_16s_6s_22_1_1_1463                                                                                      |     49|
|2778  |    mul_16s_6s_22_1_1_U241                                               |hls_sparse_mul_16s_6s_22_1_1_1464                                                                                      |     30|
|2779  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__138      |      8|
|2780  |    mul_16s_6s_22_1_1_U242                                               |hls_sparse_mul_16s_6s_22_1_1_1465                                                                                      |     48|
|2781  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__39       |      8|
|2782  |    mul_16s_6s_22_1_1_U243                                               |hls_sparse_mul_16s_6s_22_1_1_1466                                                                                      |     30|
|2783  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__18       |      8|
|2784  |    mul_16s_6s_22_1_1_U244                                               |hls_sparse_mul_16s_6s_22_1_1_1467                                                                                      |     51|
|2785  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__14       |      8|
|2786  |    mul_16s_6s_22_1_1_U245                                               |hls_sparse_mul_16s_6s_22_1_1_1468                                                                                      |     48|
|2787  |    mul_16s_6s_22_1_1_U246                                               |hls_sparse_mul_16s_6s_22_1_1_1469                                                                                      |     47|
|2788  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__95       |      8|
|2789  |    mul_16s_6s_22_1_1_U247                                               |hls_sparse_mul_16s_6s_22_1_1_1470                                                                                      |     57|
|2790  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__76       |      8|
|2791  |    mul_16s_6s_22_1_1_U248                                               |hls_sparse_mul_16s_6s_22_1_1_1471                                                                                      |     30|
|2792  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__51       |      8|
|2793  |    mul_16s_6s_22_1_1_U249                                               |hls_sparse_mul_16s_6s_22_1_1_1472                                                                                      |     30|
|2794  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__129      |      8|
|2795  |    mul_16s_6s_22_1_1_U25                                                |hls_sparse_mul_16s_6s_22_1_1_1473                                                                                      |     19|
|2796  |    mul_16s_6s_22_1_1_U26                                                |hls_sparse_mul_16s_6s_22_1_1_1474                                                                                      |     19|
|2797  |    mul_16s_6s_22_1_1_U27                                                |hls_sparse_mul_16s_6s_22_1_1_1475                                                                                      |     19|
|2798  |    mul_16s_6s_22_1_1_U28                                                |hls_sparse_mul_16s_6s_22_1_1_1476                                                                                      |     19|
|2799  |    mul_16s_6s_22_1_1_U29                                                |hls_sparse_mul_16s_6s_22_1_1_1477                                                                                      |     19|
|2800  |    mul_16s_6s_22_1_1_U30                                                |hls_sparse_mul_16s_6s_22_1_1_1478                                                                                      |     18|
|2801  |    mul_16s_6s_22_1_1_U31                                                |hls_sparse_mul_16s_6s_22_1_1_1479                                                                                      |     19|
|2802  |    mul_16s_6s_22_1_1_U32                                                |hls_sparse_mul_16s_6s_22_1_1_1480                                                                                      |     19|
|2803  |    mul_16s_6s_22_1_1_U33                                                |hls_sparse_mul_16s_6s_22_1_1_1481                                                                                      |     19|
|2804  |    mul_16s_6s_22_1_1_U34                                                |hls_sparse_mul_16s_6s_22_1_1_1482                                                                                      |     18|
|2805  |    mul_16s_6s_22_1_1_U35                                                |hls_sparse_mul_16s_6s_22_1_1_1483                                                                                      |     19|
|2806  |    mul_16s_6s_22_1_1_U36                                                |hls_sparse_mul_16s_6s_22_1_1_1484                                                                                      |     18|
|2807  |    mul_16s_6s_22_1_1_U37                                                |hls_sparse_mul_16s_6s_22_1_1_1485                                                                                      |     19|
|2808  |    mul_16s_6s_22_1_1_U38                                                |hls_sparse_mul_16s_6s_22_1_1_1486                                                                                      |     19|
|2809  |    mul_16s_6s_22_1_1_U39                                                |hls_sparse_mul_16s_6s_22_1_1_1487                                                                                      |     19|
|2810  |    mul_16s_6s_22_1_1_U40                                                |hls_sparse_mul_16s_6s_22_1_1_1488                                                                                      |     19|
|2811  |    mul_16s_6s_22_1_1_U41                                                |hls_sparse_mul_16s_6s_22_1_1_1489                                                                                      |     19|
|2812  |    mul_16s_6s_22_1_1_U42                                                |hls_sparse_mul_16s_6s_22_1_1_1490                                                                                      |     17|
|2813  |    mul_16s_6s_22_1_1_U43                                                |hls_sparse_mul_16s_6s_22_1_1_1491                                                                                      |     19|
|2814  |    mul_16s_6s_22_1_1_U44                                                |hls_sparse_mul_16s_6s_22_1_1_1492                                                                                      |     19|
|2815  |    mul_16s_6s_22_1_1_U45                                                |hls_sparse_mul_16s_6s_22_1_1_1493                                                                                      |     17|
|2816  |    mul_16s_6s_22_1_1_U46                                                |hls_sparse_mul_16s_6s_22_1_1_1494                                                                                      |     19|
|2817  |    mul_16s_6s_22_1_1_U47                                                |hls_sparse_mul_16s_6s_22_1_1_1495                                                                                      |     19|
|2818  |    mul_16s_6s_22_1_1_U48                                                |hls_sparse_mul_16s_6s_22_1_1_1496                                                                                      |     19|
|2819  |    mul_16s_6s_22_1_1_U49                                                |hls_sparse_mul_16s_6s_22_1_1_1497                                                                                      |     19|
|2820  |    mul_16s_6s_22_1_1_U50                                                |hls_sparse_mul_16s_6s_22_1_1_1498                                                                                      |     19|
|2821  |    mul_16s_6s_22_1_1_U51                                                |hls_sparse_mul_16s_6s_22_1_1_1499                                                                                      |     19|
|2822  |    mul_16s_6s_22_1_1_U52                                                |hls_sparse_mul_16s_6s_22_1_1_1500                                                                                      |     19|
|2823  |    mul_16s_6s_22_1_1_U53                                                |hls_sparse_mul_16s_6s_22_1_1_1501                                                                                      |     19|
|2824  |    mul_16s_6s_22_1_1_U54                                                |hls_sparse_mul_16s_6s_22_1_1_1502                                                                                      |     19|
|2825  |    mul_16s_6s_22_1_1_U55                                                |hls_sparse_mul_16s_6s_22_1_1_1503                                                                                      |     19|
|2826  |    mul_16s_6s_22_1_1_U56                                                |hls_sparse_mul_16s_6s_22_1_1_1504                                                                                      |     19|
|2827  |    mul_16s_6s_22_1_1_U57                                                |hls_sparse_mul_16s_6s_22_1_1_1505                                                                                      |     19|
|2828  |    mul_16s_6s_22_1_1_U58                                                |hls_sparse_mul_16s_6s_22_1_1_1506                                                                                      |     49|
|2829  |    mul_16s_6s_22_1_1_U59                                                |hls_sparse_mul_16s_6s_22_1_1_1507                                                                                      |     46|
|2830  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__77       |      8|
|2831  |    mul_16s_6s_22_1_1_U60                                                |hls_sparse_mul_16s_6s_22_1_1_1508                                                                                      |     60|
|2832  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__111      |      8|
|2833  |    mul_16s_6s_22_1_1_U61                                                |hls_sparse_mul_16s_6s_22_1_1_1509                                                                                      |     51|
|2834  |    mul_16s_6s_22_1_1_U62                                                |hls_sparse_mul_16s_6s_22_1_1_1510                                                                                      |     45|
|2835  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__15       |      8|
|2836  |    mul_16s_6s_22_1_1_U63                                                |hls_sparse_mul_16s_6s_22_1_1_1511                                                                                      |     44|
|2837  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__101      |      8|
|2838  |    mul_16s_6s_22_1_1_U64                                                |hls_sparse_mul_16s_6s_22_1_1_1512                                                                                      |     58|
|2839  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__126      |      8|
|2840  |    mul_16s_6s_22_1_1_U65                                                |hls_sparse_mul_16s_6s_22_1_1_1513                                                                                      |     50|
|2841  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel           |      8|
|2842  |    mul_16s_6s_22_1_1_U66                                                |hls_sparse_mul_16s_6s_22_1_1_1514                                                                                      |     46|
|2843  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__9        |      8|
|2844  |    mul_16s_6s_22_1_1_U67                                                |hls_sparse_mul_16s_6s_22_1_1_1515                                                                                      |     30|
|2845  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__75       |      8|
|2846  |    mul_16s_6s_22_1_1_U68                                                |hls_sparse_mul_16s_6s_22_1_1_1516                                                                                      |     36|
|2847  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__45       |      8|
|2848  |    mul_16s_6s_22_1_1_U69                                                |hls_sparse_mul_16s_6s_22_1_1_1517                                                                                      |     20|
|2849  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__118      |      8|
|2850  |    mul_16s_6s_22_1_1_U70                                                |hls_sparse_mul_16s_6s_22_1_1_1518                                                                                      |     55|
|2851  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__97       |      8|
|2852  |    mul_16s_6s_22_1_1_U71                                                |hls_sparse_mul_16s_6s_22_1_1_1519                                                                                      |     28|
|2853  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__6        |      8|
|2854  |    mul_16s_6s_22_1_1_U72                                                |hls_sparse_mul_16s_6s_22_1_1_1520                                                                                      |     20|
|2855  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__127      |      8|
|2856  |    mul_16s_6s_22_1_1_U73                                                |hls_sparse_mul_16s_6s_22_1_1_1521                                                                                      |     58|
|2857  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__41       |      8|
|2858  |    mul_16s_6s_22_1_1_U74                                                |hls_sparse_mul_16s_6s_22_1_1_1522                                                                                      |     37|
|2859  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__33       |      8|
|2860  |    mul_16s_6s_22_1_1_U75                                                |hls_sparse_mul_16s_6s_22_1_1_1523                                                                                      |     46|
|2861  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__2        |      8|
|2862  |    mul_16s_6s_22_1_1_U76                                                |hls_sparse_mul_16s_6s_22_1_1_1524                                                                                      |     51|
|2863  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__12       |      8|
|2864  |    mul_16s_6s_22_1_1_U77                                                |hls_sparse_mul_16s_6s_22_1_1_1525                                                                                      |     38|
|2865  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__109      |      8|
|2866  |    mul_16s_6s_22_1_1_U78                                                |hls_sparse_mul_16s_6s_22_1_1_1526                                                                                      |     22|
|2867  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__130      |      8|
|2868  |    mul_16s_6s_22_1_1_U79                                                |hls_sparse_mul_16s_6s_22_1_1_1527                                                                                      |     38|
|2869  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__71       |      8|
|2870  |    mul_16s_6s_22_1_1_U80                                                |hls_sparse_mul_16s_6s_22_1_1_1528                                                                                      |     45|
|2871  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__99       |      8|
|2872  |    mul_16s_6s_22_1_1_U81                                                |hls_sparse_mul_16s_6s_22_1_1_1529                                                                                      |     16|
|2873  |    mul_16s_6s_22_1_1_U82                                                |hls_sparse_mul_16s_6s_22_1_1_1530                                                                                      |     50|
|2874  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__152      |      8|
|2875  |    mul_16s_6s_22_1_1_U83                                                |hls_sparse_mul_16s_6s_22_1_1_1531                                                                                      |     44|
|2876  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__34       |      8|
|2877  |    mul_16s_6s_22_1_1_U84                                                |hls_sparse_mul_16s_6s_22_1_1_1532                                                                                      |     29|
|2878  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__132      |      8|
|2879  |    mul_16s_6s_22_1_1_U85                                                |hls_sparse_mul_16s_6s_22_1_1_1533                                                                                      |     39|
|2880  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__116      |      8|
|2881  |    mul_16s_6s_22_1_1_U86                                                |hls_sparse_mul_16s_6s_22_1_1_1534                                                                                      |     29|
|2882  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__48       |      8|
|2883  |    mul_16s_6s_22_1_1_U87                                                |hls_sparse_mul_16s_6s_22_1_1_1535                                                                                      |     30|
|2884  |    mul_16s_6s_22_1_1_U88                                                |hls_sparse_mul_16s_6s_22_1_1_1536                                                                                      |     38|
|2885  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__90       |      8|
|2886  |    mul_16s_6s_22_1_1_U89                                                |hls_sparse_mul_16s_6s_22_1_1_1537                                                                                      |     27|
|2887  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__30       |      8|
|2888  |    mul_16s_6s_22_1_1_U90                                                |hls_sparse_mul_16s_6s_22_1_1_1538                                                                                      |     55|
|2889  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__64       |      8|
|2890  |    mul_16s_6s_22_1_1_U91                                                |hls_sparse_mul_16s_6s_22_1_1_1539                                                                                      |     37|
|2891  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__104      |      8|
|2892  |    mul_16s_6s_22_1_1_U92                                                |hls_sparse_mul_16s_6s_22_1_1_1540                                                                                      |     45|
|2893  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__8        |      8|
|2894  |    mul_16s_6s_22_1_1_U93                                                |hls_sparse_mul_16s_6s_22_1_1_1541                                                                                      |     53|
|2895  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__78       |      8|
|2896  |    mul_16s_6s_22_1_1_U94                                                |hls_sparse_mul_16s_6s_22_1_1_1542                                                                                      |     36|
|2897  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__134      |      8|
|2898  |    mul_16s_6s_22_1_1_U95                                                |hls_sparse_mul_16s_6s_22_1_1_1543                                                                                      |     28|
|2899  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__145      |      8|
|2900  |    mul_16s_6s_22_1_1_U96                                                |hls_sparse_mul_16s_6s_22_1_1_1544                                                                                      |     16|
|2901  |    mul_16s_6s_22_1_1_U97                                                |hls_sparse_mul_16s_6s_22_1_1_1545                                                                                      |     55|
|2902  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__82       |      8|
|2903  |    mul_16s_6s_22_1_1_U98                                                |hls_sparse_mul_16s_6s_22_1_1_1546                                                                                      |     27|
|2904  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__110      |      8|
|2905  |    mul_16s_6s_22_1_1_U99                                                |hls_sparse_mul_16s_6s_22_1_1_1547                                                                                      |     44|
|2906  |      tmp_product                                                        |\sparse_conv_ap_fixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_1_U0/mul_16s_6s_22_1_1_U65/tmp_product_funnel__121      |      8|
|2907  |  sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_U0    |hls_sparse_sparse_conv_ap_ufixed_ap_ufixed_ap_uint_ap_fixed_ap_fixed_16_1_3_s                                          |  90306|
|2908  |    mul_7ns_6s_13_1_1_U1000                                              |hls_sparse_mul_7ns_6s_13_1_1                                                                                           |     55|
|2909  |    mul_7ns_6s_13_1_1_U1001                                              |hls_sparse_mul_7ns_6s_13_1_1_590                                                                                       |     57|
|2910  |    mul_7ns_6s_13_1_1_U1002                                              |hls_sparse_mul_7ns_6s_13_1_1_591                                                                                       |     57|
|2911  |    mul_7ns_6s_13_1_1_U1003                                              |hls_sparse_mul_7ns_6s_13_1_1_592                                                                                       |     62|
|2912  |    mul_7ns_6s_13_1_1_U1004                                              |hls_sparse_mul_7ns_6s_13_1_1_593                                                                                       |     62|
|2913  |    mul_7ns_6s_13_1_1_U1005                                              |hls_sparse_mul_7ns_6s_13_1_1_594                                                                                       |     55|
|2914  |    mul_7ns_6s_13_1_1_U1006                                              |hls_sparse_mul_7ns_6s_13_1_1_595                                                                                       |     55|
|2915  |    mul_7ns_6s_13_1_1_U1007                                              |hls_sparse_mul_7ns_6s_13_1_1_596                                                                                       |     57|
|2916  |    mul_7ns_6s_13_1_1_U1008                                              |hls_sparse_mul_7ns_6s_13_1_1_597                                                                                       |     57|
|2917  |    mul_7ns_6s_13_1_1_U1009                                              |hls_sparse_mul_7ns_6s_13_1_1_598                                                                                       |     63|
|2918  |    mul_7ns_6s_13_1_1_U1010                                              |hls_sparse_mul_7ns_6s_13_1_1_599                                                                                       |     63|
|2919  |    mul_7ns_6s_13_1_1_U1011                                              |hls_sparse_mul_7ns_6s_13_1_1_600                                                                                       |     55|
|2920  |    mul_7ns_6s_13_1_1_U1012                                              |hls_sparse_mul_7ns_6s_13_1_1_601                                                                                       |     55|
|2921  |    mul_7ns_6s_13_1_1_U1013                                              |hls_sparse_mul_7ns_6s_13_1_1_602                                                                                       |     60|
|2922  |    mul_7ns_6s_13_1_1_U1014                                              |hls_sparse_mul_7ns_6s_13_1_1_603                                                                                       |     57|
|2923  |    mul_7ns_6s_13_1_1_U1015                                              |hls_sparse_mul_7ns_6s_13_1_1_604                                                                                       |     60|
|2924  |    mul_7ns_6s_13_1_1_U1016                                              |hls_sparse_mul_7ns_6s_13_1_1_605                                                                                       |     62|
|2925  |    mul_7ns_6s_13_1_1_U1017                                              |hls_sparse_mul_7ns_6s_13_1_1_606                                                                                       |     56|
|2926  |    mul_7ns_6s_13_1_1_U1018                                              |hls_sparse_mul_7ns_6s_13_1_1_607                                                                                       |     55|
|2927  |    mul_7ns_6s_13_1_1_U1019                                              |hls_sparse_mul_7ns_6s_13_1_1_608                                                                                       |     57|
|2928  |    mul_7ns_6s_13_1_1_U1020                                              |hls_sparse_mul_7ns_6s_13_1_1_609                                                                                       |     57|
|2929  |    mul_7ns_6s_13_1_1_U1021                                              |hls_sparse_mul_7ns_6s_13_1_1_610                                                                                       |     62|
|2930  |    mul_7ns_6s_13_1_1_U1022                                              |hls_sparse_mul_7ns_6s_13_1_1_611                                                                                       |     62|
|2931  |    mul_7ns_6s_13_1_1_U1023                                              |hls_sparse_mul_7ns_6s_13_1_1_612                                                                                       |     55|
|2932  |    mul_7ns_6s_13_1_1_U1024                                              |hls_sparse_mul_7ns_6s_13_1_1_613                                                                                       |     55|
|2933  |    mul_7ns_6s_13_1_1_U1025                                              |hls_sparse_mul_7ns_6s_13_1_1_614                                                                                       |     57|
|2934  |    mul_7ns_6s_13_1_1_U1026                                              |hls_sparse_mul_7ns_6s_13_1_1_615                                                                                       |     57|
|2935  |    mul_7ns_6s_13_1_1_U1027                                              |hls_sparse_mul_7ns_6s_13_1_1_616                                                                                       |     63|
|2936  |    mul_7ns_6s_13_1_1_U1028                                              |hls_sparse_mul_7ns_6s_13_1_1_617                                                                                       |     62|
|2937  |    mul_7ns_6s_13_1_1_U1029                                              |hls_sparse_mul_7ns_6s_13_1_1_618                                                                                       |     55|
|2938  |    mul_7ns_6s_13_1_1_U1030                                              |hls_sparse_mul_7ns_6s_13_1_1_619                                                                                       |     55|
|2939  |    mul_7ns_6s_13_1_1_U1031                                              |hls_sparse_mul_7ns_6s_13_1_1_620                                                                                       |     57|
|2940  |    mul_7ns_6s_13_1_1_U1032                                              |hls_sparse_mul_7ns_6s_13_1_1_621                                                                                       |     57|
|2941  |    mul_7ns_6s_13_1_1_U1033                                              |hls_sparse_mul_7ns_6s_13_1_1_622                                                                                       |     62|
|2942  |    mul_7ns_6s_13_1_1_U1034                                              |hls_sparse_mul_7ns_6s_13_1_1_623                                                                                       |     62|
|2943  |    mul_7ns_6s_13_1_1_U1035                                              |hls_sparse_mul_7ns_6s_13_1_1_624                                                                                       |     55|
|2944  |    mul_7ns_6s_13_1_1_U1036                                              |hls_sparse_mul_7ns_6s_13_1_1_625                                                                                       |     55|
|2945  |    mul_7ns_6s_13_1_1_U1037                                              |hls_sparse_mul_7ns_6s_13_1_1_626                                                                                       |     60|
|2946  |    mul_7ns_6s_13_1_1_U1038                                              |hls_sparse_mul_7ns_6s_13_1_1_627                                                                                       |     59|
|2947  |    mul_7ns_6s_13_1_1_U1039                                              |hls_sparse_mul_7ns_6s_13_1_1_628                                                                                       |     64|
|2948  |    mul_7ns_6s_13_1_1_U1040                                              |hls_sparse_mul_7ns_6s_13_1_1_629                                                                                       |     62|
|2949  |    mul_7ns_6s_13_1_1_U1041                                              |hls_sparse_mul_7ns_6s_13_1_1_630                                                                                       |     53|
|2950  |    mul_7ns_6s_13_1_1_U1042                                              |hls_sparse_mul_7ns_6s_13_1_1_631                                                                                       |     55|
|2951  |    mul_7ns_6s_13_1_1_U1043                                              |hls_sparse_mul_7ns_6s_13_1_1_632                                                                                       |     57|
|2952  |    mul_7ns_6s_13_1_1_U1044                                              |hls_sparse_mul_7ns_6s_13_1_1_633                                                                                       |     57|
|2953  |    mul_7ns_6s_13_1_1_U1045                                              |hls_sparse_mul_7ns_6s_13_1_1_634                                                                                       |     61|
|2954  |    mul_7ns_6s_13_1_1_U1046                                              |hls_sparse_mul_7ns_6s_13_1_1_635                                                                                       |     61|
|2955  |    mul_7ns_6s_13_1_1_U1047                                              |hls_sparse_mul_7ns_6s_13_1_1_636                                                                                       |     55|
|2956  |    mul_7ns_6s_13_1_1_U1048                                              |hls_sparse_mul_7ns_6s_13_1_1_637                                                                                       |     55|
|2957  |    mul_7ns_6s_13_1_1_U1049                                              |hls_sparse_mul_7ns_6s_13_1_1_638                                                                                       |     55|
|2958  |    mul_7ns_6s_13_1_1_U1050                                              |hls_sparse_mul_7ns_6s_13_1_1_639                                                                                       |     63|
|2959  |    mul_7ns_6s_13_1_1_U1051                                              |hls_sparse_mul_7ns_6s_13_1_1_640                                                                                       |     61|
|2960  |    mul_7ns_6s_13_1_1_U1052                                              |hls_sparse_mul_7ns_6s_13_1_1_641                                                                                       |     61|
|2961  |    mul_7ns_6s_13_1_1_U1053                                              |hls_sparse_mul_7ns_6s_13_1_1_642                                                                                       |     55|
|2962  |    mul_7ns_6s_13_1_1_U1054                                              |hls_sparse_mul_7ns_6s_13_1_1_643                                                                                       |     57|
|2963  |    mul_7ns_6s_13_1_1_U1055                                              |hls_sparse_mul_7ns_6s_13_1_1_644                                                                                       |     60|
|2964  |    mul_7ns_6s_13_1_1_U1056                                              |hls_sparse_mul_7ns_6s_13_1_1_645                                                                                       |     60|
|2965  |    mul_7ns_6s_13_1_1_U1057                                              |hls_sparse_mul_7ns_6s_13_1_1_646                                                                                       |     64|
|2966  |    mul_7ns_6s_13_1_1_U1058                                              |hls_sparse_mul_7ns_6s_13_1_1_647                                                                                       |     64|
|2967  |    mul_7ns_6s_13_1_1_U1059                                              |hls_sparse_mul_7ns_6s_13_1_1_648                                                                                       |     53|
|2968  |    mul_7ns_6s_13_1_1_U1060                                              |hls_sparse_mul_7ns_6s_13_1_1_649                                                                                       |     56|
|2969  |    mul_7ns_6s_13_1_1_U1061                                              |hls_sparse_mul_7ns_6s_13_1_1_650                                                                                       |     57|
|2970  |    mul_7ns_6s_13_1_1_U1062                                              |hls_sparse_mul_7ns_6s_13_1_1_651                                                                                       |     57|
|2971  |    mul_7ns_6s_13_1_1_U1063                                              |hls_sparse_mul_7ns_6s_13_1_1_652                                                                                       |     62|
|2972  |    mul_7ns_6s_13_1_1_U1064                                              |hls_sparse_mul_7ns_6s_13_1_1_653                                                                                       |     62|
|2973  |    mul_7ns_6s_13_1_1_U1065                                              |hls_sparse_mul_7ns_6s_13_1_1_654                                                                                       |     55|
|2974  |    mul_7ns_6s_13_1_1_U1066                                              |hls_sparse_mul_7ns_6s_13_1_1_655                                                                                       |     55|
|2975  |    mul_7ns_6s_13_1_1_U1067                                              |hls_sparse_mul_7ns_6s_13_1_1_656                                                                                       |     57|
|2976  |    mul_7ns_6s_13_1_1_U1068                                              |hls_sparse_mul_7ns_6s_13_1_1_657                                                                                       |     65|
|2977  |    mul_7ns_6s_13_1_1_U1069                                              |hls_sparse_mul_7ns_6s_13_1_1_658                                                                                       |     56|
|2978  |    mul_7ns_6s_13_1_1_U1070                                              |hls_sparse_mul_7ns_6s_13_1_1_659                                                                                       |     59|
|2979  |    mul_7ns_6s_13_1_1_U1071                                              |hls_sparse_mul_7ns_6s_13_1_1_660                                                                                       |     62|
|2980  |    mul_7ns_6s_13_1_1_U1072                                              |hls_sparse_mul_7ns_6s_13_1_1_661                                                                                       |     55|
|2981  |    mul_7ns_6s_13_1_1_U1073                                              |hls_sparse_mul_7ns_6s_13_1_1_662                                                                                       |     66|
|2982  |    mul_7ns_6s_13_1_1_U1074                                              |hls_sparse_mul_7ns_6s_13_1_1_663                                                                                       |     63|
|2983  |    mul_7ns_6s_13_1_1_U1075                                              |hls_sparse_mul_7ns_6s_13_1_1_664                                                                                       |     52|
|2984  |    mul_7ns_6s_13_1_1_U1076                                              |hls_sparse_mul_7ns_6s_13_1_1_665                                                                                       |     66|
|2985  |    mul_7ns_6s_13_1_1_U1077                                              |hls_sparse_mul_7ns_6s_13_1_1_666                                                                                       |     63|
|2986  |    mul_7ns_6s_13_1_1_U1078                                              |hls_sparse_mul_7ns_6s_13_1_1_667                                                                                       |     53|
|2987  |    mul_7ns_6s_13_1_1_U1079                                              |hls_sparse_mul_7ns_6s_13_1_1_668                                                                                       |     60|
|2988  |    mul_7ns_6s_13_1_1_U1080                                              |hls_sparse_mul_7ns_6s_13_1_1_669                                                                                       |     64|
|2989  |    mul_7ns_6s_13_1_1_U1081                                              |hls_sparse_mul_7ns_6s_13_1_1_670                                                                                       |     53|
|2990  |    mul_7ns_6s_13_1_1_U1082                                              |hls_sparse_mul_7ns_6s_13_1_1_671                                                                                       |     57|
|2991  |    mul_7ns_6s_13_1_1_U1083                                              |hls_sparse_mul_7ns_6s_13_1_1_672                                                                                       |     62|
|2992  |    mul_7ns_6s_13_1_1_U1084                                              |hls_sparse_mul_7ns_6s_13_1_1_673                                                                                       |     55|
|2993  |    mul_7ns_6s_13_1_1_U1085                                              |hls_sparse_mul_7ns_6s_13_1_1_674                                                                                       |     57|
|2994  |    mul_7ns_6s_13_1_1_U1086                                              |hls_sparse_mul_7ns_6s_13_1_1_675                                                                                       |     63|
|2995  |    mul_7ns_6s_13_1_1_U1087                                              |hls_sparse_mul_7ns_6s_13_1_1_676                                                                                       |     55|
|2996  |    mul_7ns_6s_13_1_1_U1088                                              |hls_sparse_mul_7ns_6s_13_1_1_677                                                                                       |     57|
|2997  |    mul_7ns_6s_13_1_1_U1089                                              |hls_sparse_mul_7ns_6s_13_1_1_678                                                                                       |     62|
|2998  |    mul_7ns_6s_13_1_1_U1090                                              |hls_sparse_mul_7ns_6s_13_1_1_679                                                                                       |     55|
|2999  |    mul_7ns_6s_13_1_1_U1091                                              |hls_sparse_mul_7ns_6s_13_1_1_680                                                                                       |     60|
|3000  |    mul_7ns_6s_13_1_1_U1092                                              |hls_sparse_mul_7ns_6s_13_1_1_681                                                                                       |     62|
|3001  |    mul_7ns_6s_13_1_1_U1093                                              |hls_sparse_mul_7ns_6s_13_1_1_682                                                                                       |     55|
|3002  |    mul_7ns_6s_13_1_1_U1094                                              |hls_sparse_mul_7ns_6s_13_1_1_683                                                                                       |     57|
|3003  |    mul_7ns_6s_13_1_1_U1095                                              |hls_sparse_mul_7ns_6s_13_1_1_684                                                                                       |     62|
|3004  |    mul_7ns_6s_13_1_1_U1096                                              |hls_sparse_mul_7ns_6s_13_1_1_685                                                                                       |     57|
|3005  |    mul_7ns_6s_13_1_1_U1097                                              |hls_sparse_mul_7ns_6s_13_1_1_686                                                                                       |     57|
|3006  |    mul_7ns_6s_13_1_1_U1098                                              |hls_sparse_mul_7ns_6s_13_1_1_687                                                                                       |     62|
|3007  |    mul_7ns_6s_13_1_1_U1099                                              |hls_sparse_mul_7ns_6s_13_1_1_688                                                                                       |     55|
|3008  |    mul_7ns_6s_13_1_1_U1100                                              |hls_sparse_mul_7ns_6s_13_1_1_689                                                                                       |     57|
|3009  |    mul_7ns_6s_13_1_1_U1101                                              |hls_sparse_mul_7ns_6s_13_1_1_690                                                                                       |     63|
|3010  |    mul_7ns_6s_13_1_1_U1102                                              |hls_sparse_mul_7ns_6s_13_1_1_691                                                                                       |     55|
|3011  |    mul_7ns_6s_13_1_1_U1103                                              |hls_sparse_mul_7ns_6s_13_1_1_692                                                                                       |     57|
|3012  |    mul_7ns_6s_13_1_1_U1104                                              |hls_sparse_mul_7ns_6s_13_1_1_693                                                                                       |     62|
|3013  |    mul_7ns_6s_13_1_1_U1105                                              |hls_sparse_mul_7ns_6s_13_1_1_694                                                                                       |     55|
|3014  |    mul_7ns_6s_13_1_1_U1106                                              |hls_sparse_mul_7ns_6s_13_1_1_695                                                                                       |     66|
|3015  |    mul_7ns_6s_13_1_1_U1107                                              |hls_sparse_mul_7ns_6s_13_1_1_696                                                                                       |     63|
|3016  |    mul_7ns_6s_13_1_1_U1108                                              |hls_sparse_mul_7ns_6s_13_1_1_697                                                                                       |     53|
|3017  |    mul_7ns_6s_13_1_1_U1109                                              |hls_sparse_mul_7ns_6s_13_1_1_698                                                                                       |     57|
|3018  |    mul_7ns_6s_13_1_1_U1110                                              |hls_sparse_mul_7ns_6s_13_1_1_699                                                                                       |     61|
|3019  |    mul_7ns_6s_13_1_1_U1111                                              |hls_sparse_mul_7ns_6s_13_1_1_700                                                                                       |     56|
|3020  |    mul_7ns_6s_13_1_1_U1112                                              |hls_sparse_mul_7ns_6s_13_1_1_701                                                                                       |     57|
|3021  |    mul_7ns_6s_13_1_1_U1113                                              |hls_sparse_mul_7ns_6s_13_1_1_702                                                                                       |     61|
|3022  |    mul_7ns_6s_13_1_1_U1114                                              |hls_sparse_mul_7ns_6s_13_1_1_703                                                                                       |     55|
|3023  |    mul_7ns_6s_13_1_1_U395                                               |hls_sparse_mul_7ns_6s_13_1_1_704                                                                                       |     49|
|3024  |    mul_7ns_6s_13_1_1_U396                                               |hls_sparse_mul_7ns_6s_13_1_1_705                                                                                       |     29|
|3025  |    mul_7ns_6s_13_1_1_U397                                               |hls_sparse_mul_7ns_6s_13_1_1_706                                                                                       |     47|
|3026  |    mul_7ns_6s_13_1_1_U398                                               |hls_sparse_mul_7ns_6s_13_1_1_707                                                                                       |     38|
|3027  |    mul_7ns_6s_13_1_1_U399                                               |hls_sparse_mul_7ns_6s_13_1_1_708                                                                                       |     57|
|3028  |    mul_7ns_6s_13_1_1_U400                                               |hls_sparse_mul_7ns_6s_13_1_1_709                                                                                       |     30|
|3029  |    mul_7ns_6s_13_1_1_U401                                               |hls_sparse_mul_7ns_6s_13_1_1_710                                                                                       |     49|
|3030  |    mul_7ns_6s_13_1_1_U402                                               |hls_sparse_mul_7ns_6s_13_1_1_711                                                                                       |     26|
|3031  |    mul_7ns_6s_13_1_1_U403                                               |hls_sparse_mul_7ns_6s_13_1_1_712                                                                                       |     49|
|3032  |    mul_7ns_6s_13_1_1_U404                                               |hls_sparse_mul_7ns_6s_13_1_1_713                                                                                       |     24|
|3033  |    mul_7ns_6s_13_1_1_U405                                               |hls_sparse_mul_7ns_6s_13_1_1_714                                                                                       |     44|
|3034  |    mul_7ns_6s_13_1_1_U406                                               |hls_sparse_mul_7ns_6s_13_1_1_715                                                                                       |     20|
|3035  |    mul_7ns_6s_13_1_1_U407                                               |hls_sparse_mul_7ns_6s_13_1_1_716                                                                                       |     49|
|3036  |    mul_7ns_6s_13_1_1_U408                                               |hls_sparse_mul_7ns_6s_13_1_1_717                                                                                       |     47|
|3037  |    mul_7ns_6s_13_1_1_U409                                               |hls_sparse_mul_7ns_6s_13_1_1_718                                                                                       |     53|
|3038  |    mul_7ns_6s_13_1_1_U410                                               |hls_sparse_mul_7ns_6s_13_1_1_719                                                                                       |     33|
|3039  |    mul_7ns_6s_13_1_1_U411                                               |hls_sparse_mul_7ns_6s_13_1_1_720                                                                                       |     52|
|3040  |    mul_7ns_6s_13_1_1_U412                                               |hls_sparse_mul_7ns_6s_13_1_1_721                                                                                       |     48|
|3041  |    mul_7ns_6s_13_1_1_U413                                               |hls_sparse_mul_7ns_6s_13_1_1_722                                                                                       |     48|
|3042  |    mul_7ns_6s_13_1_1_U414                                               |hls_sparse_mul_7ns_6s_13_1_1_723                                                                                       |     31|
|3043  |    mul_7ns_6s_13_1_1_U415                                               |hls_sparse_mul_7ns_6s_13_1_1_724                                                                                       |     43|
|3044  |    mul_7ns_6s_13_1_1_U416                                               |hls_sparse_mul_7ns_6s_13_1_1_725                                                                                       |     38|
|3045  |    mul_7ns_6s_13_1_1_U417                                               |hls_sparse_mul_7ns_6s_13_1_1_726                                                                                       |     44|
|3046  |    mul_7ns_6s_13_1_1_U418                                               |hls_sparse_mul_7ns_6s_13_1_1_727                                                                                       |     20|
|3047  |    mul_7ns_6s_13_1_1_U419                                               |hls_sparse_mul_7ns_6s_13_1_1_728                                                                                       |     27|
|3048  |    mul_7ns_6s_13_1_1_U420                                               |hls_sparse_mul_7ns_6s_13_1_1_729                                                                                       |     46|
|3049  |    mul_7ns_6s_13_1_1_U421                                               |hls_sparse_mul_7ns_6s_13_1_1_730                                                                                       |     27|
|3050  |    mul_7ns_6s_13_1_1_U422                                               |hls_sparse_mul_7ns_6s_13_1_1_731                                                                                       |     32|
|3051  |    mul_7ns_6s_13_1_1_U423                                               |hls_sparse_mul_7ns_6s_13_1_1_732                                                                                       |     40|
|3052  |    mul_7ns_6s_13_1_1_U424                                               |hls_sparse_mul_7ns_6s_13_1_1_733                                                                                       |     32|
|3053  |    mul_7ns_6s_13_1_1_U425                                               |hls_sparse_mul_7ns_6s_13_1_1_734                                                                                       |     24|
|3054  |    mul_7ns_6s_13_1_1_U426                                               |hls_sparse_mul_7ns_6s_13_1_1_735                                                                                       |     40|
|3055  |    mul_7ns_6s_13_1_1_U427                                               |hls_sparse_mul_7ns_6s_13_1_1_736                                                                                       |     21|
|3056  |    mul_7ns_6s_13_1_1_U428                                               |hls_sparse_mul_7ns_6s_13_1_1_737                                                                                       |     32|
|3057  |    mul_7ns_6s_13_1_1_U429                                               |hls_sparse_mul_7ns_6s_13_1_1_738                                                                                       |     47|
|3058  |    mul_7ns_6s_13_1_1_U430                                               |hls_sparse_mul_7ns_6s_13_1_1_739                                                                                       |     30|
|3059  |    mul_7ns_6s_13_1_1_U431                                               |hls_sparse_mul_7ns_6s_13_1_1_740                                                                                       |     32|
|3060  |    mul_7ns_6s_13_1_1_U432                                               |hls_sparse_mul_7ns_6s_13_1_1_741                                                                                       |     49|
|3061  |    mul_7ns_6s_13_1_1_U433                                               |hls_sparse_mul_7ns_6s_13_1_1_742                                                                                       |     32|
|3062  |    mul_7ns_6s_13_1_1_U434                                               |hls_sparse_mul_7ns_6s_13_1_1_743                                                                                       |     24|
|3063  |    mul_7ns_6s_13_1_1_U435                                               |hls_sparse_mul_7ns_6s_13_1_1_744                                                                                       |     37|
|3064  |    mul_7ns_6s_13_1_1_U436                                               |hls_sparse_mul_7ns_6s_13_1_1_745                                                                                       |     25|
|3065  |    mul_7ns_6s_13_1_1_U437                                               |hls_sparse_mul_7ns_6s_13_1_1_746                                                                                       |     30|
|3066  |    mul_7ns_6s_13_1_1_U438                                               |hls_sparse_mul_7ns_6s_13_1_1_747                                                                                       |     30|
|3067  |    mul_7ns_6s_13_1_1_U439                                               |hls_sparse_mul_7ns_6s_13_1_1_748                                                                                       |     31|
|3068  |    mul_7ns_6s_13_1_1_U440                                               |hls_sparse_mul_7ns_6s_13_1_1_749                                                                                       |     32|
|3069  |    mul_7ns_6s_13_1_1_U441                                               |hls_sparse_mul_7ns_6s_13_1_1_750                                                                                       |     32|
|3070  |    mul_7ns_6s_13_1_1_U442                                               |hls_sparse_mul_7ns_6s_13_1_1_751                                                                                       |     26|
|3071  |    mul_7ns_6s_13_1_1_U443                                               |hls_sparse_mul_7ns_6s_13_1_1_752                                                                                       |     21|
|3072  |    mul_7ns_6s_13_1_1_U444                                               |hls_sparse_mul_7ns_6s_13_1_1_753                                                                                       |     21|
|3073  |    mul_7ns_6s_13_1_1_U445                                               |hls_sparse_mul_7ns_6s_13_1_1_754                                                                                       |     21|
|3074  |    mul_7ns_6s_13_1_1_U446                                               |hls_sparse_mul_7ns_6s_13_1_1_755                                                                                       |     47|
|3075  |    mul_7ns_6s_13_1_1_U447                                               |hls_sparse_mul_7ns_6s_13_1_1_756                                                                                       |     47|
|3076  |    mul_7ns_6s_13_1_1_U448                                               |hls_sparse_mul_7ns_6s_13_1_1_757                                                                                       |     46|
|3077  |    mul_7ns_6s_13_1_1_U449                                               |hls_sparse_mul_7ns_6s_13_1_1_758                                                                                       |     48|
|3078  |    mul_7ns_6s_13_1_1_U450                                               |hls_sparse_mul_7ns_6s_13_1_1_759                                                                                       |     48|
|3079  |    mul_7ns_6s_13_1_1_U451                                               |hls_sparse_mul_7ns_6s_13_1_1_760                                                                                       |     35|
|3080  |    mul_7ns_6s_13_1_1_U452                                               |hls_sparse_mul_7ns_6s_13_1_1_761                                                                                       |     45|
|3081  |    mul_7ns_6s_13_1_1_U453                                               |hls_sparse_mul_7ns_6s_13_1_1_762                                                                                       |     45|
|3082  |    mul_7ns_6s_13_1_1_U454                                               |hls_sparse_mul_7ns_6s_13_1_1_763                                                                                       |     21|
|3083  |    mul_7ns_6s_13_1_1_U455                                               |hls_sparse_mul_7ns_6s_13_1_1_764                                                                                       |     31|
|3084  |    mul_7ns_6s_13_1_1_U456                                               |hls_sparse_mul_7ns_6s_13_1_1_765                                                                                       |     27|
|3085  |    mul_7ns_6s_13_1_1_U457                                               |hls_sparse_mul_7ns_6s_13_1_1_766                                                                                       |     31|
|3086  |    mul_7ns_6s_13_1_1_U458                                               |hls_sparse_mul_7ns_6s_13_1_1_767                                                                                       |     32|
|3087  |    mul_7ns_6s_13_1_1_U459                                               |hls_sparse_mul_7ns_6s_13_1_1_768                                                                                       |     32|
|3088  |    mul_7ns_6s_13_1_1_U460                                               |hls_sparse_mul_7ns_6s_13_1_1_769                                                                                       |     34|
|3089  |    mul_7ns_6s_13_1_1_U461                                               |hls_sparse_mul_7ns_6s_13_1_1_770                                                                                       |     24|
|3090  |    mul_7ns_6s_13_1_1_U462                                               |hls_sparse_mul_7ns_6s_13_1_1_771                                                                                       |     25|
|3091  |    mul_7ns_6s_13_1_1_U463                                               |hls_sparse_mul_7ns_6s_13_1_1_772                                                                                       |     20|
|3092  |    mul_7ns_6s_13_1_1_U464                                               |hls_sparse_mul_7ns_6s_13_1_1_773                                                                                       |     32|
|3093  |    mul_7ns_6s_13_1_1_U465                                               |hls_sparse_mul_7ns_6s_13_1_1_774                                                                                       |     31|
|3094  |    mul_7ns_6s_13_1_1_U466                                               |hls_sparse_mul_7ns_6s_13_1_1_775                                                                                       |     43|
|3095  |    mul_7ns_6s_13_1_1_U467                                               |hls_sparse_mul_7ns_6s_13_1_1_776                                                                                       |     32|
|3096  |    mul_7ns_6s_13_1_1_U468                                               |hls_sparse_mul_7ns_6s_13_1_1_777                                                                                       |     34|
|3097  |    mul_7ns_6s_13_1_1_U469                                               |hls_sparse_mul_7ns_6s_13_1_1_778                                                                                       |     40|
|3098  |    mul_7ns_6s_13_1_1_U470                                               |hls_sparse_mul_7ns_6s_13_1_1_779                                                                                       |     25|
|3099  |    mul_7ns_6s_13_1_1_U471                                               |hls_sparse_mul_7ns_6s_13_1_1_780                                                                                       |     23|
|3100  |    mul_7ns_6s_13_1_1_U472                                               |hls_sparse_mul_7ns_6s_13_1_1_781                                                                                       |     23|
|3101  |    mul_7ns_6s_13_1_1_U473                                               |hls_sparse_mul_7ns_6s_13_1_1_782                                                                                       |     30|
|3102  |    mul_7ns_6s_13_1_1_U474                                               |hls_sparse_mul_7ns_6s_13_1_1_783                                                                                       |     31|
|3103  |    mul_7ns_6s_13_1_1_U475                                               |hls_sparse_mul_7ns_6s_13_1_1_784                                                                                       |     30|
|3104  |    mul_7ns_6s_13_1_1_U476                                               |hls_sparse_mul_7ns_6s_13_1_1_785                                                                                       |     31|
|3105  |    mul_7ns_6s_13_1_1_U477                                               |hls_sparse_mul_7ns_6s_13_1_1_786                                                                                       |     34|
|3106  |    mul_7ns_6s_13_1_1_U478                                               |hls_sparse_mul_7ns_6s_13_1_1_787                                                                                       |     32|
|3107  |    mul_7ns_6s_13_1_1_U479                                               |hls_sparse_mul_7ns_6s_13_1_1_788                                                                                       |     20|
|3108  |    mul_7ns_6s_13_1_1_U480                                               |hls_sparse_mul_7ns_6s_13_1_1_789                                                                                       |     24|
|3109  |    mul_7ns_6s_13_1_1_U481                                               |hls_sparse_mul_7ns_6s_13_1_1_790                                                                                       |     21|
|3110  |    mul_7ns_6s_13_1_1_U482                                               |hls_sparse_mul_7ns_6s_13_1_1_791                                                                                       |     31|
|3111  |    mul_7ns_6s_13_1_1_U483                                               |hls_sparse_mul_7ns_6s_13_1_1_792                                                                                       |     28|
|3112  |    mul_7ns_6s_13_1_1_U484                                               |hls_sparse_mul_7ns_6s_13_1_1_793                                                                                       |     44|
|3113  |    mul_7ns_6s_13_1_1_U485                                               |hls_sparse_mul_7ns_6s_13_1_1_794                                                                                       |     34|
|3114  |    mul_7ns_6s_13_1_1_U486                                               |hls_sparse_mul_7ns_6s_13_1_1_795                                                                                       |     32|
|3115  |    mul_7ns_6s_13_1_1_U487                                               |hls_sparse_mul_7ns_6s_13_1_1_796                                                                                       |     48|
|3116  |    mul_7ns_6s_13_1_1_U488                                               |hls_sparse_mul_7ns_6s_13_1_1_797                                                                                       |     20|
|3117  |    mul_7ns_6s_13_1_1_U489                                               |hls_sparse_mul_7ns_6s_13_1_1_798                                                                                       |     25|
|3118  |    mul_7ns_6s_13_1_1_U490                                               |hls_sparse_mul_7ns_6s_13_1_1_799                                                                                       |     39|
|3119  |    mul_7ns_6s_13_1_1_U491                                               |hls_sparse_mul_7ns_6s_13_1_1_800                                                                                       |     27|
|3120  |    mul_7ns_6s_13_1_1_U492                                               |hls_sparse_mul_7ns_6s_13_1_1_801                                                                                       |     27|
|3121  |    mul_7ns_6s_13_1_1_U493                                               |hls_sparse_mul_7ns_6s_13_1_1_802                                                                                       |     36|
|3122  |    mul_7ns_6s_13_1_1_U494                                               |hls_sparse_mul_7ns_6s_13_1_1_803                                                                                       |     32|
|3123  |    mul_7ns_6s_13_1_1_U495                                               |hls_sparse_mul_7ns_6s_13_1_1_804                                                                                       |     32|
|3124  |    mul_7ns_6s_13_1_1_U496                                               |hls_sparse_mul_7ns_6s_13_1_1_805                                                                                       |     46|
|3125  |    mul_7ns_6s_13_1_1_U497                                               |hls_sparse_mul_7ns_6s_13_1_1_806                                                                                       |     21|
|3126  |    mul_7ns_6s_13_1_1_U498                                               |hls_sparse_mul_7ns_6s_13_1_1_807                                                                                       |     21|
|3127  |    mul_7ns_6s_13_1_1_U499                                               |hls_sparse_mul_7ns_6s_13_1_1_808                                                                                       |     22|
|3128  |    mul_7ns_6s_13_1_1_U500                                               |hls_sparse_mul_7ns_6s_13_1_1_809                                                                                       |     48|
|3129  |    mul_7ns_6s_13_1_1_U501                                               |hls_sparse_mul_7ns_6s_13_1_1_810                                                                                       |     28|
|3130  |    mul_7ns_6s_13_1_1_U502                                               |hls_sparse_mul_7ns_6s_13_1_1_811                                                                                       |     34|
|3131  |    mul_7ns_6s_13_1_1_U503                                               |hls_sparse_mul_7ns_6s_13_1_1_812                                                                                       |     48|
|3132  |    mul_7ns_6s_13_1_1_U504                                               |hls_sparse_mul_7ns_6s_13_1_1_813                                                                                       |     32|
|3133  |    mul_7ns_6s_13_1_1_U505                                               |hls_sparse_mul_7ns_6s_13_1_1_814                                                                                       |     36|
|3134  |    mul_7ns_6s_13_1_1_U506                                               |hls_sparse_mul_7ns_6s_13_1_1_815                                                                                       |     35|
|3135  |    mul_7ns_6s_13_1_1_U507                                               |hls_sparse_mul_7ns_6s_13_1_1_816                                                                                       |     22|
|3136  |    mul_7ns_6s_13_1_1_U508                                               |hls_sparse_mul_7ns_6s_13_1_1_817                                                                                       |     20|
|3137  |    mul_7ns_6s_13_1_1_U509                                               |hls_sparse_mul_7ns_6s_13_1_1_818                                                                                       |     28|
|3138  |    mul_7ns_6s_13_1_1_U510                                               |hls_sparse_mul_7ns_6s_13_1_1_819                                                                                       |     46|
|3139  |    mul_7ns_6s_13_1_1_U511                                               |hls_sparse_mul_7ns_6s_13_1_1_820                                                                                       |     29|
|3140  |    mul_7ns_6s_13_1_1_U512                                               |hls_sparse_mul_7ns_6s_13_1_1_821                                                                                       |     32|
|3141  |    mul_7ns_6s_13_1_1_U513                                               |hls_sparse_mul_7ns_6s_13_1_1_822                                                                                       |     48|
|3142  |    mul_7ns_6s_13_1_1_U514                                               |hls_sparse_mul_7ns_6s_13_1_1_823                                                                                       |     32|
|3143  |    mul_7ns_6s_13_1_1_U515                                               |hls_sparse_mul_7ns_6s_13_1_1_824                                                                                       |     20|
|3144  |    mul_7ns_6s_13_1_1_U516                                               |hls_sparse_mul_7ns_6s_13_1_1_825                                                                                       |     39|
|3145  |    mul_7ns_6s_13_1_1_U517                                               |hls_sparse_mul_7ns_6s_13_1_1_826                                                                                       |     21|
|3146  |    mul_7ns_6s_13_1_1_U518                                               |hls_sparse_mul_7ns_6s_13_1_1_827                                                                                       |     29|
|3147  |    mul_7ns_6s_13_1_1_U519                                               |hls_sparse_mul_7ns_6s_13_1_1_828                                                                                       |     28|
|3148  |    mul_7ns_6s_13_1_1_U520                                               |hls_sparse_mul_7ns_6s_13_1_1_829                                                                                       |     31|
|3149  |    mul_7ns_6s_13_1_1_U521                                               |hls_sparse_mul_7ns_6s_13_1_1_830                                                                                       |     34|
|3150  |    mul_7ns_6s_13_1_1_U522                                               |hls_sparse_mul_7ns_6s_13_1_1_831                                                                                       |     32|
|3151  |    mul_7ns_6s_13_1_1_U523                                               |hls_sparse_mul_7ns_6s_13_1_1_832                                                                                       |     33|
|3152  |    mul_7ns_6s_13_1_1_U524                                               |hls_sparse_mul_7ns_6s_13_1_1_833                                                                                       |     21|
|3153  |    mul_7ns_6s_13_1_1_U525                                               |hls_sparse_mul_7ns_6s_13_1_1_834                                                                                       |     25|
|3154  |    mul_7ns_6s_13_1_1_U526                                               |hls_sparse_mul_7ns_6s_13_1_1_835                                                                                       |     20|
|3155  |    mul_7ns_6s_13_1_1_U527                                               |hls_sparse_mul_7ns_6s_13_1_1_836                                                                                       |     48|
|3156  |    mul_7ns_6s_13_1_1_U528                                               |hls_sparse_mul_7ns_6s_13_1_1_837                                                                                       |     27|
|3157  |    mul_7ns_6s_13_1_1_U529                                               |hls_sparse_mul_7ns_6s_13_1_1_838                                                                                       |     28|
|3158  |    mul_7ns_6s_13_1_1_U530                                               |hls_sparse_mul_7ns_6s_13_1_1_839                                                                                       |     48|
|3159  |    mul_7ns_6s_13_1_1_U531                                               |hls_sparse_mul_7ns_6s_13_1_1_840                                                                                       |     32|
|3160  |    mul_7ns_6s_13_1_1_U532                                               |hls_sparse_mul_7ns_6s_13_1_1_841                                                                                       |     32|
|3161  |    mul_7ns_6s_13_1_1_U533                                               |hls_sparse_mul_7ns_6s_13_1_1_842                                                                                       |     35|
|3162  |    mul_7ns_6s_13_1_1_U534                                               |hls_sparse_mul_7ns_6s_13_1_1_843                                                                                       |     24|
|3163  |    mul_7ns_6s_13_1_1_U535                                               |hls_sparse_mul_7ns_6s_13_1_1_844                                                                                       |     24|
|3164  |    mul_7ns_6s_13_1_1_U536                                               |hls_sparse_mul_7ns_6s_13_1_1_845                                                                                       |     34|
|3165  |    mul_7ns_6s_13_1_1_U537                                               |hls_sparse_mul_7ns_6s_13_1_1_846                                                                                       |     34|
|3166  |    mul_7ns_6s_13_1_1_U538                                               |hls_sparse_mul_7ns_6s_13_1_1_847                                                                                       |     34|
|3167  |    mul_7ns_6s_13_1_1_U539                                               |hls_sparse_mul_7ns_6s_13_1_1_848                                                                                       |     31|
|3168  |    mul_7ns_6s_13_1_1_U540                                               |hls_sparse_mul_7ns_6s_13_1_1_849                                                                                       |     32|
|3169  |    mul_7ns_6s_13_1_1_U541                                               |hls_sparse_mul_7ns_6s_13_1_1_850                                                                                       |     33|
|3170  |    mul_7ns_6s_13_1_1_U542                                               |hls_sparse_mul_7ns_6s_13_1_1_851                                                                                       |     24|
|3171  |    mul_7ns_6s_13_1_1_U543                                               |hls_sparse_mul_7ns_6s_13_1_1_852                                                                                       |     24|
|3172  |    mul_7ns_6s_13_1_1_U544                                               |hls_sparse_mul_7ns_6s_13_1_1_853                                                                                       |     20|
|3173  |    mul_7ns_6s_13_1_1_U545                                               |hls_sparse_mul_7ns_6s_13_1_1_854                                                                                       |     59|
|3174  |    mul_7ns_6s_13_1_1_U546                                               |hls_sparse_mul_7ns_6s_13_1_1_855                                                                                       |     58|
|3175  |    mul_7ns_6s_13_1_1_U547                                               |hls_sparse_mul_7ns_6s_13_1_1_856                                                                                       |     58|
|3176  |    mul_7ns_6s_13_1_1_U548                                               |hls_sparse_mul_7ns_6s_13_1_1_857                                                                                       |     62|
|3177  |    mul_7ns_6s_13_1_1_U549                                               |hls_sparse_mul_7ns_6s_13_1_1_858                                                                                       |     62|
|3178  |    mul_7ns_6s_13_1_1_U550                                               |hls_sparse_mul_7ns_6s_13_1_1_859                                                                                       |     62|
|3179  |    mul_7ns_6s_13_1_1_U551                                               |hls_sparse_mul_7ns_6s_13_1_1_860                                                                                       |     55|
|3180  |    mul_7ns_6s_13_1_1_U552                                               |hls_sparse_mul_7ns_6s_13_1_1_861                                                                                       |     55|
|3181  |    mul_7ns_6s_13_1_1_U553                                               |hls_sparse_mul_7ns_6s_13_1_1_862                                                                                       |     55|
|3182  |    mul_7ns_6s_13_1_1_U554                                               |hls_sparse_mul_7ns_6s_13_1_1_863                                                                                       |     58|
|3183  |    mul_7ns_6s_13_1_1_U555                                               |hls_sparse_mul_7ns_6s_13_1_1_864                                                                                       |     60|
|3184  |    mul_7ns_6s_13_1_1_U556                                               |hls_sparse_mul_7ns_6s_13_1_1_865                                                                                       |     57|
|3185  |    mul_7ns_6s_13_1_1_U557                                               |hls_sparse_mul_7ns_6s_13_1_1_866                                                                                       |     62|
|3186  |    mul_7ns_6s_13_1_1_U558                                               |hls_sparse_mul_7ns_6s_13_1_1_867                                                                                       |     64|
|3187  |    mul_7ns_6s_13_1_1_U559                                               |hls_sparse_mul_7ns_6s_13_1_1_868                                                                                       |     62|
|3188  |    mul_7ns_6s_13_1_1_U560                                               |hls_sparse_mul_7ns_6s_13_1_1_869                                                                                       |     55|
|3189  |    mul_7ns_6s_13_1_1_U561                                               |hls_sparse_mul_7ns_6s_13_1_1_870                                                                                       |     53|
|3190  |    mul_7ns_6s_13_1_1_U562                                               |hls_sparse_mul_7ns_6s_13_1_1_871                                                                                       |     55|
|3191  |    mul_7ns_6s_13_1_1_U563                                               |hls_sparse_mul_7ns_6s_13_1_1_872                                                                                       |     57|
|3192  |    mul_7ns_6s_13_1_1_U564                                               |hls_sparse_mul_7ns_6s_13_1_1_873                                                                                       |     57|
|3193  |    mul_7ns_6s_13_1_1_U565                                               |hls_sparse_mul_7ns_6s_13_1_1_874                                                                                       |     59|
|3194  |    mul_7ns_6s_13_1_1_U566                                               |hls_sparse_mul_7ns_6s_13_1_1_875                                                                                       |     62|
|3195  |    mul_7ns_6s_13_1_1_U567                                               |hls_sparse_mul_7ns_6s_13_1_1_876                                                                                       |     66|
|3196  |    mul_7ns_6s_13_1_1_U568                                               |hls_sparse_mul_7ns_6s_13_1_1_877                                                                                       |     62|
|3197  |    mul_7ns_6s_13_1_1_U569                                               |hls_sparse_mul_7ns_6s_13_1_1_878                                                                                       |     55|
|3198  |    mul_7ns_6s_13_1_1_U570                                               |hls_sparse_mul_7ns_6s_13_1_1_879                                                                                       |     55|
|3199  |    mul_7ns_6s_13_1_1_U571                                               |hls_sparse_mul_7ns_6s_13_1_1_880                                                                                       |     53|
|3200  |    mul_7ns_6s_13_1_1_U572                                               |hls_sparse_mul_7ns_6s_13_1_1_881                                                                                       |     55|
|3201  |    mul_7ns_6s_13_1_1_U573                                               |hls_sparse_mul_7ns_6s_13_1_1_882                                                                                       |     61|
|3202  |    mul_7ns_6s_13_1_1_U574                                               |hls_sparse_mul_7ns_6s_13_1_1_883                                                                                       |     56|
|3203  |    mul_7ns_6s_13_1_1_U575                                               |hls_sparse_mul_7ns_6s_13_1_1_884                                                                                       |     61|
|3204  |    mul_7ns_6s_13_1_1_U576                                               |hls_sparse_mul_7ns_6s_13_1_1_885                                                                                       |     61|
|3205  |    mul_7ns_6s_13_1_1_U577                                               |hls_sparse_mul_7ns_6s_13_1_1_886                                                                                       |     61|
|3206  |    mul_7ns_6s_13_1_1_U578                                               |hls_sparse_mul_7ns_6s_13_1_1_887                                                                                       |     58|
|3207  |    mul_7ns_6s_13_1_1_U579                                               |hls_sparse_mul_7ns_6s_13_1_1_888                                                                                       |     56|
|3208  |    mul_7ns_6s_13_1_1_U580                                               |hls_sparse_mul_7ns_6s_13_1_1_889                                                                                       |     53|
|3209  |    mul_7ns_6s_13_1_1_U581                                               |hls_sparse_mul_7ns_6s_13_1_1_890                                                                                       |     60|
|3210  |    mul_7ns_6s_13_1_1_U582                                               |hls_sparse_mul_7ns_6s_13_1_1_891                                                                                       |     57|
|3211  |    mul_7ns_6s_13_1_1_U583                                               |hls_sparse_mul_7ns_6s_13_1_1_892                                                                                       |     56|
|3212  |    mul_7ns_6s_13_1_1_U584                                               |hls_sparse_mul_7ns_6s_13_1_1_893                                                                                       |     64|
|3213  |    mul_7ns_6s_13_1_1_U585                                               |hls_sparse_mul_7ns_6s_13_1_1_894                                                                                       |     61|
|3214  |    mul_7ns_6s_13_1_1_U586                                               |hls_sparse_mul_7ns_6s_13_1_1_895                                                                                       |     61|
|3215  |    mul_7ns_6s_13_1_1_U587                                               |hls_sparse_mul_7ns_6s_13_1_1_896                                                                                       |     53|
|3216  |    mul_7ns_6s_13_1_1_U588                                               |hls_sparse_mul_7ns_6s_13_1_1_897                                                                                       |     55|
|3217  |    mul_7ns_6s_13_1_1_U589                                               |hls_sparse_mul_7ns_6s_13_1_1_898                                                                                       |     53|
|3218  |    mul_7ns_6s_13_1_1_U590                                               |hls_sparse_mul_7ns_6s_13_1_1_899                                                                                       |     57|
|3219  |    mul_7ns_6s_13_1_1_U591                                               |hls_sparse_mul_7ns_6s_13_1_1_900                                                                                       |     57|
|3220  |    mul_7ns_6s_13_1_1_U592                                               |hls_sparse_mul_7ns_6s_13_1_1_901                                                                                       |     57|
|3221  |    mul_7ns_6s_13_1_1_U593                                               |hls_sparse_mul_7ns_6s_13_1_1_902                                                                                       |     63|
|3222  |    mul_7ns_6s_13_1_1_U594                                               |hls_sparse_mul_7ns_6s_13_1_1_903                                                                                       |     63|
|3223  |    mul_7ns_6s_13_1_1_U595                                               |hls_sparse_mul_7ns_6s_13_1_1_904                                                                                       |     61|
|3224  |    mul_7ns_6s_13_1_1_U596                                               |hls_sparse_mul_7ns_6s_13_1_1_905                                                                                       |     55|
|3225  |    mul_7ns_6s_13_1_1_U597                                               |hls_sparse_mul_7ns_6s_13_1_1_906                                                                                       |     55|
|3226  |    mul_7ns_6s_13_1_1_U598                                               |hls_sparse_mul_7ns_6s_13_1_1_907                                                                                       |     55|
|3227  |    mul_7ns_6s_13_1_1_U599                                               |hls_sparse_mul_7ns_6s_13_1_1_908                                                                                       |     57|
|3228  |    mul_7ns_6s_13_1_1_U600                                               |hls_sparse_mul_7ns_6s_13_1_1_909                                                                                       |     57|
|3229  |    mul_7ns_6s_13_1_1_U601                                               |hls_sparse_mul_7ns_6s_13_1_1_910                                                                                       |     59|
|3230  |    mul_7ns_6s_13_1_1_U602                                               |hls_sparse_mul_7ns_6s_13_1_1_911                                                                                       |     62|
|3231  |    mul_7ns_6s_13_1_1_U603                                               |hls_sparse_mul_7ns_6s_13_1_1_912                                                                                       |     62|
|3232  |    mul_7ns_6s_13_1_1_U604                                               |hls_sparse_mul_7ns_6s_13_1_1_913                                                                                       |     64|
|3233  |    mul_7ns_6s_13_1_1_U605                                               |hls_sparse_mul_7ns_6s_13_1_1_914                                                                                       |     55|
|3234  |    mul_7ns_6s_13_1_1_U606                                               |hls_sparse_mul_7ns_6s_13_1_1_915                                                                                       |     55|
|3235  |    mul_7ns_6s_13_1_1_U607                                               |hls_sparse_mul_7ns_6s_13_1_1_916                                                                                       |     54|
|3236  |    mul_7ns_6s_13_1_1_U608                                               |hls_sparse_mul_7ns_6s_13_1_1_917                                                                                       |     57|
|3237  |    mul_7ns_6s_13_1_1_U609                                               |hls_sparse_mul_7ns_6s_13_1_1_918                                                                                       |     60|
|3238  |    mul_7ns_6s_13_1_1_U610                                               |hls_sparse_mul_7ns_6s_13_1_1_919                                                                                       |     57|
|3239  |    mul_7ns_6s_13_1_1_U611                                               |hls_sparse_mul_7ns_6s_13_1_1_920                                                                                       |     62|
|3240  |    mul_7ns_6s_13_1_1_U612                                               |hls_sparse_mul_7ns_6s_13_1_1_921                                                                                       |     64|
|3241  |    mul_7ns_6s_13_1_1_U613                                               |hls_sparse_mul_7ns_6s_13_1_1_922                                                                                       |     62|
|3242  |    mul_7ns_6s_13_1_1_U614                                               |hls_sparse_mul_7ns_6s_13_1_1_923                                                                                       |     55|
|3243  |    mul_7ns_6s_13_1_1_U615                                               |hls_sparse_mul_7ns_6s_13_1_1_924                                                                                       |     52|
|3244  |    mul_7ns_6s_13_1_1_U616                                               |hls_sparse_mul_7ns_6s_13_1_1_925                                                                                       |     55|
|3245  |    mul_7ns_6s_13_1_1_U617                                               |hls_sparse_mul_7ns_6s_13_1_1_926                                                                                       |     57|
|3246  |    mul_7ns_6s_13_1_1_U618                                               |hls_sparse_mul_7ns_6s_13_1_1_927                                                                                       |     57|
|3247  |    mul_7ns_6s_13_1_1_U619                                               |hls_sparse_mul_7ns_6s_13_1_1_928                                                                                       |     57|
|3248  |    mul_7ns_6s_13_1_1_U620                                               |hls_sparse_mul_7ns_6s_13_1_1_929                                                                                       |     62|
|3249  |    mul_7ns_6s_13_1_1_U621                                               |hls_sparse_mul_7ns_6s_13_1_1_930                                                                                       |     62|
|3250  |    mul_7ns_6s_13_1_1_U622                                               |hls_sparse_mul_7ns_6s_13_1_1_931                                                                                       |     62|
|3251  |    mul_7ns_6s_13_1_1_U623                                               |hls_sparse_mul_7ns_6s_13_1_1_932                                                                                       |     55|
|3252  |    mul_7ns_6s_13_1_1_U624                                               |hls_sparse_mul_7ns_6s_13_1_1_933                                                                                       |     55|
|3253  |    mul_7ns_6s_13_1_1_U625                                               |hls_sparse_mul_7ns_6s_13_1_1_934                                                                                       |     55|
|3254  |    mul_7ns_6s_13_1_1_U626                                               |hls_sparse_mul_7ns_6s_13_1_1_935                                                                                       |     57|
|3255  |    mul_7ns_6s_13_1_1_U627                                               |hls_sparse_mul_7ns_6s_13_1_1_936                                                                                       |     57|
|3256  |    mul_7ns_6s_13_1_1_U628                                               |hls_sparse_mul_7ns_6s_13_1_1_937                                                                                       |     60|
|3257  |    mul_7ns_6s_13_1_1_U629                                               |hls_sparse_mul_7ns_6s_13_1_1_938                                                                                       |     62|
|3258  |    mul_7ns_6s_13_1_1_U630                                               |hls_sparse_mul_7ns_6s_13_1_1_939                                                                                       |     62|
|3259  |    mul_7ns_6s_13_1_1_U631                                               |hls_sparse_mul_7ns_6s_13_1_1_940                                                                                       |     64|
|3260  |    mul_7ns_6s_13_1_1_U632                                               |hls_sparse_mul_7ns_6s_13_1_1_941                                                                                       |     55|
|3261  |    mul_7ns_6s_13_1_1_U633                                               |hls_sparse_mul_7ns_6s_13_1_1_942                                                                                       |     55|
|3262  |    mul_7ns_6s_13_1_1_U634                                               |hls_sparse_mul_7ns_6s_13_1_1_943                                                                                       |     56|
|3263  |    mul_7ns_6s_13_1_1_U635                                               |hls_sparse_mul_7ns_6s_13_1_1_944                                                                                       |     57|
|3264  |    mul_7ns_6s_13_1_1_U636                                               |hls_sparse_mul_7ns_6s_13_1_1_945                                                                                       |     57|
|3265  |    mul_7ns_6s_13_1_1_U637                                               |hls_sparse_mul_7ns_6s_13_1_1_946                                                                                       |     57|
|3266  |    mul_7ns_6s_13_1_1_U638                                               |hls_sparse_mul_7ns_6s_13_1_1_947                                                                                       |     62|
|3267  |    mul_7ns_6s_13_1_1_U639                                               |hls_sparse_mul_7ns_6s_13_1_1_948                                                                                       |     62|
|3268  |    mul_7ns_6s_13_1_1_U640                                               |hls_sparse_mul_7ns_6s_13_1_1_949                                                                                       |     62|
|3269  |    mul_7ns_6s_13_1_1_U641                                               |hls_sparse_mul_7ns_6s_13_1_1_950                                                                                       |     55|
|3270  |    mul_7ns_6s_13_1_1_U642                                               |hls_sparse_mul_7ns_6s_13_1_1_951                                                                                       |     55|
|3271  |    mul_7ns_6s_13_1_1_U643                                               |hls_sparse_mul_7ns_6s_13_1_1_952                                                                                       |     55|
|3272  |    mul_7ns_6s_13_1_1_U644                                               |hls_sparse_mul_7ns_6s_13_1_1_953                                                                                       |     57|
|3273  |    mul_7ns_6s_13_1_1_U645                                               |hls_sparse_mul_7ns_6s_13_1_1_954                                                                                       |     61|
|3274  |    mul_7ns_6s_13_1_1_U646                                               |hls_sparse_mul_7ns_6s_13_1_1_955                                                                                       |     57|
|3275  |    mul_7ns_6s_13_1_1_U647                                               |hls_sparse_mul_7ns_6s_13_1_1_956                                                                                       |     61|
|3276  |    mul_7ns_6s_13_1_1_U648                                               |hls_sparse_mul_7ns_6s_13_1_1_957                                                                                       |     61|
|3277  |    mul_7ns_6s_13_1_1_U649                                               |hls_sparse_mul_7ns_6s_13_1_1_958                                                                                       |     61|
|3278  |    mul_7ns_6s_13_1_1_U650                                               |hls_sparse_mul_7ns_6s_13_1_1_959                                                                                       |     55|
|3279  |    mul_7ns_6s_13_1_1_U651                                               |hls_sparse_mul_7ns_6s_13_1_1_960                                                                                       |     55|
|3280  |    mul_7ns_6s_13_1_1_U652                                               |hls_sparse_mul_7ns_6s_13_1_1_961                                                                                       |     55|
|3281  |    mul_7ns_6s_13_1_1_U653                                               |hls_sparse_mul_7ns_6s_13_1_1_962                                                                                       |     57|
|3282  |    mul_7ns_6s_13_1_1_U654                                               |hls_sparse_mul_7ns_6s_13_1_1_963                                                                                       |     57|
|3283  |    mul_7ns_6s_13_1_1_U655                                               |hls_sparse_mul_7ns_6s_13_1_1_964                                                                                       |     57|
|3284  |    mul_7ns_6s_13_1_1_U656                                               |hls_sparse_mul_7ns_6s_13_1_1_965                                                                                       |     62|
|3285  |    mul_7ns_6s_13_1_1_U657                                               |hls_sparse_mul_7ns_6s_13_1_1_966                                                                                       |     62|
|3286  |    mul_7ns_6s_13_1_1_U658                                               |hls_sparse_mul_7ns_6s_13_1_1_967                                                                                       |     62|
|3287  |    mul_7ns_6s_13_1_1_U659                                               |hls_sparse_mul_7ns_6s_13_1_1_968                                                                                       |     55|
|3288  |    mul_7ns_6s_13_1_1_U660                                               |hls_sparse_mul_7ns_6s_13_1_1_969                                                                                       |     55|
|3289  |    mul_7ns_6s_13_1_1_U661                                               |hls_sparse_mul_7ns_6s_13_1_1_970                                                                                       |     55|
|3290  |    mul_7ns_6s_13_1_1_U662                                               |hls_sparse_mul_7ns_6s_13_1_1_971                                                                                       |     57|
|3291  |    mul_7ns_6s_13_1_1_U663                                               |hls_sparse_mul_7ns_6s_13_1_1_972                                                                                       |     57|
|3292  |    mul_7ns_6s_13_1_1_U664                                               |hls_sparse_mul_7ns_6s_13_1_1_973                                                                                       |     57|
|3293  |    mul_7ns_6s_13_1_1_U665                                               |hls_sparse_mul_7ns_6s_13_1_1_974                                                                                       |     62|
|3294  |    mul_7ns_6s_13_1_1_U666                                               |hls_sparse_mul_7ns_6s_13_1_1_975                                                                                       |     62|
|3295  |    mul_7ns_6s_13_1_1_U667                                               |hls_sparse_mul_7ns_6s_13_1_1_976                                                                                       |     66|
|3296  |    mul_7ns_6s_13_1_1_U668                                               |hls_sparse_mul_7ns_6s_13_1_1_977                                                                                       |     55|
|3297  |    mul_7ns_6s_13_1_1_U669                                               |hls_sparse_mul_7ns_6s_13_1_1_978                                                                                       |     55|
|3298  |    mul_7ns_6s_13_1_1_U670                                               |hls_sparse_mul_7ns_6s_13_1_1_979                                                                                       |     55|
|3299  |    mul_7ns_6s_13_1_1_U671                                               |hls_sparse_mul_7ns_6s_13_1_1_980                                                                                       |     57|
|3300  |    mul_7ns_6s_13_1_1_U672                                               |hls_sparse_mul_7ns_6s_13_1_1_981                                                                                       |     57|
|3301  |    mul_7ns_6s_13_1_1_U673                                               |hls_sparse_mul_7ns_6s_13_1_1_982                                                                                       |     57|
|3302  |    mul_7ns_6s_13_1_1_U674                                               |hls_sparse_mul_7ns_6s_13_1_1_983                                                                                       |     62|
|3303  |    mul_7ns_6s_13_1_1_U675                                               |hls_sparse_mul_7ns_6s_13_1_1_984                                                                                       |     61|
|3304  |    mul_7ns_6s_13_1_1_U676                                               |hls_sparse_mul_7ns_6s_13_1_1_985                                                                                       |     62|
|3305  |    mul_7ns_6s_13_1_1_U677                                               |hls_sparse_mul_7ns_6s_13_1_1_986                                                                                       |     55|
|3306  |    mul_7ns_6s_13_1_1_U678                                               |hls_sparse_mul_7ns_6s_13_1_1_987                                                                                       |     55|
|3307  |    mul_7ns_6s_13_1_1_U679                                               |hls_sparse_mul_7ns_6s_13_1_1_988                                                                                       |     55|
|3308  |    mul_7ns_6s_13_1_1_U680                                               |hls_sparse_mul_7ns_6s_13_1_1_989                                                                                       |     57|
|3309  |    mul_7ns_6s_13_1_1_U681                                               |hls_sparse_mul_7ns_6s_13_1_1_990                                                                                       |     57|
|3310  |    mul_7ns_6s_13_1_1_U682                                               |hls_sparse_mul_7ns_6s_13_1_1_991                                                                                       |     57|
|3311  |    mul_7ns_6s_13_1_1_U683                                               |hls_sparse_mul_7ns_6s_13_1_1_992                                                                                       |     62|
|3312  |    mul_7ns_6s_13_1_1_U684                                               |hls_sparse_mul_7ns_6s_13_1_1_993                                                                                       |     62|
|3313  |    mul_7ns_6s_13_1_1_U685                                               |hls_sparse_mul_7ns_6s_13_1_1_994                                                                                       |     68|
|3314  |    mul_7ns_6s_13_1_1_U686                                               |hls_sparse_mul_7ns_6s_13_1_1_995                                                                                       |     55|
|3315  |    mul_7ns_6s_13_1_1_U687                                               |hls_sparse_mul_7ns_6s_13_1_1_996                                                                                       |     55|
|3316  |    mul_7ns_6s_13_1_1_U688                                               |hls_sparse_mul_7ns_6s_13_1_1_997                                                                                       |     55|
|3317  |    mul_7ns_6s_13_1_1_U689                                               |hls_sparse_mul_7ns_6s_13_1_1_998                                                                                       |     58|
|3318  |    mul_7ns_6s_13_1_1_U690                                               |hls_sparse_mul_7ns_6s_13_1_1_999                                                                                       |     57|
|3319  |    mul_7ns_6s_13_1_1_U691                                               |hls_sparse_mul_7ns_6s_13_1_1_1000                                                                                      |     64|
|3320  |    mul_7ns_6s_13_1_1_U692                                               |hls_sparse_mul_7ns_6s_13_1_1_1001                                                                                      |     62|
|3321  |    mul_7ns_6s_13_1_1_U693                                               |hls_sparse_mul_7ns_6s_13_1_1_1002                                                                                      |     61|
|3322  |    mul_7ns_6s_13_1_1_U694                                               |hls_sparse_mul_7ns_6s_13_1_1_1003                                                                                      |     62|
|3323  |    mul_7ns_6s_13_1_1_U695                                               |hls_sparse_mul_7ns_6s_13_1_1_1004                                                                                      |     55|
|3324  |    mul_7ns_6s_13_1_1_U696                                               |hls_sparse_mul_7ns_6s_13_1_1_1005                                                                                      |     58|
|3325  |    mul_7ns_6s_13_1_1_U697                                               |hls_sparse_mul_7ns_6s_13_1_1_1006                                                                                      |     59|
|3326  |    mul_7ns_6s_13_1_1_U698                                               |hls_sparse_mul_7ns_6s_13_1_1_1007                                                                                      |     57|
|3327  |    mul_7ns_6s_13_1_1_U699                                               |hls_sparse_mul_7ns_6s_13_1_1_1008                                                                                      |     57|
|3328  |    mul_7ns_6s_13_1_1_U700                                               |hls_sparse_mul_7ns_6s_13_1_1_1009                                                                                      |     57|
|3329  |    mul_7ns_6s_13_1_1_U701                                               |hls_sparse_mul_7ns_6s_13_1_1_1010                                                                                      |     62|
|3330  |    mul_7ns_6s_13_1_1_U702                                               |hls_sparse_mul_7ns_6s_13_1_1_1011                                                                                      |     62|
|3331  |    mul_7ns_6s_13_1_1_U703                                               |hls_sparse_mul_7ns_6s_13_1_1_1012                                                                                      |     62|
|3332  |    mul_7ns_6s_13_1_1_U704                                               |hls_sparse_mul_7ns_6s_13_1_1_1013                                                                                      |     55|
|3333  |    mul_7ns_6s_13_1_1_U705                                               |hls_sparse_mul_7ns_6s_13_1_1_1014                                                                                      |     55|
|3334  |    mul_7ns_6s_13_1_1_U706                                               |hls_sparse_mul_7ns_6s_13_1_1_1015                                                                                      |     55|
|3335  |    mul_7ns_6s_13_1_1_U707                                               |hls_sparse_mul_7ns_6s_13_1_1_1016                                                                                      |     61|
|3336  |    mul_7ns_6s_13_1_1_U708                                               |hls_sparse_mul_7ns_6s_13_1_1_1017                                                                                      |     56|
|3337  |    mul_7ns_6s_13_1_1_U709                                               |hls_sparse_mul_7ns_6s_13_1_1_1018                                                                                      |     56|
|3338  |    mul_7ns_6s_13_1_1_U710                                               |hls_sparse_mul_7ns_6s_13_1_1_1019                                                                                      |     63|
|3339  |    mul_7ns_6s_13_1_1_U711                                               |hls_sparse_mul_7ns_6s_13_1_1_1020                                                                                      |     63|
|3340  |    mul_7ns_6s_13_1_1_U712                                               |hls_sparse_mul_7ns_6s_13_1_1_1021                                                                                      |     63|
|3341  |    mul_7ns_6s_13_1_1_U713                                               |hls_sparse_mul_7ns_6s_13_1_1_1022                                                                                      |     52|
|3342  |    mul_7ns_6s_13_1_1_U714                                               |hls_sparse_mul_7ns_6s_13_1_1_1023                                                                                      |     54|
|3343  |    mul_7ns_6s_13_1_1_U715                                               |hls_sparse_mul_7ns_6s_13_1_1_1024                                                                                      |     54|
|3344  |    mul_7ns_6s_13_1_1_U716                                               |hls_sparse_mul_7ns_6s_13_1_1_1025                                                                                      |     55|
|3345  |    mul_7ns_6s_13_1_1_U717                                               |hls_sparse_mul_7ns_6s_13_1_1_1026                                                                                      |     55|
|3346  |    mul_7ns_6s_13_1_1_U718                                               |hls_sparse_mul_7ns_6s_13_1_1_1027                                                                                      |     63|
|3347  |    mul_7ns_6s_13_1_1_U719                                               |hls_sparse_mul_7ns_6s_13_1_1_1028                                                                                      |     62|
|3348  |    mul_7ns_6s_13_1_1_U720                                               |hls_sparse_mul_7ns_6s_13_1_1_1029                                                                                      |     63|
|3349  |    mul_7ns_6s_13_1_1_U721                                               |hls_sparse_mul_7ns_6s_13_1_1_1030                                                                                      |     63|
|3350  |    mul_7ns_6s_13_1_1_U722                                               |hls_sparse_mul_7ns_6s_13_1_1_1031                                                                                      |     55|
|3351  |    mul_7ns_6s_13_1_1_U723                                               |hls_sparse_mul_7ns_6s_13_1_1_1032                                                                                      |     55|
|3352  |    mul_7ns_6s_13_1_1_U724                                               |hls_sparse_mul_7ns_6s_13_1_1_1033                                                                                      |     57|
|3353  |    mul_7ns_6s_13_1_1_U725                                               |hls_sparse_mul_7ns_6s_13_1_1_1034                                                                                      |     58|
|3354  |    mul_7ns_6s_13_1_1_U726                                               |hls_sparse_mul_7ns_6s_13_1_1_1035                                                                                      |     58|
|3355  |    mul_7ns_6s_13_1_1_U727                                               |hls_sparse_mul_7ns_6s_13_1_1_1036                                                                                      |     59|
|3356  |    mul_7ns_6s_13_1_1_U728                                               |hls_sparse_mul_7ns_6s_13_1_1_1037                                                                                      |     64|
|3357  |    mul_7ns_6s_13_1_1_U729                                               |hls_sparse_mul_7ns_6s_13_1_1_1038                                                                                      |     62|
|3358  |    mul_7ns_6s_13_1_1_U730                                               |hls_sparse_mul_7ns_6s_13_1_1_1039                                                                                      |     62|
|3359  |    mul_7ns_6s_13_1_1_U731                                               |hls_sparse_mul_7ns_6s_13_1_1_1040                                                                                      |     53|
|3360  |    mul_7ns_6s_13_1_1_U732                                               |hls_sparse_mul_7ns_6s_13_1_1_1041                                                                                      |     55|
|3361  |    mul_7ns_6s_13_1_1_U733                                               |hls_sparse_mul_7ns_6s_13_1_1_1042                                                                                      |     55|
|3362  |    mul_7ns_6s_13_1_1_U734                                               |hls_sparse_mul_7ns_6s_13_1_1_1043                                                                                      |     60|
|3363  |    mul_7ns_6s_13_1_1_U735                                               |hls_sparse_mul_7ns_6s_13_1_1_1044                                                                                      |     57|
|3364  |    mul_7ns_6s_13_1_1_U736                                               |hls_sparse_mul_7ns_6s_13_1_1_1045                                                                                      |     60|
|3365  |    mul_7ns_6s_13_1_1_U737                                               |hls_sparse_mul_7ns_6s_13_1_1_1046                                                                                      |     64|
|3366  |    mul_7ns_6s_13_1_1_U738                                               |hls_sparse_mul_7ns_6s_13_1_1_1047                                                                                      |     66|
|3367  |    mul_7ns_6s_13_1_1_U739                                               |hls_sparse_mul_7ns_6s_13_1_1_1048                                                                                      |     64|
|3368  |    mul_7ns_6s_13_1_1_U740                                               |hls_sparse_mul_7ns_6s_13_1_1_1049                                                                                      |     53|
|3369  |    mul_7ns_6s_13_1_1_U741                                               |hls_sparse_mul_7ns_6s_13_1_1_1050                                                                                      |     55|
|3370  |    mul_7ns_6s_13_1_1_U742                                               |hls_sparse_mul_7ns_6s_13_1_1_1051                                                                                      |     52|
|3371  |    mul_7ns_6s_13_1_1_U743                                               |hls_sparse_mul_7ns_6s_13_1_1_1052                                                                                      |     57|
|3372  |    mul_7ns_6s_13_1_1_U744                                               |hls_sparse_mul_7ns_6s_13_1_1_1053                                                                                      |     61|
|3373  |    mul_7ns_6s_13_1_1_U745                                               |hls_sparse_mul_7ns_6s_13_1_1_1054                                                                                      |     58|
|3374  |    mul_7ns_6s_13_1_1_U746                                               |hls_sparse_mul_7ns_6s_13_1_1_1055                                                                                      |     62|
|3375  |    mul_7ns_6s_13_1_1_U747                                               |hls_sparse_mul_7ns_6s_13_1_1_1056                                                                                      |     61|
|3376  |    mul_7ns_6s_13_1_1_U748                                               |hls_sparse_mul_7ns_6s_13_1_1_1057                                                                                      |     64|
|3377  |    mul_7ns_6s_13_1_1_U749                                               |hls_sparse_mul_7ns_6s_13_1_1_1058                                                                                      |     55|
|3378  |    mul_7ns_6s_13_1_1_U750                                               |hls_sparse_mul_7ns_6s_13_1_1_1059                                                                                      |     55|
|3379  |    mul_7ns_6s_13_1_1_U751                                               |hls_sparse_mul_7ns_6s_13_1_1_1060                                                                                      |     53|
|3380  |    mul_7ns_6s_13_1_1_U752                                               |hls_sparse_mul_7ns_6s_13_1_1_1061                                                                                      |     57|
|3381  |    mul_7ns_6s_13_1_1_U753                                               |hls_sparse_mul_7ns_6s_13_1_1_1062                                                                                      |     57|
|3382  |    mul_7ns_6s_13_1_1_U754                                               |hls_sparse_mul_7ns_6s_13_1_1_1063                                                                                      |     59|
|3383  |    mul_7ns_6s_13_1_1_U755                                               |hls_sparse_mul_7ns_6s_13_1_1_1064                                                                                      |     61|
|3384  |    mul_7ns_6s_13_1_1_U756                                               |hls_sparse_mul_7ns_6s_13_1_1_1065                                                                                      |     62|
|3385  |    mul_7ns_6s_13_1_1_U757                                               |hls_sparse_mul_7ns_6s_13_1_1_1066                                                                                      |     64|
|3386  |    mul_7ns_6s_13_1_1_U758                                               |hls_sparse_mul_7ns_6s_13_1_1_1067                                                                                      |     55|
|3387  |    mul_7ns_6s_13_1_1_U759                                               |hls_sparse_mul_7ns_6s_13_1_1_1068                                                                                      |     55|
|3388  |    mul_7ns_6s_13_1_1_U760                                               |hls_sparse_mul_7ns_6s_13_1_1_1069                                                                                      |     53|
|3389  |    mul_7ns_6s_13_1_1_U761                                               |hls_sparse_mul_7ns_6s_13_1_1_1070                                                                                      |     61|
|3390  |    mul_7ns_6s_13_1_1_U762                                               |hls_sparse_mul_7ns_6s_13_1_1_1071                                                                                      |     57|
|3391  |    mul_7ns_6s_13_1_1_U763                                               |hls_sparse_mul_7ns_6s_13_1_1_1072                                                                                      |     65|
|3392  |    mul_7ns_6s_13_1_1_U764                                               |hls_sparse_mul_7ns_6s_13_1_1_1073                                                                                      |     61|
|3393  |    mul_7ns_6s_13_1_1_U765                                               |hls_sparse_mul_7ns_6s_13_1_1_1074                                                                                      |     62|
|3394  |    mul_7ns_6s_13_1_1_U766                                               |hls_sparse_mul_7ns_6s_13_1_1_1075                                                                                      |     64|
|3395  |    mul_7ns_6s_13_1_1_U767                                               |hls_sparse_mul_7ns_6s_13_1_1_1076                                                                                      |     55|
|3396  |    mul_7ns_6s_13_1_1_U768                                               |hls_sparse_mul_7ns_6s_13_1_1_1077                                                                                      |     55|
|3397  |    mul_7ns_6s_13_1_1_U769                                               |hls_sparse_mul_7ns_6s_13_1_1_1078                                                                                      |     53|
|3398  |    mul_7ns_6s_13_1_1_U770                                               |hls_sparse_mul_7ns_6s_13_1_1_1079                                                                                      |     61|
|3399  |    mul_7ns_6s_13_1_1_U771                                               |hls_sparse_mul_7ns_6s_13_1_1_1080                                                                                      |     57|
|3400  |    mul_7ns_6s_13_1_1_U772                                               |hls_sparse_mul_7ns_6s_13_1_1_1081                                                                                      |     57|
|3401  |    mul_7ns_6s_13_1_1_U773                                               |hls_sparse_mul_7ns_6s_13_1_1_1082                                                                                      |     61|
|3402  |    mul_7ns_6s_13_1_1_U774                                               |hls_sparse_mul_7ns_6s_13_1_1_1083                                                                                      |     61|
|3403  |    mul_7ns_6s_13_1_1_U775                                               |hls_sparse_mul_7ns_6s_13_1_1_1084                                                                                      |     61|
|3404  |    mul_7ns_6s_13_1_1_U776                                               |hls_sparse_mul_7ns_6s_13_1_1_1085                                                                                      |     55|
|3405  |    mul_7ns_6s_13_1_1_U777                                               |hls_sparse_mul_7ns_6s_13_1_1_1086                                                                                      |     55|
|3406  |    mul_7ns_6s_13_1_1_U778                                               |hls_sparse_mul_7ns_6s_13_1_1_1087                                                                                      |     55|
|3407  |    mul_7ns_6s_13_1_1_U779                                               |hls_sparse_mul_7ns_6s_13_1_1_1088                                                                                      |     57|
|3408  |    mul_7ns_6s_13_1_1_U780                                               |hls_sparse_mul_7ns_6s_13_1_1_1089                                                                                      |     57|
|3409  |    mul_7ns_6s_13_1_1_U781                                               |hls_sparse_mul_7ns_6s_13_1_1_1090                                                                                      |     57|
|3410  |    mul_7ns_6s_13_1_1_U782                                               |hls_sparse_mul_7ns_6s_13_1_1_1091                                                                                      |     61|
|3411  |    mul_7ns_6s_13_1_1_U783                                               |hls_sparse_mul_7ns_6s_13_1_1_1092                                                                                      |     61|
|3412  |    mul_7ns_6s_13_1_1_U784                                               |hls_sparse_mul_7ns_6s_13_1_1_1093                                                                                      |     62|
|3413  |    mul_7ns_6s_13_1_1_U785                                               |hls_sparse_mul_7ns_6s_13_1_1_1094                                                                                      |     55|
|3414  |    mul_7ns_6s_13_1_1_U786                                               |hls_sparse_mul_7ns_6s_13_1_1_1095                                                                                      |     55|
|3415  |    mul_7ns_6s_13_1_1_U787                                               |hls_sparse_mul_7ns_6s_13_1_1_1096                                                                                      |     55|
|3416  |    mul_7ns_6s_13_1_1_U788                                               |hls_sparse_mul_7ns_6s_13_1_1_1097                                                                                      |     61|
|3417  |    mul_7ns_6s_13_1_1_U789                                               |hls_sparse_mul_7ns_6s_13_1_1_1098                                                                                      |     57|
|3418  |    mul_7ns_6s_13_1_1_U790                                               |hls_sparse_mul_7ns_6s_13_1_1_1099                                                                                      |     57|
|3419  |    mul_7ns_6s_13_1_1_U791                                               |hls_sparse_mul_7ns_6s_13_1_1_1100                                                                                      |     61|
|3420  |    mul_7ns_6s_13_1_1_U792                                               |hls_sparse_mul_7ns_6s_13_1_1_1101                                                                                      |     61|
|3421  |    mul_7ns_6s_13_1_1_U793                                               |hls_sparse_mul_7ns_6s_13_1_1_1102                                                                                      |     61|
|3422  |    mul_7ns_6s_13_1_1_U794                                               |hls_sparse_mul_7ns_6s_13_1_1_1103                                                                                      |     55|
|3423  |    mul_7ns_6s_13_1_1_U795                                               |hls_sparse_mul_7ns_6s_13_1_1_1104                                                                                      |     55|
|3424  |    mul_7ns_6s_13_1_1_U796                                               |hls_sparse_mul_7ns_6s_13_1_1_1105                                                                                      |     55|
|3425  |    mul_7ns_6s_13_1_1_U797                                               |hls_sparse_mul_7ns_6s_13_1_1_1106                                                                                      |     61|
|3426  |    mul_7ns_6s_13_1_1_U798                                               |hls_sparse_mul_7ns_6s_13_1_1_1107                                                                                      |     57|
|3427  |    mul_7ns_6s_13_1_1_U799                                               |hls_sparse_mul_7ns_6s_13_1_1_1108                                                                                      |     57|
|3428  |    mul_7ns_6s_13_1_1_U800                                               |hls_sparse_mul_7ns_6s_13_1_1_1109                                                                                      |     61|
|3429  |    mul_7ns_6s_13_1_1_U801                                               |hls_sparse_mul_7ns_6s_13_1_1_1110                                                                                      |     61|
|3430  |    mul_7ns_6s_13_1_1_U802                                               |hls_sparse_mul_7ns_6s_13_1_1_1111                                                                                      |     61|
|3431  |    mul_7ns_6s_13_1_1_U803                                               |hls_sparse_mul_7ns_6s_13_1_1_1112                                                                                      |     55|
|3432  |    mul_7ns_6s_13_1_1_U804                                               |hls_sparse_mul_7ns_6s_13_1_1_1113                                                                                      |     55|
|3433  |    mul_7ns_6s_13_1_1_U805                                               |hls_sparse_mul_7ns_6s_13_1_1_1114                                                                                      |     55|
|3434  |    mul_7ns_6s_13_1_1_U806                                               |hls_sparse_mul_7ns_6s_13_1_1_1115                                                                                      |     57|
|3435  |    mul_7ns_6s_13_1_1_U807                                               |hls_sparse_mul_7ns_6s_13_1_1_1116                                                                                      |     58|
|3436  |    mul_7ns_6s_13_1_1_U808                                               |hls_sparse_mul_7ns_6s_13_1_1_1117                                                                                      |     57|
|3437  |    mul_7ns_6s_13_1_1_U809                                               |hls_sparse_mul_7ns_6s_13_1_1_1118                                                                                      |     62|
|3438  |    mul_7ns_6s_13_1_1_U810                                               |hls_sparse_mul_7ns_6s_13_1_1_1119                                                                                      |     61|
|3439  |    mul_7ns_6s_13_1_1_U811                                               |hls_sparse_mul_7ns_6s_13_1_1_1120                                                                                      |     62|
|3440  |    mul_7ns_6s_13_1_1_U812                                               |hls_sparse_mul_7ns_6s_13_1_1_1121                                                                                      |     55|
|3441  |    mul_7ns_6s_13_1_1_U813                                               |hls_sparse_mul_7ns_6s_13_1_1_1122                                                                                      |     55|
|3442  |    mul_7ns_6s_13_1_1_U814                                               |hls_sparse_mul_7ns_6s_13_1_1_1123                                                                                      |     55|
|3443  |    mul_7ns_6s_13_1_1_U815                                               |hls_sparse_mul_7ns_6s_13_1_1_1124                                                                                      |     57|
|3444  |    mul_7ns_6s_13_1_1_U816                                               |hls_sparse_mul_7ns_6s_13_1_1_1125                                                                                      |     55|
|3445  |    mul_7ns_6s_13_1_1_U817                                               |hls_sparse_mul_7ns_6s_13_1_1_1126                                                                                      |     57|
|3446  |    mul_7ns_6s_13_1_1_U818                                               |hls_sparse_mul_7ns_6s_13_1_1_1127                                                                                      |     62|
|3447  |    mul_7ns_6s_13_1_1_U819                                               |hls_sparse_mul_7ns_6s_13_1_1_1128                                                                                      |     61|
|3448  |    mul_7ns_6s_13_1_1_U820                                               |hls_sparse_mul_7ns_6s_13_1_1_1129                                                                                      |     66|
|3449  |    mul_7ns_6s_13_1_1_U821                                               |hls_sparse_mul_7ns_6s_13_1_1_1130                                                                                      |     55|
|3450  |    mul_7ns_6s_13_1_1_U822                                               |hls_sparse_mul_7ns_6s_13_1_1_1131                                                                                      |     55|
|3451  |    mul_7ns_6s_13_1_1_U823                                               |hls_sparse_mul_7ns_6s_13_1_1_1132                                                                                      |     55|
|3452  |    mul_7ns_6s_13_1_1_U824                                               |hls_sparse_mul_7ns_6s_13_1_1_1133                                                                                      |     57|
|3453  |    mul_7ns_6s_13_1_1_U825                                               |hls_sparse_mul_7ns_6s_13_1_1_1134                                                                                      |     57|
|3454  |    mul_7ns_6s_13_1_1_U826                                               |hls_sparse_mul_7ns_6s_13_1_1_1135                                                                                      |     57|
|3455  |    mul_7ns_6s_13_1_1_U827                                               |hls_sparse_mul_7ns_6s_13_1_1_1136                                                                                      |     62|
|3456  |    mul_7ns_6s_13_1_1_U828                                               |hls_sparse_mul_7ns_6s_13_1_1_1137                                                                                      |     62|
|3457  |    mul_7ns_6s_13_1_1_U829                                               |hls_sparse_mul_7ns_6s_13_1_1_1138                                                                                      |     61|
|3458  |    mul_7ns_6s_13_1_1_U830                                               |hls_sparse_mul_7ns_6s_13_1_1_1139                                                                                      |     55|
|3459  |    mul_7ns_6s_13_1_1_U831                                               |hls_sparse_mul_7ns_6s_13_1_1_1140                                                                                      |     55|
|3460  |    mul_7ns_6s_13_1_1_U832                                               |hls_sparse_mul_7ns_6s_13_1_1_1141                                                                                      |     55|
|3461  |    mul_7ns_6s_13_1_1_U833                                               |hls_sparse_mul_7ns_6s_13_1_1_1142                                                                                      |     64|
|3462  |    mul_7ns_6s_13_1_1_U834                                               |hls_sparse_mul_7ns_6s_13_1_1_1143                                                                                      |     64|
|3463  |    mul_7ns_6s_13_1_1_U835                                               |hls_sparse_mul_7ns_6s_13_1_1_1144                                                                                      |     62|
|3464  |    mul_7ns_6s_13_1_1_U836                                               |hls_sparse_mul_7ns_6s_13_1_1_1145                                                                                      |     63|
|3465  |    mul_7ns_6s_13_1_1_U837                                               |hls_sparse_mul_7ns_6s_13_1_1_1146                                                                                      |     59|
|3466  |    mul_7ns_6s_13_1_1_U838                                               |hls_sparse_mul_7ns_6s_13_1_1_1147                                                                                      |     59|
|3467  |    mul_7ns_6s_13_1_1_U839                                               |hls_sparse_mul_7ns_6s_13_1_1_1148                                                                                      |     60|
|3468  |    mul_7ns_6s_13_1_1_U840                                               |hls_sparse_mul_7ns_6s_13_1_1_1149                                                                                      |     57|
|3469  |    mul_7ns_6s_13_1_1_U841                                               |hls_sparse_mul_7ns_6s_13_1_1_1150                                                                                      |     64|
|3470  |    mul_7ns_6s_13_1_1_U842                                               |hls_sparse_mul_7ns_6s_13_1_1_1151                                                                                      |     62|
|3471  |    mul_7ns_6s_13_1_1_U843                                               |hls_sparse_mul_7ns_6s_13_1_1_1152                                                                                      |     53|
|3472  |    mul_7ns_6s_13_1_1_U844                                               |hls_sparse_mul_7ns_6s_13_1_1_1153                                                                                      |     55|
|3473  |    mul_7ns_6s_13_1_1_U845                                               |hls_sparse_mul_7ns_6s_13_1_1_1154                                                                                      |     57|
|3474  |    mul_7ns_6s_13_1_1_U846                                               |hls_sparse_mul_7ns_6s_13_1_1_1155                                                                                      |     57|
|3475  |    mul_7ns_6s_13_1_1_U847                                               |hls_sparse_mul_7ns_6s_13_1_1_1156                                                                                      |     57|
|3476  |    mul_7ns_6s_13_1_1_U848                                               |hls_sparse_mul_7ns_6s_13_1_1_1157                                                                                      |     62|
|3477  |    mul_7ns_6s_13_1_1_U849                                               |hls_sparse_mul_7ns_6s_13_1_1_1158                                                                                      |     62|
|3478  |    mul_7ns_6s_13_1_1_U850                                               |hls_sparse_mul_7ns_6s_13_1_1_1159                                                                                      |     62|
|3479  |    mul_7ns_6s_13_1_1_U851                                               |hls_sparse_mul_7ns_6s_13_1_1_1160                                                                                      |     55|
|3480  |    mul_7ns_6s_13_1_1_U852                                               |hls_sparse_mul_7ns_6s_13_1_1_1161                                                                                      |     55|
|3481  |    mul_7ns_6s_13_1_1_U853                                               |hls_sparse_mul_7ns_6s_13_1_1_1162                                                                                      |     55|
|3482  |    mul_7ns_6s_13_1_1_U854                                               |hls_sparse_mul_7ns_6s_13_1_1_1163                                                                                      |     63|
|3483  |    mul_7ns_6s_13_1_1_U855                                               |hls_sparse_mul_7ns_6s_13_1_1_1164                                                                                      |     63|
|3484  |    mul_7ns_6s_13_1_1_U856                                               |hls_sparse_mul_7ns_6s_13_1_1_1165                                                                                      |     64|
|3485  |    mul_7ns_6s_13_1_1_U857                                               |hls_sparse_mul_7ns_6s_13_1_1_1166                                                                                      |     63|
|3486  |    mul_7ns_6s_13_1_1_U858                                               |hls_sparse_mul_7ns_6s_13_1_1_1167                                                                                      |     63|
|3487  |    mul_7ns_6s_13_1_1_U859                                               |hls_sparse_mul_7ns_6s_13_1_1_1168                                                                                      |     63|
|3488  |    mul_7ns_6s_13_1_1_U860                                               |hls_sparse_mul_7ns_6s_13_1_1_1169                                                                                      |     57|
|3489  |    mul_7ns_6s_13_1_1_U861                                               |hls_sparse_mul_7ns_6s_13_1_1_1170                                                                                      |     57|
|3490  |    mul_7ns_6s_13_1_1_U862                                               |hls_sparse_mul_7ns_6s_13_1_1_1171                                                                                      |     59|
|3491  |    mul_7ns_6s_13_1_1_U863                                               |hls_sparse_mul_7ns_6s_13_1_1_1172                                                                                      |     58|
|3492  |    mul_7ns_6s_13_1_1_U864                                               |hls_sparse_mul_7ns_6s_13_1_1_1173                                                                                      |     57|
|3493  |    mul_7ns_6s_13_1_1_U865                                               |hls_sparse_mul_7ns_6s_13_1_1_1174                                                                                      |     59|
|3494  |    mul_7ns_6s_13_1_1_U866                                               |hls_sparse_mul_7ns_6s_13_1_1_1175                                                                                      |     62|
|3495  |    mul_7ns_6s_13_1_1_U867                                               |hls_sparse_mul_7ns_6s_13_1_1_1176                                                                                      |     62|
|3496  |    mul_7ns_6s_13_1_1_U868                                               |hls_sparse_mul_7ns_6s_13_1_1_1177                                                                                      |     62|
|3497  |    mul_7ns_6s_13_1_1_U869                                               |hls_sparse_mul_7ns_6s_13_1_1_1178                                                                                      |     55|
|3498  |    mul_7ns_6s_13_1_1_U870                                               |hls_sparse_mul_7ns_6s_13_1_1_1179                                                                                      |     55|
|3499  |    mul_7ns_6s_13_1_1_U871                                               |hls_sparse_mul_7ns_6s_13_1_1_1180                                                                                      |     55|
|3500  |    mul_7ns_6s_13_1_1_U872                                               |hls_sparse_mul_7ns_6s_13_1_1_1181                                                                                      |     56|
|3501  |    mul_7ns_6s_13_1_1_U873                                               |hls_sparse_mul_7ns_6s_13_1_1_1182                                                                                      |     56|
|3502  |    mul_7ns_6s_13_1_1_U874                                               |hls_sparse_mul_7ns_6s_13_1_1_1183                                                                                      |     56|
|3503  |    mul_7ns_6s_13_1_1_U875                                               |hls_sparse_mul_7ns_6s_13_1_1_1184                                                                                      |     62|
|3504  |    mul_7ns_6s_13_1_1_U876                                               |hls_sparse_mul_7ns_6s_13_1_1_1185                                                                                      |     62|
|3505  |    mul_7ns_6s_13_1_1_U877                                               |hls_sparse_mul_7ns_6s_13_1_1_1186                                                                                      |     63|
|3506  |    mul_7ns_6s_13_1_1_U878                                               |hls_sparse_mul_7ns_6s_13_1_1_1187                                                                                      |     54|
|3507  |    mul_7ns_6s_13_1_1_U879                                               |hls_sparse_mul_7ns_6s_13_1_1_1188                                                                                      |     54|
|3508  |    mul_7ns_6s_13_1_1_U880                                               |hls_sparse_mul_7ns_6s_13_1_1_1189                                                                                      |     54|
|3509  |    mul_7ns_6s_13_1_1_U881                                               |hls_sparse_mul_7ns_6s_13_1_1_1190                                                                                      |     57|
|3510  |    mul_7ns_6s_13_1_1_U882                                               |hls_sparse_mul_7ns_6s_13_1_1_1191                                                                                      |     59|
|3511  |    mul_7ns_6s_13_1_1_U883                                               |hls_sparse_mul_7ns_6s_13_1_1_1192                                                                                      |     57|
|3512  |    mul_7ns_6s_13_1_1_U884                                               |hls_sparse_mul_7ns_6s_13_1_1_1193                                                                                      |     62|
|3513  |    mul_7ns_6s_13_1_1_U885                                               |hls_sparse_mul_7ns_6s_13_1_1_1194                                                                                      |     64|
|3514  |    mul_7ns_6s_13_1_1_U886                                               |hls_sparse_mul_7ns_6s_13_1_1_1195                                                                                      |     63|
|3515  |    mul_7ns_6s_13_1_1_U887                                               |hls_sparse_mul_7ns_6s_13_1_1_1196                                                                                      |     55|
|3516  |    mul_7ns_6s_13_1_1_U888                                               |hls_sparse_mul_7ns_6s_13_1_1_1197                                                                                      |     54|
|3517  |    mul_7ns_6s_13_1_1_U889                                               |hls_sparse_mul_7ns_6s_13_1_1_1198                                                                                      |     55|
|3518  |    mul_7ns_6s_13_1_1_U890                                               |hls_sparse_mul_7ns_6s_13_1_1_1199                                                                                      |     57|
|3519  |    mul_7ns_6s_13_1_1_U891                                               |hls_sparse_mul_7ns_6s_13_1_1_1200                                                                                      |     57|
|3520  |    mul_7ns_6s_13_1_1_U892                                               |hls_sparse_mul_7ns_6s_13_1_1_1201                                                                                      |     57|
|3521  |    mul_7ns_6s_13_1_1_U893                                               |hls_sparse_mul_7ns_6s_13_1_1_1202                                                                                      |     62|
|3522  |    mul_7ns_6s_13_1_1_U894                                               |hls_sparse_mul_7ns_6s_13_1_1_1203                                                                                      |     62|
|3523  |    mul_7ns_6s_13_1_1_U895                                               |hls_sparse_mul_7ns_6s_13_1_1_1204                                                                                      |     62|
|3524  |    mul_7ns_6s_13_1_1_U896                                               |hls_sparse_mul_7ns_6s_13_1_1_1205                                                                                      |     55|
|3525  |    mul_7ns_6s_13_1_1_U897                                               |hls_sparse_mul_7ns_6s_13_1_1_1206                                                                                      |     55|
|3526  |    mul_7ns_6s_13_1_1_U898                                               |hls_sparse_mul_7ns_6s_13_1_1_1207                                                                                      |     55|
|3527  |    mul_7ns_6s_13_1_1_U899                                               |hls_sparse_mul_7ns_6s_13_1_1_1208                                                                                      |     57|
|3528  |    mul_7ns_6s_13_1_1_U900                                               |hls_sparse_mul_7ns_6s_13_1_1_1209                                                                                      |     57|
|3529  |    mul_7ns_6s_13_1_1_U901                                               |hls_sparse_mul_7ns_6s_13_1_1_1210                                                                                      |     57|
|3530  |    mul_7ns_6s_13_1_1_U902                                               |hls_sparse_mul_7ns_6s_13_1_1_1211                                                                                      |     62|
|3531  |    mul_7ns_6s_13_1_1_U903                                               |hls_sparse_mul_7ns_6s_13_1_1_1212                                                                                      |     62|
|3532  |    mul_7ns_6s_13_1_1_U904                                               |hls_sparse_mul_7ns_6s_13_1_1_1213                                                                                      |     62|
|3533  |    mul_7ns_6s_13_1_1_U905                                               |hls_sparse_mul_7ns_6s_13_1_1_1214                                                                                      |     55|
|3534  |    mul_7ns_6s_13_1_1_U906                                               |hls_sparse_mul_7ns_6s_13_1_1_1215                                                                                      |     55|
|3535  |    mul_7ns_6s_13_1_1_U907                                               |hls_sparse_mul_7ns_6s_13_1_1_1216                                                                                      |     55|
|3536  |    mul_7ns_6s_13_1_1_U908                                               |hls_sparse_mul_7ns_6s_13_1_1_1217                                                                                      |     61|
|3537  |    mul_7ns_6s_13_1_1_U909                                               |hls_sparse_mul_7ns_6s_13_1_1_1218                                                                                      |     57|
|3538  |    mul_7ns_6s_13_1_1_U910                                               |hls_sparse_mul_7ns_6s_13_1_1_1219                                                                                      |     57|
|3539  |    mul_7ns_6s_13_1_1_U911                                               |hls_sparse_mul_7ns_6s_13_1_1_1220                                                                                      |     61|
|3540  |    mul_7ns_6s_13_1_1_U912                                               |hls_sparse_mul_7ns_6s_13_1_1_1221                                                                                      |     61|
|3541  |    mul_7ns_6s_13_1_1_U913                                               |hls_sparse_mul_7ns_6s_13_1_1_1222                                                                                      |     62|
|3542  |    mul_7ns_6s_13_1_1_U914                                               |hls_sparse_mul_7ns_6s_13_1_1_1223                                                                                      |     55|
|3543  |    mul_7ns_6s_13_1_1_U915                                               |hls_sparse_mul_7ns_6s_13_1_1_1224                                                                                      |     55|
|3544  |    mul_7ns_6s_13_1_1_U916                                               |hls_sparse_mul_7ns_6s_13_1_1_1225                                                                                      |     55|
|3545  |    mul_7ns_6s_13_1_1_U917                                               |hls_sparse_mul_7ns_6s_13_1_1_1226                                                                                      |     58|
|3546  |    mul_7ns_6s_13_1_1_U918                                               |hls_sparse_mul_7ns_6s_13_1_1_1227                                                                                      |     57|
|3547  |    mul_7ns_6s_13_1_1_U919                                               |hls_sparse_mul_7ns_6s_13_1_1_1228                                                                                      |     57|
|3548  |    mul_7ns_6s_13_1_1_U920                                               |hls_sparse_mul_7ns_6s_13_1_1_1229                                                                                      |     64|
|3549  |    mul_7ns_6s_13_1_1_U921                                               |hls_sparse_mul_7ns_6s_13_1_1_1230                                                                                      |     62|
|3550  |    mul_7ns_6s_13_1_1_U922                                               |hls_sparse_mul_7ns_6s_13_1_1_1231                                                                                      |     62|
|3551  |    mul_7ns_6s_13_1_1_U923                                               |hls_sparse_mul_7ns_6s_13_1_1_1232                                                                                      |     53|
|3552  |    mul_7ns_6s_13_1_1_U924                                               |hls_sparse_mul_7ns_6s_13_1_1_1233                                                                                      |     55|
|3553  |    mul_7ns_6s_13_1_1_U925                                               |hls_sparse_mul_7ns_6s_13_1_1_1234                                                                                      |     55|
|3554  |    mul_7ns_6s_13_1_1_U926                                               |hls_sparse_mul_7ns_6s_13_1_1_1235                                                                                      |     56|
|3555  |    mul_7ns_6s_13_1_1_U927                                               |hls_sparse_mul_7ns_6s_13_1_1_1236                                                                                      |     57|
|3556  |    mul_7ns_6s_13_1_1_U928                                               |hls_sparse_mul_7ns_6s_13_1_1_1237                                                                                      |     57|
|3557  |    mul_7ns_6s_13_1_1_U929                                               |hls_sparse_mul_7ns_6s_13_1_1_1238                                                                                      |     61|
|3558  |    mul_7ns_6s_13_1_1_U930                                               |hls_sparse_mul_7ns_6s_13_1_1_1239                                                                                      |     62|
|3559  |    mul_7ns_6s_13_1_1_U931                                               |hls_sparse_mul_7ns_6s_13_1_1_1240                                                                                      |     62|
|3560  |    mul_7ns_6s_13_1_1_U932                                               |hls_sparse_mul_7ns_6s_13_1_1_1241                                                                                      |     53|
|3561  |    mul_7ns_6s_13_1_1_U933                                               |hls_sparse_mul_7ns_6s_13_1_1_1242                                                                                      |     55|
|3562  |    mul_7ns_6s_13_1_1_U934                                               |hls_sparse_mul_7ns_6s_13_1_1_1243                                                                                      |     55|
|3563  |    mul_7ns_6s_13_1_1_U935                                               |hls_sparse_mul_7ns_6s_13_1_1_1244                                                                                      |     57|
|3564  |    mul_7ns_6s_13_1_1_U936                                               |hls_sparse_mul_7ns_6s_13_1_1_1245                                                                                      |     57|
|3565  |    mul_7ns_6s_13_1_1_U937                                               |hls_sparse_mul_7ns_6s_13_1_1_1246                                                                                      |     57|
|3566  |    mul_7ns_6s_13_1_1_U938                                               |hls_sparse_mul_7ns_6s_13_1_1_1247                                                                                      |     61|
|3567  |    mul_7ns_6s_13_1_1_U939                                               |hls_sparse_mul_7ns_6s_13_1_1_1248                                                                                      |     61|
|3568  |    mul_7ns_6s_13_1_1_U940                                               |hls_sparse_mul_7ns_6s_13_1_1_1249                                                                                      |     61|
|3569  |    mul_7ns_6s_13_1_1_U941                                               |hls_sparse_mul_7ns_6s_13_1_1_1250                                                                                      |     55|
|3570  |    mul_7ns_6s_13_1_1_U942                                               |hls_sparse_mul_7ns_6s_13_1_1_1251                                                                                      |     55|
|3571  |    mul_7ns_6s_13_1_1_U943                                               |hls_sparse_mul_7ns_6s_13_1_1_1252                                                                                      |     55|
|3572  |    mul_7ns_6s_13_1_1_U944                                               |hls_sparse_mul_7ns_6s_13_1_1_1253                                                                                      |     63|
|3573  |    mul_7ns_6s_13_1_1_U945                                               |hls_sparse_mul_7ns_6s_13_1_1_1254                                                                                      |     64|
|3574  |    mul_7ns_6s_13_1_1_U946                                               |hls_sparse_mul_7ns_6s_13_1_1_1255                                                                                      |     64|
|3575  |    mul_7ns_6s_13_1_1_U947                                               |hls_sparse_mul_7ns_6s_13_1_1_1256                                                                                      |     61|
|3576  |    mul_7ns_6s_13_1_1_U948                                               |hls_sparse_mul_7ns_6s_13_1_1_1257                                                                                      |     61|
|3577  |    mul_7ns_6s_13_1_1_U949                                               |hls_sparse_mul_7ns_6s_13_1_1_1258                                                                                      |     61|
|3578  |    mul_7ns_6s_13_1_1_U950                                               |hls_sparse_mul_7ns_6s_13_1_1_1259                                                                                      |     57|
|3579  |    mul_7ns_6s_13_1_1_U951                                               |hls_sparse_mul_7ns_6s_13_1_1_1260                                                                                      |     59|
|3580  |    mul_7ns_6s_13_1_1_U952                                               |hls_sparse_mul_7ns_6s_13_1_1_1261                                                                                      |     59|
|3581  |    mul_7ns_6s_13_1_1_U953                                               |hls_sparse_mul_7ns_6s_13_1_1_1262                                                                                      |     57|
|3582  |    mul_7ns_6s_13_1_1_U954                                               |hls_sparse_mul_7ns_6s_13_1_1_1263                                                                                      |     57|
|3583  |    mul_7ns_6s_13_1_1_U955                                               |hls_sparse_mul_7ns_6s_13_1_1_1264                                                                                      |     57|
|3584  |    mul_7ns_6s_13_1_1_U956                                               |hls_sparse_mul_7ns_6s_13_1_1_1265                                                                                      |     62|
|3585  |    mul_7ns_6s_13_1_1_U957                                               |hls_sparse_mul_7ns_6s_13_1_1_1266                                                                                      |     62|
|3586  |    mul_7ns_6s_13_1_1_U958                                               |hls_sparse_mul_7ns_6s_13_1_1_1267                                                                                      |     61|
|3587  |    mul_7ns_6s_13_1_1_U959                                               |hls_sparse_mul_7ns_6s_13_1_1_1268                                                                                      |     55|
|3588  |    mul_7ns_6s_13_1_1_U960                                               |hls_sparse_mul_7ns_6s_13_1_1_1269                                                                                      |     55|
|3589  |    mul_7ns_6s_13_1_1_U961                                               |hls_sparse_mul_7ns_6s_13_1_1_1270                                                                                      |     55|
|3590  |    mul_7ns_6s_13_1_1_U962                                               |hls_sparse_mul_7ns_6s_13_1_1_1271                                                                                      |     57|
|3591  |    mul_7ns_6s_13_1_1_U963                                               |hls_sparse_mul_7ns_6s_13_1_1_1272                                                                                      |     57|
|3592  |    mul_7ns_6s_13_1_1_U964                                               |hls_sparse_mul_7ns_6s_13_1_1_1273                                                                                      |     57|
|3593  |    mul_7ns_6s_13_1_1_U965                                               |hls_sparse_mul_7ns_6s_13_1_1_1274                                                                                      |     61|
|3594  |    mul_7ns_6s_13_1_1_U966                                               |hls_sparse_mul_7ns_6s_13_1_1_1275                                                                                      |     61|
|3595  |    mul_7ns_6s_13_1_1_U967                                               |hls_sparse_mul_7ns_6s_13_1_1_1276                                                                                      |     61|
|3596  |    mul_7ns_6s_13_1_1_U968                                               |hls_sparse_mul_7ns_6s_13_1_1_1277                                                                                      |     55|
|3597  |    mul_7ns_6s_13_1_1_U969                                               |hls_sparse_mul_7ns_6s_13_1_1_1278                                                                                      |     56|
|3598  |    mul_7ns_6s_13_1_1_U970                                               |hls_sparse_mul_7ns_6s_13_1_1_1279                                                                                      |     56|
|3599  |    mul_7ns_6s_13_1_1_U971                                               |hls_sparse_mul_7ns_6s_13_1_1_1280                                                                                      |     59|
|3600  |    mul_7ns_6s_13_1_1_U972                                               |hls_sparse_mul_7ns_6s_13_1_1_1281                                                                                      |     60|
|3601  |    mul_7ns_6s_13_1_1_U973                                               |hls_sparse_mul_7ns_6s_13_1_1_1282                                                                                      |     62|
|3602  |    mul_7ns_6s_13_1_1_U974                                               |hls_sparse_mul_7ns_6s_13_1_1_1283                                                                                      |     64|
|3603  |    mul_7ns_6s_13_1_1_U975                                               |hls_sparse_mul_7ns_6s_13_1_1_1284                                                                                      |     55|
|3604  |    mul_7ns_6s_13_1_1_U976                                               |hls_sparse_mul_7ns_6s_13_1_1_1285                                                                                      |     53|
|3605  |    mul_7ns_6s_13_1_1_U977                                               |hls_sparse_mul_7ns_6s_13_1_1_1286                                                                                      |     57|
|3606  |    mul_7ns_6s_13_1_1_U978                                               |hls_sparse_mul_7ns_6s_13_1_1_1287                                                                                      |     57|
|3607  |    mul_7ns_6s_13_1_1_U979                                               |hls_sparse_mul_7ns_6s_13_1_1_1288                                                                                      |     62|
|3608  |    mul_7ns_6s_13_1_1_U980                                               |hls_sparse_mul_7ns_6s_13_1_1_1289                                                                                      |     62|
|3609  |    mul_7ns_6s_13_1_1_U981                                               |hls_sparse_mul_7ns_6s_13_1_1_1290                                                                                      |     55|
|3610  |    mul_7ns_6s_13_1_1_U982                                               |hls_sparse_mul_7ns_6s_13_1_1_1291                                                                                      |     55|
|3611  |    mul_7ns_6s_13_1_1_U983                                               |hls_sparse_mul_7ns_6s_13_1_1_1292                                                                                      |     56|
|3612  |    mul_7ns_6s_13_1_1_U984                                               |hls_sparse_mul_7ns_6s_13_1_1_1293                                                                                      |     56|
|3613  |    mul_7ns_6s_13_1_1_U985                                               |hls_sparse_mul_7ns_6s_13_1_1_1294                                                                                      |     63|
|3614  |    mul_7ns_6s_13_1_1_U986                                               |hls_sparse_mul_7ns_6s_13_1_1_1295                                                                                      |     63|
|3615  |    mul_7ns_6s_13_1_1_U987                                               |hls_sparse_mul_7ns_6s_13_1_1_1296                                                                                      |     54|
|3616  |    mul_7ns_6s_13_1_1_U988                                               |hls_sparse_mul_7ns_6s_13_1_1_1297                                                                                      |     54|
|3617  |    mul_7ns_6s_13_1_1_U989                                               |hls_sparse_mul_7ns_6s_13_1_1_1298                                                                                      |     56|
|3618  |    mul_7ns_6s_13_1_1_U990                                               |hls_sparse_mul_7ns_6s_13_1_1_1299                                                                                      |     56|
|3619  |    mul_7ns_6s_13_1_1_U991                                               |hls_sparse_mul_7ns_6s_13_1_1_1300                                                                                      |     63|
|3620  |    mul_7ns_6s_13_1_1_U992                                               |hls_sparse_mul_7ns_6s_13_1_1_1301                                                                                      |     63|
|3621  |    mul_7ns_6s_13_1_1_U993                                               |hls_sparse_mul_7ns_6s_13_1_1_1302                                                                                      |     54|
|3622  |    mul_7ns_6s_13_1_1_U994                                               |hls_sparse_mul_7ns_6s_13_1_1_1303                                                                                      |     54|
|3623  |    mul_7ns_6s_13_1_1_U995                                               |hls_sparse_mul_7ns_6s_13_1_1_1304                                                                                      |     57|
|3624  |    mul_7ns_6s_13_1_1_U996                                               |hls_sparse_mul_7ns_6s_13_1_1_1305                                                                                      |     57|
|3625  |    mul_7ns_6s_13_1_1_U997                                               |hls_sparse_mul_7ns_6s_13_1_1_1306                                                                                      |     62|
|3626  |    mul_7ns_6s_13_1_1_U998                                               |hls_sparse_mul_7ns_6s_13_1_1_1307                                                                                      |     62|
|3627  |    mul_7ns_6s_13_1_1_U999                                               |hls_sparse_mul_7ns_6s_13_1_1_1308                                                                                      |     55|
|3628  |  sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_U0             |hls_sparse_sparse_flatten_ap_ufixed_10_2_4_0_0_ap_uint_10_5_5_3_16_s                                                   |   5865|
|3629  |    flow_control_loop_pipe_U                                             |hls_sparse_flow_control_loop_pipe                                                                                      |    804|
|3630  |    mux_13_4_7_1_1_U1324                                                 |hls_sparse_mux_13_4_7_1_1                                                                                              |     11|
|3631  |    mux_13_4_7_1_1_U1325                                                 |hls_sparse_mux_13_4_7_1_1_572                                                                                          |     11|
|3632  |    mux_13_4_7_1_1_U1329                                                 |hls_sparse_mux_13_4_7_1_1_573                                                                                          |     15|
|3633  |    mux_13_4_7_1_1_U1330                                                 |hls_sparse_mux_13_4_7_1_1_574                                                                                          |     19|
|3634  |    mux_13_4_7_1_1_U1334                                                 |hls_sparse_mux_13_4_7_1_1_575                                                                                          |     15|
|3635  |    mux_13_4_7_1_1_U1335                                                 |hls_sparse_mux_13_4_7_1_1_576                                                                                          |     19|
|3636  |    mux_13_4_7_1_1_U1339                                                 |hls_sparse_mux_13_4_7_1_1_577                                                                                          |     15|
|3637  |    mux_13_4_7_1_1_U1340                                                 |hls_sparse_mux_13_4_7_1_1_578                                                                                          |     19|
|3638  |    mux_13_4_9_1_1_U1326                                                 |hls_sparse_mux_13_4_9_1_1                                                                                              |     27|
|3639  |    mux_13_4_9_1_1_U1327                                                 |hls_sparse_mux_13_4_9_1_1_579                                                                                          |     27|
|3640  |    mux_13_4_9_1_1_U1328                                                 |hls_sparse_mux_13_4_9_1_1_580                                                                                          |     27|
|3641  |    mux_13_4_9_1_1_U1331                                                 |hls_sparse_mux_13_4_9_1_1_581                                                                                          |     27|
|3642  |    mux_13_4_9_1_1_U1332                                                 |hls_sparse_mux_13_4_9_1_1_582                                                                                          |     27|
|3643  |    mux_13_4_9_1_1_U1333                                                 |hls_sparse_mux_13_4_9_1_1_583                                                                                          |     27|
|3644  |    mux_13_4_9_1_1_U1336                                                 |hls_sparse_mux_13_4_9_1_1_584                                                                                          |     27|
|3645  |    mux_13_4_9_1_1_U1337                                                 |hls_sparse_mux_13_4_9_1_1_585                                                                                          |     27|
|3646  |    mux_13_4_9_1_1_U1338                                                 |hls_sparse_mux_13_4_9_1_1_586                                                                                          |     27|
|3647  |    mux_13_4_9_1_1_U1341                                                 |hls_sparse_mux_13_4_9_1_1_587                                                                                          |     27|
|3648  |    mux_13_4_9_1_1_U1342                                                 |hls_sparse_mux_13_4_9_1_1_588                                                                                          |     27|
|3649  |    mux_13_4_9_1_1_U1343                                                 |hls_sparse_mux_13_4_9_1_1_589                                                                                          |     27|
|3650  |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10_U0    |hls_sparse_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_40_40_1_16_10                                            | 132550|
|3651  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_1_4_s                                       |   8049|
|3652  |  sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_U0 |hls_sparse_sparse_pooling_avg_ap_ufixed_ap_ufixed_10_2_4_0_0_ap_uint_10_16_3_2_s                                       |  19729|
|3653  |  sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_U0          |hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_1_s                                                |    161|
|3654  |  sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_U0          |hls_sparse_sparse_relu_ap_ufixed_10_2_4_0_0_ap_ufixed_10_2_4_0_0_16_3_s                                                |    619|
+------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:56 ; elapsed = 00:12:12 . Memory (MB): peak = 5789.773 ; gain = 3357.242 ; free physical = 416460 ; free virtual = 822421
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1300 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:58 ; elapsed = 00:12:15 . Memory (MB): peak = 5793.684 ; gain = 3361.152 ; free physical = 430728 ; free virtual = 836690
Synthesis Optimization Complete : Time (s): cpu = 00:09:58 ; elapsed = 00:12:15 . Memory (MB): peak = 5793.684 ; gain = 3361.152 ; free physical = 430782 ; free virtual = 836690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5793.684 ; gain = 0.000 ; free physical = 430705 ; free virtual = 836653
INFO: [Netlist 29-17] Analyzing 52449 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 11 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q3_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q5_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q7_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/exp_table_U/q9_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_U0/tmp_276_reg_1675_pp0_iter2_reg_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6125.062 ; gain = 0.000 ; free physical = 430173 ; free virtual = 836253
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26443 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 838 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 25604 instances

Synth Design complete | Checksum: da11d6e9
INFO: [Common 17-83] Releasing license: Synthesis
333 Infos, 394 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:53 ; elapsed = 00:14:09 . Memory (MB): peak = 6125.062 ; gain = 3716.645 ; free physical = 430195 ; free virtual = 836275
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19281.662; main = 5408.854; forked = 14478.611
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24421.969; main = 6125.066; forked = 18632.191
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6189.094 ; gain = 64.031 ; free physical = 430080 ; free virtual = 836284

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dc6833d3

Time (s): cpu = 00:02:34 ; elapsed = 00:00:43 . Memory (MB): peak = 6913.859 ; gain = 724.766 ; free physical = 428904 ; free virtual = 835664

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 676 inverters resulting in an inversion of 3748 pins
INFO: [Opt 31-138] Pushed 17 inverter(s) to 27 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14143abc3

Time (s): cpu = 00:00:56 ; elapsed = 00:00:30 . Memory (MB): peak = 6913.859 ; gain = 0.000 ; free physical = 428872 ; free virtual = 835640
INFO: [Opt 31-389] Phase Retarget created 3457 cells and removed 4589 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 10fbf3b4e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:37 . Memory (MB): peak = 6913.859 ; gain = 0.000 ; free physical = 428877 ; free virtual = 835645
INFO: [Opt 31-389] Phase Constant propagation created 1073 cells and removed 2720 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1191f0f51

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 6913.859 ; gain = 0.000 ; free physical = 428869 ; free virtual = 835637
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 294 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f94640aa

Time (s): cpu = 00:01:41 ; elapsed = 00:01:14 . Memory (MB): peak = 6913.859 ; gain = 0.000 ; free physical = 428777 ; free virtual = 835545
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 13 inverters resulting in an inversion of 39 pins
Phase 5 Post Processing Netlist | Checksum: 1844fba8d

Time (s): cpu = 00:01:44 ; elapsed = 00:01:17 . Memory (MB): peak = 6913.859 ; gain = 0.000 ; free physical = 428811 ; free virtual = 835579
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 13 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            3457  |            4589  |                                              0  |
|  Constant propagation         |            1073  |            2720  |                                              0  |
|  Sweep                        |              12  |             294  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |              13  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c4211f3f

Time (s): cpu = 00:01:45 ; elapsed = 00:01:17 . Memory (MB): peak = 6913.859 ; gain = 0.000 ; free physical = 428774 ; free virtual = 835542

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
CRITICAL WARNING: [Power 33-333] The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: c4211f3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8526.406 ; gain = 0.000 ; free physical = 427220 ; free virtual = 834244
Ending Power Optimization Task | Checksum: c4211f3f

Time (s): cpu = 00:05:31 ; elapsed = 00:01:53 . Memory (MB): peak = 8526.406 ; gain = 1612.547 ; free physical = 427214 ; free virtual = 834238

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c4211f3f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8526.406 ; gain = 0.000 ; free physical = 427214 ; free virtual = 834238

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 8526.406 ; gain = 0.000 ; free physical = 427214 ; free virtual = 834238
Ending Netlist Obfuscation Task | Checksum: c4211f3f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.2 . Memory (MB): peak = 8526.406 ; gain = 0.000 ; free physical = 427214 ; free virtual = 834238
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:10:03 ; elapsed = 00:04:03 . Memory (MB): peak = 8526.406 ; gain = 2401.344 ; free physical = 427214 ; free virtual = 834238
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8526.406 ; gain = 0.000 ; free physical = 427245 ; free virtual = 834269
INFO: [Common 17-206] Exiting Vivado at Sun Jul 13 08:00:10 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h19m31s *****
INFO: [HLS 200-112] Total CPU user time: 5047.63 seconds. Total CPU system time: 117.77 seconds. Total elapsed time: 4710.32 seconds; peak allocated memory: 8.734 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jul 13 08:00:24 2025...
