<stg><name>long_div3</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="3">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="5" to="6">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="6" to="7">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="7" to="8">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:5  %call_ret = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_s, i2 0) nounwind

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="6">
<![CDATA[
:6  %q_chunk_V = extractvalue { i4, i2 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="6">
<![CDATA[
:7  %r_V_ret = extractvalue { i4, i2 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="r_V_ret"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:9  %call_ret_1 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_1, i2 %r_V_ret) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="6">
<![CDATA[
:10  %q_chunk_V_0_1 = extractvalue { i4, i2 } %call_ret_1, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="6">
<![CDATA[
:11  %r_V_ret_1 = extractvalue { i4, i2 } %call_ret_1, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 52, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:28  %p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 36, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %p_Result_7 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:36  %p_Result_8 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %p_Result_9 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44  %p_Result_s_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_s_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:48  %p_Result_10 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:52  %p_Result_11 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56  %p_Result_12 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:60  %p_Result_13 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="64">
<![CDATA[
:64  %tmp = trunc i64 %in_read to i4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:13  %call_ret_2 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_2, i2 %r_V_ret_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="6">
<![CDATA[
:14  %q_chunk_V_0_2 = extractvalue { i4, i2 } %call_ret_2, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="6">
<![CDATA[
:15  %r_V_ret_2 = extractvalue { i4, i2 } %call_ret_2, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:17  %call_ret_3 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_3, i2 %r_V_ret_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="6">
<![CDATA[
:18  %q_chunk_V_0_3 = extractvalue { i4, i2 } %call_ret_3, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="6">
<![CDATA[
:19  %r_V_ret_3 = extractvalue { i4, i2 } %call_ret_3, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:21  %call_ret_4 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_4, i2 %r_V_ret_3) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="6">
<![CDATA[
:22  %q_chunk_V_0_4 = extractvalue { i4, i2 } %call_ret_4, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="6">
<![CDATA[
:23  %r_V_ret_4 = extractvalue { i4, i2 } %call_ret_4, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:25  %call_ret_5 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_5, i2 %r_V_ret_4) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="6">
<![CDATA[
:26  %q_chunk_V_0_5 = extractvalue { i4, i2 } %call_ret_5, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_5"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="6">
<![CDATA[
:27  %r_V_ret_5 = extractvalue { i4, i2 } %call_ret_5, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:29  %call_ret_6 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_6, i2 %r_V_ret_5) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_6"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="6">
<![CDATA[
:30  %q_chunk_V_0_6 = extractvalue { i4, i2 } %call_ret_6, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_6"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="6">
<![CDATA[
:31  %r_V_ret_6 = extractvalue { i4, i2 } %call_ret_6, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_6"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:33  %call_ret_7 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_7, i2 %r_V_ret_6) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_7"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="6">
<![CDATA[
:34  %q_chunk_V_0_7 = extractvalue { i4, i2 } %call_ret_7, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_7"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="6">
<![CDATA[
:35  %r_V_ret_7 = extractvalue { i4, i2 } %call_ret_7, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:37  %call_ret_8 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_8, i2 %r_V_ret_7) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_8"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="6">
<![CDATA[
:38  %q_chunk_V_0_8 = extractvalue { i4, i2 } %call_ret_8, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_8"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="6">
<![CDATA[
:39  %r_V_ret_8 = extractvalue { i4, i2 } %call_ret_8, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_8"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:41  %call_ret_9 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_9, i2 %r_V_ret_8) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_9"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="6">
<![CDATA[
:42  %q_chunk_V_0_9 = extractvalue { i4, i2 } %call_ret_9, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_9"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="6">
<![CDATA[
:43  %r_V_ret_9 = extractvalue { i4, i2 } %call_ret_9, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:45  %call_ret_s = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_s_4, i2 %r_V_ret_9) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_s"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="6">
<![CDATA[
:46  %q_chunk_V_0_s = extractvalue { i4, i2 } %call_ret_s, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_s"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="6">
<![CDATA[
:47  %r_V_ret_s = extractvalue { i4, i2 } %call_ret_s, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_s"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:49  %call_ret_10 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_10, i2 %r_V_ret_s) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_10"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="6">
<![CDATA[
:50  %q_chunk_V_0_10 = extractvalue { i4, i2 } %call_ret_10, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_10"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="6">
<![CDATA[
:51  %r_V_ret_10 = extractvalue { i4, i2 } %call_ret_10, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:53  %call_ret_11 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_11, i2 %r_V_ret_10) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_11"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="6">
<![CDATA[
:54  %q_chunk_V_0_11 = extractvalue { i4, i2 } %call_ret_11, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_11"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="6">
<![CDATA[
:55  %r_V_ret_11 = extractvalue { i4, i2 } %call_ret_11, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_11"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:57  %call_ret_12 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_12, i2 %r_V_ret_11) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_12"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="6">
<![CDATA[
:58  %q_chunk_V_0_12 = extractvalue { i4, i2 } %call_ret_12, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_12"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="6">
<![CDATA[
:59  %r_V_ret_12 = extractvalue { i4, i2 } %call_ret_12, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !90

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @long_div3_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:61  %call_ret_13 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_13, i2 %r_V_ret_12) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_13"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="6">
<![CDATA[
:62  %q_chunk_V_0_13 = extractvalue { i4, i2 } %call_ret_13, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_13"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="6">
<![CDATA[
:63  %r_V_ret_13 = extractvalue { i4, i2 } %call_ret_13, 1

]]></Node>
<StgValue><ssdm name="r_V_ret_13"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:65  %call_ret_14 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %tmp, i2 %r_V_ret_13) nounwind

]]></Node>
<StgValue><ssdm name="call_ret_14"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="6">
<![CDATA[
:66  %q_chunk_V_0_14 = extractvalue { i4, i2 } %call_ret_14, 0

]]></Node>
<StgValue><ssdm name="q_chunk_V_0_14"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4" op_9_bw="4" op_10_bw="4" op_11_bw="4" op_12_bw="4" op_13_bw="4" op_14_bw="4" op_15_bw="4" op_16_bw="4">
<![CDATA[
:67  %p_Result_12_s = call i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %q_chunk_V, i4 %q_chunk_V_0_1, i4 %q_chunk_V_0_2, i4 %q_chunk_V_0_3, i4 %q_chunk_V_0_4, i4 %q_chunk_V_0_5, i4 %q_chunk_V_0_6, i4 %q_chunk_V_0_7, i4 %q_chunk_V_0_8, i4 %q_chunk_V_0_9, i4 %q_chunk_V_0_s, i4 %q_chunk_V_0_10, i4 %q_chunk_V_0_11, i4 %q_chunk_V_0_12, i4 %q_chunk_V_0_13, i4 %q_chunk_V_0_14)

]]></Node>
<StgValue><ssdm name="p_Result_12_s"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64">
<![CDATA[
:68  ret i64 %p_Result_12_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
