
load ../d_vasrc.so
load ../lang_verilog.so
load ../vams/vcvs.so

verilog

vcvs #(.gain(2)) vv(out, 0, in, 0);

spice

V1 in 0 ac 1 dc 0.9 tran sin

.print tran v(nodes)
.print dc v(nodes) y(vv.*)
.print ac vm(nodes) vp(nodes)

.dc
.tran 1
.ac 1 10 * 2
.status notime
