{"Source Block": ["hdl/library/common/up_clock_mon.v@42:52@HdlIdDef", "  reg             up_count_run = 'd0;\n  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n\n"], "Clone Blocks": [["hdl/library/common/up_clock_mon.v@39:49", "  // internal registers\n\n  reg     [15:0]  up_count = 'd1;\n  reg             up_count_run = 'd0;\n  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n"], ["hdl/library/common/up_clock_mon.v@41:51", "  reg     [15:0]  up_count = 'd1;\n  reg             up_count_run = 'd0;\n  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n"], ["hdl/library/common/up_clock_mon.v@40:50", "\n  reg     [15:0]  up_count = 'd1;\n  reg             up_count_run = 'd0;\n  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n"], ["hdl/library/common/up_clock_mon.v@37:47", "  input                   d_clk);\n\n  // internal registers\n\n  reg     [15:0]  up_count = 'd1;\n  reg             up_count_run = 'd0;\n  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n"], ["hdl/library/common/up_clock_mon.v@44:54", "  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n\n  wire            up_count_capture_s;\n  wire            d_count_reset_s;\n"], ["hdl/library/common/up_clock_mon.v@43:53", "  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n  reg     [32:0]  d_count = 'd0;\n\n  // internal signals\n\n  wire            up_count_capture_s;\n"], ["hdl/library/common/up_clock_mon.v@38:48", "\n  // internal registers\n\n  reg     [15:0]  up_count = 'd1;\n  reg             up_count_run = 'd0;\n  reg             up_count_running_m1 = 'd0;\n  reg             up_count_running_m2 = 'd0;\n  reg             up_count_running_m3 = 'd0;\n  reg             d_count_run_m1 = 'd0;\n  reg             d_count_run_m2 = 'd0;\n  reg             d_count_run_m3 = 'd0;\n"]], "Diff Content": {"Delete": [[47, "  reg             d_count_run_m2 = 'd0;\n"]], "Add": []}}