<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3927" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3927{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3927{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3927{left:668px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3927{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t5_3927{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3927{left:70px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t7_3927{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3927{left:70px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t9_3927{left:70px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3927{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_3927{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3927{left:70px;bottom:938px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#td_3927{left:70px;bottom:921px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3927{left:70px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3927{left:70px;bottom:888px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tg_3927{left:70px;bottom:871px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#th_3927{left:70px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3927{left:70px;bottom:837px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#tj_3927{left:70px;bottom:820px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tk_3927{left:70px;bottom:796px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tl_3927{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3927{left:70px;bottom:711px;letter-spacing:0.18px;}
#tn_3927{left:156px;bottom:711px;letter-spacing:0.22px;word-spacing:-0.04px;}
#to_3927{left:70px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3927{left:70px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3927{left:70px;bottom:652px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tr_3927{left:70px;bottom:628px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_3927{left:70px;bottom:611px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tt_3927{left:70px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tu_3927{left:70px;bottom:570px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_3927{left:70px;bottom:553px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tw_3927{left:70px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3927{left:70px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_3927{left:70px;bottom:495px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#tz_3927{left:70px;bottom:478px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t10_3927{left:70px;bottom:461px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#t11_3927{left:70px;bottom:444px;letter-spacing:-0.14px;}
#t12_3927{left:70px;bottom:376px;letter-spacing:0.18px;}
#t13_3927{left:156px;bottom:376px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t14_3927{left:70px;bottom:351px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#t15_3927{left:70px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3927{left:70px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3927{left:70px;bottom:301px;letter-spacing:-0.17px;word-spacing:-0.68px;}
#t18_3927{left:70px;bottom:233px;letter-spacing:0.17px;}
#t19_3927{left:156px;bottom:233px;letter-spacing:0.19px;word-spacing:-0.01px;}
#t1a_3927{left:70px;bottom:208px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_3927{left:70px;bottom:191px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t1c_3927{left:70px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3927{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3927{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3927{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3927{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3927" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3927Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3927" style="-webkit-user-select: none;"><object width="935" height="1210" data="3927/3927.svg" type="image/svg+xml" id="pdf3927" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3927" class="t s1_3927">Vol. 3B </span><span id="t2_3927" class="t s1_3927">23-35 </span>
<span id="t3_3927" class="t s2_3927">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3927" class="t s3_3927">Specifically, the store buffers are flushed before the IN instruction is executed. No reads (as a result of cache miss) </span>
<span id="t5_3927" class="t s3_3927">are reordered around previously generated writes sitting in the store buffers. The implication of this is that the </span>
<span id="t6_3927" class="t s3_3927">store buffers will be flushed or emptied before a subsequent bus cycle is run on the external bus. </span>
<span id="t7_3927" class="t s3_3927">On both the Intel486 and Pentium processors, under certain conditions, a memory read will go onto the external </span>
<span id="t8_3927" class="t s3_3927">bus before the pending memory writes in the buffer even though the writes occurred earlier in the program execu- </span>
<span id="t9_3927" class="t s3_3927">tion. A memory read will only be reordered in front of all writes pending in the buffers if all writes pending in the </span>
<span id="ta_3927" class="t s3_3927">buffers are cache hits and the read is a cache miss. Under these conditions, the Intel486 and Pentium processors </span>
<span id="tb_3927" class="t s3_3927">will not read from an external memory location that needs to be updated by one of the pending writes. </span>
<span id="tc_3927" class="t s3_3927">During a locked bus cycle, the Intel486 processor will always access external memory, it will never look for the </span>
<span id="td_3927" class="t s3_3927">location in the on-chip cache. All data pending in the Intel486 processor's store buffers will be written to memory </span>
<span id="te_3927" class="t s3_3927">before a locked cycle is allowed to proceed to the external bus. Thus, the locked bus cycle can be used for elimi- </span>
<span id="tf_3927" class="t s3_3927">nating the possibility of reordering read cycles on the Intel486 processor. The Pentium processor does check its </span>
<span id="tg_3927" class="t s3_3927">cache on a read-modify-write access and, if the cache line has been modified, writes the contents back to memory </span>
<span id="th_3927" class="t s3_3927">before locking the bus. The P6 family processors write to their cache on a read-modify-write operation (if the </span>
<span id="ti_3927" class="t s3_3927">access does not split across a cache line) and does not write back to system memory. If the access does split across </span>
<span id="tj_3927" class="t s3_3927">a cache line, it locks the bus and accesses system memory. </span>
<span id="tk_3927" class="t s3_3927">I/O reads are never reordered in front of buffered memory writes on an IA-32 processor. This ensures an update of </span>
<span id="tl_3927" class="t s3_3927">all memory locations before reading the status from an I/O device. </span>
<span id="tm_3927" class="t s4_3927">23.35 </span><span id="tn_3927" class="t s4_3927">BUS LOCKING </span>
<span id="to_3927" class="t s3_3927">The Intel 286 processor performs the bus locking differently than the Intel P6 family, Pentium, Intel486, and </span>
<span id="tp_3927" class="t s3_3927">Intel386 processors. Programs that use forms of memory locking specific to the Intel 286 processor may not run </span>
<span id="tq_3927" class="t s3_3927">properly when run on later processors. </span>
<span id="tr_3927" class="t s3_3927">A locked instruction is guaranteed to lock only the area of memory defined by the destination operand, but may </span>
<span id="ts_3927" class="t s3_3927">lock a larger memory area. For example, typical 8086 and Intel 286 configurations lock the entire physical memory </span>
<span id="tt_3927" class="t s3_3927">space. Programmers should not depend on this. </span>
<span id="tu_3927" class="t s3_3927">On the Intel 286 processor, the LOCK prefix is sensitive to IOPL. If the CPL is greater than the IOPL, a general- </span>
<span id="tv_3927" class="t s3_3927">protection exception (#GP) is generated. On the Intel386 DX, Intel486, and Pentium, and P6 family processors, no </span>
<span id="tw_3927" class="t s3_3927">check against IOPL is performed. </span>
<span id="tx_3927" class="t s3_3927">The Pentium processor automatically asserts the LOCK# signal when acknowledging external interrupts. After </span>
<span id="ty_3927" class="t s3_3927">signaling an interrupt request, an external interrupt controller may use the data bus to send the interrupt vector to </span>
<span id="tz_3927" class="t s3_3927">the processor. After receiving the interrupt request signal, the processor asserts LOCK# to ensure that no other </span>
<span id="t10_3927" class="t s3_3927">data appears on the data bus until the interrupt vector is received. This bus locking does not occur on the P6 family </span>
<span id="t11_3927" class="t s3_3927">processors. </span>
<span id="t12_3927" class="t s4_3927">23.36 </span><span id="t13_3927" class="t s4_3927">BUS HOLD </span>
<span id="t14_3927" class="t s3_3927">Unlike the 8086 and Intel 286 processors, but like the Intel386 and Intel486 processors, the P6 family and Pentium </span>
<span id="t15_3927" class="t s3_3927">processors respond to requests for control of the bus from other potential bus masters, such as DMA controllers, </span>
<span id="t16_3927" class="t s3_3927">between transfers of parts of an unaligned operand, such as two words which form a doubleword. Unlike the </span>
<span id="t17_3927" class="t s3_3927">Intel386 processor, the P6 family, Pentium, and Intel486 processors respond to bus hold during reset initialization. </span>
<span id="t18_3927" class="t s4_3927">23.37 </span><span id="t19_3927" class="t s4_3927">MODEL-SPECIFIC EXTENSIONS TO THE IA-32 </span>
<span id="t1a_3927" class="t s3_3927">Certain extensions to the IA-32 are specific to a processor or family of IA-32 processors and may not be imple- </span>
<span id="t1b_3927" class="t s3_3927">mented or implemented in the same way in future processors. The following sections describe these model-specific </span>
<span id="t1c_3927" class="t s3_3927">extensions. The CPUID instruction indicates the availability of some of the model-specific features. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
