// Seed: 1346897857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_1;
  assign id_1[1] = 1;
  wand id_2, id_3, id_4;
  assign id_4 = {1'h0{1'h0}};
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  tri1 id_1 = 1'b0 - id_1 < id_1, id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign id_2 = id_1;
endmodule
module module_3;
  supply1 id_2;
  rpmos (1, id_1, 1);
  assign id_2 = 1 - 1;
  wire id_3;
  tri1 id_4;
  assign id_4 = 1;
  id_5(
      .id_0(1'd0), .id_1("" & id_2)
  );
endmodule
