INFO-FLOW: Workspace C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls opened at Tue Dec 17 11:27:28 -0500 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10)
Execute     add_files -tb C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9)
Execute     set_top decode_can_message 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2024.1\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2024.1/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 6.933 sec.
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.253 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.234 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8)
Execute     set_clock_uncertainty 0.5ns 
Execute       ap_set_clock -name default -uncertainty 0.5 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14)
Execute     config_csim -clean=0 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 7.274 sec.
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 11.103 seconds; current allocated memory: 263.555 MB.
Execute       set_directive_top decode_can_message -name=decode_can_message 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'can_message_decoder.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling can_message_decoder.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang can_message_decoder.cpp -foptimization-record-file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2024.1/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2024.1\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.cpp.clang.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2024.1\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/clang.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<29>' (can_message_decoder.cpp:72:83)
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<64>' (can_message_decoder.cpp:72:95)
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<29>' (can_message_decoder.cpp:79:71)
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<29>' (can_message_decoder.cpp:86:87)
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<29>' (can_message_decoder.cpp:86:114)
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<56>' (can_message_decoder.cpp:105:47)
WARNING: [HLS 207-4855] format specifies type 'unsigned int' but the argument has type 'ap_uint<7>' (can_message_decoder.cpp:106:97)
WARNING: [HLS 207-4855] format specifies type 'unsigned long long' but the argument has type 'ap_int<32>' (can_message_decoder.cpp:160:46)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/.systemc_flag -fix-errors C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.519 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/all.directive.json -fix-errors C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.707 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.921 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.bc {-hls-platform-db-name=C:/Xilinx/2024.1\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.clang.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.923 seconds; current allocated memory: 266.543 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.g.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.101 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.973 sec.
Execute       run_link_or_opt -opt -out C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decode_can_message -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=decode_can_message -reflow-float-conversion -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.968 sec.
Execute       run_link_or_opt -out C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decode_can_message 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=decode_can_message -mllvm -hls-db-dir -mllvm C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.5 -x ir C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2024.1\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,081 Compile/Link C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,081 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,847 Unroll/Inline (step 1) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,847 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,860 Unroll/Inline (step 2) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,860 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,660 Unroll/Inline (step 3) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,660 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,704 Unroll/Inline (step 4) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,704 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,706 Array/Struct (step 1) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,706 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,706 Array/Struct (step 2) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,706 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,856 Array/Struct (step 3) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,856 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,988 Array/Struct (step 4) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,988 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,992 Array/Struct (step 5) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,992 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,712 Performance (step 1) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,712 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,709 Performance (step 2) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,709 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,708 Performance (step 3) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,708 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,708 Performance (step 4) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,708 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.784 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,719 HW Transforms (step 1) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,719 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 6,732 HW Transforms (step 2) C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,732 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-210] Disaggregating variable 'hash_table'
INFO: [HLS 214-210] Disaggregating variable 'hash_table_accumulator'
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_2' (can_message_decoder.cpp:117:23) in function 'decode_can_message' partially with a factor of 68 (can_message_decoder.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'compute_hash(ap_uint<29>)' into 'decode_can_message(can_message_t, decoded_signal_t*, int*, HashEntry*, ap_uint<56>*, ap_uint<80>*)' (can_message_decoder.cpp:63:0)
INFO: [HLS 214-178] Inlining function 'ap_int<32>::ap_int(double)' into 'decode_can_message(can_message_t, decoded_signal_t*, int*, HashEntry*, ap_uint<56>*, ap_uint<80>*)' (can_message_decoder.cpp:63:0)
INFO: [HLS 214-241] Aggregating bram variable 'hash_table_accumulator_accumulated_values' with compact=bit mode in 64-bits
INFO: [HLS 214-241] Aggregating bram variable 'decoded_signals' with compact=bit mode in 43-bits (can_message_decoder.cpp:63:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_84_1> at can_message_decoder.cpp:84:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_117_2> at can_message_decoder.cpp:117:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_182_4> at can_message_decoder.cpp:182:35 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_172_3'. (can_message_decoder.cpp:172:27)
WARNING: [HLS 214-385] Cannot apply INTERFACE pragma on a global variable. In function 'decode_can_message(can_message_t, decoded_signal_t*, int*, HashEntry*, ap_uint<56>*, ap_uint<80>*)' (can_message_decoder.cpp:66:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.432 seconds; current allocated memory: 268.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 268.508 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top decode_can_message -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.0.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.487 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 288.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.1.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.398 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.2.prechk.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] can_message_decoder.cpp:147: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 297.367 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.g.1.bc to C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.1.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 2.243 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.1.tmp.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:117:32) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can_message_decoder.cpp:119:61) to (can_message_decoder.cpp:117:23) in function 'decode_can_message'... converting 12 basic blocks.
Command         transform done; 6.059 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.309 seconds; current allocated memory: 344.164 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.2.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 2.237 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.3.bc -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.578 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.816 seconds; current allocated memory: 366.633 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.068 sec.
Command     elaborate done; 26.452 sec.
Execute     ap_eval exec zip -j C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.135 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'decode_can_message' ...
Execute       ap_set_top_model decode_can_message 
Execute       get_model_list decode_can_message -filter all-wo-channel -topdown 
Execute       preproc_iomode -model decode_can_message 
Execute       preproc_iomode -model decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       preproc_iomode -model decode_can_message_Pipeline_VITIS_LOOP_117_2 
Execute       preproc_iomode -model decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       get_model_list decode_can_message -filter all-wo-channel 
INFO-FLOW: Model list for configure: decode_can_message_Pipeline_VITIS_LOOP_84_1 decode_can_message_Pipeline_VITIS_LOOP_117_2 decode_can_message_Pipeline_VITIS_LOOP_182_4 decode_can_message
INFO-FLOW: Configuring Module : decode_can_message_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       apply_spec_resource_limit decode_can_message_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Configuring Module : decode_can_message_Pipeline_VITIS_LOOP_117_2 ...
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_117_2 
Execute       apply_spec_resource_limit decode_can_message_Pipeline_VITIS_LOOP_117_2 
INFO-FLOW: Configuring Module : decode_can_message_Pipeline_VITIS_LOOP_182_4 ...
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       apply_spec_resource_limit decode_can_message_Pipeline_VITIS_LOOP_182_4 
INFO-FLOW: Configuring Module : decode_can_message ...
Execute       set_default_model decode_can_message 
Execute       apply_spec_resource_limit decode_can_message 
INFO-FLOW: Model list for preprocess: decode_can_message_Pipeline_VITIS_LOOP_84_1 decode_can_message_Pipeline_VITIS_LOOP_117_2 decode_can_message_Pipeline_VITIS_LOOP_182_4 decode_can_message
INFO-FLOW: Preprocessing Module: decode_can_message_Pipeline_VITIS_LOOP_84_1 ...
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       cdfg_preprocess -model decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess decode_can_message_Pipeline_VITIS_LOOP_84_1 
INFO-FLOW: Preprocessing Module: decode_can_message_Pipeline_VITIS_LOOP_117_2 ...
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_117_2 
Execute       cdfg_preprocess -model decode_can_message_Pipeline_VITIS_LOOP_117_2 
Command       cdfg_preprocess done; 0.103 sec.
Execute       rtl_gen_preprocess decode_can_message_Pipeline_VITIS_LOOP_117_2 
INFO-FLOW: Preprocessing Module: decode_can_message_Pipeline_VITIS_LOOP_182_4 ...
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       cdfg_preprocess -model decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       rtl_gen_preprocess decode_can_message_Pipeline_VITIS_LOOP_182_4 
INFO-FLOW: Preprocessing Module: decode_can_message ...
Execute       set_default_model decode_can_message 
Execute       cdfg_preprocess -model decode_can_message 
Execute       rtl_gen_preprocess decode_can_message 
INFO-FLOW: Model list for synthesis: decode_can_message_Pipeline_VITIS_LOOP_84_1 decode_can_message_Pipeline_VITIS_LOOP_117_2 decode_can_message_Pipeline_VITIS_LOOP_182_4 decode_can_message
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_can_message_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       schedule -model decode_can_message_Pipeline_VITIS_LOOP_84_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation 1 bit ('and_ln84', can_message_decoder.cpp:84)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_84_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 370.980 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.sched.adb -f 
INFO-FLOW: Finish scheduling decode_can_message_Pipeline_VITIS_LOOP_84_1.
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       bind -model decode_can_message_Pipeline_VITIS_LOOP_84_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 372.176 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.bind.adb -f 
INFO-FLOW: Finish binding decode_can_message_Pipeline_VITIS_LOOP_84_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_117_2 
Execute       schedule -model decode_can_message_Pipeline_VITIS_LOOP_117_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_117_2'.
WARNING: [HLS 200-885] The II Violation in module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to schedule 'load' operation 80 bit ('signal_def', can_message_decoder.cpp:119) on array 'signal_def_mem' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'signal_def_mem'.
WARNING: [HLS 200-885] The II Violation in module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to schedule 'load' operation 80 bit ('signal_def', can_message_decoder.cpp:119) on array 'signal_def_mem' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'signal_def_mem'.
WARNING: [HLS 200-885] The II Violation in module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to schedule 'load' operation 80 bit ('signal_def', can_message_decoder.cpp:119) on array 'signal_def_mem' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'signal_def_mem'.
WARNING: [HLS 200-885] The II Violation in module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to schedule 'load' operation 80 bit ('signal_def', can_message_decoder.cpp:119) on array 'signal_def_mem' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'signal_def_mem'.
WARNING: [HLS 200-885] The II Violation in module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' (loop 'VITIS_LOOP_117_2'): Unable to schedule 'store' operation 0 bit ('hash_table_accumulator_accumulated_values_addr_65_write_ln164', can_message_decoder.cpp:164) of variable 'add_ln164_65', can_message_decoder.cpp:164 on array 'hash_table_accumulator_accumulated_values' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'hash_table_accumulator_accumulated_values'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 68, Depth = 316, loop 'VITIS_LOOP_117_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 35.262 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 34 seconds. CPU system time: 1 seconds. Elapsed time: 35.305 seconds; current allocated memory: 444.070 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.245 sec.
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.sched.adb -f 
Command       db_write done; 1.654 sec.
INFO-FLOW: Finish scheduling decode_can_message_Pipeline_VITIS_LOOP_117_2.
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_117_2 
Execute       bind -model decode_can_message_Pipeline_VITIS_LOOP_117_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (11.099ns) exceeds the target (target clock period: 10.000ns, clock uncertainty: 0.500ns, effective delay budget: 9.500ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i116_1', can_message_decoder.cpp:157) (11.0992 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 5.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.631 seconds; current allocated memory: 453.281 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.06 sec.
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.bind.adb -f 
Command       db_write done; 2.107 sec.
INFO-FLOW: Finish binding decode_can_message_Pipeline_VITIS_LOOP_117_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_can_message_Pipeline_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       schedule -model decode_can_message_Pipeline_VITIS_LOOP_182_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 69, loop 'VITIS_LOOP_182_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.213 seconds; current allocated memory: 456.234 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.sched.adb -f 
INFO-FLOW: Finish scheduling decode_can_message_Pipeline_VITIS_LOOP_182_4.
Execute       set_default_model decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       bind -model decode_can_message_Pipeline_VITIS_LOOP_182_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 456.258 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.bind.adb -f 
INFO-FLOW: Finish binding decode_can_message_Pipeline_VITIS_LOOP_182_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode_can_message' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model decode_can_message 
Execute       schedule -model decode_can_message 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 456.391 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.sched.adb -f 
INFO-FLOW: Finish scheduling decode_can_message.
Execute       set_default_model decode_can_message 
Execute       bind -model decode_can_message 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 456.473 MB.
Execute       syn_report -verbosereport -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.151 sec.
Execute       db_write -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.bind.adb -f 
INFO-FLOW: Finish binding decode_can_message.
Execute       get_model_list decode_can_message -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       rtl_gen_preprocess decode_can_message_Pipeline_VITIS_LOOP_117_2 
Execute       rtl_gen_preprocess decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       rtl_gen_preprocess decode_can_message 
INFO-FLOW: Model list for RTL generation: decode_can_message_Pipeline_VITIS_LOOP_84_1 decode_can_message_Pipeline_VITIS_LOOP_117_2 decode_can_message_Pipeline_VITIS_LOOP_182_4 decode_can_message
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_can_message_Pipeline_VITIS_LOOP_84_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decode_can_message_Pipeline_VITIS_LOOP_84_1 -top_prefix decode_can_message_ -sub_prefix decode_can_message_ -mg_file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_can_message_Pipeline_VITIS_LOOP_84_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 458.086 MB.
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_can_message_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vhdl -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/vhdl/decode_can_message_decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       gen_rtl decode_can_message_Pipeline_VITIS_LOOP_84_1 -style xilinx -f -lang vlog -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/verilog/decode_can_message_decode_can_message_Pipeline_VITIS_LOOP_84_1 
Execute       syn_report -csynth -model decode_can_message_Pipeline_VITIS_LOOP_84_1 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_Pipeline_VITIS_LOOP_84_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model decode_can_message_Pipeline_VITIS_LOOP_84_1 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_Pipeline_VITIS_LOOP_84_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model decode_can_message_Pipeline_VITIS_LOOP_84_1 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model decode_can_message_Pipeline_VITIS_LOOP_84_1 -f -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.adb 
Execute       db_write -model decode_can_message_Pipeline_VITIS_LOOP_84_1 -bindview -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info decode_can_message_Pipeline_VITIS_LOOP_84_1 -p C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decode_can_message_Pipeline_VITIS_LOOP_117_2 -top_prefix decode_can_message_ -sub_prefix decode_can_message_ -mg_file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_can_message_Pipeline_VITIS_LOOP_117_2' pipeline 'VITIS_LOOP_117_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_31_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_24ns_56_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_64s_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 68 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitodp_32ns_64_5_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_can_message_Pipeline_VITIS_LOOP_117_2'.
Command       create_rtl_model done; 3.361 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.554 seconds; current allocated memory: 524.129 MB.
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_can_message_Pipeline_VITIS_LOOP_117_2 -style xilinx -f -lang vhdl -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/vhdl/decode_can_message_decode_can_message_Pipeline_VITIS_LOOP_117_2 
Command       gen_rtl done; 0.122 sec.
Execute       gen_rtl decode_can_message_Pipeline_VITIS_LOOP_117_2 -style xilinx -f -lang vlog -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/verilog/decode_can_message_decode_can_message_Pipeline_VITIS_LOOP_117_2 
Command       gen_rtl done; 0.119 sec.
Execute       syn_report -csynth -model decode_can_message_Pipeline_VITIS_LOOP_117_2 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_Pipeline_VITIS_LOOP_117_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.495 sec.
Execute       syn_report -rtlxml -model decode_can_message_Pipeline_VITIS_LOOP_117_2 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_Pipeline_VITIS_LOOP_117_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.197 sec.
Execute       syn_report -verbosereport -model decode_can_message_Pipeline_VITIS_LOOP_117_2 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 1.483 sec.
Execute       db_write -model decode_can_message_Pipeline_VITIS_LOOP_117_2 -f -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.adb 
Command       db_write done; 2.55 sec.
Execute       db_write -model decode_can_message_Pipeline_VITIS_LOOP_117_2 -bindview -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.519 sec.
Execute       gen_tb_info decode_can_message_Pipeline_VITIS_LOOP_117_2 -p C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_can_message_Pipeline_VITIS_LOOP_182_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decode_can_message_Pipeline_VITIS_LOOP_182_4 -top_prefix decode_can_message_ -sub_prefix decode_can_message_ -mg_file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'decode_can_message_Pipeline_VITIS_LOOP_182_4' pipeline 'VITIS_LOOP_182_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_64ns_33ns_32_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_can_message_Pipeline_VITIS_LOOP_182_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 13 seconds. Elapsed time: 21.464 seconds; current allocated memory: 646.684 MB.
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_can_message_Pipeline_VITIS_LOOP_182_4 -style xilinx -f -lang vhdl -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/vhdl/decode_can_message_decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       gen_rtl decode_can_message_Pipeline_VITIS_LOOP_182_4 -style xilinx -f -lang vlog -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/verilog/decode_can_message_decode_can_message_Pipeline_VITIS_LOOP_182_4 
Execute       syn_report -csynth -model decode_can_message_Pipeline_VITIS_LOOP_182_4 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_Pipeline_VITIS_LOOP_182_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model decode_can_message_Pipeline_VITIS_LOOP_182_4 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_Pipeline_VITIS_LOOP_182_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model decode_can_message_Pipeline_VITIS_LOOP_182_4 -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model decode_can_message_Pipeline_VITIS_LOOP_182_4 -f -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.adb 
Execute       db_write -model decode_can_message_Pipeline_VITIS_LOOP_182_4 -bindview -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info decode_can_message_Pipeline_VITIS_LOOP_182_4 -p C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode_can_message' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model decode_can_message -top_prefix  -sub_prefix decode_can_message_ -mg_file C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/message' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/decoded_signals' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/num_decoded_signals' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/hash_table_message_id' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/hash_table_lut_index' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/hash_table_accumulator_accumulated_values' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/hash_table_accumulator_counter' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/msg_lut' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decode_can_message/signal_def_mem' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decode_can_message' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'message' and 'num_decoded_signals' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode_can_message'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 646.684 MB.
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute       gen_rtl decode_can_message -istop -style xilinx -f -lang vhdl -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/vhdl/decode_can_message 
Execute       gen_rtl decode_can_message -istop -style xilinx -f -lang vlog -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/verilog/decode_can_message 
Execute       syn_report -csynth -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/decode_can_message_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.148 sec.
Execute       db_write -model decode_can_message -f -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.adb 
Execute       db_write -model decode_can_message -bindview -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.132 sec.
Execute       gen_tb_info decode_can_message -p C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message 
Execute       export_constraint_db -f -tool general -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.constraint.tcl 
Execute       syn_report -designview -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.design.xml 
Command       syn_report done; 0.553 sec.
Execute       syn_report -csynthDesign -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth.rpt -MHOut C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model decode_can_message -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.protoinst 
Execute       sc_get_clocks decode_can_message 
Execute       sc_get_portdomain decode_can_message 
INFO-FLOW: Model list for RTL component generation: decode_can_message_Pipeline_VITIS_LOOP_84_1 decode_can_message_Pipeline_VITIS_LOOP_117_2 decode_can_message_Pipeline_VITIS_LOOP_182_4 decode_can_message
INFO-FLOW: Handling components in module [decode_can_message_Pipeline_VITIS_LOOP_84_1] ... 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
INFO-FLOW: Found component decode_can_message_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decode_can_message_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decode_can_message_Pipeline_VITIS_LOOP_117_2] ... 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.compgen.tcl 
INFO-FLOW: Found component decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1.
INFO-FLOW: Append model decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: Found component decode_can_message_uitodp_32ns_64_5_no_dsp_1.
INFO-FLOW: Append model decode_can_message_uitodp_32ns_64_5_no_dsp_1
INFO-FLOW: Found component decode_can_message_sitodp_64s_64_5_no_dsp_1.
INFO-FLOW: Append model decode_can_message_sitodp_64s_64_5_no_dsp_1
INFO-FLOW: Found component decode_can_message_mul_32s_24ns_56_1_1.
INFO-FLOW: Append model decode_can_message_mul_32s_24ns_56_1_1
INFO-FLOW: Found component decode_can_message_sparsemux_9_3_32_1_1.
INFO-FLOW: Append model decode_can_message_sparsemux_9_3_32_1_1
INFO-FLOW: Found component decode_can_message_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decode_can_message_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decode_can_message_Pipeline_VITIS_LOOP_182_4] ... 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.compgen.tcl 
INFO-FLOW: Found component decode_can_message_sdiv_64ns_33ns_32_68_1.
INFO-FLOW: Append model decode_can_message_sdiv_64ns_33ns_32_68_1
INFO-FLOW: Found component decode_can_message_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model decode_can_message_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [decode_can_message] ... 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.compgen.tcl 
INFO-FLOW: Found component decode_can_message_control_s_axi.
INFO-FLOW: Append model decode_can_message_control_s_axi
INFO-FLOW: Append model decode_can_message_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: Append model decode_can_message_Pipeline_VITIS_LOOP_117_2
INFO-FLOW: Append model decode_can_message_Pipeline_VITIS_LOOP_182_4
INFO-FLOW: Append model decode_can_message
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: decode_can_message_flow_control_loop_pipe_sequential_init decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1 decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1 decode_can_message_uitodp_32ns_64_5_no_dsp_1 decode_can_message_sitodp_64s_64_5_no_dsp_1 decode_can_message_mul_32s_24ns_56_1_1 decode_can_message_sparsemux_9_3_32_1_1 decode_can_message_flow_control_loop_pipe_sequential_init decode_can_message_sdiv_64ns_33ns_32_68_1 decode_can_message_flow_control_loop_pipe_sequential_init decode_can_message_control_s_axi decode_can_message_Pipeline_VITIS_LOOP_84_1 decode_can_message_Pipeline_VITIS_LOOP_117_2 decode_can_message_Pipeline_VITIS_LOOP_182_4 decode_can_message
INFO-FLOW: Generating C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model decode_can_message_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1
INFO-FLOW: To file: write model decode_can_message_uitodp_32ns_64_5_no_dsp_1
INFO-FLOW: To file: write model decode_can_message_sitodp_64s_64_5_no_dsp_1
INFO-FLOW: To file: write model decode_can_message_mul_32s_24ns_56_1_1
INFO-FLOW: To file: write model decode_can_message_sparsemux_9_3_32_1_1
INFO-FLOW: To file: write model decode_can_message_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decode_can_message_sdiv_64ns_33ns_32_68_1
INFO-FLOW: To file: write model decode_can_message_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model decode_can_message_control_s_axi
INFO-FLOW: To file: write model decode_can_message_Pipeline_VITIS_LOOP_84_1
INFO-FLOW: To file: write model decode_can_message_Pipeline_VITIS_LOOP_117_2
INFO-FLOW: To file: write model decode_can_message_Pipeline_VITIS_LOOP_182_4
INFO-FLOW: To file: write model decode_can_message
INFO-FLOW: Generating C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/vhdl' dstVlogDir='C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/vlog' tclDir='C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db' modelList='decode_can_message_flow_control_loop_pipe_sequential_init
decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1
decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1
decode_can_message_uitodp_32ns_64_5_no_dsp_1
decode_can_message_sitodp_64s_64_5_no_dsp_1
decode_can_message_mul_32s_24ns_56_1_1
decode_can_message_sparsemux_9_3_32_1_1
decode_can_message_flow_control_loop_pipe_sequential_init
decode_can_message_sdiv_64ns_33ns_32_68_1
decode_can_message_flow_control_loop_pipe_sequential_init
decode_can_message_control_s_axi
decode_can_message_Pipeline_VITIS_LOOP_84_1
decode_can_message_Pipeline_VITIS_LOOP_117_2
decode_can_message_Pipeline_VITIS_LOOP_182_4
decode_can_message
' expOnly='0'
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.compgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.compgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.compgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.662 seconds; current allocated memory: 650.230 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='decode_can_message_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='decode_can_message_flow_control_loop_pipe_sequential_init
decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1
decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1
decode_can_message_uitodp_32ns_64_5_no_dsp_1
decode_can_message_sitodp_64s_64_5_no_dsp_1
decode_can_message_mul_32s_24ns_56_1_1
decode_can_message_sparsemux_9_3_32_1_1
decode_can_message_flow_control_loop_pipe_sequential_init
decode_can_message_sdiv_64ns_33ns_32_68_1
decode_can_message_flow_control_loop_pipe_sequential_init
decode_can_message_control_s_axi
decode_can_message_Pipeline_VITIS_LOOP_84_1
decode_can_message_Pipeline_VITIS_LOOP_117_2
decode_can_message_Pipeline_VITIS_LOOP_182_4
decode_can_message
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.compgen.dataonly.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.compgen.dataonly.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.compgen.dataonly.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_84_1.tbgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_117_2.tbgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message_Pipeline_VITIS_LOOP_182_4.tbgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.constraint.tcl 
Execute       sc_get_clocks decode_can_message 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/impl/misc/decode_can_message_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/impl/misc/decode_can_message_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/impl/misc/decode_can_message_sitodp_64s_64_5_no_dsp_1_ip.tcl 
Execute       source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/impl/misc/decode_can_message_uitodp_32ns_64_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST decode_can_message MODULE2INSTS {decode_can_message decode_can_message decode_can_message_Pipeline_VITIS_LOOP_84_1 grp_decode_can_message_Pipeline_VITIS_LOOP_84_1_fu_205 decode_can_message_Pipeline_VITIS_LOOP_117_2 grp_decode_can_message_Pipeline_VITIS_LOOP_117_2_fu_216 decode_can_message_Pipeline_VITIS_LOOP_182_4 grp_decode_can_message_Pipeline_VITIS_LOOP_182_4_fu_229} INST2MODULE {decode_can_message decode_can_message grp_decode_can_message_Pipeline_VITIS_LOOP_84_1_fu_205 decode_can_message_Pipeline_VITIS_LOOP_84_1 grp_decode_can_message_Pipeline_VITIS_LOOP_117_2_fu_216 decode_can_message_Pipeline_VITIS_LOOP_117_2 grp_decode_can_message_Pipeline_VITIS_LOOP_182_4_fu_229 decode_can_message_Pipeline_VITIS_LOOP_182_4} INSTDATA {decode_can_message {DEPTH 1 CHILDREN {grp_decode_can_message_Pipeline_VITIS_LOOP_84_1_fu_205 grp_decode_can_message_Pipeline_VITIS_LOOP_117_2_fu_216 grp_decode_can_message_Pipeline_VITIS_LOOP_182_4_fu_229}} grp_decode_can_message_Pipeline_VITIS_LOOP_84_1_fu_205 {DEPTH 2 CHILDREN {}} grp_decode_can_message_Pipeline_VITIS_LOOP_117_2_fu_216 {DEPTH 2 CHILDREN {}} grp_decode_can_message_Pipeline_VITIS_LOOP_182_4_fu_229 {DEPTH 2 CHILDREN {}}} MODULEDATA {decode_can_message_Pipeline_VITIS_LOOP_84_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mul_ln164_out SOURCE can_message_decoder.cpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln84_fu_154_p2 SOURCE can_message_decoder.cpp:84 VARIABLE icmp_ln84 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln84_fu_167_p2 SOURCE can_message_decoder.cpp:84 VARIABLE xor_ln84 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln84_fu_173_p2 SOURCE can_message_decoder.cpp:84 VARIABLE and_ln84 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_179_p2 SOURCE can_message_decoder.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_84_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} decode_can_message_Pipeline_VITIS_LOOP_117_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_fu_2081_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_68_fu_2091_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_2195_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_fu_2205_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_1_fu_2211_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_fu_2380_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_fu_2392_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_fu_2405_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_1_fu_2221_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_2413_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_67_fu_2418_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_2424_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_fu_2441_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_fu_2446_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_1_fu_2454_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_fu_16297_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_16303_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_1_fu_16309_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_2_fu_16326_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_3_fu_16331_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_1_fu_16336_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_4_fu_16355_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_fu_16361_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp_fu_16459_p8 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_fu_16381_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_fu_16395_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_fu_16400_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_fu_16405_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_1_fu_16409_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_1_fu_16415_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_2_fu_16421_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_1_fu_16427_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_2_fu_16432_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_3_fu_16438_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_2_fu_16444_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U15 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_2_fu_16625_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_2_fu_16630_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_fu_16641_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_69_fu_2145_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_1_fu_2156_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_2_fu_2239_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_2_fu_2469_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_3_fu_2475_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_2_fu_2489_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_1_fu_2673_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_1_fu_2685_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_3_fu_2249_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_3_fu_2693_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_66_fu_2698_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_2704_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_1_fu_2721_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_1_fu_2726_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_4_fu_2734_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_5_fu_16512_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_3_fu_16518_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_6_fu_16524_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_7_fu_16658_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_8_fu_16663_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_4_fu_16530_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_9_fu_16550_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_1_fu_16556_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_2_fu_16562_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_1_fu_16675_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_3_fu_16689_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_4_fu_16694_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_3_fu_16699_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_4_fu_16703_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_5_fu_16709_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_6_fu_16715_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_4_fu_16721_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_5_fu_16726_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_7_fu_16732_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_5_fu_16738_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U16 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_5_fu_17187_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_5_fu_17192_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_1_fu_17203_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_70_fu_2276_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_2_fu_2286_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_4_fu_2510_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_4_fu_2745_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_5_fu_2759_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_4_fu_2773_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_2_fu_2786_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_2_fu_2799_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_5_fu_2520_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_5_fu_2807_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_65_fu_2812_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_2_fu_2818_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_2_fu_3063_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_2_fu_3067_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_7_fu_3073_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_10_fu_16600_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_6_fu_16606_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_11_fu_16612_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_12_fu_16786_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_13_fu_16791_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_7_fu_16796_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_14_fu_16815_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_2_fu_16821_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp49_4_fu_16919_p8 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_2_fu_16841_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_6_fu_16855_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_8_fu_16860_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_6_fu_16865_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_7_fu_16869_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_9_fu_16875_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_10_fu_16881_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_7_fu_16887_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_8_fu_16892_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_11_fu_16898_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_8_fu_16904_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U17 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_8_fu_17216_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_8_fu_17221_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_2_fu_17232_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_71_fu_2323_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_3_fu_2333_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_6_fu_2538_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_6_fu_2842_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_7_fu_2856_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_6_fu_2870_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_3_fu_2883_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_3_fu_2896_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_7_fu_2548_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_7_fu_2904_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_64_fu_2909_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_3_fu_2915_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_3_fu_3088_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_3_fu_3092_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_10_fu_3098_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_15_fu_16984_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_9_fu_16990_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_16_fu_16996_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_17_fu_17002_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_18_fu_17008_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_10_fu_17014_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_19_fu_17034_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_3_fu_17040_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_6_fu_17046_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_3_fu_17062_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_9_fu_17072_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_12_fu_17078_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_9_fu_17084_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_10_fu_17090_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_13_fu_17096_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_14_fu_17102_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_10_fu_17108_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_11_fu_17114_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_15_fu_17120_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_11_fu_17126_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U18 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_11_fu_17277_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_11_fu_17283_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_3_fu_17295_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_2554_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_72_fu_2563_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_4_fu_2573_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_8_fu_2948_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_8_fu_3108_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_9_fu_3114_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_8_fu_3128_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_4_fu_3322_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_4_fu_3334_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_9_fu_3137_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_9_fu_3342_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_63_fu_3347_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_4_fu_3353_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_4_fu_3370_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_4_fu_3375_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_13_fu_3383_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_20_fu_17162_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_12_fu_17168_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_21_fu_17174_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_22_fu_17311_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_23_fu_17316_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_13_fu_17321_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_24_fu_17340_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_4_fu_17346_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME ref_tmp49_8_fu_17444_p8 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_4_fu_17366_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_12_fu_17380_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_16_fu_17385_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_12_fu_17390_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_13_fu_17394_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_17_fu_17400_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_18_fu_17406_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_13_fu_17412_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_14_fu_17417_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_19_fu_17423_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_14_fu_17429_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U19 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_14_fu_17752_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_14_fu_17757_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_4_fu_17768_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_2598_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_73_fu_2607_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_5_fu_2617_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_10_fu_3155_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_10_fu_3394_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_11_fu_3408_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_10_fu_3422_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_5_fu_3435_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_5_fu_3448_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_11_fu_3165_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_11_fu_3456_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_62_fu_3461_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_5_fu_3467_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_5_fu_3653_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_5_fu_3657_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_16_fu_3663_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_25_fu_17509_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_15_fu_17515_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_26_fu_17521_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_27_fu_17527_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_28_fu_17533_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_16_fu_17539_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_29_fu_17559_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_5_fu_17565_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_10_fu_17571_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_5_fu_17587_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_15_fu_17597_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_20_fu_17603_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_15_fu_17609_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_16_fu_17615_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_21_fu_17621_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_22_fu_17627_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_16_fu_17633_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_17_fu_17639_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_23_fu_17645_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_17_fu_17651_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U20 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_17_fu_17813_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_17_fu_17819_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_5_fu_17831_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_2_fu_2958_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_74_fu_2967_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_6_fu_2977_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_12_fu_3492_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_12_fu_3673_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_13_fu_3687_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_12_fu_3701_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_6_fu_3714_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_6_fu_3727_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_13_fu_3183_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_13_fu_3735_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_61_fu_3740_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_6_fu_3746_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_6_fu_3946_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_6_fu_3950_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_19_fu_3956_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_30_fu_17687_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_18_fu_17693_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_31_fu_17699_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_32_fu_17847_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_33_fu_17852_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_19_fu_17705_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_34_fu_17725_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_6_fu_17731_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_12_fu_17737_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_6_fu_17864_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_18_fu_17878_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_24_fu_17883_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_18_fu_17888_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_19_fu_17892_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_25_fu_17898_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_26_fu_17904_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_19_fu_17910_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_20_fu_17915_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_27_fu_17921_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_20_fu_17927_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U21 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_20_fu_18351_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_20_fu_18356_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_6_fu_18367_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_3_fu_3002_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_75_fu_3011_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_7_fu_3021_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_14_fu_3510_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_14_fu_3766_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_15_fu_3772_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_14_fu_3786_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_7_fu_3985_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_7_fu_3997_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_15_fu_3197_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_15_fu_4005_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_60_fu_4010_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_7_fu_4016_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_7_fu_4033_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_7_fu_4038_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_22_fu_4046_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_35_fu_18006_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_21_fu_18012_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_36_fu_18018_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_37_fu_18024_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_38_fu_18030_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_22_fu_18036_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_39_fu_18056_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_7_fu_18062_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_14_fu_18068_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_7_fu_18084_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_21_fu_18094_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_28_fu_18100_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_21_fu_18106_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_22_fu_18112_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_29_fu_18118_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_30_fu_18124_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_22_fu_18130_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_23_fu_18136_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_31_fu_18142_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_23_fu_18148_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U22 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_23_fu_18412_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_23_fu_18418_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_7_fu_18430_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_4_fu_3203_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_76_fu_3212_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_8_fu_3222_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_16_fu_3799_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_16_fu_4057_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_17_fu_4071_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_16_fu_4085_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_8_fu_4098_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_8_fu_4111_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_17_fu_3528_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_17_fu_4119_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_59_fu_4124_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_8_fu_4130_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_8_fu_4316_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_8_fu_4320_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_25_fu_4326_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_40_fu_18196_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_24_fu_18202_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_41_fu_18208_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_42_fu_18214_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_43_fu_18220_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_25_fu_18226_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_44_fu_18246_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_8_fu_18252_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_16_fu_18258_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_8_fu_18274_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_24_fu_18284_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_32_fu_18290_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_24_fu_18296_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_25_fu_18302_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_33_fu_18308_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_34_fu_18314_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_25_fu_18320_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_26_fu_18326_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_35_fu_18332_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_26_fu_18338_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U23 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_26_fu_18474_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_26_fu_18480_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_8_fu_18492_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_5_fu_3247_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_77_fu_3256_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_9_fu_3266_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_18_fu_4155_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_18_fu_4336_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_19_fu_4350_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_18_fu_4364_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_9_fu_4377_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_9_fu_4390_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_19_fu_3542_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_19_fu_4398_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_58_fu_4403_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_9_fu_4409_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_9_fu_4609_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_9_fu_4613_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_28_fu_4619_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_45_fu_18539_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_27_fu_18545_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_46_fu_18551_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_47_fu_18557_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_48_fu_18563_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_28_fu_18569_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_49_fu_18589_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_9_fu_18595_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_18_fu_18601_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_9_fu_18617_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_27_fu_18627_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_36_fu_18633_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_27_fu_18639_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_28_fu_18645_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_37_fu_18651_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_38_fu_18657_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_28_fu_18663_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_29_fu_18669_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_39_fu_18675_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_29_fu_18681_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U24 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_29_fu_19004_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_29_fu_19010_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_9_fu_19022_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_6_fu_3548_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_78_fu_3557_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_10_fu_3567_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_20_fu_4169_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_20_fu_4429_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_21_fu_4435_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_20_fu_4449_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_10_fu_4648_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_10_fu_4660_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_21_fu_3821_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_21_fu_4668_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_57_fu_4673_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_10_fu_4679_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_10_fu_4696_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_10_fu_4701_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_31_fu_4709_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_s LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_50_fu_18729_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_30_fu_18735_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_51_fu_18741_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_52_fu_18747_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_53_fu_18753_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_31_fu_18759_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_54_fu_18779_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_10_fu_18785_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_20_fu_18791_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_10_fu_18807_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_30_fu_18817_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_40_fu_18823_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_30_fu_18829_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_31_fu_18835_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_41_fu_18841_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_42_fu_18847_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_31_fu_18853_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_32_fu_18859_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_43_fu_18865_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_32_fu_18871_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U25 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_32_fu_19066_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_32_fu_19072_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_10_fu_19084_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_7_fu_3592_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_79_fu_3601_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_11_fu_3611_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_22_fu_4462_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_22_fu_4720_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_23_fu_4734_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_22_fu_4748_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_11_fu_4761_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_11_fu_4774_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_23_fu_3835_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_23_fu_4782_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_56_fu_4787_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_11_fu_4793_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_11_fu_4979_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_11_fu_4983_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_34_fu_4989_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_55_fu_18907_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_33_fu_18913_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_56_fu_18919_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_57_fu_19100_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_58_fu_19105_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_34_fu_18925_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_59_fu_18945_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_11_fu_18951_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_22_fu_18957_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_11_fu_19117_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_33_fu_19131_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_44_fu_19136_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_33_fu_19141_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_34_fu_19145_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_45_fu_19151_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_46_fu_19157_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_34_fu_19163_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_35_fu_19168_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_47_fu_19174_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_35_fu_19180_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U26 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_35_fu_19604_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_35_fu_19609_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_11_fu_19620_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_8_fu_3841_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_80_fu_3850_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_12_fu_3860_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_24_fu_4818_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_24_fu_4999_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_25_fu_5013_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_24_fu_5027_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_12_fu_5040_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_12_fu_5053_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_25_fu_4191_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_25_fu_5061_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_55_fu_5066_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_12_fu_5072_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_12_fu_5272_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_12_fu_5276_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_37_fu_5282_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_60_fu_19259_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_36_fu_19265_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_61_fu_19271_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_62_fu_19277_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_63_fu_19283_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_37_fu_19289_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_64_fu_19309_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_12_fu_19315_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_24_fu_19321_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_12_fu_19337_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_36_fu_19347_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_48_fu_19353_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_36_fu_19359_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_37_fu_19365_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_49_fu_19371_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_50_fu_19377_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_37_fu_19383_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_38_fu_19389_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_51_fu_19395_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_38_fu_19401_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U27 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_38_fu_19664_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_38_fu_19670_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_12_fu_19682_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_9_fu_3885_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_81_fu_3894_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_13_fu_3904_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_26_fu_4832_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_26_fu_5092_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_27_fu_5098_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_26_fu_5112_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_13_fu_5311_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_13_fu_5323_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_27_fu_4205_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_27_fu_5331_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_54_fu_5336_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_13_fu_5342_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_13_fu_5359_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_13_fu_5364_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_40_fu_5372_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_65_fu_19449_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_39_fu_19455_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_66_fu_19461_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_67_fu_19467_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_68_fu_19473_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_40_fu_19479_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_69_fu_19499_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_13_fu_19505_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_26_fu_19511_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_13_fu_19527_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_39_fu_19537_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_52_fu_19543_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_39_fu_19549_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_40_fu_19555_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_53_fu_19561_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_54_fu_19567_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_40_fu_19573_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_41_fu_19579_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_55_fu_19585_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_41_fu_19591_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U28 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_41_fu_19726_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_41_fu_19732_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_13_fu_19744_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_10_fu_4211_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_82_fu_4220_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_14_fu_4230_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_28_fu_5125_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_28_fu_5383_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_29_fu_5397_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_28_fu_5411_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_14_fu_5424_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_14_fu_5437_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_29_fu_4484_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_29_fu_5445_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_53_fu_5450_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_14_fu_5456_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_14_fu_5642_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_14_fu_5646_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_43_fu_5652_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_70_fu_19790_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_42_fu_19796_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_71_fu_19802_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_72_fu_19808_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_73_fu_19814_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_43_fu_19820_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_74_fu_19840_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_14_fu_19846_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_28_fu_19852_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_14_fu_19868_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_42_fu_19878_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_56_fu_19884_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_42_fu_19890_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_43_fu_19896_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_57_fu_19902_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_58_fu_19908_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_43_fu_19914_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_44_fu_19920_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_59_fu_19926_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_44_fu_19932_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U29 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_44_fu_20253_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_44_fu_20259_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_14_fu_20271_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_11_fu_4255_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_83_fu_4264_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_15_fu_4274_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_30_fu_5481_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_30_fu_5662_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_31_fu_5676_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_30_fu_5690_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_15_fu_5703_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_15_fu_5716_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_31_fu_4498_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_31_fu_5724_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_52_fu_5729_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_15_fu_5735_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_15_fu_5935_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_15_fu_5939_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_46_fu_5945_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_75_fu_19979_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_45_fu_19985_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_76_fu_19991_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_77_fu_19997_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_78_fu_20003_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_46_fu_20009_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_79_fu_20029_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_15_fu_20035_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_30_fu_20041_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_15_fu_20057_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_45_fu_20067_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_60_fu_20073_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_45_fu_20079_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_46_fu_20085_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_61_fu_20091_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_62_fu_20097_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_46_fu_20103_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_47_fu_20109_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_63_fu_20115_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_47_fu_20121_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U30 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_47_fu_20315_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_47_fu_20321_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_15_fu_20333_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_12_fu_4504_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_84_fu_4513_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_16_fu_4523_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_32_fu_5495_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_32_fu_5755_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_33_fu_5761_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_32_fu_5775_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_16_fu_5974_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_16_fu_5986_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_33_fu_4854_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_33_fu_5994_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_51_fu_5999_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_16_fu_6005_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_16_fu_6022_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_16_fu_6027_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_49_fu_6035_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_80_fu_20156_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_48_fu_20162_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_81_fu_20168_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_82_fu_20349_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_83_fu_20354_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_49_fu_20174_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_84_fu_20194_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_16_fu_20200_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_32_fu_20206_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_16_fu_20366_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_48_fu_20380_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_64_fu_20385_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_48_fu_20390_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_49_fu_20394_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_65_fu_20400_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_66_fu_20406_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_49_fu_20412_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_50_fu_20417_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_67_fu_20423_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_50_fu_20429_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U31 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_50_fu_20851_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_50_fu_20856_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_16_fu_20867_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_13_fu_4548_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_85_fu_4557_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_17_fu_4567_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_34_fu_5788_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_34_fu_6046_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_35_fu_6060_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_34_fu_6074_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_17_fu_6087_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_17_fu_6100_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_35_fu_4868_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_35_fu_6108_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_50_fu_6113_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_17_fu_6119_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_17_fu_6305_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_17_fu_6309_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_52_fu_6315_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_85_fu_20507_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_51_fu_20513_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_86_fu_20519_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_87_fu_20525_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_88_fu_20531_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_52_fu_20537_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_89_fu_20557_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_17_fu_20563_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_34_fu_20569_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_17_fu_20585_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_51_fu_20595_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_68_fu_20601_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_51_fu_20607_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_52_fu_20613_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_69_fu_20619_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_70_fu_20625_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_52_fu_20631_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_53_fu_20637_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_71_fu_20643_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_53_fu_20649_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U32 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_53_fu_20911_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_53_fu_20917_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_17_fu_20929_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_14_fu_4874_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_86_fu_4883_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_18_fu_4893_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_36_fu_6144_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_36_fu_6325_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_37_fu_6339_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_36_fu_6353_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_18_fu_6366_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_18_fu_6379_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_37_fu_5147_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_37_fu_6387_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_49_fu_6392_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_18_fu_6398_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_18_fu_6598_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_18_fu_6602_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_55_fu_6608_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_90_fu_20696_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_54_fu_20702_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_91_fu_20708_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_92_fu_20714_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_93_fu_20720_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_55_fu_20726_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_94_fu_20746_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_18_fu_20752_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_36_fu_20758_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_18_fu_20774_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_54_fu_20784_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_72_fu_20790_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_54_fu_20796_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_55_fu_20802_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_73_fu_20808_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_74_fu_20814_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_55_fu_20820_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_56_fu_20826_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_75_fu_20832_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_56_fu_20838_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U33 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_56_fu_20973_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_56_fu_20979_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_18_fu_20991_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_15_fu_4918_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_87_fu_4927_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_19_fu_4937_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_38_fu_6158_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_38_fu_6418_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_39_fu_6424_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_38_fu_6438_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_19_fu_6637_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_19_fu_6649_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_39_fu_5161_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_39_fu_6657_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_48_fu_6662_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_19_fu_6668_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_19_fu_6685_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_19_fu_6690_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_58_fu_6698_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_95_fu_21037_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_57_fu_21043_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_96_fu_21049_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_97_fu_21055_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_98_fu_21061_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_58_fu_21067_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_99_fu_21087_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_19_fu_21093_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_38_fu_21099_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_19_fu_21115_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_57_fu_21125_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_76_fu_21131_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_57_fu_21137_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_58_fu_21143_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_77_fu_21149_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_78_fu_21155_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_58_fu_21161_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_59_fu_21167_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_79_fu_21173_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_59_fu_21179_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U34 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_59_fu_21500_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_59_fu_21506_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_19_fu_21518_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_16_fu_5167_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_88_fu_5176_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_20_fu_5186_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_40_fu_6451_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_40_fu_6709_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_41_fu_6723_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_40_fu_6737_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_20_fu_6750_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_20_fu_6763_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_41_fu_5517_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_41_fu_6771_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_47_fu_6776_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_20_fu_6782_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_20_fu_6968_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_20_fu_6972_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_61_fu_6978_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_100_fu_21226_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_60_fu_21232_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_101_fu_21238_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_102_fu_21244_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_103_fu_21250_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_61_fu_21256_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_104_fu_21276_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_20_fu_21282_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_40_fu_21288_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_20_fu_21304_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_60_fu_21314_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_80_fu_21320_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_60_fu_21326_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_61_fu_21332_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_81_fu_21338_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_82_fu_21344_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_61_fu_21350_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_62_fu_21356_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_83_fu_21362_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_62_fu_21368_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U35 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_62_fu_21562_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_62_fu_21568_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_20_fu_21580_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_17_fu_5211_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_89_fu_5220_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_21_fu_5230_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_42_fu_6807_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_42_fu_6988_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_43_fu_7002_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_42_fu_7016_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_21_fu_7029_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_21_fu_7042_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_43_fu_5531_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_43_fu_7050_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_46_fu_7055_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_21_fu_7061_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_21_fu_7261_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_21_fu_7265_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_64_fu_7271_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_105_fu_21403_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_63_fu_21409_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_106_fu_21415_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_107_fu_21596_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_108_fu_21601_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_64_fu_21421_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_109_fu_21441_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_21_fu_21447_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_42_fu_21453_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_21_fu_21613_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_63_fu_21627_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_84_fu_21632_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_63_fu_21637_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_64_fu_21641_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_85_fu_21647_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_86_fu_21653_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_64_fu_21659_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_65_fu_21664_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_87_fu_21670_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_65_fu_21676_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U36 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_65_fu_22098_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_65_fu_22103_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_21_fu_22114_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_18_fu_5537_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_90_fu_5546_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_22_fu_5556_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_44_fu_6821_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_44_fu_7081_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_45_fu_7087_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_44_fu_7101_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_22_fu_7300_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_22_fu_7312_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_45_fu_5810_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_45_fu_7320_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_45_fu_7325_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_22_fu_7331_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_22_fu_7348_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_22_fu_7353_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_67_fu_7361_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_110_fu_21754_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_66_fu_21760_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_111_fu_21766_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_112_fu_21772_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_113_fu_21778_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_67_fu_21784_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_114_fu_21804_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_22_fu_21810_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_44_fu_21816_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_22_fu_21832_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_66_fu_21842_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_88_fu_21848_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_66_fu_21854_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_67_fu_21860_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_89_fu_21866_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_90_fu_21872_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_67_fu_21878_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_68_fu_21884_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_91_fu_21890_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_68_fu_21896_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U37 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_68_fu_22158_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_68_fu_22164_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_22_fu_22176_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_19_fu_5581_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_91_fu_5590_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_23_fu_5600_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_46_fu_7114_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_46_fu_7372_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_47_fu_7386_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_46_fu_7400_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_23_fu_7413_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_23_fu_7426_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_47_fu_5824_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_47_fu_7434_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_44_fu_7439_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_23_fu_7445_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_23_fu_7631_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_23_fu_7635_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_70_fu_7641_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_115_fu_21943_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_69_fu_21949_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_116_fu_21955_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_117_fu_21961_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_118_fu_21967_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_70_fu_21973_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_119_fu_21993_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_23_fu_21999_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_46_fu_22005_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_23_fu_22021_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_69_fu_22031_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_92_fu_22037_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_69_fu_22043_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_70_fu_22049_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_93_fu_22055_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_94_fu_22061_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_70_fu_22067_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_71_fu_22073_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_95_fu_22079_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_71_fu_22085_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U38 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_71_fu_22220_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_71_fu_22226_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_23_fu_22238_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_20_fu_5830_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_92_fu_5839_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_24_fu_5849_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_48_fu_7470_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_48_fu_7651_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_49_fu_7665_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_48_fu_7679_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_24_fu_7692_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_24_fu_7705_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_49_fu_6180_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_49_fu_7713_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_43_fu_7718_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_24_fu_7724_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_24_fu_7924_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_24_fu_7928_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_73_fu_7934_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_120_fu_22284_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_72_fu_22290_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_121_fu_22296_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_122_fu_22302_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_123_fu_22308_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_73_fu_22314_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_124_fu_22334_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_24_fu_22340_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_48_fu_22346_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_24_fu_22362_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_72_fu_22372_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_96_fu_22378_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_72_fu_22384_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_73_fu_22390_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_97_fu_22396_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_98_fu_22402_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_73_fu_22408_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_74_fu_22414_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_99_fu_22420_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_74_fu_22426_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U39 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_74_fu_22747_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_74_fu_22753_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_24_fu_22765_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_21_fu_5874_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_93_fu_5883_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_25_fu_5893_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_50_fu_7484_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_50_fu_7744_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_51_fu_7750_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_50_fu_7764_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_25_fu_7963_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_25_fu_7975_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_51_fu_6194_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_51_fu_7983_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_42_fu_7988_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_25_fu_7994_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_25_fu_8011_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_25_fu_8016_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_76_fu_8024_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_125_fu_22473_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_75_fu_22479_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_126_fu_22485_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_127_fu_22491_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_128_fu_22497_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_76_fu_22503_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_129_fu_22523_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_25_fu_22529_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_50_fu_22535_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_25_fu_22551_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_75_fu_22561_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_100_fu_22567_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_75_fu_22573_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_76_fu_22579_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_101_fu_22585_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_102_fu_22591_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_76_fu_22597_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_77_fu_22603_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_103_fu_22609_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_77_fu_22615_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U40 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_77_fu_22809_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_77_fu_22815_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_25_fu_22827_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_22_fu_6200_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_94_fu_6209_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_26_fu_6219_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_52_fu_7777_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_52_fu_8035_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_53_fu_8049_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_52_fu_8063_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_26_fu_8076_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_26_fu_8089_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_53_fu_6473_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_53_fu_8097_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_41_fu_8102_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_26_fu_8108_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_26_fu_8294_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_26_fu_8298_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_79_fu_8304_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_130_fu_22650_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_78_fu_22656_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_131_fu_22662_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_132_fu_22843_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_133_fu_22848_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_79_fu_22668_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_134_fu_22688_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_26_fu_22694_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_52_fu_22700_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_26_fu_22860_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_78_fu_22874_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_104_fu_22879_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_78_fu_22884_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_79_fu_22888_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_105_fu_22894_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_106_fu_22900_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_79_fu_22906_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_80_fu_22911_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_107_fu_22917_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_80_fu_22923_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U41 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_80_fu_23345_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_80_fu_23350_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_26_fu_23361_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_23_fu_6244_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_95_fu_6253_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_27_fu_6263_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_54_fu_8133_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_54_fu_8314_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_55_fu_8328_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_54_fu_8342_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_27_fu_8355_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_27_fu_8368_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_55_fu_6487_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_55_fu_8376_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_40_fu_8381_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_27_fu_8387_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_27_fu_8587_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_27_fu_8591_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_82_fu_8597_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_135_fu_23001_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_81_fu_23007_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_136_fu_23013_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_136 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_137_fu_23019_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_137 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_138_fu_23025_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_138 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_82_fu_23031_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_139_fu_23051_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_139 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_27_fu_23057_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_54_fu_23063_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_27_fu_23079_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_81_fu_23089_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_108_fu_23095_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_81_fu_23101_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_82_fu_23107_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_109_fu_23113_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_110_fu_23119_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_82_fu_23125_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_83_fu_23131_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_111_fu_23137_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_83_fu_23143_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U42 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_83_fu_23405_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_83_fu_23411_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_27_fu_23423_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_24_fu_6493_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_96_fu_6502_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_28_fu_6512_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_56_fu_8147_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_56_fu_8407_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_57_fu_8413_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_56_fu_8427_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_28_fu_8626_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_28_fu_8638_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_57_fu_6843_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_57_fu_8646_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_39_fu_8651_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_28_fu_8657_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_28_fu_8674_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_28_fu_8679_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_85_fu_8687_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_140_fu_23190_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_84_fu_23196_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_141_fu_23202_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_141 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_142_fu_23208_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_143_fu_23214_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_143 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_85_fu_23220_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_144_fu_23240_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_144 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_28_fu_23246_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_56_fu_23252_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_28_fu_23268_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_84_fu_23278_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_112_fu_23284_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_84_fu_23290_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_85_fu_23296_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_113_fu_23302_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_114_fu_23308_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_85_fu_23314_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_86_fu_23320_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_115_fu_23326_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_86_fu_23332_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U43 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_86_fu_23467_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_86_fu_23473_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_28_fu_23485_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_25_fu_6537_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_97_fu_6546_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_29_fu_6556_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_58_fu_8440_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_58_fu_8698_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_59_fu_8712_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_58_fu_8726_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_29_fu_8739_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_29_fu_8752_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_59_fu_6857_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_59_fu_8760_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_38_fu_8765_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_29_fu_8771_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_29_fu_8957_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_29_fu_8961_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_88_fu_8967_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_145_fu_23531_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_145 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_87_fu_23537_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_146_fu_23543_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_146 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_147_fu_23549_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_148_fu_23555_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_88_fu_23561_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_149_fu_23581_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_149 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_29_fu_23587_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_58_fu_23593_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_29_fu_23609_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_87_fu_23619_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_116_fu_23625_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_87_fu_23631_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_88_fu_23637_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_117_fu_23643_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_118_fu_23649_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_88_fu_23655_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_89_fu_23661_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_119_fu_23667_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_89_fu_23673_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U44 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_89_fu_23994_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_89_fu_24000_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_29_fu_24012_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_26_fu_6863_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_98_fu_6872_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_30_fu_6882_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_60_fu_8796_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_60_fu_8977_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_61_fu_8991_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_60_fu_9005_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_30_fu_9018_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_30_fu_9031_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_61_fu_7136_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_61_fu_9039_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_37_fu_9044_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_30_fu_9050_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_30_fu_9250_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_30_fu_9254_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_91_fu_9260_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_150_fu_23720_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_150 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_90_fu_23726_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_151_fu_23732_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_151 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_152_fu_23738_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_152 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_153_fu_23744_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_153 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_91_fu_23750_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_154_fu_23770_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_154 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_30_fu_23776_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_60_fu_23782_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_30_fu_23798_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_90_fu_23808_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_120_fu_23814_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_90_fu_23820_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_91_fu_23826_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_121_fu_23832_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_122_fu_23838_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_91_fu_23844_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_92_fu_23850_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_123_fu_23856_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_92_fu_23862_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U45 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_92_fu_24056_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_92_fu_24062_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_30_fu_24074_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_27_fu_6907_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_99_fu_6916_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_31_fu_6926_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_62_fu_8810_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_62_fu_9070_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_63_fu_9076_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_62_fu_9090_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_31_fu_9289_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_31_fu_9301_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_63_fu_7150_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_63_fu_9309_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_36_fu_9314_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_31_fu_9320_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_31_fu_9337_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_31_fu_9342_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_94_fu_9350_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_155_fu_23897_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_155 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_93_fu_23903_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_156_fu_23909_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_156 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_157_fu_24090_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_158_fu_24095_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_158 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_94_fu_23915_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_159_fu_23935_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_159 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_31_fu_23941_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_62_fu_23947_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_31_fu_24107_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_93_fu_24121_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_124_fu_24126_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_93_fu_24131_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_94_fu_24135_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_125_fu_24141_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_126_fu_24147_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_94_fu_24153_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_95_fu_24158_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_127_fu_24164_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_95_fu_24170_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U46 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_95_fu_24593_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_95_fu_24598_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_31_fu_24609_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_28_fu_7156_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_100_fu_7165_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_32_fu_7175_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_64_fu_9103_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_64_fu_9361_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_65_fu_9375_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_64_fu_9389_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_32_fu_9402_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_32_fu_9415_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_65_fu_7506_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_65_fu_9423_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_35_fu_9428_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_32_fu_9434_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_32_fu_9620_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_32_fu_9624_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_97_fu_9630_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_160_fu_24248_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_160 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_96_fu_24254_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_161_fu_24260_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_161 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_162_fu_24266_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_162 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_163_fu_24272_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_163 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_97_fu_24278_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_164_fu_24298_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_32_fu_24304_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_64_fu_24310_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_32_fu_24326_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_96_fu_24336_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_128_fu_24342_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_96_fu_24348_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_97_fu_24354_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_129_fu_24360_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_130_fu_24366_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_97_fu_24372_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_98_fu_24378_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_131_fu_24384_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_98_fu_24390_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U47 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_98_fu_24653_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_98_fu_24659_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_32_fu_24671_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_29_fu_7200_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_101_fu_7209_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_33_fu_7219_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_66_fu_9459_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_66_fu_9640_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_67_fu_9654_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_66_fu_9668_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_33_fu_9681_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_33_fu_9694_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_67_fu_7520_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_67_fu_9702_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_34_fu_9707_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_33_fu_9713_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_33_fu_9913_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_33_fu_9917_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_100_fu_9923_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_165_fu_24438_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_165 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_99_fu_24444_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_166_fu_24450_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_166 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_167_fu_24456_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_167 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_168_fu_24462_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_168 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_100_fu_24468_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_169_fu_24488_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_169 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_33_fu_24494_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_66_fu_24500_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_33_fu_24516_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_99_fu_24526_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_132_fu_24532_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_99_fu_24538_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_100_fu_24544_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_133_fu_24550_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_134_fu_24556_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_100_fu_24562_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_101_fu_24568_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_135_fu_24574_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_101_fu_24580_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U48 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_101_fu_24715_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_101_fu_24721_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_33_fu_24733_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_30_fu_7526_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_102_fu_7535_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_34_fu_7545_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_68_fu_9473_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_68_fu_9733_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_69_fu_9739_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_68_fu_9753_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_34_fu_9952_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_34_fu_9964_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_69_fu_7799_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_69_fu_9972_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_69 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_33_fu_9977_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_34_fu_9983_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_34_fu_10000_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_34_fu_10005_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_103_fu_10013_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_170_fu_24780_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_170 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_102_fu_24786_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_171_fu_24792_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_171 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_172_fu_24798_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_172 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_173_fu_24804_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_173 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_103_fu_24810_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_174_fu_24830_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_174 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_34_fu_24836_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_68_fu_24842_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_68 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_34_fu_24858_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_102_fu_24868_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_136_fu_24874_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_136 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_102_fu_24880_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_103_fu_24886_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_137_fu_24892_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_137 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_138_fu_24898_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_138 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_103_fu_24904_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_104_fu_24910_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_139_fu_24916_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_139 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_104_fu_24922_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U49 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_104_fu_25245_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_104_fu_25251_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_34_fu_25263_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_31_fu_7570_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_103_fu_7579_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_35_fu_7589_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_70_fu_9766_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_70_fu_10024_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_71_fu_10038_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_70_fu_10052_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_35_fu_10065_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_35_fu_10078_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_71_fu_7813_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_71_fu_10086_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_71 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_32_fu_10091_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_35_fu_10097_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_35_fu_10283_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_35_fu_10287_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_106_fu_10293_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_175_fu_24970_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_175 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_105_fu_24976_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_176_fu_24982_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_176 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_177_fu_24988_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_177 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_178_fu_24994_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_178 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_106_fu_25000_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_179_fu_25020_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_179 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_35_fu_25026_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_70_fu_25032_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_70 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_35_fu_25048_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_105_fu_25058_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_140_fu_25064_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_105_fu_25070_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_106_fu_25076_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_141_fu_25082_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_141 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_142_fu_25088_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_106_fu_25094_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_107_fu_25100_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_143_fu_25106_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_143 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_107_fu_25112_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U50 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_107_fu_25307_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_107_fu_25313_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_35_fu_25325_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_32_fu_7819_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_32 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_104_fu_7828_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_36_fu_7838_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_72_fu_10122_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_72_fu_10303_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_73_fu_10317_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_72_fu_10331_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_36_fu_10344_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_36_fu_10357_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_73_fu_8169_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_73_fu_10365_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_73 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_31_fu_10370_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_36_fu_10376_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_36_fu_10576_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_36_fu_10580_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_109_fu_10586_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_31 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_180_fu_25148_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_180 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_108_fu_25154_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_181_fu_25160_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_181 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_182_fu_25341_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_182 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_183_fu_25346_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_183 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_109_fu_25166_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_184_fu_25186_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_184 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_36_fu_25192_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_72_fu_25198_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_72 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_36_fu_25358_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_108_fu_25372_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_144_fu_25377_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_144 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_108_fu_25382_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_109_fu_25386_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_145_fu_25392_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_145 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_146_fu_25398_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_146 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_109_fu_25404_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_110_fu_25409_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_147_fu_25415_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_110_fu_25421_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U51 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_110_fu_25845_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_110_fu_25850_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_36_fu_25861_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_33_fu_7863_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_33 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_105_fu_7872_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_37_fu_7882_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_74_fu_10136_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_74_fu_10396_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_75_fu_10402_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_74_fu_10416_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_37_fu_10615_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_37_fu_10627_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_75_fu_8183_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_75_fu_10635_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_75 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_30_fu_10640_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_37_fu_10646_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_37_fu_10663_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_37_fu_10668_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_112_fu_10676_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_30 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_185_fu_25500_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_185 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_111_fu_25506_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_186_fu_25512_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_186 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_187_fu_25518_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_187 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_188_fu_25524_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_188 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_112_fu_25530_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_189_fu_25550_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_189 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_37_fu_25556_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_74_fu_25562_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_74 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_37_fu_25578_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_111_fu_25588_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_148_fu_25594_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_111_fu_25600_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_112_fu_25606_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_149_fu_25612_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_149 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_150_fu_25618_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_150 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_112_fu_25624_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_113_fu_25630_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_151_fu_25636_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_151 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_113_fu_25642_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U52 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_113_fu_25905_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_113_fu_25911_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_37_fu_25923_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_34_fu_8189_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_34 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_106_fu_8198_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_38_fu_8208_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_76_fu_10429_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_76_fu_10687_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_77_fu_10701_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_76_fu_10715_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_38_fu_10728_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_38_fu_10741_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_77_fu_8462_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_77_fu_10749_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_77 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_29_fu_10754_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_38_fu_10760_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_38_fu_10946_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_38_fu_10950_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_115_fu_10956_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_29 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_190_fu_25690_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_190 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_114_fu_25696_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_191_fu_25702_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_192_fu_25708_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_193_fu_25714_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_115_fu_25720_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_194_fu_25740_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_38_fu_25746_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_76_fu_25752_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_76 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_38_fu_25768_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_114_fu_25778_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_152_fu_25784_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_152 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_114_fu_25790_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_115_fu_25796_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_153_fu_25802_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_153 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_154_fu_25808_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_154 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_115_fu_25814_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_116_fu_25820_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_155_fu_25826_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_155 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_116_fu_25832_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U53 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_116_fu_25967_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_116_fu_25973_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_38_fu_25985_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_35_fu_8233_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_35 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_107_fu_8242_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_39_fu_8252_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_78_fu_10785_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_78_fu_10966_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_79_fu_10980_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_78_fu_10994_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_39_fu_11007_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_39_fu_11020_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_79_fu_8476_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_79_fu_11028_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_79 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_28_fu_11033_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_39_fu_11039_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_39_fu_11239_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_39_fu_11243_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_118_fu_11249_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_28 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_195_fu_26032_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_117_fu_26038_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_196_fu_26044_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_197_fu_26050_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_197 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_198_fu_26056_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_198 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_118_fu_26062_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_199_fu_26082_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_199 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_39_fu_26088_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_78_fu_26094_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_78 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_39_fu_26110_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_117_fu_26120_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_156_fu_26126_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_156 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_117_fu_26132_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_118_fu_26138_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_157_fu_26144_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_158_fu_26150_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_158 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_118_fu_26156_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_119_fu_26162_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_159_fu_26168_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_159 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_119_fu_26174_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U54 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_119_fu_26497_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_119_fu_26503_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_39_fu_26515_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_36_fu_8482_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_36 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_108_fu_8491_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_40_fu_8501_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_80_fu_10799_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_80_fu_11059_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_81_fu_11065_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_80_fu_11079_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_40_fu_11278_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_40_fu_11290_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_81_fu_8832_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_81_fu_11298_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_81 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_27_fu_11303_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_40_fu_11309_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_40_fu_11326_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_40_fu_11331_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_121_fu_11339_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_27 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_200_fu_26222_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_200 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_120_fu_26228_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_201_fu_26234_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_201 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_202_fu_26240_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_202 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_203_fu_26246_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_203 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_121_fu_26252_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_204_fu_26272_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_204 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_40_fu_26278_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_80_fu_26284_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_80 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_40_fu_26300_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_120_fu_26310_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_160_fu_26316_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_160 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_120_fu_26322_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_121_fu_26328_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_161_fu_26334_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_161 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_162_fu_26340_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_162 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_121_fu_26346_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_122_fu_26352_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_163_fu_26358_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_163 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_122_fu_26364_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U55 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_122_fu_26559_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_122_fu_26565_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_40_fu_26577_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_37_fu_8526_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_37 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_109_fu_8535_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_41_fu_8545_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_82_fu_11092_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_82_fu_11350_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_83_fu_11364_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_82_fu_11378_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_41_fu_11391_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_41_fu_11404_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_83_fu_8846_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_83_fu_11412_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_83 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_26_fu_11417_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_41_fu_11423_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_41_fu_11612_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_41_fu_11616_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_124_fu_11622_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_26 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_205_fu_26400_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_205 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_123_fu_26406_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_206_fu_26412_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_206 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_207_fu_26593_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_207 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_208_fu_26598_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_208 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_124_fu_26418_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_209_fu_26438_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_209 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_41_fu_26444_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_82_fu_26450_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_82 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_41_fu_26610_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_123_fu_26624_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_164_fu_26629_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_123_fu_26634_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_124_fu_26638_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_165_fu_26644_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_165 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_166_fu_26650_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_166 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_124_fu_26656_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_125_fu_26661_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_167_fu_26667_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_167 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_125_fu_26673_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U56 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_125_fu_27097_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_125_fu_27102_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_41_fu_27113_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_38_fu_8852_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_38 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_110_fu_8861_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_42_fu_8871_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_84_fu_11448_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_84_fu_11632_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_85_fu_11646_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_84_fu_11660_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_42_fu_11673_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_42_fu_11686_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_85_fu_9125_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_85_fu_11694_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_85 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_25_fu_11699_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_42_fu_11705_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_42_fu_11915_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_42_fu_11919_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_127_fu_11925_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_25 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_210_fu_26752_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_210 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_126_fu_26758_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_211_fu_26764_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_211 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_212_fu_26770_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_212 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_213_fu_26776_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_213 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_127_fu_26782_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_214_fu_26802_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_214 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_42_fu_26808_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_84_fu_26814_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_84 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_42_fu_26830_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_126_fu_26840_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_168_fu_26846_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_168 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_126_fu_26852_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_127_fu_26858_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_169_fu_26864_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_169 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_170_fu_26870_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_170 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_127_fu_26876_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_128_fu_26882_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_171_fu_26888_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_171 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_128_fu_26894_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U57 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_128_fu_27157_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_128_fu_27163_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_42_fu_27175_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_39_fu_8896_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_39 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_111_fu_8905_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_43_fu_8915_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_86_fu_11462_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_86_fu_11725_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_87_fu_11731_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_86_fu_11745_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_43_fu_11954_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_43_fu_11966_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_87_fu_9139_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_87_fu_11974_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_87 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_24_fu_11979_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_43_fu_11985_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_43_fu_12002_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_43_fu_12007_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_130_fu_12015_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_24 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_215_fu_26942_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_215 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_129_fu_26948_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_216_fu_26954_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_216 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_217_fu_26960_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_217 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_218_fu_26966_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_218 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_130_fu_26972_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_219_fu_26992_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_219 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_43_fu_26998_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_86_fu_27004_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_86 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_43_fu_27020_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_129_fu_27030_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_172_fu_27036_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_172 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_129_fu_27042_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_130_fu_27048_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_173_fu_27054_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_173 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_174_fu_27060_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_174 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_130_fu_27066_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_131_fu_27072_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_175_fu_27078_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_175 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_131_fu_27084_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U58 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_131_fu_27219_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_131_fu_27225_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_43_fu_27237_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_40_fu_9145_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_40 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_112_fu_9154_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_44_fu_9164_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_88_fu_11758_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_88_fu_12026_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_89_fu_12040_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_88_fu_12054_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_44_fu_12067_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_44_fu_12080_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_89_fu_9495_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_89_fu_12088_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_89 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_23_fu_12093_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_44_fu_12099_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_44_fu_12293_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_44_fu_12297_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_133_fu_12303_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_23 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_220_fu_27284_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_220 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_132_fu_27290_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_221_fu_27296_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_221 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_222_fu_27302_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_222 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_223_fu_27308_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_223 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_133_fu_27314_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_224_fu_27334_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_224 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_44_fu_27340_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_88_fu_27346_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_88 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_44_fu_27362_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_132_fu_27372_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_176_fu_27378_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_176 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_132_fu_27384_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_133_fu_27390_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_177_fu_27396_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_177 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_178_fu_27402_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_178 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_133_fu_27408_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_134_fu_27414_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_179_fu_27420_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_179 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_134_fu_27426_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U59 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_134_fu_27749_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_134_fu_27755_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_44_fu_27767_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_41_fu_9189_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_41 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_113_fu_9198_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_45_fu_9208_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_90_fu_12124_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_90_fu_12313_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_91_fu_12327_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_90_fu_12341_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_45_fu_12354_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_45_fu_12367_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_91_fu_9509_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_91_fu_12375_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_91 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_22_fu_12380_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_45_fu_12386_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_45_fu_12594_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_45_fu_12598_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_136_fu_12604_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_136 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_22 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_225_fu_27474_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_225 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_135_fu_27480_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_226_fu_27486_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_226 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_227_fu_27492_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_227 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_228_fu_27498_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_228 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_136_fu_27504_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_136 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_229_fu_27524_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_229 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_45_fu_27530_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_90_fu_27536_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_90 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_45_fu_27552_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_135_fu_27562_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_180_fu_27568_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_180 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_135_fu_27574_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_136_fu_27580_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_136 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_181_fu_27586_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_181 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_182_fu_27592_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_182 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_136_fu_27598_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_136 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_137_fu_27604_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_137 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_183_fu_27610_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_183 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_137_fu_27616_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_137 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U60 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_137_fu_27811_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_137 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_137_fu_27817_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_137 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_45_fu_27829_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_42_fu_9515_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_42 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_114_fu_9524_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_46_fu_9534_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_92_fu_12138_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_92_fu_12406_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_93_fu_12412_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_92_fu_12426_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_46_fu_12633_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_46_fu_12645_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_93_fu_9788_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_93_fu_12653_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_93 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_21_fu_12658_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_46_fu_12664_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_46_fu_12681_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_46_fu_12686_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_139_fu_12694_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_139 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_21 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_230_fu_27652_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_230 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_138_fu_27658_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_138 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_231_fu_27664_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_231 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_232_fu_27845_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_232 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_233_fu_27850_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_233 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_139_fu_27670_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_139 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_234_fu_27690_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_234 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_46_fu_27696_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_92_fu_27702_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_92 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_46_fu_27862_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_138_fu_27876_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_138 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_184_fu_27881_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_184 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_138_fu_27886_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_138 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_139_fu_27890_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_139 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_185_fu_27896_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_185 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_186_fu_27902_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_186 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_139_fu_27908_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_139 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_140_fu_27913_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_187_fu_27919_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_187 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_140_fu_27925_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U61 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_140_fu_28349_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_140_fu_28354_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_140 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_46_fu_28365_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_43_fu_9559_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_43 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_115_fu_9568_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_47_fu_9578_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_94_fu_12439_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_94_fu_12705_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_95_fu_12719_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_94_fu_12733_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_47_fu_12746_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_47_fu_12759_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_95_fu_9802_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_95_fu_12767_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_95 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_20_fu_12772_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_47_fu_12778_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_47_fu_12982_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_47_fu_12986_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_142_fu_12992_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_20 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_235_fu_28004_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_235 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_141_fu_28010_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_141 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_236_fu_28016_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_236 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_237_fu_28022_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_237 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_238_fu_28028_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_238 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_142_fu_28034_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_239_fu_28054_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_239 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_47_fu_28060_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_94_fu_28066_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_94 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_47_fu_28082_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_141_fu_28092_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_141 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_188_fu_28098_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_188 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_141_fu_28104_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_141 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_142_fu_28110_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_189_fu_28116_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_189 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_190_fu_28122_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_190 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_142_fu_28128_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_142 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_143_fu_28134_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_143 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_191_fu_28140_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_143_fu_28146_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_143 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U62 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_143_fu_28409_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_143 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_143_fu_28415_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_143 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_47_fu_28427_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_44_fu_9808_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_44 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_116_fu_9817_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_48_fu_9827_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_96_fu_12803_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_96_fu_13002_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_97_fu_13016_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_96_fu_13030_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_48_fu_13043_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_48_fu_13056_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_97_fu_10158_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_97_fu_13064_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_97 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_19_fu_13069_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_48_fu_13075_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_48_fu_13201_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_48_fu_13205_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_145_fu_13211_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_145 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_19 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_240_fu_28194_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_240 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_144_fu_28200_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_144 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_241_fu_28206_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_241 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_242_fu_28212_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_242 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_243_fu_28218_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_243 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_145_fu_28224_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_145 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_244_fu_28244_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_244 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_48_fu_28250_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_96_fu_28256_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_96 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_48_fu_28272_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_144_fu_28282_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_144 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_192_fu_28288_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_144_fu_28294_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_144 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_145_fu_28300_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_145 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_193_fu_28306_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_194_fu_28312_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_145_fu_28318_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_145 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_146_fu_28324_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_146 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_195_fu_28330_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_146_fu_28336_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_146 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U63 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_146_fu_28471_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_146 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_146_fu_28477_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_146 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_48_fu_28489_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_45_fu_9852_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_45 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_117_fu_9861_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_49_fu_9871_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_98_fu_12817_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_98_fu_13095_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_99_fu_13101_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_98_fu_13115_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_49_fu_13240_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_49_fu_13252_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_99_fu_10172_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_99_fu_13260_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_99 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_18_fu_13265_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_49_fu_13271_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_49_fu_13288_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_49_fu_13293_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_148_fu_13301_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_18 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_245_fu_28536_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_245 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_147_fu_28542_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_246_fu_28548_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_246 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_247_fu_28554_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_247 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_248_fu_28560_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_248 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_148_fu_28566_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_249_fu_28586_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_249 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_49_fu_28592_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_98_fu_28598_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_98 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_49_fu_28614_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_147_fu_28624_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_196_fu_28630_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_147_fu_28636_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_147 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_148_fu_28642_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_197_fu_28648_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_197 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_198_fu_28654_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_198 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_148_fu_28660_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_148 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_149_fu_28666_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_149 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_199_fu_28672_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_199 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_149_fu_28678_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_149 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U64 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_149_fu_29001_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_149 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_149_fu_29007_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_149 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_49_fu_29019_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_46_fu_10178_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_46 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_118_fu_10187_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_50_fu_10197_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_100_fu_13128_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_100_fu_13312_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_101_fu_13326_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_100_fu_13340_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_50_fu_13353_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_50_fu_13366_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_101_fu_10451_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_101_fu_13374_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_101 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_17_fu_13379_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_50_fu_13385_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_50_fu_13569_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_50_fu_13573_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_151_fu_13579_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_151 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_17 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_250_fu_28726_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_250 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_150_fu_28732_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_150 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_251_fu_28738_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_251 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_252_fu_28744_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_252 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_253_fu_28750_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_253 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_151_fu_28756_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_151 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_254_fu_28776_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_254 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_50_fu_28782_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_100_fu_28788_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_100 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_50_fu_28804_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_150_fu_28814_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_150 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_200_fu_28820_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_200 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_150_fu_28826_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_150 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_151_fu_28832_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_151 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_201_fu_28838_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_201 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_202_fu_28844_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_202 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_151_fu_28850_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_151 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_152_fu_28856_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_152 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_203_fu_28862_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_203 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_152_fu_28868_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_152 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U65 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_152_fu_29063_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_152 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_152_fu_29069_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_152 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_50_fu_29081_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_47_fu_10222_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_47 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_119_fu_10231_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_51_fu_10241_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_102_fu_13142_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_102_fu_13405_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_103_fu_13419_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_102_fu_13433_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_51_fu_13446_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_51_fu_13459_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_103_fu_10465_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_103_fu_13467_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_103 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_16_fu_13472_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_51_fu_13478_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_51_fu_13593_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_51_fu_13597_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_154_fu_13603_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_154 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_16 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_255_fu_28904_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_255 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_153_fu_28910_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_153 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_256_fu_28916_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_256 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_257_fu_29097_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_257 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_258_fu_29102_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_258 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_154_fu_28922_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_154 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_259_fu_28942_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_259 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_51_fu_28948_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_102_fu_28954_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_102 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_51_fu_29114_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_153_fu_29128_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_153 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_204_fu_29133_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_204 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_153_fu_29138_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_153 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_154_fu_29142_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_154 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_205_fu_29148_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_205 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_206_fu_29154_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_206 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_154_fu_29160_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_154 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_155_fu_29165_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_155 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_207_fu_29171_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_207 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_155_fu_29177_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_155 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U66 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_155_fu_29601_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_155 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_155_fu_29606_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_155 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_51_fu_29617_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_48_fu_10471_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_48 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_120_fu_10480_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_52_fu_10490_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_104_fu_13503_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_104_fu_13613_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_105_fu_13627_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_104_fu_13641_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_52_fu_13654_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_52_fu_13667_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_105_fu_10821_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_105_fu_13675_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_105 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_15_fu_13680_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_52_fu_13686_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_52_fu_13878_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_52_fu_13882_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_157_fu_13888_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_15 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_260_fu_29256_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_260 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_156_fu_29262_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_156 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_261_fu_29268_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_261 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_262_fu_29274_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_262 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_263_fu_29280_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_263 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_157_fu_29286_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_264_fu_29306_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_264 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_52_fu_29312_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_104_fu_29318_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_104 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_52_fu_29334_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_156_fu_29344_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_156 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_208_fu_29350_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_208 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_156_fu_29356_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_156 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_157_fu_29362_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_209_fu_29368_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_209 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_210_fu_29374_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_210 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_157_fu_29380_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_157 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_158_fu_29386_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_158 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_211_fu_29392_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_211 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_158_fu_29398_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_158 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U67 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_158_fu_29661_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_158 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_158_fu_29667_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_158 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_52_fu_29679_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_49_fu_10515_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_49 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_121_fu_10524_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_53_fu_10534_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_106_fu_13517_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_106_fu_13706_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_107_fu_13720_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_106_fu_13734_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_53_fu_13747_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_53_fu_13760_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_107_fu_10835_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_107_fu_13768_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_107 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_14_fu_13773_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_53_fu_13779_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_53_fu_13903_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_53_fu_13907_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_160_fu_13913_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_160 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_14 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_265_fu_29446_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_265 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_159_fu_29452_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_159 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_266_fu_29458_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_266 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_267_fu_29464_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_267 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_268_fu_29470_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_268 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_160_fu_29476_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_160 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_269_fu_29496_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_269 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_53_fu_29502_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_106_fu_29508_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_106 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_53_fu_29524_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_159_fu_29534_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_159 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_212_fu_29540_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_212 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_159_fu_29546_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_159 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_160_fu_29552_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_160 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_213_fu_29558_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_213 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_214_fu_29564_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_214 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_160_fu_29570_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_160 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_161_fu_29576_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_161 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_215_fu_29582_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_215 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_161_fu_29588_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_161 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U68 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_161_fu_29723_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_161 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_161_fu_29729_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_161 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_53_fu_29741_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_50_fu_10841_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_50 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_122_fu_10850_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_54_fu_10860_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_108_fu_13529_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_108_fu_13799_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_109_fu_13805_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_108_fu_13819_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_54_fu_13942_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_54_fu_13954_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_109_fu_11114_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_109_fu_13962_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_109 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_13_fu_13967_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_54_fu_13973_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_54_fu_13990_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_54_fu_13995_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_163_fu_14003_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_163 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_13 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_270_fu_29788_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_270 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_162_fu_29794_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_162 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_271_fu_29800_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_271 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_272_fu_29806_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_272 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_273_fu_29812_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_273 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_163_fu_29818_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_163 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_274_fu_29838_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_274 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_54_fu_29844_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_108_fu_29850_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_108 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_54_fu_29866_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_162_fu_29876_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_162 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_216_fu_29882_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_216 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_162_fu_29888_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_162 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_163_fu_29894_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_163 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_217_fu_29900_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_217 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_218_fu_29906_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_218 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_163_fu_29912_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_163 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_164_fu_29918_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_219_fu_29924_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_219 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_164_fu_29930_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U69 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_164_fu_30165_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_164_fu_30171_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_164 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_54_fu_30183_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_51_fu_10885_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_51 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_123_fu_10894_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_55_fu_10904_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_110_fu_13832_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_110_fu_14014_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_111_fu_14028_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_110_fu_14042_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_55_fu_14055_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_55_fu_14068_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_111_fu_11128_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_111_fu_14076_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_111 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_12_fu_14081_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_55_fu_14087_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_55_fu_14263_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_55_fu_14267_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_166_fu_14273_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_166 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_12 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_275_fu_29978_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_275 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_165_fu_29984_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_165 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_276_fu_29990_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_276 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_277_fu_29996_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_277 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_278_fu_30002_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_278 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_166_fu_30008_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_166 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_279_fu_30028_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_279 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_55_fu_30034_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_110_fu_30040_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_110 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_55_fu_30056_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_165_fu_30066_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_165 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_220_fu_30072_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_220 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_165_fu_30078_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_165 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_166_fu_30084_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_166 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_221_fu_30090_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_221 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_222_fu_30096_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_222 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_166_fu_30102_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_166 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_167_fu_30108_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_167 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_223_fu_30114_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_223 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_167_fu_30120_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_167 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U70 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_167_fu_30227_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_167 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_167_fu_30233_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_167 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_55_fu_30245_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_52_fu_11134_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_52 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_124_fu_11143_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_56_fu_11153_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_112_fu_13846_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_112_fu_14107_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_113_fu_14121_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_112_fu_14135_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_56_fu_14148_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_56_fu_14161_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_113_fu_11484_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_113_fu_14169_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_113 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_11_fu_14174_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_56_fu_14180_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_56_fu_14288_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_56_fu_14292_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_169_fu_14298_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_169 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_11 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_280_fu_30292_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_280 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_168_fu_30298_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_168 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_281_fu_30304_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_281 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_282_fu_30310_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_282 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_283_fu_30316_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_283 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_169_fu_30322_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_169 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_284_fu_30342_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_284 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_56_fu_30348_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_112_fu_30354_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_112 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_56_fu_30370_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_168_fu_30380_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_168 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_224_fu_30386_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_224 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_168_fu_30392_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_168 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_169_fu_30398_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_169 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_225_fu_30404_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_225 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_226_fu_30410_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_226 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_169_fu_30416_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_169 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_170_fu_30422_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_170 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_227_fu_30428_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_227 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_170_fu_30434_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_170 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U71 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_170_fu_30479_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_170 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_170_fu_30485_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_170 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_56_fu_30497_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_53_fu_11178_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_53 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_125_fu_11187_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_57_fu_11197_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_114_fu_14205_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_114_fu_14308_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_115_fu_14322_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_114_fu_14336_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_57_fu_14349_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_57_fu_14362_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_115_fu_11498_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_115_fu_14370_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_115 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_10_fu_14375_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_57_fu_14381_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_57_fu_14574_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_57_fu_14578_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_172_fu_14584_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_172 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_10 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_285_fu_30544_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_285 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_171_fu_30550_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_171 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_286_fu_30556_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_286 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_287_fu_30562_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_287 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_288_fu_30568_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_288 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_172_fu_30574_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_172 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_289_fu_30594_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_289 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_57_fu_30600_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_114_fu_30606_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_114 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_57_fu_30622_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_171_fu_30632_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_171 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_228_fu_30638_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_228 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_171_fu_30644_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_171 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_172_fu_30650_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_172 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_229_fu_30656_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_229 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_230_fu_30662_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_230 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_172_fu_30668_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_172 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_173_fu_30674_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_173 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_231_fu_30680_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_231 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_173_fu_30686_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_173 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U72 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_173_fu_30731_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_173 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_173_fu_30737_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_173 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_57_fu_30749_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_54_fu_11504_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_54 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_126_fu_11513_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_58_fu_11523_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_116_fu_14219_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_116_fu_14401_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_117_fu_14415_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_116_fu_14429_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_58_fu_14442_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_58_fu_14455_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_117_fu_11780_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_117_fu_14463_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_117 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_9_fu_14468_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_58_fu_14474_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_58_fu_14599_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_58_fu_14603_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_175_fu_14609_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_175 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_9 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_290_fu_30796_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_290 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_174_fu_30802_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_174 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_291_fu_30808_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_291 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_292_fu_30814_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_292 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_293_fu_30820_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_293 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_175_fu_30826_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_175 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_294_fu_30846_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_294 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_58_fu_30852_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_116_fu_30858_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_116 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_58_fu_30874_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_174_fu_30884_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_174 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_232_fu_30890_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_232 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_174_fu_30896_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_174 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_175_fu_30902_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_175 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_233_fu_30908_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_233 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_234_fu_30914_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_234 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_175_fu_30920_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_175 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_176_fu_30926_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_176 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_235_fu_30932_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_235 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_176_fu_30938_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_176 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U73 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_176_fu_30983_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_176 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_176_fu_30989_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_176 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_58_fu_31001_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_55_fu_11548_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_55 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_127_fu_11557_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_59_fu_11567_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_118_fu_14231_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_118_fu_14494_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_119_fu_14500_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_118_fu_14514_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_59_fu_14637_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_59_fu_14649_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_119_fu_11794_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_119_fu_14657_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_119 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_8_fu_14662_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_59_fu_14668_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_59_fu_14685_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_59_fu_14690_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_178_fu_14698_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_178 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_8 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_295_fu_31048_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_295 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_177_fu_31054_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_177 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_296_fu_31060_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_296 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_297_fu_31066_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_297 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_298_fu_31072_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_298 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_178_fu_31078_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_178 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_299_fu_31098_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_299 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_59_fu_31104_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_118_fu_31110_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_118 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_59_fu_31126_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_177_fu_31136_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_177 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_236_fu_31142_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_236 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_177_fu_31148_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_177 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_178_fu_31154_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_178 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_237_fu_31160_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_237 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_238_fu_31166_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_238 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_178_fu_31172_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_178 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_179_fu_31178_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_179 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_239_fu_31184_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_239 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_179_fu_31190_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_179 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U74 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_179_fu_31239_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_179 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_179_fu_31245_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_179 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_59_fu_31257_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_56_fu_11800_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_56 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_128_fu_11810_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_60_fu_11820_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_120_fu_14527_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_120_fu_14709_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_121_fu_14723_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_120_fu_14737_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_60_fu_14750_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_60_fu_14763_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_121_fu_12160_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_121_fu_14771_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_121 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_7_fu_14776_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_60_fu_14782_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_60_fu_14958_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_60_fu_14962_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_181_fu_14968_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_181 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_7 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_300_fu_31304_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_300 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_180_fu_31310_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_180 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_301_fu_31316_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_301 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_302_fu_31322_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_302 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_303_fu_31328_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_303 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_181_fu_31334_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_181 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_304_fu_31354_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_304 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_60_fu_31360_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_120_fu_31366_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_120 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_60_fu_31382_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_180_fu_31392_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_180 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_240_fu_31398_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_240 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_180_fu_31404_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_180 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_181_fu_31410_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_181 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_241_fu_31416_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_241 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_242_fu_31422_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_242 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_181_fu_31428_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_181 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_182_fu_31434_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_182 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_243_fu_31440_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_243 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_182_fu_31446_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_182 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U75 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_182_fu_31495_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_182 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_182_fu_31501_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_182 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_60_fu_31513_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_57_fu_11849_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_57 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_129_fu_11859_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_61_fu_11869_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_122_fu_14541_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_122_fu_14802_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_123_fu_14816_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_122_fu_14830_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_61_fu_14843_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_61_fu_14856_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_123_fu_12174_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_123_fu_14864_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_123 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_6_fu_14869_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_61_fu_14875_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_61_fu_14983_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_61_fu_14987_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_184_fu_14993_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_184 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_6 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_305_fu_31547_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_305 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_183_fu_31553_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_183 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_306_fu_31559_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_306 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_307_fu_31616_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_307 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_308_fu_31621_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_308 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_184_fu_31565_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_184 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_309_fu_31585_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_309 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_61_fu_31591_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_122_fu_31597_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_122 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_61_fu_31633_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_183_fu_31647_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_183 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_244_fu_31652_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_244 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_183_fu_31657_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_183 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_184_fu_31661_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_184 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_245_fu_31667_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_245 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_246_fu_31673_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_246 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_184_fu_31679_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_184 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_185_fu_31684_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_185 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_247_fu_31690_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_247 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_185_fu_31696_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_185 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U76 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_185_fu_31929_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_185 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_185_fu_31934_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_185 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_61_fu_31945_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_58_fu_12180_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_58 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_130_fu_12189_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_62_fu_12199_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_124_fu_14898_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_124_fu_15003_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_125_fu_15017_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_124_fu_15031_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_62_fu_15044_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_62_fu_15057_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_125_fu_12461_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_125_fu_15065_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_125 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_5_fu_15070_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_62_fu_15076_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_62_fu_15268_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_62_fu_15272_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_187_fu_15278_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_187 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_5 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_310_fu_31774_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_310 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_186_fu_31780_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_186 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_311_fu_31786_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_311 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_312_fu_31792_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_312 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_313_fu_31798_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_313 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_187_fu_31804_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_187 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_314_fu_31824_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_314 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_62_fu_31830_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_124_fu_31836_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_124 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_62_fu_31852_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_186_fu_31862_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_186 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_248_fu_31868_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_248 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_186_fu_31874_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_186 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_187_fu_31880_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_187 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_249_fu_31886_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_249 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_250_fu_31892_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_250 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_187_fu_31898_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_187 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_188_fu_31904_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_188 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_251_fu_31910_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_251 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_188_fu_31916_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_188 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U77 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_188_fu_31989_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_188 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_188_fu_31995_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_188 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_62_fu_32007_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_59_fu_12228_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_59 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_131_fu_12237_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_63_fu_12247_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_126_fu_14912_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_126_fu_15096_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_127_fu_15110_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_126_fu_15124_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_63_fu_15137_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_63_fu_15150_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_127_fu_12475_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_127_fu_15158_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_127 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_4_fu_15163_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_63_fu_15169_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_63_fu_15292_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_63_fu_15296_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_190_fu_15302_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_190 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_4 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_315_fu_32053_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_315 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_189_fu_32059_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_189 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_316_fu_32065_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_316 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_317_fu_32071_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_317 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_318_fu_32077_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_318 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_190_fu_32083_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_190 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_319_fu_32103_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_319 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_63_fu_32109_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_126_fu_32115_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_126 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_63_fu_32131_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_189_fu_32141_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_189 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_252_fu_32147_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_252 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_189_fu_32153_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_189 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_190_fu_32159_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_190 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_253_fu_32165_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_253 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_254_fu_32171_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_254 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_190_fu_32177_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_190 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_191_fu_32183_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_255_fu_32189_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_255 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_191_fu_32195_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U78 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_191_fu_32327_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_191_fu_32333_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_191 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_63_fu_32345_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_60_fu_12481_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_60 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_132_fu_12490_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_64_fu_12500_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_128_fu_14926_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_128_fu_15189_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_129_fu_15195_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_128_fu_15209_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_64_fu_15331_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_64_fu_15343_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_129_fu_12839_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_129_fu_15351_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_129 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_3_fu_15356_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_64_fu_15362_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_64_fu_15379_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_64_fu_15384_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_193_fu_15392_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_3 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_320_fu_32230_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_320 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_192_fu_32236_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_321_fu_32242_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_321 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_322_fu_32361_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_322 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_323_fu_32366_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_323 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_193_fu_32248_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_324_fu_32268_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_324 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_64_fu_32274_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_128_fu_32280_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_128 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_64_fu_32378_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_192_fu_32392_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_256_fu_32397_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_256 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_192_fu_32402_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_192 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_193_fu_32406_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_257_fu_32412_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_257 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_258_fu_32418_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_258 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_193_fu_32424_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_193 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_194_fu_32429_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_259_fu_32435_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_259 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_194_fu_32441_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U79 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_194_fu_32674_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_194_fu_32679_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_194 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_64_fu_32690_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_61_fu_12529_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_61 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_133_fu_12538_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_65_fu_12548_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_130_fu_15222_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_130_fu_15403_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_131_fu_15417_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_130_fu_15431_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_65_fu_15444_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_65_fu_15457_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_131_fu_12853_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_131_fu_15465_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_131 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_2_fu_15470_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_65_fu_15476_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_65_fu_15627_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_65_fu_15631_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_196_fu_15637_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U12 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_2 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_325_fu_32519_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_325 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_195_fu_32525_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_326_fu_32531_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_326 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_327_fu_32537_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_327 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_328_fu_32543_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_328 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_196_fu_32549_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_329_fu_32569_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_329 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_65_fu_32575_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_130_fu_32581_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_130 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_65_fu_32597_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_195_fu_32607_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_260_fu_32613_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_260 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_195_fu_32619_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_195 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_196_fu_32625_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_261_fu_32631_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_261 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_262_fu_32637_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_262 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_196_fu_32643_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_196 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_197_fu_32649_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_197 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_263_fu_32655_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_263 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_197_fu_32661_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_197 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U80 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_197_fu_32734_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_197 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_197_fu_32740_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_197 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_65_fu_32752_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_62_fu_12859_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_62 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_134_fu_12868_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_66_fu_12878_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_132_fu_15236_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_132_fu_15496_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_133_fu_15510_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_132_fu_15524_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_66_fu_15537_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_66_fu_15550_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_133_fu_13164_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_133_fu_15558_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_133 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_1_fu_15563_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_66_fu_15569_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_66_fu_15652_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_66_fu_15656_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_199_fu_15662_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_199 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U10 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U8 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val_1 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_330_fu_32798_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_330 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_198_fu_32804_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_198 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_331_fu_32810_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_331 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_332_fu_32816_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_332 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_333_fu_32822_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_333 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_199_fu_32828_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_199 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_334_fu_32848_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_334 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_66_fu_32854_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_132_fu_32860_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_132 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_66_fu_32876_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_198_fu_32886_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_198 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_264_fu_32892_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_264 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_198_fu_32898_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_198 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_199_fu_32904_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_199 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_265_fu_32910_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_265 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_266_fu_32916_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_266 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_199_fu_32922_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_199 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_200_fu_32928_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_200 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_267_fu_32934_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_267 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_200_fu_32940_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_200 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U81 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_65 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_200_fu_33072_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_200 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_200_fu_33078_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_200 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_66_fu_33090_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_63_fu_12907_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_63 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_135_fu_12916_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln117_67_fu_12926_p2 SOURCE can_message_decoder.cpp:117 VARIABLE icmp_ln117_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_134_fu_15594_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_134_fu_15672_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln142_135_fu_15686_p2 SOURCE can_message_decoder.cpp:142 VARIABLE sub_ln142_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_134_fu_15700_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln142_67_fu_15713_p2 SOURCE can_message_decoder.cpp:142 VARIABLE lshr_ln142_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln142_67_fu_15726_p3 SOURCE can_message_decoder.cpp:142 VARIABLE select_ln142_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln142_135_fu_13178_p2 SOURCE can_message_decoder.cpp:142 VARIABLE shl_ln142_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_135_fu_15734_p2 SOURCE can_message_decoder.cpp:142 VARIABLE add_ln142_135 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME raw_value_fu_15739_p2 SOURCE can_message_decoder.cpp:142 VARIABLE raw_value LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_67_fu_15745_p2 SOURCE can_message_decoder.cpp:147 VARIABLE add_ln147_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln148_67_fu_15788_p2 SOURCE can_message_decoder.cpp:148 VARIABLE sub_ln148_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_67_fu_15792_p3 SOURCE can_message_decoder.cpp:147 VARIABLE select_ln147_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_202_fu_15798_p3 SOURCE can_message_decoder.cpp:129 VARIABLE value_202 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_24ns_56_1_1_U14 SOURCE can_message_decoder.cpp:157 VARIABLE mul_ln157_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitodp PRAGMA {} RTLNAME sitodp_64s_64_5_no_dsp_1_U13 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i119_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i120_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE uitodp PRAGMA {} RTLNAME uitodp_32ns_64_5_no_dsp_1_U11 SOURCE can_message_decoder.cpp:157 VARIABLE conv_i115_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitodp} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 30 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_31_no_dsp_1_U9 SOURCE can_message_decoder.cpp:157 VARIABLE div_i116_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U7 SOURCE can_message_decoder.cpp:157 VARIABLE val LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_335_fu_32975_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_335 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_201_fu_32981_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_201 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln140_336_fu_32987_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_336 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln140_337_fu_33106_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_337 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_338_fu_33111_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_338 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_202_fu_32993_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_202 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_339_fu_33013_p2 SOURCE can_message_decoder.cpp:157 VARIABLE icmp_ln140_339 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln140_67_fu_33019_p2 SOURCE can_message_decoder.cpp:157 VARIABLE shl_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln140_134_fu_33025_p3 SOURCE can_message_decoder.cpp:157 VARIABLE select_ln140_134 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln140_67_fu_33123_p2 SOURCE can_message_decoder.cpp:157 VARIABLE lshr_ln140_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_201_fu_33137_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_201 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_268_fu_33142_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_268 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_201_fu_33147_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_201 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_202_fu_33151_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_202 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_269_fu_33157_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_269 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_270_fu_33163_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_270 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_202_fu_33169_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_202 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln140_203_fu_33174_p2 SOURCE can_message_decoder.cpp:157 VARIABLE xor_ln140_203 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln140_271_fu_33180_p2 SOURCE can_message_decoder.cpp:157 VARIABLE and_ln140_271 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln140_203_fu_33186_p2 SOURCE can_message_decoder.cpp:157 VARIABLE or_ln140_203 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_32_1_1_U82 SOURCE can_message_decoder.cpp:157 VARIABLE ref_tmp49_66 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_203_fu_33230_p2 SOURCE can_message_decoder.cpp:157 VARIABLE sub_ln140_203 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME value_203_fu_33235_p3 SOURCE can_message_decoder.cpp:157 VARIABLE value_203 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln164_67_fu_33246_p2 SOURCE can_message_decoder.cpp:164 VARIABLE add_ln164_67 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_64_fu_12955_p2 SOURCE can_message_decoder.cpp:117 VARIABLE add_ln117_64 LOOP VITIS_LOOP_117_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 5 BRAM 0 URAM 0}} decode_can_message_Pipeline_VITIS_LOOP_182_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln182_fu_163_p2 SOURCE can_message_decoder.cpp:182 VARIABLE icmp_ln182 LOOP VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_169_p2 SOURCE can_message_decoder.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_179_p2 SOURCE can_message_decoder.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 67 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_64ns_33ns_32_68_1_U96 SOURCE can_message_decoder.cpp:184 VARIABLE sdiv_ln184 LOOP VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_250_p2 SOURCE can_message_decoder.cpp:189 VARIABLE add_ln189 LOOP VITIS_LOOP_182_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} decode_can_message {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME hash_index_fu_283_p2 SOURCE can_message_decoder.cpp:13 VARIABLE hash_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_325_p2 SOURCE can_message_decoder.cpp:110 VARIABLE add_ln110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln172_fu_339_p2 SOURCE can_message_decoder.cpp:172 VARIABLE icmp_ln172 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_345_p2 SOURCE can_message_decoder.cpp:172 VARIABLE add_ln172 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_380_p2 SOURCE can_message_decoder.cpp:184 VARIABLE add_ln184 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln174_fu_386_p2 SOURCE can_message_decoder.cpp:174 VARIABLE icmp_ln174 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln182_fu_411_p2 SOURCE can_message_decoder.cpp:182 VARIABLE icmp_ln182 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln182_fu_417_p2 SOURCE can_message_decoder.cpp:182 VARIABLE add_ln182 LOOP VITIS_LOOP_172_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 5 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.505 seconds; current allocated memory: 688.211 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for decode_can_message.
INFO: [VLOG 209-307] Generating Verilog RTL for decode_can_message.
Execute       syn_report -model decode_can_message -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.10 MHz
Command     autosyn done; 78.524 sec.
Command   csynth_design done; 105.194 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Command       cleanup_all done; 0.227 sec.
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls opened at Tue Dec 17 11:30:26 -0500 2024
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2024.1\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2024.1/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.85 sec.
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.974 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.991 sec.
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10)
Execute     add_files -tb C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9)
Execute     set_top decode_can_message 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.165 sec.
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.267 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8)
Execute     set_clock_uncertainty 0.5ns 
Execute       ap_set_clock -name default -uncertainty 0.5 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14)
Execute     config_csim -clean=0 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.301 sec.
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/2024.1/Vitis_HLS/2024.1/include -I include C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/testbench.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=C:/Xilinx/2024.1/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/testbench.cpp.clang.autosim-tb.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/testbench.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/testbench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/testbench.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.443 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2024.1/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I C:/Xilinx/2024.1/Vitis_HLS/2024.1/include -I include C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp -o C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/can_message_decoder.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=C:/Xilinx/2024.1/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.cpp.clang.autosim-tb.out.log 2> C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/can_message_decoder.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/can_message_decoder.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/can_message_decoder.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec C:/Xilinx/2024.1/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/./sim/autowrap/testbench/can_message_decoder.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.445 sec.
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.rtl_wrap.cfg.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute     source C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/.autopilot/db/decode_can_message.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Command     ap_part_info done; 0.126 sec.
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 10.048 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls opened at Tue Dec 17 11:48:30 -0500 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10)
Execute     add_files -tb C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9)
Execute     set_top decode_can_message 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2024.1\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2024.1/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.051 sec.
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.23 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8)
Execute     set_clock_uncertainty 0.5ns 
Execute       ap_set_clock -name default -uncertainty 0.5 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14)
Execute     config_csim -clean=0 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.264 sec.
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: SLX proc replaces csim
Command   csim_design done; 24.941 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls opened at Tue Dec 17 11:51:05 -0500 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(12)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=can_message_decoder.hpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(13)
Execute     add_files C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp 
INFO: [HLS 200-10] Adding design file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/can_message_decoder.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=testbench.cpp' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(10)
Execute     add_files -tb C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/testbench.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=decode_can_message' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(9)
Execute     set_top decode_can_message 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2024.1\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2024.1/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.855 sec.
Execute       source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2024.1/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.998 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(7)
Execute     create_clock -period 10ns 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=0.5ns' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(8)
Execute     set_clock_uncertainty 0.5ns 
Execute       ap_set_clock -name default -uncertainty 0.5 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.5ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=0' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(14)
Execute     config_csim -clean=0 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(11)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.032 sec.
Execute   apply_ini C:/Users/flaud/Documents/GitHub/LiveTelemetry/FPGA/CAN_Decoder_Hardware/CAN_decoder/CAN_decoder/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: SLX proc replaces csim
Command   csim_design done; 21.265 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
