Info: Generated by version: 19.2 build 57
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Float_Div.ip --block-symbol-file --output-directory=/home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Float_Div --family="Arria 10" --part=10AX115N2F40E2LG
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Float_Div.ip --synthesis=VERILOG --output-directory=/home/u59680/ECE554-RayTracing-TeamKEVIN/Hardware/RT_Core_and_Components/IP/Arria_200/Float_Div --family="Arria 10" --part=10AX115N2F40E2LG
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div: "Transforming system: Float_Div"
Info: Float_Div: "Naming system components in system: Float_Div"
Info: Float_Div: "Processing generation queue"
Info: Float_Div: "Generating: Float_Div"
Info: Float_Div: "Generating: Float_Div_altera_fp_functions_191_vr3lzay"
Info: fp_functions_0: /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name Float_Div_altera_fp_functions_191_vr3lzay -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_functions_0: Latency on Arria 10 is 12 cycles
Info: fp_functions_0: DSP Blocks Used: 5
Info: fp_functions_0: LUTs Used: 454
Info: fp_functions_0: Memory Bits Used: 32768
Info: fp_functions_0: Memory Blocks Used: 3
Info: Float_Div: Done "Float_Div" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
