// Seed: 618653716
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wand id_2,
    output tri id_3,
    input tri id_4
    , id_16,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output wor id_8,
    output tri0 id_9,
    input tri1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wire id_13,
    input uwire id_14
);
  logic id_17;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd18,
    parameter id_2 = 32'd41
) (
    input wire _id_0,
    input supply1 id_1,
    input supply1 _id_2,
    output supply1 id_3
);
  assign id_3 = id_1 ? -1 : 1;
  wire [(  id_0  ) : id_2] id_5;
  generate
    assign id_3 = id_5;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
