

================================================================
== Vivado HLS Report for 'i_max_pooling4'
================================================================
* Date:           Sun Oct 30 00:20:26 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7393|  7393|  7393|  7393|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |                         |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  7392|  7392|       462|          -|          -|    16|    no    |
        | + Loop 1.1              |   460|   460|        92|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1          |    90|    90|        18|          -|          -|     5|    no    |
        |   +++ Loop 1.1.1.1      |    16|    16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     6|     6|         3|          -|          -|     2|    no    |
        +-------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     177|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     243|    688|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U31  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln104_1_fu_390_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln104_2_fu_213_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln104_3_fu_329_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln104_4_fu_354_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln104_5_fu_399_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln104_fu_320_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln106_1_fu_261_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln106_2_fu_278_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln106_3_fu_364_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln106_fu_231_p2     |     +    |      0|  0|  15|           8|           8|
    |c_fu_179_p2             |     +    |      0|  0|  15|           5|           1|
    |h_fu_243_p2             |     +    |      0|  0|  12|           3|           1|
    |i_fu_314_p2             |     +    |      0|  0|  10|           2|           1|
    |j_fu_384_p2             |     +    |      0|  0|  10|           2|           1|
    |w_fu_290_p2             |     +    |      0|  0|  12|           3|           1|
    |and_ln104_1_fu_486_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln104_fu_480_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln101_fu_308_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln103_fu_378_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln104_1_fu_450_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln104_2_fu_462_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln104_3_fu_468_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln104_fu_444_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln96_fu_173_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln97_fu_237_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln98_fu_284_p2     |   icmp   |      0|  0|   9|           3|           3|
    |or_ln104_1_fu_474_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln104_fu_456_p2      |    or    |      0|  0|   2|           1|           1|
    |max_value_fu_492_p3     |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 342|         183|         151|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_86           |   9|          2|    5|         10|
    |h_0_reg_97           |   9|          2|    3|          6|
    |i_0_reg_133          |   9|          2|    2|          4|
    |j_0_reg_156          |   9|          2|    2|          4|
    |max_value_0_reg_120  |   9|          2|   32|         64|
    |max_value_1_reg_144  |   9|          2|   32|         64|
    |w_0_reg_108          |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 107|         23|   80|        167|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln104_2_reg_507  |   8|   0|    9|          1|
    |add_ln104_4_reg_556  |  11|   0|   12|          1|
    |add_ln106_2_reg_530  |  10|   0|   10|          0|
    |add_ln106_reg_512    |   8|   0|    8|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_86           |   5|   0|    5|          0|
    |c_reg_502            |   5|   0|    5|          0|
    |h_0_reg_97           |   3|   0|    3|          0|
    |h_reg_520            |   3|   0|    3|          0|
    |i_0_reg_133          |   2|   0|    2|          0|
    |i_reg_551            |   2|   0|    2|          0|
    |input_load_reg_574   |  32|   0|   32|          0|
    |j_0_reg_156          |   2|   0|    2|          0|
    |j_reg_564            |   2|   0|    2|          0|
    |max_value_0_reg_120  |  32|   0|   32|          0|
    |max_value_1_reg_144  |  32|   0|   32|          0|
    |shl_ln104_1_reg_543  |   3|   0|    4|          1|
    |shl_ln_reg_525       |   3|   0|    4|          1|
    |w_0_reg_108          |   3|   0|    3|          0|
    |w_reg_538            |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 177|   0|  181|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_max_pooling4 | return value |
|input_r_address0   | out |   11|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|output_r_address0  | out |    9|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:96]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %c, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln96 = icmp eq i5 %c_0, -16" [lenet/lenet_hls.cpp:96]   --->   Operation 11 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [lenet/lenet_hls.cpp:96]   --->   Operation 13 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %2, label %.preheader3.preheader" [lenet/lenet_hls.cpp:96]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i5 %c_0 to i8" [lenet/lenet_hls.cpp:104]   --->   Operation 15 'zext' 'zext_ln104' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %c_0, i3 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i8 %tmp_s to i9" [lenet/lenet_hls.cpp:104]   --->   Operation 17 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %c_0, i1 false)" [lenet/lenet_hls.cpp:104]   --->   Operation 18 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i6 %tmp_4 to i9" [lenet/lenet_hls.cpp:104]   --->   Operation 19 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln104_2 = add i9 %zext_ln104_2, %zext_ln104_1" [lenet/lenet_hls.cpp:104]   --->   Operation 20 'add' 'add_ln104_2' <Predicate = (!icmp_ln96)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %c_0, i2 0)" [lenet/lenet_hls.cpp:106]   --->   Operation 21 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i7 %tmp_5 to i8" [lenet/lenet_hls.cpp:106]   --->   Operation 22 'zext' 'zext_ln106' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.87ns)   --->   "%add_ln106 = add i8 %zext_ln104, %zext_ln106" [lenet/lenet_hls.cpp:106]   --->   Operation 23 'add' 'add_ln106' <Predicate = (!icmp_ln96)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.76ns)   --->   "br label %.preheader3" [lenet/lenet_hls.cpp:97]   --->   Operation 24 'br' <Predicate = (!icmp_ln96)> <Delay = 1.76>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:108]   --->   Operation 25 'ret' <Predicate = (icmp_ln96)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%h_0 = phi i3 [ 0, %.preheader3.preheader ], [ %h, %.preheader3.loopexit ]"   --->   Operation 26 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln97 = icmp eq i3 %h_0, -3" [lenet/lenet_hls.cpp:97]   --->   Operation 27 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 28 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.65ns)   --->   "%h = add i3 %h_0, 1" [lenet/lenet_hls.cpp:97]   --->   Operation 29 'add' 'h' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %.loopexit.loopexit, label %.preheader2.preheader" [lenet/lenet_hls.cpp:97]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %h_0, i1 false)" [lenet/lenet_hls.cpp:104]   --->   Operation 31 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i3 %h_0 to i8" [lenet/lenet_hls.cpp:106]   --->   Operation 32 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln106_1 = add i8 %zext_ln106_1, %add_ln106" [lenet/lenet_hls.cpp:106]   --->   Operation 33 'add' 'add_ln106_1' <Predicate = (!icmp_ln97)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i8 %add_ln106_1 to i10" [lenet/lenet_hls.cpp:106]   --->   Operation 34 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln106_1, i2 0)" [lenet/lenet_hls.cpp:106]   --->   Operation 35 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.73ns)   --->   "%add_ln106_2 = add i10 %p_shl3_cast, %zext_ln106_2" [lenet/lenet_hls.cpp:106]   --->   Operation 36 'add' 'add_ln106_2' <Predicate = (!icmp_ln97)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:98]   --->   Operation 37 'br' <Predicate = (!icmp_ln97)> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 38 'br' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%w_0 = phi i3 [ %w, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 39 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln98 = icmp eq i3 %w_0, -3" [lenet/lenet_hls.cpp:98]   --->   Operation 40 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 41 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.65ns)   --->   "%w = add i3 %w_0, 1" [lenet/lenet_hls.cpp:98]   --->   Operation 42 'add' 'w' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %.preheader3.loopexit, label %.preheader1.preheader" [lenet/lenet_hls.cpp:98]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln104_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %w_0, i1 false)" [lenet/lenet_hls.cpp:104]   --->   Operation 44 'bitconcatenate' 'shl_ln104_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:101]   --->   Operation 45 'br' <Predicate = (!icmp_ln98)> <Delay = 1.76>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader3"   --->   Operation 46 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.10>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%max_value_0 = phi float [ 0xC26D1A94A0000000, %.preheader1.preheader ], [ %max_value_1, %.preheader1.loopexit ]" [lenet/lenet_hls.cpp:104]   --->   Operation 47 'phi' 'max_value_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %.preheader1.preheader ], [ %i, %.preheader1.loopexit ]"   --->   Operation 48 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i2 %i_0 to i4" [lenet/lenet_hls.cpp:101]   --->   Operation 49 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp eq i2 %i_0, -2" [lenet/lenet_hls.cpp:101]   --->   Operation 50 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 51 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [lenet/lenet_hls.cpp:101]   --->   Operation 52 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %1, label %.preheader.preheader" [lenet/lenet_hls.cpp:101]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln104 = add i4 %shl_ln, %zext_ln101" [lenet/lenet_hls.cpp:104]   --->   Operation 54 'add' 'add_ln104' <Predicate = (!icmp_ln101)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln104_3 = zext i4 %add_ln104 to i9" [lenet/lenet_hls.cpp:104]   --->   Operation 55 'zext' 'zext_ln104_3' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln104_3 = add i9 %zext_ln104_3, %add_ln104_2" [lenet/lenet_hls.cpp:104]   --->   Operation 56 'add' 'add_ln104_3' <Predicate = (!icmp_ln101)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln104_3, i3 0)" [lenet/lenet_hls.cpp:104]   --->   Operation 57 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln104_3, i1 false)" [lenet/lenet_hls.cpp:104]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln104_4 = zext i10 %tmp_7 to i12" [lenet/lenet_hls.cpp:104]   --->   Operation 59 'zext' 'zext_ln104_4' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln104_4 = add i12 %p_shl4_cast, %zext_ln104_4" [lenet/lenet_hls.cpp:104]   --->   Operation 60 'add' 'add_ln104_4' <Predicate = (!icmp_ln101)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:103]   --->   Operation 61 'br' <Predicate = (!icmp_ln101)> <Delay = 1.76>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i3 %w_0 to i10" [lenet/lenet_hls.cpp:106]   --->   Operation 62 'zext' 'zext_ln106_3' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.73ns)   --->   "%add_ln106_3 = add i10 %add_ln106_2, %zext_ln106_3" [lenet/lenet_hls.cpp:106]   --->   Operation 63 'add' 'add_ln106_3' <Predicate = (icmp_ln101)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln106_4 = zext i10 %add_ln106_3 to i64" [lenet/lenet_hls.cpp:106]   --->   Operation 64 'zext' 'zext_ln106_4' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %zext_ln106_4" [lenet/lenet_hls.cpp:106]   --->   Operation 65 'getelementptr' 'output_addr' <Predicate = (icmp_ln101)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "store float %max_value_0, float* %output_addr, align 4" [lenet/lenet_hls.cpp:106]   --->   Operation 66 'store' <Predicate = (icmp_ln101)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader2" [lenet/lenet_hls.cpp:98]   --->   Operation 67 'br' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.53>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%max_value_1 = phi float [ %max_value, %._crit_edge ], [ %max_value_0, %.preheader.preheader ]"   --->   Operation 68 'phi' 'max_value_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i2 %j_0 to i4" [lenet/lenet_hls.cpp:103]   --->   Operation 70 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.95ns)   --->   "%icmp_ln103 = icmp eq i2 %j_0, -2" [lenet/lenet_hls.cpp:103]   --->   Operation 71 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 72 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [lenet/lenet_hls.cpp:103]   --->   Operation 73 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %.preheader1.loopexit, label %._crit_edge" [lenet/lenet_hls.cpp:103]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln104_1 = add i4 %zext_ln103, %shl_ln104_1" [lenet/lenet_hls.cpp:104]   --->   Operation 75 'add' 'add_ln104_1' <Predicate = (!icmp_ln103)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln104_5 = zext i4 %add_ln104_1 to i12" [lenet/lenet_hls.cpp:104]   --->   Operation 76 'zext' 'zext_ln104_5' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.54ns)   --->   "%add_ln104_5 = add i12 %add_ln104_4, %zext_ln104_5" [lenet/lenet_hls.cpp:104]   --->   Operation 77 'add' 'add_ln104_5' <Predicate = (!icmp_ln103)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln104_6 = zext i12 %add_ln104_5 to i64" [lenet/lenet_hls.cpp:104]   --->   Operation 78 'zext' 'zext_ln104_6' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x float]* %input_r, i64 0, i64 %zext_ln104_6" [lenet/lenet_hls.cpp:104]   --->   Operation 79 'getelementptr' 'input_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:104]   --->   Operation 80 'load' 'input_load' <Predicate = (!icmp_ln103)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 81 'br' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 82 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:104]   --->   Operation 82 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_7 : Operation 83 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %max_value_1, %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 83 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.10>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast float %max_value_1 to i32" [lenet/lenet_hls.cpp:104]   --->   Operation 84 'bitcast' 'bitcast_ln104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln104, i32 23, i32 30)" [lenet/lenet_hls.cpp:104]   --->   Operation 85 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %bitcast_ln104 to i23" [lenet/lenet_hls.cpp:104]   --->   Operation 86 'trunc' 'trunc_ln104' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln104_1 = bitcast float %input_load to i32" [lenet/lenet_hls.cpp:104]   --->   Operation 87 'bitcast' 'bitcast_ln104_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln104_1, i32 23, i32 30)" [lenet/lenet_hls.cpp:104]   --->   Operation 88 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln104_1 = trunc i32 %bitcast_ln104_1 to i23" [lenet/lenet_hls.cpp:104]   --->   Operation 89 'trunc' 'trunc_ln104_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.55ns)   --->   "%icmp_ln104 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:104]   --->   Operation 90 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (2.44ns)   --->   "%icmp_ln104_1 = icmp eq i23 %trunc_ln104, 0" [lenet/lenet_hls.cpp:104]   --->   Operation 91 'icmp' 'icmp_ln104_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_1)   --->   "%or_ln104 = or i1 %icmp_ln104_1, %icmp_ln104" [lenet/lenet_hls.cpp:104]   --->   Operation 92 'or' 'or_ln104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (1.55ns)   --->   "%icmp_ln104_2 = icmp ne i8 %tmp_8, -1" [lenet/lenet_hls.cpp:104]   --->   Operation 93 'icmp' 'icmp_ln104_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (2.44ns)   --->   "%icmp_ln104_3 = icmp eq i23 %trunc_ln104_1, 0" [lenet/lenet_hls.cpp:104]   --->   Operation 94 'icmp' 'icmp_ln104_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_1)   --->   "%or_ln104_1 = or i1 %icmp_ln104_3, %icmp_ln104_2" [lenet/lenet_hls.cpp:104]   --->   Operation 95 'or' 'or_ln104_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_1)   --->   "%and_ln104 = and i1 %or_ln104, %or_ln104_1" [lenet/lenet_hls.cpp:104]   --->   Operation 96 'and' 'and_ln104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %max_value_1, %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 97 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_1 = and i1 %and_ln104, %tmp_9" [lenet/lenet_hls.cpp:104]   --->   Operation 98 'and' 'and_ln104_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_value = select i1 %and_ln104_1, float %max_value_1, float %input_load" [lenet/lenet_hls.cpp:104]   --->   Operation 99 'select' 'max_value' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:103]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln96         (br               ) [ 011111111]
c_0             (phi              ) [ 001000000]
icmp_ln96       (icmp             ) [ 001111111]
empty           (speclooptripcount) [ 000000000]
c               (add              ) [ 011111111]
br_ln96         (br               ) [ 000000000]
zext_ln104      (zext             ) [ 000000000]
tmp_s           (bitconcatenate   ) [ 000000000]
zext_ln104_1    (zext             ) [ 000000000]
tmp_4           (bitconcatenate   ) [ 000000000]
zext_ln104_2    (zext             ) [ 000000000]
add_ln104_2     (add              ) [ 000111111]
tmp_5           (bitconcatenate   ) [ 000000000]
zext_ln106      (zext             ) [ 000000000]
add_ln106       (add              ) [ 000111111]
br_ln97         (br               ) [ 001111111]
ret_ln108       (ret              ) [ 000000000]
h_0             (phi              ) [ 000100000]
icmp_ln97       (icmp             ) [ 001111111]
empty_34        (speclooptripcount) [ 000000000]
h               (add              ) [ 001111111]
br_ln97         (br               ) [ 000000000]
shl_ln          (bitconcatenate   ) [ 000011111]
zext_ln106_1    (zext             ) [ 000000000]
add_ln106_1     (add              ) [ 000000000]
zext_ln106_2    (zext             ) [ 000000000]
p_shl3_cast     (bitconcatenate   ) [ 000000000]
add_ln106_2     (add              ) [ 000011111]
br_ln98         (br               ) [ 001111111]
br_ln0          (br               ) [ 011111111]
w_0             (phi              ) [ 000011111]
icmp_ln98       (icmp             ) [ 001111111]
empty_35        (speclooptripcount) [ 000000000]
w               (add              ) [ 001111111]
br_ln98         (br               ) [ 000000000]
shl_ln104_1     (bitconcatenate   ) [ 000001111]
br_ln101        (br               ) [ 001111111]
br_ln0          (br               ) [ 001111111]
max_value_0     (phi              ) [ 000001111]
i_0             (phi              ) [ 000001000]
zext_ln101      (zext             ) [ 000000000]
icmp_ln101      (icmp             ) [ 001111111]
empty_36        (speclooptripcount) [ 000000000]
i               (add              ) [ 001111111]
br_ln101        (br               ) [ 000000000]
add_ln104       (add              ) [ 000000000]
zext_ln104_3    (zext             ) [ 000000000]
add_ln104_3     (add              ) [ 000000000]
p_shl4_cast     (bitconcatenate   ) [ 000000000]
tmp_7           (bitconcatenate   ) [ 000000000]
zext_ln104_4    (zext             ) [ 000000000]
add_ln104_4     (add              ) [ 000000111]
br_ln103        (br               ) [ 001111111]
zext_ln106_3    (zext             ) [ 000000000]
add_ln106_3     (add              ) [ 000000000]
zext_ln106_4    (zext             ) [ 000000000]
output_addr     (getelementptr    ) [ 000000000]
store_ln106     (store            ) [ 000000000]
br_ln98         (br               ) [ 001111111]
max_value_1     (phi              ) [ 001111111]
j_0             (phi              ) [ 000000100]
zext_ln103      (zext             ) [ 000000000]
icmp_ln103      (icmp             ) [ 001111111]
empty_37        (speclooptripcount) [ 000000000]
j               (add              ) [ 001111111]
br_ln103        (br               ) [ 000000000]
add_ln104_1     (add              ) [ 000000000]
zext_ln104_5    (zext             ) [ 000000000]
add_ln104_5     (add              ) [ 000000000]
zext_ln104_6    (zext             ) [ 000000000]
input_addr      (getelementptr    ) [ 000000010]
br_ln0          (br               ) [ 001111111]
input_load      (load             ) [ 000000001]
bitcast_ln104   (bitcast          ) [ 000000000]
tmp             (partselect       ) [ 000000000]
trunc_ln104     (trunc            ) [ 000000000]
bitcast_ln104_1 (bitcast          ) [ 000000000]
tmp_8           (partselect       ) [ 000000000]
trunc_ln104_1   (trunc            ) [ 000000000]
icmp_ln104      (icmp             ) [ 000000000]
icmp_ln104_1    (icmp             ) [ 000000000]
or_ln104        (or               ) [ 000000000]
icmp_ln104_2    (icmp             ) [ 000000000]
icmp_ln104_3    (icmp             ) [ 000000000]
or_ln104_1      (or               ) [ 000000000]
and_ln104       (and              ) [ 000000000]
tmp_9           (fcmp             ) [ 000000000]
and_ln104_1     (and              ) [ 000000000]
max_value       (select           ) [ 001111111]
br_ln103        (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="10" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln106_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="12" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="1"/>
<pin id="88" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="c_0_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="5" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="h_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="h_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="w_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="w_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/4 "/>
</bind>
</comp>

<comp id="120" class="1005" name="max_value_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="max_value_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_0/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="1"/>
<pin id="135" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="2" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="max_value_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value_1 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="max_value_1_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="32" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_value_1/6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="1"/>
<pin id="158" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln96_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="c_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln104_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_s_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="5" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln104_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln104_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_2/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln104_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_2/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="0" index="1" bw="5" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln106_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln106_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln97_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="3" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="h_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="shl_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="3" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln106_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="3" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln106_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="1"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln106_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_shl3_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln106_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="10" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln98_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="w_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="shl_ln104_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="0" index="1" bw="3" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln104_1/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln101_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln101_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln104_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="2"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln104_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_3/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln104_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="9" slack="3"/>
<pin id="332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_3/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_shl4_cast_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="12" slack="0"/>
<pin id="336" dir="0" index="1" bw="9" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln104_4_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_4/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln104_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_4/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln106_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="1"/>
<pin id="362" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_3/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln106_3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="2"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_3/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln106_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_4/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln103_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln103_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="j_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln104_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="4" slack="2"/>
<pin id="393" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln104_5_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_5/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln104_5_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="12" slack="1"/>
<pin id="401" dir="0" index="1" bw="4" slack="0"/>
<pin id="402" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_5/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln104_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_6/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="bitcast_ln104_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="6" slack="0"/>
<pin id="417" dir="0" index="3" bw="6" slack="0"/>
<pin id="418" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln104_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="bitcast_ln104_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln104_1/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_8_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln104_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104_1/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln104_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="0" index="1" bw="8" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln104_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="23" slack="0"/>
<pin id="452" dir="0" index="1" bw="23" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_1/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="or_ln104_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln104/8 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln104_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_2/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln104_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="23" slack="0"/>
<pin id="470" dir="0" index="1" bw="23" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_3/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln104_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln104_1/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln104_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln104/8 "/>
</bind>
</comp>

<comp id="486" class="1004" name="and_ln104_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln104_1/8 "/>
</bind>
</comp>

<comp id="492" class="1004" name="max_value_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="2"/>
<pin id="495" dir="0" index="2" bw="32" slack="1"/>
<pin id="496" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value/8 "/>
</bind>
</comp>

<comp id="502" class="1005" name="c_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="5" slack="0"/>
<pin id="504" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="507" class="1005" name="add_ln104_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="3"/>
<pin id="509" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln104_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="add_ln106_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="520" class="1005" name="h_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="525" class="1005" name="shl_ln_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="2"/>
<pin id="527" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="530" class="1005" name="add_ln106_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="2"/>
<pin id="532" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="add_ln106_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="w_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="543" class="1005" name="shl_ln104_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="2"/>
<pin id="545" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln104_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="i_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="556" class="1005" name="add_ln104_4_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="1"/>
<pin id="558" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln104_4 "/>
</bind>
</comp>

<comp id="564" class="1005" name="j_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="569" class="1005" name="input_addr_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="11" slack="1"/>
<pin id="571" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="574" class="1005" name="input_load_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="581" class="1005" name="max_value_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="48" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="48" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="67" pin=1"/></net>

<net id="132"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="154"><net_src comp="120" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="155"><net_src comp="148" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="171"><net_src comp="144" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="80" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="90" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="90" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="90" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="90" pin="4"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="90" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="197" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="90" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="185" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="101" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="26" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="101" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="101" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="101" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="261" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="24" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="270" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="266" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="112" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="112" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="112" pin="4"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="137" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="137" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="38" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="137" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="304" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="16" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="329" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="334" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="108" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="377"><net_src comp="160" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="160" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="38" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="160" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="42" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="374" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="399" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="412"><net_src comp="144" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="52" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="54" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="409" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="436"><net_src comp="50" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="427" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="413" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="423" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="58" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="444" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="430" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="440" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="456" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="167" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="144" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="505"><net_src comp="179" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="510"><net_src comp="213" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="515"><net_src comp="231" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="523"><net_src comp="243" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="528"><net_src comp="249" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="533"><net_src comp="278" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="541"><net_src comp="290" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="546"><net_src comp="296" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="554"><net_src comp="314" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="559"><net_src comp="354" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="567"><net_src comp="384" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="572"><net_src comp="73" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="577"><net_src comp="80" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="492" pin=2"/></net>

<net id="584"><net_src comp="492" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="148" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: i_max_pooling4 : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln96 : 1
		c : 1
		br_ln96 : 2
		zext_ln104 : 1
		tmp_s : 1
		zext_ln104_1 : 2
		tmp_4 : 1
		zext_ln104_2 : 2
		add_ln104_2 : 3
		tmp_5 : 1
		zext_ln106 : 2
		add_ln106 : 3
	State 3
		icmp_ln97 : 1
		h : 1
		br_ln97 : 2
		shl_ln : 1
		zext_ln106_1 : 1
		add_ln106_1 : 2
		zext_ln106_2 : 3
		p_shl3_cast : 3
		add_ln106_2 : 4
	State 4
		icmp_ln98 : 1
		w : 1
		br_ln98 : 2
		shl_ln104_1 : 1
	State 5
		zext_ln101 : 1
		icmp_ln101 : 1
		i : 1
		br_ln101 : 2
		add_ln104 : 2
		zext_ln104_3 : 3
		add_ln104_3 : 4
		p_shl4_cast : 5
		tmp_7 : 5
		zext_ln104_4 : 6
		add_ln104_4 : 7
		add_ln106_3 : 1
		zext_ln106_4 : 2
		output_addr : 3
		store_ln106 : 4
	State 6
		zext_ln103 : 1
		icmp_ln103 : 1
		j : 1
		br_ln103 : 2
		add_ln104_1 : 2
		zext_ln104_5 : 3
		add_ln104_5 : 4
		zext_ln104_6 : 5
		input_addr : 6
		input_load : 7
	State 7
		tmp_9 : 1
	State 8
		tmp : 1
		trunc_ln104 : 1
		tmp_8 : 1
		trunc_ln104_1 : 1
		icmp_ln104 : 2
		icmp_ln104_1 : 2
		or_ln104 : 3
		icmp_ln104_2 : 2
		icmp_ln104_3 : 2
		or_ln104_1 : 3
		and_ln104 : 3
		and_ln104_1 : 3
		max_value : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_167      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |       c_fu_179       |    0    |    0    |    15   |
|          |  add_ln104_2_fu_213  |    0    |    0    |    15   |
|          |   add_ln106_fu_231   |    0    |    0    |    15   |
|          |       h_fu_243       |    0    |    0    |    12   |
|          |  add_ln106_1_fu_261  |    0    |    0    |    15   |
|          |  add_ln106_2_fu_278  |    0    |    0    |    14   |
|          |       w_fu_290       |    0    |    0    |    12   |
|    add   |       i_fu_314       |    0    |    0    |    10   |
|          |   add_ln104_fu_320   |    0    |    0    |    13   |
|          |  add_ln104_3_fu_329  |    0    |    0    |    15   |
|          |  add_ln104_4_fu_354  |    0    |    0    |    12   |
|          |  add_ln106_3_fu_364  |    0    |    0    |    14   |
|          |       j_fu_384       |    0    |    0    |    10   |
|          |  add_ln104_1_fu_390  |    0    |    0    |    13   |
|          |  add_ln104_5_fu_399  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln96_fu_173   |    0    |    0    |    11   |
|          |   icmp_ln97_fu_237   |    0    |    0    |    9    |
|          |   icmp_ln98_fu_284   |    0    |    0    |    9    |
|          |   icmp_ln101_fu_308  |    0    |    0    |    8    |
|   icmp   |   icmp_ln103_fu_378  |    0    |    0    |    8    |
|          |   icmp_ln104_fu_444  |    0    |    0    |    11   |
|          |  icmp_ln104_1_fu_450 |    0    |    0    |    18   |
|          |  icmp_ln104_2_fu_462 |    0    |    0    |    11   |
|          |  icmp_ln104_3_fu_468 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|  select  |   max_value_fu_492   |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln104_fu_456   |    0    |    0    |    2    |
|          |   or_ln104_1_fu_474  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |   and_ln104_fu_480   |    0    |    0    |    2    |
|          |  and_ln104_1_fu_486  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln104_fu_185  |    0    |    0    |    0    |
|          |  zext_ln104_1_fu_197 |    0    |    0    |    0    |
|          |  zext_ln104_2_fu_209 |    0    |    0    |    0    |
|          |   zext_ln106_fu_227  |    0    |    0    |    0    |
|          |  zext_ln106_1_fu_257 |    0    |    0    |    0    |
|          |  zext_ln106_2_fu_266 |    0    |    0    |    0    |
|   zext   |   zext_ln101_fu_304  |    0    |    0    |    0    |
|          |  zext_ln104_3_fu_325 |    0    |    0    |    0    |
|          |  zext_ln104_4_fu_350 |    0    |    0    |    0    |
|          |  zext_ln106_3_fu_360 |    0    |    0    |    0    |
|          |  zext_ln106_4_fu_369 |    0    |    0    |    0    |
|          |   zext_ln103_fu_374  |    0    |    0    |    0    |
|          |  zext_ln104_5_fu_395 |    0    |    0    |    0    |
|          |  zext_ln104_6_fu_404 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_189     |    0    |    0    |    0    |
|          |     tmp_4_fu_201     |    0    |    0    |    0    |
|          |     tmp_5_fu_219     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_249    |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_270  |    0    |    0    |    0    |
|          |  shl_ln104_1_fu_296  |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_334  |    0    |    0    |    0    |
|          |     tmp_7_fu_342     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_413      |    0    |    0    |    0    |
|          |     tmp_8_fu_430     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln104_fu_423  |    0    |    0    |    0    |
|          | trunc_ln104_1_fu_440 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   579   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln104_2_reg_507|    9   |
|add_ln104_4_reg_556|   12   |
|add_ln106_2_reg_530|   10   |
| add_ln106_reg_512 |    8   |
|     c_0_reg_86    |    5   |
|     c_reg_502     |    5   |
|     h_0_reg_97    |    3   |
|     h_reg_520     |    3   |
|    i_0_reg_133    |    2   |
|     i_reg_551     |    2   |
| input_addr_reg_569|   11   |
| input_load_reg_574|   32   |
|    j_0_reg_156    |    2   |
|     j_reg_564     |    2   |
|max_value_0_reg_120|   32   |
|max_value_1_reg_144|   32   |
| max_value_reg_581 |   32   |
|shl_ln104_1_reg_543|    4   |
|   shl_ln_reg_525  |    4   |
|    w_0_reg_108    |    3   |
|     w_reg_538     |    3   |
+-------------------+--------+
|       Total       |   216  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_80  |  p0  |   2  |  11  |   22   ||    9    |
|     w_0_reg_108     |  p0  |   2  |   3  |    6   ||    9    |
| max_value_0_reg_120 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_167     |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   156  ||  7.076  ||    36   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   579  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   216  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   282  |   615  |
+-----------+--------+--------+--------+--------+
