{"vcs1":{"timestamp_begin":1731516754.954223014, "rt":1.61, "ut":0.24, "st":0.25}}
{"vcselab":{"timestamp_begin":1731516756.639365939, "rt":1.20, "ut":0.27, "st":0.16}}
{"link":{"timestamp_begin":1731516757.922886941, "rt":0.37, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731516754.299372698}
{"VCS_COMP_START_TIME": 1731516754.299372698}
{"VCS_COMP_END_TIME": 1731516760.745115533}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333036}}
{"stitch_vcselab": {"peak_mem": 231564}}
