Analysis & Synthesis report for final_project_top
Wed Apr 18 15:36:40 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |final_top_level|State
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_8ch1:auto_generated
 17. Parameter Settings for User Entity Instance: VGA_controller:vga
 18. Parameter Settings for User Entity Instance: increment_write:iw
 19. Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component
 20. Parameter Settings for Inferred Entity Instance: frame_buffer:fb|altsyncram:buffer_rtl_0
 21. Parameter Settings for Inferred Entity Instance: ray_lut:rl|mult_real:m0|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0
 23. Parameter Settings for Inferred Entity Instance: collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0
 24. altpll Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. lpm_mult Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "collision_detection:cd|dot_product_scale:cc"
 28. Port Connectivity Checks: "collision_detection:cd|dot_product_scale:vdxc"
 29. Port Connectivity Checks: "collision_detection:cd"
 30. Port Connectivity Checks: "sphere_reg:firstsph"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 18 15:36:40 2018      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; final_project_top                          ;
; Top-level Entity Name              ; final_top_level                            ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 2,329                                      ;
;     Total combinational functions  ; 2,328                                      ;
;     Dedicated logic registers      ; 93                                         ;
; Total registers                    ; 93                                         ;
; Total pins                         ; 34                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 7,372,800                                  ;
; Embedded Multiplier 9-bit elements ; 68                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_top_level    ; final_project_top  ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; lut.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/lut.sv                                      ;         ;
; ang_lut.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/ang_lut.sv                                  ;         ;
; vga_clk.v                        ; yes             ; User Wizard-Generated File   ; D:/ece_385/final_project/vga_clk.v                                   ;         ;
; VGA_controller.sv                ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/VGA_controller.sv                           ;         ;
; final_top_level.sv               ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/final_top_level.sv                          ;         ;
; vector.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/vector.sv                                   ;         ;
; frame_buffer.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/frame_buffer.sv                             ;         ;
; collision_detection.sv           ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/collision_detection.sv                      ;         ;
; sphere_reg.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/sphere_reg.sv                               ;         ;
; WriteUpdate.sv                   ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/WriteUpdate.sv                              ;         ;
; color_mapper.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/color_mapper.sv                             ;         ;
; random.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ece_385/final_project/random.sv                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/vga_clk_altpll1.v             ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/vga_clk_altpll1.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_8ch1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/altsyncram_8ch1.tdf                      ;         ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/decode_hua.tdf                           ;         ;
; db/mux_fqb.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/mux_fqb.tdf                              ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_c6t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/mult_c6t.tdf                             ;         ;
; db/mult_mit.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/mult_mit.tdf                             ;         ;
; db/mult_v7t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ece_385/final_project/db/mult_v7t.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 2,329          ;
;                                             ;                ;
; Total combinational functions               ; 2328           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1253           ;
;     -- 3 input functions                    ; 800            ;
;     -- <=2 input functions                  ; 275            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1405           ;
;     -- arithmetic mode                      ; 923            ;
;                                             ;                ;
; Total registers                             ; 93             ;
;     -- Dedicated logic registers            ; 93             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 34             ;
; Total memory bits                           ; 7372800        ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 68             ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 963            ;
; Total fan-out                               ; 34989          ;
; Average fan-out                             ; 10.08          ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |final_top_level                          ; 2328 (1)          ; 93 (2)       ; 7372800     ; 68           ; 0       ; 34        ; 34   ; 0            ; |final_top_level                                                                                                  ; work         ;
;    |VGA_controller:vga|                   ; 60 (60)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|VGA_controller:vga                                                                               ; work         ;
;    |collision_detection:cd|               ; 748 (70)          ; 0 (0)        ; 0           ; 60           ; 0       ; 30        ; 0    ; 0            ; |final_top_level|collision_detection:cd                                                                           ; work         ;
;       |dot_product_scale:vdxc|            ; 318 (0)           ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|dot_product_scale:vdxc                                                    ; work         ;
;          |mult_real:y|                    ; 318 (0)           ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|dot_product_scale:vdxc|mult_real:y                                        ; work         ;
;             |lpm_mult:Mult0|              ; 318 (0)           ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0                         ; work         ;
;                |mult_mit:auto_generated|  ; 318 (318)         ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated ; work         ;
;       |mult_real:vsqrmod|                 ; 360 (0)           ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|mult_real:vsqrmod                                                         ; work         ;
;          |lpm_mult:Mult0|                 ; 360 (0)           ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0                                          ; work         ;
;             |mult_v7t:auto_generated|     ; 360 (360)         ; 0 (0)        ; 0           ; 30           ; 0       ; 15        ; 0    ; 0            ; |final_top_level|collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated                  ; work         ;
;    |frame_buffer:fb|                      ; 838 (44)          ; 6 (0)        ; 7372800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|frame_buffer:fb                                                                                  ; work         ;
;       |altsyncram:buffer_rtl_0|           ; 794 (0)           ; 6 (0)        ; 7372800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|frame_buffer:fb|altsyncram:buffer_rtl_0                                                          ; work         ;
;          |altsyncram_8ch1:auto_generated| ; 794 (0)           ; 6 (6)        ; 7372800     ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_8ch1:auto_generated                           ; work         ;
;             |decode_hua:decode2|          ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_8ch1:auto_generated|decode_hua:decode2        ; work         ;
;             |mux_fqb:mux3|                ; 747 (747)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_8ch1:auto_generated|mux_fqb:mux3              ; work         ;
;    |increment_write:iw|                   ; 42 (42)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|increment_write:iw                                                                               ; work         ;
;    |ray_lut:rl|                           ; 430 (0)           ; 30 (0)       ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |final_top_level|ray_lut:rl                                                                                       ; work         ;
;       |mult_real:m0|                      ; 100 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |final_top_level|ray_lut:rl|mult_real:m0                                                                          ; work         ;
;          |lpm_mult:Mult0|                 ; 100 (0)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |final_top_level|ray_lut:rl|mult_real:m0|lpm_mult:Mult0                                                           ; work         ;
;             |mult_c6t:auto_generated|     ; 100 (100)         ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |final_top_level|ray_lut:rl|mult_real:m0|lpm_mult:Mult0|mult_c6t:auto_generated                                   ; work         ;
;       |sin_lut:s0|                        ; 161 (161)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|ray_lut:rl|sin_lut:s0                                                                            ; work         ;
;       |sin_lut:s1|                        ; 169 (169)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|ray_lut:rl|sin_lut:s1                                                                            ; work         ;
;    |vga_clk:vga_clk_instance|             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|vga_clk:vga_clk_instance                                                                         ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|vga_clk:vga_clk_instance|altpll:altpll_component                                                 ; work         ;
;          |vga_clk_altpll1:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll1:auto_generated                  ; work         ;
;    |x_ang_lut:xang|                       ; 109 (109)         ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|x_ang_lut:xang                                                                                   ; work         ;
;    |y_ang_lut:yang|                       ; 100 (100)         ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_top_level|y_ang_lut:yang                                                                                   ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_8ch1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 307200       ; 24           ; 307200       ; 24           ; 7372800 ; None ;
+-----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 34          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 68          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 25          ;
; Mixed Sign Embedded Multipliers       ; 8           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------+
; State Machine - |final_top_level|State ;
+---------------+------------------------+
; Name          ; State.Sphere1          ;
+---------------+------------------------+
; State.Reset   ; 0                      ;
; State.Sphere1 ; 1                      ;
+---------------+------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; x_ang_lut:xang|out[6..15]               ; Stuck at GND due to stuck port data_in ;
; y_ang_lut:yang|out[6..15]               ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][0]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][1]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][2]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][3]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][4]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][5]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][6]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[0][7]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][0]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][1]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][2]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][3]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][4]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][5]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][6]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[1][7]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][0]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][1]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][2]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][3]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][4]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][5]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][6]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentcol[2][7]    ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][0]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][1]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][2]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][3]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][4]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][5]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][6]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][7]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][8]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][9]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][10]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][11]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][12]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][13]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][14]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][15]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][16]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][17]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][18]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][19]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][20]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][21]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][22]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][23]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][24]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][25]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][26]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][27]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][28]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][29]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][30]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][31]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][32]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][33]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][34]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][35]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][36]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][37]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][38]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][39]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][40]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][41]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][42]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][43]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][44]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][45]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][46]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][47]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][48]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][49]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][50]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][51]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][52]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][53]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][54]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][55]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][56]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][57]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][58]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][59]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][60]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][61]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][62]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[0][63]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][0]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][1]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][2]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][3]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][4]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][5]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][6]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][7]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][8]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][9]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][10]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][11]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][12]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][13]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][14]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][15]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][16]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][17]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][18]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][19]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][20]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][21]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][22]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][23]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][24]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][25]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][26]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][27]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][28]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][29]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][30]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][31]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][32]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][33]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][34]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][35]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][36]   ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][37]   ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][38]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][39]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][40]   ; Stuck at VCC due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][41]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][42]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][43]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][44]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][45]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][46]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][47]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][48]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][49]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][50]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][51]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][52]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][53]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][54]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][55]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][56]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][57]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][58]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][59]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][60]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][61]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][62]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[1][63]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][0]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][1]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][2]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][3]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][4]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][5]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][6]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][7]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][8]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][9]    ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][10]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][11]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][12]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][13]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][14]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][15]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][16]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][17]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][18]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][19]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][20]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][21]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][22]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][23]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][24]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][25]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][26]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][27]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][28]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][29]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][30]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][31]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][32]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][33]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][34]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][35]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][36]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][37]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][38]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][39]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][40]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][41]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][42]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][43]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][44]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][45]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][46]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][47]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][48]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][49]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][50]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][51]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][52]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][53]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][54]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][55]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][56]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][57]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][58]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][59]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][60]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][61]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][62]   ; Stuck at GND due to stuck port data_in ;
; sphere_reg:firstsph|currentpos[2][63]   ; Stuck at GND due to stuck port data_in ;
; ray_lut:rl|cos_lut:c0|out[0..15]        ; Lost fanout                            ;
; ray_lut:rl|cos_lut:c1|out[0..15]        ; Lost fanout                            ;
; ray_lut:rl|sin_lut:s0|out[15]           ; Stuck at GND due to stuck port data_in ;
; ray_lut:rl|sin_lut:s1|out[15]           ; Stuck at GND due to stuck port data_in ;
; State~5                                 ; Lost fanout                            ;
; State~6                                 ; Lost fanout                            ;
; State~7                                 ; Lost fanout                            ;
; State~8                                 ; Lost fanout                            ;
; State~9                                 ; Lost fanout                            ;
; State~10                                ; Lost fanout                            ;
; State~11                                ; Lost fanout                            ;
; Total Number of Removed Registers = 277 ;                                        ;
+-----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                               ;
+--------------------------------------+---------------------------+----------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------------------+---------------------------+----------------------------------------+
; x_ang_lut:xang|out[6]                ; Stuck at GND              ; ray_lut:rl|sin_lut:s0|out[15]          ;
;                                      ; due to stuck port data_in ;                                        ;
; y_ang_lut:yang|out[6]                ; Stuck at GND              ; ray_lut:rl|sin_lut:s1|out[15]          ;
;                                      ; due to stuck port data_in ;                                        ;
; sphere_reg:firstsph|currentpos[0][0] ; Stuck at GND              ; ray_lut:rl|cos_lut:c0|out[15]          ;
;                                      ; due to stuck port data_in ;                                        ;
+--------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 4     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 21    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 13    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                ;
+---------------------------------------+------------------------------+------+
; Register Name                         ; Megafunction                 ; Type ;
+---------------------------------------+------------------------------+------+
; frame_buffer:fb|ReadColor[0..2][0..7] ; frame_buffer:fb|buffer_rtl_0 ; RAM  ;
+---------------------------------------+------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_top_level|VGA_controller:vga|h_counter[2]    ;
; 512:1              ; 6 bits    ; 2046 LEs      ; 564 LEs              ; 1482 LEs               ; Yes        ; |final_top_level|x_ang_lut:xang|out[2]              ;
; 512:1              ; 6 bits    ; 2046 LEs      ; 462 LEs              ; 1584 LEs               ; Yes        ; |final_top_level|y_ang_lut:yang|out[0]              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |final_top_level|VGA_controller:vga|v_counter_in[9] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |final_top_level|increment_write:iw|WriteY[9]       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for frame_buffer:fb|altsyncram:buffer_rtl_0|altsyncram_8ch1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_controller:vga ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; H_TOTAL        ; 1100100000 ; Unsigned Binary                   ;
; V_TOTAL        ; 1000001101 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: increment_write:iw ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; H_TOTAL        ; 1010000000 ; Unsigned Binary                   ;
; V_TOTAL        ; 0111100000 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_clk:vga_clk_instance|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------------+
; Parameter Name                ; Value                     ; Type                              ;
+-------------------------------+---------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                           ;
; PLL_TYPE                      ; AUTO                      ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_clk ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                           ;
; LOCK_HIGH                     ; 1                         ; Untyped                           ;
; LOCK_LOW                      ; 1                         ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                           ;
; SKIP_VCO                      ; OFF                       ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                           ;
; BANDWIDTH                     ; 0                         ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                           ;
; DOWN_SPREAD                   ; 0                         ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                           ;
; DPA_DIVIDER                   ; 0                         ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                           ;
; VCO_MIN                       ; 0                         ; Untyped                           ;
; VCO_MAX                       ; 0                         ; Untyped                           ;
; VCO_CENTER                    ; 0                         ; Untyped                           ;
; PFD_MIN                       ; 0                         ; Untyped                           ;
; PFD_MAX                       ; 0                         ; Untyped                           ;
; M_INITIAL                     ; 0                         ; Untyped                           ;
; M                             ; 0                         ; Untyped                           ;
; N                             ; 1                         ; Untyped                           ;
; M2                            ; 1                         ; Untyped                           ;
; N2                            ; 1                         ; Untyped                           ;
; SS                            ; 1                         ; Untyped                           ;
; C0_HIGH                       ; 0                         ; Untyped                           ;
; C1_HIGH                       ; 0                         ; Untyped                           ;
; C2_HIGH                       ; 0                         ; Untyped                           ;
; C3_HIGH                       ; 0                         ; Untyped                           ;
; C4_HIGH                       ; 0                         ; Untyped                           ;
; C5_HIGH                       ; 0                         ; Untyped                           ;
; C6_HIGH                       ; 0                         ; Untyped                           ;
; C7_HIGH                       ; 0                         ; Untyped                           ;
; C8_HIGH                       ; 0                         ; Untyped                           ;
; C9_HIGH                       ; 0                         ; Untyped                           ;
; C0_LOW                        ; 0                         ; Untyped                           ;
; C1_LOW                        ; 0                         ; Untyped                           ;
; C2_LOW                        ; 0                         ; Untyped                           ;
; C3_LOW                        ; 0                         ; Untyped                           ;
; C4_LOW                        ; 0                         ; Untyped                           ;
; C5_LOW                        ; 0                         ; Untyped                           ;
; C6_LOW                        ; 0                         ; Untyped                           ;
; C7_LOW                        ; 0                         ; Untyped                           ;
; C8_LOW                        ; 0                         ; Untyped                           ;
; C9_LOW                        ; 0                         ; Untyped                           ;
; C0_INITIAL                    ; 0                         ; Untyped                           ;
; C1_INITIAL                    ; 0                         ; Untyped                           ;
; C2_INITIAL                    ; 0                         ; Untyped                           ;
; C3_INITIAL                    ; 0                         ; Untyped                           ;
; C4_INITIAL                    ; 0                         ; Untyped                           ;
; C5_INITIAL                    ; 0                         ; Untyped                           ;
; C6_INITIAL                    ; 0                         ; Untyped                           ;
; C7_INITIAL                    ; 0                         ; Untyped                           ;
; C8_INITIAL                    ; 0                         ; Untyped                           ;
; C9_INITIAL                    ; 0                         ; Untyped                           ;
; C0_MODE                       ; BYPASS                    ; Untyped                           ;
; C1_MODE                       ; BYPASS                    ; Untyped                           ;
; C2_MODE                       ; BYPASS                    ; Untyped                           ;
; C3_MODE                       ; BYPASS                    ; Untyped                           ;
; C4_MODE                       ; BYPASS                    ; Untyped                           ;
; C5_MODE                       ; BYPASS                    ; Untyped                           ;
; C6_MODE                       ; BYPASS                    ; Untyped                           ;
; C7_MODE                       ; BYPASS                    ; Untyped                           ;
; C8_MODE                       ; BYPASS                    ; Untyped                           ;
; C9_MODE                       ; BYPASS                    ; Untyped                           ;
; C0_PH                         ; 0                         ; Untyped                           ;
; C1_PH                         ; 0                         ; Untyped                           ;
; C2_PH                         ; 0                         ; Untyped                           ;
; C3_PH                         ; 0                         ; Untyped                           ;
; C4_PH                         ; 0                         ; Untyped                           ;
; C5_PH                         ; 0                         ; Untyped                           ;
; C6_PH                         ; 0                         ; Untyped                           ;
; C7_PH                         ; 0                         ; Untyped                           ;
; C8_PH                         ; 0                         ; Untyped                           ;
; C9_PH                         ; 0                         ; Untyped                           ;
; L0_HIGH                       ; 1                         ; Untyped                           ;
; L1_HIGH                       ; 1                         ; Untyped                           ;
; G0_HIGH                       ; 1                         ; Untyped                           ;
; G1_HIGH                       ; 1                         ; Untyped                           ;
; G2_HIGH                       ; 1                         ; Untyped                           ;
; G3_HIGH                       ; 1                         ; Untyped                           ;
; E0_HIGH                       ; 1                         ; Untyped                           ;
; E1_HIGH                       ; 1                         ; Untyped                           ;
; E2_HIGH                       ; 1                         ; Untyped                           ;
; E3_HIGH                       ; 1                         ; Untyped                           ;
; L0_LOW                        ; 1                         ; Untyped                           ;
; L1_LOW                        ; 1                         ; Untyped                           ;
; G0_LOW                        ; 1                         ; Untyped                           ;
; G1_LOW                        ; 1                         ; Untyped                           ;
; G2_LOW                        ; 1                         ; Untyped                           ;
; G3_LOW                        ; 1                         ; Untyped                           ;
; E0_LOW                        ; 1                         ; Untyped                           ;
; E1_LOW                        ; 1                         ; Untyped                           ;
; E2_LOW                        ; 1                         ; Untyped                           ;
; E3_LOW                        ; 1                         ; Untyped                           ;
; L0_INITIAL                    ; 1                         ; Untyped                           ;
; L1_INITIAL                    ; 1                         ; Untyped                           ;
; G0_INITIAL                    ; 1                         ; Untyped                           ;
; G1_INITIAL                    ; 1                         ; Untyped                           ;
; G2_INITIAL                    ; 1                         ; Untyped                           ;
; G3_INITIAL                    ; 1                         ; Untyped                           ;
; E0_INITIAL                    ; 1                         ; Untyped                           ;
; E1_INITIAL                    ; 1                         ; Untyped                           ;
; E2_INITIAL                    ; 1                         ; Untyped                           ;
; E3_INITIAL                    ; 1                         ; Untyped                           ;
; L0_MODE                       ; BYPASS                    ; Untyped                           ;
; L1_MODE                       ; BYPASS                    ; Untyped                           ;
; G0_MODE                       ; BYPASS                    ; Untyped                           ;
; G1_MODE                       ; BYPASS                    ; Untyped                           ;
; G2_MODE                       ; BYPASS                    ; Untyped                           ;
; G3_MODE                       ; BYPASS                    ; Untyped                           ;
; E0_MODE                       ; BYPASS                    ; Untyped                           ;
; E1_MODE                       ; BYPASS                    ; Untyped                           ;
; E2_MODE                       ; BYPASS                    ; Untyped                           ;
; E3_MODE                       ; BYPASS                    ; Untyped                           ;
; L0_PH                         ; 0                         ; Untyped                           ;
; L1_PH                         ; 0                         ; Untyped                           ;
; G0_PH                         ; 0                         ; Untyped                           ;
; G1_PH                         ; 0                         ; Untyped                           ;
; G2_PH                         ; 0                         ; Untyped                           ;
; G3_PH                         ; 0                         ; Untyped                           ;
; E0_PH                         ; 0                         ; Untyped                           ;
; E1_PH                         ; 0                         ; Untyped                           ;
; E2_PH                         ; 0                         ; Untyped                           ;
; E3_PH                         ; 0                         ; Untyped                           ;
; M_PH                          ; 0                         ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                           ;
; CLK0_COUNTER                  ; G0                        ; Untyped                           ;
; CLK1_COUNTER                  ; G0                        ; Untyped                           ;
; CLK2_COUNTER                  ; G0                        ; Untyped                           ;
; CLK3_COUNTER                  ; G0                        ; Untyped                           ;
; CLK4_COUNTER                  ; G0                        ; Untyped                           ;
; CLK5_COUNTER                  ; G0                        ; Untyped                           ;
; CLK6_COUNTER                  ; E0                        ; Untyped                           ;
; CLK7_COUNTER                  ; E1                        ; Untyped                           ;
; CLK8_COUNTER                  ; E2                        ; Untyped                           ;
; CLK9_COUNTER                  ; E3                        ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                           ;
; M_TIME_DELAY                  ; 0                         ; Untyped                           ;
; N_TIME_DELAY                  ; 0                         ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                           ;
; VCO_POST_SCALE                ; 0                         ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                           ;
; CBXI_PARAMETER                ; vga_clk_altpll1           ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                    ;
+-------------------------------+---------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: frame_buffer:fb|altsyncram:buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 24                   ; Untyped                      ;
; WIDTHAD_A                          ; 19                   ; Untyped                      ;
; NUMWORDS_A                         ; 307200               ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 24                   ; Untyped                      ;
; WIDTHAD_B                          ; 19                   ; Untyped                      ;
; NUMWORDS_B                         ; 307200               ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_8ch1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ray_lut:rl|mult_real:m0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------+
; Parameter Name                                 ; Value        ; Type                    ;
+------------------------------------------------+--------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 34           ; Untyped                 ;
; LPM_WIDTHB                                     ; 34           ; Untyped                 ;
; LPM_WIDTHP                                     ; 68           ; Untyped                 ;
; LPM_WIDTHR                                     ; 68           ; Untyped                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                 ;
; LATENCY                                        ; 0            ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                 ;
; USE_EAB                                        ; OFF          ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                 ;
; CBXI_PARAMETER                                 ; mult_c6t     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                 ;
+------------------------------------------------+--------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                      ;
+------------------------------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTHA                                     ; 96           ; Untyped                                                   ;
; LPM_WIDTHB                                     ; 41           ; Untyped                                                   ;
; LPM_WIDTHP                                     ; 137          ; Untyped                                                   ;
; LPM_WIDTHR                                     ; 137          ; Untyped                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                   ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                   ;
; CBXI_PARAMETER                                 ; mult_mit     ; Untyped                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                   ;
+------------------------------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                     ;
+------------------------------------------------+--------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 64           ; Untyped                                  ;
; LPM_WIDTHB                                     ; 64           ; Untyped                                  ;
; LPM_WIDTHP                                     ; 128          ; Untyped                                  ;
; LPM_WIDTHR                                     ; 128          ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                  ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                  ;
; LATENCY                                        ; 0            ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_v7t     ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                  ;
+------------------------------------------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 1                                                ;
; Entity Instance               ; vga_clk:vga_clk_instance|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; frame_buffer:fb|altsyncram:buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                               ;
;     -- WIDTH_A                            ; 24                                      ;
;     -- NUMWORDS_A                         ; 307200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                            ;
;     -- WIDTH_B                            ; 24                                      ;
;     -- NUMWORDS_B                         ; 307200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                ;
+-------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                   ;
+---------------------------------------+--------------------------------------------------------------------------+
; Name                                  ; Value                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                        ;
; Entity Instance                       ; ray_lut:rl|mult_real:m0|lpm_mult:Mult0                                   ;
;     -- LPM_WIDTHA                     ; 34                                                                       ;
;     -- LPM_WIDTHB                     ; 34                                                                       ;
;     -- LPM_WIDTHP                     ; 68                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
; Entity Instance                       ; collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 96                                                                       ;
;     -- LPM_WIDTHB                     ; 41                                                                       ;
;     -- LPM_WIDTHP                     ; 137                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                 ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                      ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
; Entity Instance                       ; collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0                  ;
;     -- LPM_WIDTHA                     ; 64                                                                       ;
;     -- LPM_WIDTHB                     ; 64                                                                       ;
;     -- LPM_WIDTHP                     ; 128                                                                      ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                       ;
;     -- USE_EAB                        ; OFF                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                       ;
+---------------------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "collision_detection:cd|dot_product_scale:cc" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; s    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "collision_detection:cd|dot_product_scale:vdxc" ;
+------+--------+----------+------------------------------------------------+
; Port ; Type   ; Severity ; Details                                        ;
+------+--------+----------+------------------------------------------------+
; s    ; Output ; Info     ; Explicitly unconnected                         ;
+------+--------+----------+------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "collision_detection:cd"         ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; tbest[59..32] ; Input  ; Info     ; Stuck at VCC           ;
; tbest[62..60] ; Input  ; Info     ; Stuck at GND           ;
; tbest[31..0]  ; Input  ; Info     ; Stuck at GND           ;
; tbest[63]     ; Input  ; Info     ; Stuck at VCC           ;
; tnew          ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "sphere_reg:firstsph"      ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; nextcol            ; Input ; Info     ; Stuck at VCC ;
; nextpos[2]         ; Input ; Info     ; Stuck at GND ;
; nextpos[1][37..36] ; Input ; Info     ; Stuck at VCC ;
; nextpos[1][63..41] ; Input ; Info     ; Stuck at GND ;
; nextpos[1][39..38] ; Input ; Info     ; Stuck at GND ;
; nextpos[1][35..0]  ; Input ; Info     ; Stuck at GND ;
; nextpos[1][40]     ; Input ; Info     ; Stuck at VCC ;
; nextpos[0]         ; Input ; Info     ; Stuck at GND ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 93                          ;
;     CLR               ; 21                          ;
;     ENA               ; 7                           ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 4                           ;
;     plain             ; 55                          ;
; cycloneiii_lcell_comb ; 2329                        ;
;     arith             ; 923                         ;
;         2 data inputs ; 216                         ;
;         3 data inputs ; 707                         ;
;     normal            ; 1406                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 1253                        ;
; cycloneiii_mac_mult   ; 34                          ;
; cycloneiii_mac_out    ; 34                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 912                         ;
;                       ;                             ;
; Max LUT depth         ; 13.10                       ;
; Average LUT depth     ; 6.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed Apr 18 15:36:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project_top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 3 design units, including 3 entities, in source file lut.sv
    Info (12023): Found entity 1: sin_lut
    Info (12023): Found entity 2: cos_lut
    Info (12023): Found entity 3: ray_lut
Info (12021): Found 2 design units, including 2 entities, in source file ang_lut.sv
    Info (12023): Found entity 1: y_ang_lut
    Info (12023): Found entity 2: x_ang_lut
Info (12021): Found 1 design units, including 1 entities, in source file ps2_mouse_controller.sv
    Info (12023): Found entity 1: ps2m
Info (12021): Found 1 design units, including 1 entities, in source file vga_clk.v
    Info (12023): Found entity 1: vga_clk
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_top_level.sv
    Info (12023): Found entity 1: final_top_level
Info (12021): Found 6 design units, including 6 entities, in source file vector.sv
    Info (12023): Found entity 1: add_vector
    Info (12023): Found entity 2: sub_vector
    Info (12023): Found entity 3: mult_real
    Info (12023): Found entity 4: dot_product_scale
    Info (12023): Found entity 5: sqrt_real_32
    Info (12023): Found entity 6: sqrt_real
Info (12021): Found 1 design units, including 1 entities, in source file frame_buffer.sv
    Info (12023): Found entity 1: frame_buffer
Info (12021): Found 1 design units, including 1 entities, in source file collision_detection.sv
    Info (12023): Found entity 1: collision_detection
Info (12021): Found 2 design units, including 2 entities, in source file sphere_reg.sv
    Info (12023): Found entity 1: sphere_reg
    Info (12023): Found entity 2: sphere_reg_4
Info (12021): Found 1 design units, including 1 entities, in source file writeupdate.sv
    Info (12023): Found entity 1: increment_write
Info (12021): Found 1 design units, including 1 entities, in source file color_mapper.sv
    Info (12023): Found entity 1: color_mapper
Info (12021): Found 1 design units, including 1 entities, in source file output_files/testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 17 design units, including 17 entities, in source file random.sv
    Info (12023): Found entity 1: rand_lut
    Info (12023): Found entity 2: random_0
    Info (12023): Found entity 3: random_1
    Info (12023): Found entity 4: random_2
    Info (12023): Found entity 5: random_3
    Info (12023): Found entity 6: random_4
    Info (12023): Found entity 7: random_5
    Info (12023): Found entity 8: random_6
    Info (12023): Found entity 9: random_7
    Info (12023): Found entity 10: random_8
    Info (12023): Found entity 11: random_9
    Info (12023): Found entity 12: random_10
    Info (12023): Found entity 13: random_11
    Info (12023): Found entity 14: random_12
    Info (12023): Found entity 15: random_13
    Info (12023): Found entity 16: random_14
    Info (12023): Found entity 17: random_15
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(17): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(18): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(19): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(20): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(21): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(22): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(23): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(24): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(25): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(26): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(27): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(28): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(29): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(30): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(31): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at random.sv(32): instance has no name
Info (12127): Elaborating entity "final_top_level" for the top level hierarchy
Info (12128): Elaborating entity "sphere_reg" for hierarchy "sphere_reg:firstsph"
Info (12128): Elaborating entity "color_mapper" for hierarchy "color_mapper:colmap"
Info (12128): Elaborating entity "collision_detection" for hierarchy "collision_detection:cd"
Info (12128): Elaborating entity "dot_product_scale" for hierarchy "collision_detection:cd|dot_product_scale:vdxc"
Info (12128): Elaborating entity "mult_real" for hierarchy "collision_detection:cd|dot_product_scale:vdxc|mult_real:x"
Info (12128): Elaborating entity "sqrt_real" for hierarchy "collision_detection:cd|sqrt_real:rbsqrt"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "VGA_controller:vga"
Info (12128): Elaborating entity "frame_buffer" for hierarchy "frame_buffer:fb"
Info (12128): Elaborating entity "increment_write" for hierarchy "increment_write:iw"
Info (12128): Elaborating entity "y_ang_lut" for hierarchy "y_ang_lut:yang"
Info (12128): Elaborating entity "x_ang_lut" for hierarchy "x_ang_lut:xang"
Info (12128): Elaborating entity "ray_lut" for hierarchy "ray_lut:rl"
Info (12128): Elaborating entity "sin_lut" for hierarchy "ray_lut:rl|sin_lut:s0"
Info (12128): Elaborating entity "cos_lut" for hierarchy "ray_lut:rl|cos_lut:c0"
Info (12128): Elaborating entity "vga_clk" for hierarchy "vga_clk:vga_clk_instance"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_clk:vga_clk_instance|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_clk:vga_clk_instance|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_clk_altpll1.v
    Info (12023): Found entity 1: vga_clk_altpll1
Info (12128): Elaborating entity "vga_clk_altpll1" for hierarchy "vga_clk:vga_clk_instance|altpll:altpll_component|vga_clk_altpll1:auto_generated"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "frame_buffer:fb|buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 19
        Info (286033): Parameter NUMWORDS_A set to 307200
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 19
        Info (286033): Parameter NUMWORDS_B set to 307200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ray_lut:rl|mult_real:m0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "collision_detection:cd|mult_real:vsqrmod|Mult0"
Info (12130): Elaborated megafunction instantiation "frame_buffer:fb|altsyncram:buffer_rtl_0"
Info (12133): Instantiated megafunction "frame_buffer:fb|altsyncram:buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "19"
    Info (12134): Parameter "NUMWORDS_A" = "307200"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "19"
    Info (12134): Parameter "NUMWORDS_B" = "307200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ch1.tdf
    Info (12023): Found entity 1: altsyncram_8ch1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fqb.tdf
    Info (12023): Found entity 1: mux_fqb
Info (12130): Elaborated megafunction instantiation "ray_lut:rl|mult_real:m0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ray_lut:rl|mult_real:m0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "34"
    Info (12134): Parameter "LPM_WIDTHB" = "34"
    Info (12134): Parameter "LPM_WIDTHP" = "68"
    Info (12134): Parameter "LPM_WIDTHR" = "68"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf
    Info (12023): Found entity 1: mult_c6t
Info (12130): Elaborated megafunction instantiation "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "96"
    Info (12134): Parameter "LPM_WIDTHB" = "41"
    Info (12134): Parameter "LPM_WIDTHP" = "137"
    Info (12134): Parameter "LPM_WIDTHR" = "137"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mit.tdf
    Info (12023): Found entity 1: mult_mit
Info (12130): Elaborated megafunction instantiation "collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "64"
    Info (12134): Parameter "LPM_WIDTHB" = "64"
    Info (12134): Parameter "LPM_WIDTHP" = "128"
    Info (12134): Parameter "LPM_WIDTHR" = "128"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_v7t.tdf
    Info (12023): Found entity 1: mult_v7t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated|mac_mult35"
        Warning (14320): Synthesized away node "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated|mac_out36"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_mult31"
        Warning (14320): Synthesized away node "collision_detection:cd|mult_real:vsqrmod|lpm_mult:Mult0|mult_v7t:auto_generated|mac_out32"
        Warning (14320): Synthesized away node "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated|mac_mult29"
        Warning (14320): Synthesized away node "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated|mac_mult33"
        Warning (14320): Synthesized away node "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated|mac_out30"
        Warning (14320): Synthesized away node "collision_detection:cd|dot_product_scale:vdxc|mult_real:y|lpm_mult:Mult0|mult_mit:auto_generated|mac_out34"
Info (13014): Ignored 2205 buffer(s)
    Info (13019): Ignored 2205 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ece_385/final_project/output_files/final_project_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 3364 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 2349 logic cells
    Info (21064): Implemented 912 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 68 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 821 megabytes
    Info: Processing ended: Wed Apr 18 15:36:40 2018
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ece_385/final_project/output_files/final_project_top.map.smsg.


