

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_s'
================================================================
* Date:           Sun Jul 21 20:36:40 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.811 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
    |  4147205|  4147205|  41.472 ms|  41.472 ms|  4147202|  4147202|  loop auto-rewind stp(delay=2 clock cycles(s))|
    +---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- MMIterInLoopRow  |  4147203|  4147203|         5|          2|          1|  2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.81>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rem = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 8 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val = alloca i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 11 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput1_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln1049 = store i32 0, i32 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 14 'store' 'store_ln1049' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 0, i32 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 15 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln1050 = store i21 0, i21 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050]   --->   Operation 16 'store' 'store_ln1050' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 0, i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 17 'store' 'store_ln1048' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 18 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 19 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = load i21 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 20 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.22ns)   --->   "%icmp_ln1054 = icmp_eq  i21 %i_3, i21 2073600" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 21 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.22ns)   --->   "%i_4 = add i21 %i_3, i21 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 22 'add' 'i_4' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %for.body.split, void %for.end" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 23 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln1065 = icmp_slt  i32 %rem_1, i32 24" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 24 'icmp' 'icmp_ln1065' <Predicate = (!icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 25 'br' 'br_ln1065' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%sub_ln1074 = sub i32 55, i32 %rem_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 26 'sub' 'sub_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.55ns)   --->   "%sub_ln1074_1 = sub i32 32, i32 %rem_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 27 'sub' 'sub_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.55ns)   --->   "%icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 28 'icmp' 'icmp_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i32 %sub_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 29 'trunc' 'trunc_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln1074_1 = trunc i32 %sub_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 30 'trunc' 'trunc_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1050 = store i21 %i_4, i21 %i" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1050]   --->   Operation 31 'store' 'store_ln1050' <Predicate = (!icmp_ln1054)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%val_load = load i32 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 32 'load' 'val_load' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%tmp = partselect i32 @llvm.part.select.i32, i32 %val_load, i32 31, i32 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%xor_ln1074 = xor i5 %trunc_ln1074, i5 31" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 34 'xor' 'xor_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_1 = select i1 %icmp_ln1074, i32 %tmp, i32 %val_load" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 35 'select' 'select_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_2 = select i1 %icmp_ln1074, i5 %xor_ln1074, i5 %trunc_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 36 'select' 'select_ln1074_2' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%zext_ln1074 = zext i5 %select_ln1074_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 37 'zext' 'zext_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (4.42ns) (out node of the LUT)   --->   "%lshr_ln1074 = lshr i32 %select_ln1074_1, i32 %zext_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 38 'lshr' 'lshr_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln1074_2 = trunc i32 %lshr_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 39 'trunc' 'trunc_ln1074_2' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.55ns)   --->   "%rem_3 = add i32 %rem_1, i32 4294967272" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075]   --->   Operation 40 'add' 'rem_3' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_3, i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 41 'store' 'store_ln1048' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 1.70>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 42 'icmp' 'icmp_ln1066' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1067 = trunc i32 %rem_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 43 'trunc' 'trunc_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%sub_ln1067 = sub i5 0, i5 %trunc_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 44 'sub' 'sub_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i5 %sub_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 45 'zext' 'zext_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (4.42ns)   --->   "%lshr_ln1067 = lshr i32 %val_load, i32 %zext_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 46 'lshr' 'lshr_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (3.63ns)   --->   "%val_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ldata" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1069]   --->   Operation 47 'read' 'val_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%rem_2 = add i32 %rem_1, i32 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072]   --->   Operation 48 'add' 'rem_2' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln1049 = store i32 %val_1, i32 %val" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 49 'store' 'store_ln1049' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_2, i32 %rem" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 50 'store' 'store_ln1048' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.70>

State 3 <SV = 2> <Delay = 4.44>
ST_3 : Operation 51 [1/1] (2.66ns)   --->   "%lshr_ln1067_1 = lshr i32 4294967295, i32 %zext_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 51 'lshr' 'lshr_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.78ns)   --->   "%sub_ln1067_1 = sub i5 24, i5 %trunc_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 52 'sub' 'sub_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i5 %sub_ln1067_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 53 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.66ns)   --->   "%lshr_ln1067_2 = lshr i24 16777215, i24 %zext_ln1067_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 54 'lshr' 'lshr_ln1067_2' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.78ns)   --->   "%add_ln1071 = add i5 %trunc_ln1067, i5 8" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 55 'add' 'add_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1071 = zext i5 %add_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 56 'zext' 'zext_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.66ns)   --->   "%lshr_ln1071 = lshr i32 4294967295, i32 %zext_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 57 'lshr' 'lshr_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1071_1 = zext i5 %trunc_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 58 'zext' 'zext_ln1071_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.66ns)   --->   "%shl_ln1071 = shl i24 16777215, i24 %zext_ln1071_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 59 'shl' 'shl_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%j_3 = load i32 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 60 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2073600, i64 2073600, i64 2073600"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.78ns)   --->   "%sub_ln1074_2 = sub i5 %trunc_ln1074, i5 %trunc_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 62 'sub' 'sub_ln1074_2' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (1.78ns)   --->   "%sub_ln1074_3 = sub i5 %trunc_ln1074_1, i5 %trunc_ln1074" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 63 'sub' 'sub_ln1074_3' <Predicate = (!icmp_ln1054 & !icmp_ln1065 & !icmp_ln1074)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%select_ln1074 = select i1 %icmp_ln1074, i5 %sub_ln1074_2, i5 %sub_ln1074_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 64 'select' 'select_ln1074' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%xor_ln1074_1 = xor i5 %select_ln1074, i5 31" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 65 'xor' 'xor_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%zext_ln1074_1 = zext i5 %xor_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 66 'zext' 'zext_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (2.66ns) (out node of the LUT)   --->   "%lshr_ln1074_1 = lshr i32 4294967295, i32 %zext_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 67 'lshr' 'lshr_ln1074_1' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln1074_3 = trunc i32 %lshr_ln1074_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 68 'trunc' 'trunc_ln1074_3' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.03ns)   --->   "%localbuffer_5 = and i24 %trunc_ln1074_2, i24 %trunc_ln1074_3" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 69 'and' 'localbuffer_5' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end30"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln1054 & !icmp_ln1065)> <Delay = 1.58>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%trunc_ln1067_1 = trunc i32 %lshr_ln1067" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 71 'trunc' 'trunc_ln1067_1' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%trunc_ln1067_2 = trunc i32 %lshr_ln1067_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 72 'trunc' 'trunc_ln1067_2' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1067 = and i24 %trunc_ln1067_1, i24 %trunc_ln1067_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 73 'and' 'and_ln1067' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%localbuffer = and i24 %and_ln1067, i24 %lshr_ln1067_2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 74 'and' 'localbuffer' <Predicate = (!icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%localbuffer_3 = select i1 %icmp_ln1066, i24 0, i24 %localbuffer" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 75 'select' 'localbuffer_3' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%trunc_ln1049 = trunc i32 %val_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 76 'trunc' 'trunc_ln1049' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%trunc_ln1071 = trunc i32 %lshr_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 77 'trunc' 'trunc_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%and_ln1071 = and i24 %trunc_ln1049, i24 %trunc_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 78 'and' 'and_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%xor_ln1071 = xor i24 %shl_ln1071, i24 16777215" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 79 'xor' 'xor_ln1071' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1071_1 = and i24 %localbuffer_3, i24 %xor_ln1071" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 80 'and' 'and_ln1071_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (4.20ns) (out node of the LUT)   --->   "%shl_ln1071_1 = shl i24 %and_ln1071, i24 %zext_ln1071_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 81 'shl' 'shl_ln1071_1' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.03ns) (out node of the LUT)   --->   "%localbuffer_4 = or i24 %and_ln1071_1, i24 %shl_ln1071_1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 82 'or' 'localbuffer_4' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln1073 = br void %if.end30" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073]   --->   Operation 83 'br' 'br_ln1073' <Predicate = (!icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_4 : Operation 84 [1/1] (2.55ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %j_3, i32 1080" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 84 'icmp' 'icmp_ln1084' <Predicate = (!icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 85 'br' 'br_ln1084' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (1.58ns)   --->   "%ret_ln1088 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1088]   --->   Operation 96 'ret' 'ret_ln1088' <Predicate = (icmp_ln1054)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.83>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057]   --->   Operation 86 'specpipeline' 'specpipeline_ln1057' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 87 'specloopname' 'specloopname_ln1054' <Predicate = (!icmp_ln1054)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.55ns)   --->   "%bLast = icmp_eq  i32 %j_3, i32 1079" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 88 'icmp' 'bLast' <Predicate = (!icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%localbuffer2 = phi i24 %localbuffer_4, void %if.then_ifconv, i24 %localbuffer_5, void %if.else"   --->   Operation 89 'phi' 'localbuffer2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (3.63ns)   --->   "%write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgInput1_data, i24 %localbuffer2" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 90 'write' 'write_ln1084' <Predicate = (icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln1084 = br void %if.end42" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 91 'br' 'br_ln1084' <Predicate = (icmp_ln1084)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln1086 = add i32 %j_3, i32 1" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 92 'add' 'add_ln1086' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.69ns)   --->   "%j_4 = select i1 %bLast, i32 0, i32 %add_ln1086" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 93 'select' 'j_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 %j_4, i32 %j" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 94 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 95 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imgInput1_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                   (alloca           ) [ 011000]
i                     (alloca           ) [ 010000]
j                     (alloca           ) [ 011111]
val                   (alloca           ) [ 011000]
specinterface_ln0     (specinterface    ) [ 000000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln1049          (store            ) [ 000000]
store_ln1051          (store            ) [ 000000]
store_ln1050          (store            ) [ 000000]
store_ln1048          (store            ) [ 000000]
br_ln1054             (br               ) [ 000000]
rem_1                 (load             ) [ 001000]
i_3                   (load             ) [ 000000]
icmp_ln1054           (icmp             ) [ 011111]
i_4                   (add              ) [ 000000]
br_ln1054             (br               ) [ 000000]
icmp_ln1065           (icmp             ) [ 011111]
br_ln1065             (br               ) [ 000000]
sub_ln1074            (sub              ) [ 000000]
sub_ln1074_1          (sub              ) [ 000000]
icmp_ln1074           (icmp             ) [ 011110]
trunc_ln1074          (trunc            ) [ 011110]
trunc_ln1074_1        (trunc            ) [ 011110]
store_ln1050          (store            ) [ 000000]
val_load              (load             ) [ 000000]
tmp                   (partselect       ) [ 000000]
xor_ln1074            (xor              ) [ 000000]
select_ln1074_1       (select           ) [ 000000]
select_ln1074_2       (select           ) [ 000000]
zext_ln1074           (zext             ) [ 000000]
lshr_ln1074           (lshr             ) [ 000000]
trunc_ln1074_2        (trunc            ) [ 011110]
rem_3                 (add              ) [ 000000]
store_ln1048          (store            ) [ 000000]
icmp_ln1066           (icmp             ) [ 011110]
trunc_ln1067          (trunc            ) [ 010100]
sub_ln1067            (sub              ) [ 000000]
zext_ln1067           (zext             ) [ 010100]
lshr_ln1067           (lshr             ) [ 011110]
val_1                 (read             ) [ 011110]
rem_2                 (add              ) [ 000000]
store_ln1049          (store            ) [ 000000]
store_ln1048          (store            ) [ 000000]
lshr_ln1067_1         (lshr             ) [ 001010]
sub_ln1067_1          (sub              ) [ 000000]
zext_ln1067_1         (zext             ) [ 000000]
lshr_ln1067_2         (lshr             ) [ 001010]
add_ln1071            (add              ) [ 000000]
zext_ln1071           (zext             ) [ 000000]
lshr_ln1071           (lshr             ) [ 001010]
zext_ln1071_1         (zext             ) [ 001010]
shl_ln1071            (shl              ) [ 001010]
j_3                   (load             ) [ 010001]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
sub_ln1074_2          (sub              ) [ 000000]
sub_ln1074_3          (sub              ) [ 000000]
select_ln1074         (select           ) [ 000000]
xor_ln1074_1          (xor              ) [ 000000]
zext_ln1074_1         (zext             ) [ 000000]
lshr_ln1074_1         (lshr             ) [ 000000]
trunc_ln1074_3        (trunc            ) [ 000000]
localbuffer_5         (and              ) [ 011011]
br_ln0                (br               ) [ 011011]
trunc_ln1067_1        (trunc            ) [ 000000]
trunc_ln1067_2        (trunc            ) [ 000000]
and_ln1067            (and              ) [ 000000]
localbuffer           (and              ) [ 000000]
localbuffer_3         (select           ) [ 000000]
trunc_ln1049          (trunc            ) [ 000000]
trunc_ln1071          (trunc            ) [ 000000]
and_ln1071            (and              ) [ 000000]
xor_ln1071            (xor              ) [ 000000]
and_ln1071_1          (and              ) [ 000000]
shl_ln1071_1          (shl              ) [ 000000]
localbuffer_4         (or               ) [ 011011]
br_ln1073             (br               ) [ 011011]
icmp_ln1084           (icmp             ) [ 010001]
br_ln1084             (br               ) [ 000000]
specpipeline_ln1057   (specpipeline     ) [ 000000]
specloopname_ln1054   (specloopname     ) [ 000000]
bLast                 (icmp             ) [ 000000]
localbuffer2          (phi              ) [ 010001]
write_ln1084          (write            ) [ 000000]
br_ln1084             (br               ) [ 000000]
add_ln1086            (add              ) [ 000000]
j_4                   (select           ) [ 000000]
store_ln1051          (store            ) [ 000000]
br_ln1054             (br               ) [ 000000]
ret_ln1088            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ldata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imgInput1_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput1_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="rem_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="val_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="val_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln1084_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="24" slack="0"/>
<pin id="91" dir="0" index="2" bw="24" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1084/5 "/>
</bind>
</comp>

<comp id="95" class="1005" name="localbuffer2_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="97" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="localbuffer2 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="localbuffer2_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="24" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="localbuffer2/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln1049_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln1051_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln1050_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="21" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1050/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln1048_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="rem_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_3_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="21" slack="0"/>
<pin id="130" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln1054_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="21" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1054/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_4_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="21" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln1065_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="6" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="sub_ln1074_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sub_ln1074_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln1074_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1074/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln1074_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln1074_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_1/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln1050_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="21" slack="0"/>
<pin id="177" dir="0" index="1" bw="21" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1050/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="val_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="0" index="3" bw="1" slack="0"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xor_ln1074_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="select_ln1074_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln1074_2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="5" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="1"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln1074_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lshr_ln1074_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln1074_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="rem_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln1048_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln1066_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1066/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln1067_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln1067_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="5" slack="0"/>
<pin id="246" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1067/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln1067_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="lshr_ln1067_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1067/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="rem_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln1049_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="1"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln1048_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="lshr_ln1067_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="5" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1067_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln1067_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="1"/>
<pin id="282" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1067_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln1067_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="lshr_ln1067_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1067_2/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln1071_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1071/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln1071_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="lshr_ln1071_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="5" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln1071_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="shl_ln1071_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_3_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sub_ln1074_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="3"/>
<pin id="323" dir="0" index="1" bw="5" slack="3"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_2/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sub_ln1074_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="3"/>
<pin id="327" dir="0" index="1" bw="5" slack="3"/>
<pin id="328" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_3/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln1074_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="3"/>
<pin id="331" dir="0" index="1" bw="5" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln1074_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074_1/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln1074_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="lshr_ln1074_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074_1/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln1074_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_3/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="localbuffer_5_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="2"/>
<pin id="358" dir="0" index="1" bw="24" slack="0"/>
<pin id="359" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer_5/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln1067_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2"/>
<pin id="363" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067_1/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln1067_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067_2/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln1067_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="24" slack="0"/>
<pin id="369" dir="0" index="1" bw="24" slack="0"/>
<pin id="370" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1067/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="localbuffer_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="24" slack="0"/>
<pin id="375" dir="0" index="1" bw="24" slack="1"/>
<pin id="376" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="localbuffer_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="24" slack="0"/>
<pin id="382" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_3/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="trunc_ln1049_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="2"/>
<pin id="387" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln1071_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1071/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="and_ln1071_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="0" index="1" bw="24" slack="0"/>
<pin id="394" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="xor_ln1071_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="24" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln1071_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_1/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln1071_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="1"/>
<pin id="411" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="localbuffer_4_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="0"/>
<pin id="415" dir="0" index="1" bw="24" slack="0"/>
<pin id="416" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="localbuffer_4/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln1084_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="12" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="bLast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="12" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln1086_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1086/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="j_4_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_4/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln1051_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="4"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="rem_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="21" slack="0"/>
<pin id="458" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="463" class="1005" name="j_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="470" class="1005" name="val_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="477" class="1005" name="rem_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rem_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln1054_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="1"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1054 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln1065_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln1074_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1074 "/>
</bind>
</comp>

<comp id="500" class="1005" name="trunc_ln1074_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="1"/>
<pin id="502" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074 "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln1074_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="3"/>
<pin id="510" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1074_1 "/>
</bind>
</comp>

<comp id="514" class="1005" name="trunc_ln1074_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="2"/>
<pin id="516" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1074_2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="icmp_ln1066_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1066 "/>
</bind>
</comp>

<comp id="524" class="1005" name="trunc_ln1067_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1067 "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln1067_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="536" class="1005" name="lshr_ln1067_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2"/>
<pin id="538" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln1067 "/>
</bind>
</comp>

<comp id="541" class="1005" name="val_1_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="2"/>
<pin id="543" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="val_1 "/>
</bind>
</comp>

<comp id="546" class="1005" name="lshr_ln1067_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1067_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="lshr_ln1067_2_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="24" slack="1"/>
<pin id="553" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1067_2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="lshr_ln1071_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1071 "/>
</bind>
</comp>

<comp id="561" class="1005" name="zext_ln1071_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="24" slack="1"/>
<pin id="563" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1071_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="shl_ln1071_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="24" slack="1"/>
<pin id="568" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1071 "/>
</bind>
</comp>

<comp id="571" class="1005" name="j_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="577" class="1005" name="localbuffer_5_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="24" slack="1"/>
<pin id="579" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_5 "/>
</bind>
</comp>

<comp id="582" class="1005" name="localbuffer_4_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="24" slack="1"/>
<pin id="584" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_4 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln1084_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="64" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="98" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="125" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="125" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="26" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="125" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="149" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="170"><net_src comp="155" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="149" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="137" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="183" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="180" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="193" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="205" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="198" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="180" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="82" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="259" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="299" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="364" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="52" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="378" pin=2"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="44" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="378" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="391" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="402" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="318" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="54" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="62" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="4" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="425" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="10" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="430" pin="2"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="66" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="455"><net_src comp="448" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="459"><net_src comp="70" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="466"><net_src comp="74" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="473"><net_src comp="78" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="480"><net_src comp="125" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="488"><net_src comp="131" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="143" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="161" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="503"><net_src comp="167" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="511"><net_src comp="171" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="517"><net_src comp="221" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="522"><net_src comp="235" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="527"><net_src comp="240" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="534"><net_src comp="249" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="539"><net_src comp="253" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="544"><net_src comp="82" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="549"><net_src comp="274" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="554"><net_src comp="288" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="559"><net_src comp="303" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="564"><net_src comp="309" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="569"><net_src comp="312" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="574"><net_src comp="318" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="580"><net_src comp="356" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="585"><net_src comp="413" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="590"><net_src comp="419" pin="2"/><net_sink comp="587" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgInput1_data | {5 }
 - Input state : 
	Port: AxiStream2MatStream<2> : ldata | {2 }
  - Chain level:
	State 1
		store_ln1049 : 1
		store_ln1051 : 1
		store_ln1050 : 1
		store_ln1048 : 1
		rem_1 : 1
		i_3 : 1
		icmp_ln1054 : 2
		i_4 : 2
		br_ln1054 : 3
		icmp_ln1065 : 2
		br_ln1065 : 3
		sub_ln1074 : 2
		sub_ln1074_1 : 2
		icmp_ln1074 : 3
		trunc_ln1074 : 3
		trunc_ln1074_1 : 3
		store_ln1050 : 3
	State 2
		tmp : 1
		select_ln1074_1 : 2
		zext_ln1074 : 1
		lshr_ln1074 : 2
		trunc_ln1074_2 : 3
		store_ln1048 : 1
		sub_ln1067 : 1
		zext_ln1067 : 2
		lshr_ln1067 : 3
		store_ln1048 : 1
	State 3
		zext_ln1067_1 : 1
		lshr_ln1067_2 : 2
		zext_ln1071 : 1
		lshr_ln1071 : 2
		shl_ln1071 : 1
	State 4
		select_ln1074 : 1
		xor_ln1074_1 : 2
		zext_ln1074_1 : 2
		lshr_ln1074_1 : 3
		trunc_ln1074_3 : 4
		localbuffer_5 : 5
		and_ln1067 : 1
		localbuffer : 1
		localbuffer_3 : 1
		and_ln1071 : 1
		and_ln1071_1 : 2
		shl_ln1071_1 : 1
		localbuffer_4 : 2
		icmp_ln1084 : 1
		br_ln1084 : 2
	State 5
		write_ln1084 : 1
		j_4 : 1
		store_ln1051 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    lshr_ln1074_fu_215    |    0    |   100   |
|          |    lshr_ln1067_fu_253    |    0    |   100   |
|   lshr   |   lshr_ln1067_1_fu_274   |    0    |    11   |
|          |   lshr_ln1067_2_fu_288   |    0    |    11   |
|          |    lshr_ln1071_fu_303    |    0    |    11   |
|          |   lshr_ln1074_1_fu_346   |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |    icmp_ln1054_fu_131    |    0    |    28   |
|          |    icmp_ln1065_fu_143    |    0    |    39   |
|   icmp   |    icmp_ln1074_fu_161    |    0    |    39   |
|          |    icmp_ln1066_fu_235    |    0    |    39   |
|          |    icmp_ln1084_fu_419    |    0    |    39   |
|          |       bLast_fu_425       |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |        i_4_fu_137        |    0    |    28   |
|          |       rem_3_fu_225       |    0    |    39   |
|    add   |       rem_2_fu_259       |    0    |    39   |
|          |     add_ln1071_fu_294    |    0    |    13   |
|          |     add_ln1086_fu_430    |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     sub_ln1074_fu_149    |    0    |    39   |
|          |    sub_ln1074_1_fu_155   |    0    |    39   |
|    sub   |     sub_ln1067_fu_243    |    0    |    13   |
|          |    sub_ln1067_1_fu_279   |    0    |    13   |
|          |    sub_ln1074_2_fu_321   |    0    |    13   |
|          |    sub_ln1074_3_fu_325   |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |   localbuffer_5_fu_356   |    0    |    24   |
|          |     and_ln1067_fu_367    |    0    |    24   |
|    and   |    localbuffer_fu_373    |    0    |    24   |
|          |     and_ln1071_fu_391    |    0    |    24   |
|          |    and_ln1071_1_fu_402   |    0    |    24   |
|----------|--------------------------|---------|---------|
|          |  select_ln1074_1_fu_198  |    0    |    32   |
|          |  select_ln1074_2_fu_205  |    0    |    5    |
|  select  |   select_ln1074_fu_329   |    0    |    5    |
|          |   localbuffer_3_fu_378   |    0    |    24   |
|          |        j_4_fu_435        |    0    |    32   |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln1071_fu_312    |    0    |    11   |
|          |    shl_ln1071_1_fu_408   |    0    |    67   |
|----------|--------------------------|---------|---------|
|          |     xor_ln1074_fu_193    |    0    |    5    |
|    xor   |    xor_ln1074_1_fu_336   |    0    |    5    |
|          |     xor_ln1071_fu_397    |    0    |    24   |
|----------|--------------------------|---------|---------|
|    or    |   localbuffer_4_fu_413   |    0    |    24   |
|----------|--------------------------|---------|---------|
|   read   |     val_1_read_fu_82     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln1084_write_fu_88 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln1074_fu_167   |    0    |    0    |
|          |   trunc_ln1074_1_fu_171  |    0    |    0    |
|          |   trunc_ln1074_2_fu_221  |    0    |    0    |
|          |    trunc_ln1067_fu_240   |    0    |    0    |
|   trunc  |   trunc_ln1074_3_fu_352  |    0    |    0    |
|          |   trunc_ln1067_1_fu_361  |    0    |    0    |
|          |   trunc_ln1067_2_fu_364  |    0    |    0    |
|          |    trunc_ln1049_fu_385   |    0    |    0    |
|          |    trunc_ln1071_fu_388   |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_fu_183        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln1074_fu_211    |    0    |    0    |
|          |    zext_ln1067_fu_249    |    0    |    0    |
|   zext   |   zext_ln1067_1_fu_284   |    0    |    0    |
|          |    zext_ln1071_fu_299    |    0    |    0    |
|          |   zext_ln1071_1_fu_309   |    0    |    0    |
|          |   zext_ln1074_1_fu_342   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   1109  |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_456      |   21   |
|  icmp_ln1054_reg_485 |    1   |
|  icmp_ln1065_reg_489 |    1   |
|  icmp_ln1066_reg_519 |    1   |
|  icmp_ln1074_reg_493 |    1   |
|  icmp_ln1084_reg_587 |    1   |
|      j_3_reg_571     |   32   |
|       j_reg_463      |   32   |
|  localbuffer2_reg_95 |   24   |
| localbuffer_4_reg_582|   24   |
| localbuffer_5_reg_577|   24   |
| lshr_ln1067_1_reg_546|   32   |
| lshr_ln1067_2_reg_551|   24   |
|  lshr_ln1067_reg_536 |   32   |
|  lshr_ln1071_reg_556 |   32   |
|     rem_1_reg_477    |   32   |
|      rem_reg_448     |   32   |
|  shl_ln1071_reg_566  |   24   |
| trunc_ln1067_reg_524 |    5   |
|trunc_ln1074_1_reg_508|    5   |
|trunc_ln1074_2_reg_514|   24   |
| trunc_ln1074_reg_500 |    5   |
|     val_1_reg_541    |   32   |
|      val_reg_470     |   32   |
|  zext_ln1067_reg_531 |   32   |
| zext_ln1071_1_reg_561|   24   |
+----------------------+--------+
|         Total        |   529  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   529  |    -   |
+-----------+--------+--------+
|   Total   |   529  |  1109  |
+-----------+--------+--------+
