# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../Vivado/2025.1/data/rsb/busdef" \
"../../../../RISC-V Vivado.srcs/sources_1/imports/Superscalar/I-cache.sv" \
"../../../../RISC-V Vivado.srcs/sources_1/imports/Superscalar/InstrMemComb.sv" \
"../../../../RISC-V Vivado.srcs/sim_1/imports/Superscalar/tb_cache.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
