# CONAS v3.0 output file
#
# Processor name: RV32I
#
8 ; memory word width
#
32 ; address width
#
#
# Original file: C:/ARH/RISC-V/lcd_proba.a
#
#
<1,0>	00000000  37 ;        lui x18,%hi(GPIO)
|         09
|         00
|         00
<2,0>	00000004  13 ;        addi x18,x18,%lo(GPIO)
|         09
|         C9
|         0D
<3,0>	00000008  83 ;        lw x19,0(x18)#gpio
|         29
|         09
|         00
<4,0>	0000000C  13 ;        addi x20,x0,0x00 #pb_ddr
|         0A
|         00
|         00
<5,0>	00000010  23 ;        sw x20,12(x19)#spremi pb_ddr
|         A6
|         49
|         01
<6,0>	             ;        #M
<7,0>	00000014  93 ;        addi x21,x0,0x4D
|         0A
|         D0
|         04
<8,0>	00000018  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<9,0>	0000001C  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<10,0>	00000020  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<11,0>	00000024  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<12,0>	00000028  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<13,0>	0000002C  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<14,0>	             ;        #A
<15,0>	00000030  93 ;        addi x21,x0,0x41
|         0A
|         10
|         04
<16,0>	00000034  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<17,0>	00000038  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<18,0>	0000003C  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<19,0>	00000040  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<20,0>	00000044  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<21,0>	00000048  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<22,0>	             ;        #T
<23,0>	0000004C  93 ;        addi x21,x0,0x54
|         0A
|         40
|         05
<24,0>	00000050  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<25,0>	00000054  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<26,0>	00000058  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<27,0>	0000005C  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<28,0>	00000060  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<29,0>	00000064  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<30,0>	             ;        #I
<31,0>	00000068  93 ;        addi x21,x0,0x49
|         0A
|         90
|         04
<32,0>	0000006C  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<33,0>	00000070  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<34,0>	00000074  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<35,0>	00000078  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<36,0>	0000007C  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<37,0>	00000080  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<38,0>	             ;
<39,0>	             ;        #J
<40,0>	00000084  93 ;        addi x21,x0,0x4A
|         0A
|         A0
|         04
<41,0>	00000088  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<42,0>	0000008C  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<43,0>	00000090  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<44,0>	00000094  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<45,0>	00000098  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<46,0>	0000009C  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<47,0>	             ;
<48,0>	             ;        #A
<49,0>	000000A0  93 ;        addi x21,x0,0x41
|         0A
|         10
|         04
<50,0>	000000A4  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<51,0>	000000A8  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<52,0>	000000AC  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<53,0>	000000B0  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<54,0>	000000B4  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<55,0>	000000B8  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<56,0>	             ;
<57,0>	000000BC  93 ;        addi x21,x0,0x0A
|         0A
|         A0
|         00
<58,0>	000000C0  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<59,0>	000000C4  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<60,0>	000000C8  93 ;        ori x21,x21,0x80
|         EA
|         0A
|         08
<61,0>	000000CC  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<62,0>	000000D0  93 ;        andi x21,x21,0x7F
|         FA
|         FA
|         07
<63,0>	000000D4  23 ;        sw x21,4(x19)
|         A2
|         59
|         01
<64,0>	             ;
<65,0>	000000D8  00 ;        halt
|         00
|         00
|         00
<66,0>	             ;
<67,0>	             ;
<68,0>	             ;
<69,0>	             ;
<70,0>	             ;
<71,0>	             ;
<72,0>	000000DC! 00 ;GPIO    dw 0xFFFF0F00
|         0F
|         FF
|         FF
#
# Debug Data
#
.debug:

#
#
# Assembling: OK