# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1.FPGA_Project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \
"../../../../../2.SRC/DISPLAY_bb.vhd" \
"../../../../../2.SRC/TOP.vhd" \

# Do not sort compile order
nosort
