# Reading pref.tcl
# do kd_tree_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:27:52 on Apr 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v 
# -- Compiling module node
# 
# Top level modules:
# 	node
# End time: 23:27:53 on Apr 14,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:27:53 on Apr 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/manhattan.v 
# -- Compiling module manhattan
# 
# Top level modules:
# 	manhattan
# End time: 23:27:53 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:27:53 on Apr 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/cluster_CE.v 
# -- Compiling module cluster_CE
# 
# Top level modules:
# 	cluster_CE
# End time: 23:27:53 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:27:53 on Apr 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v 
# -- Compiling module kd_tree
# ** Warning: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(36): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	kd_tree
# End time: 23:27:53 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree {C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:27:53 on Apr 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree" C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v 
# -- Compiling module kd_tree
# ** Warning: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(36): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	kd_tree
# End time: 23:27:53 on Apr 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  kd_tree
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" kd_tree 
# Start time: 23:27:53 on Apr 14,2021
# Loading work.kd_tree
# Loading work.node
# Loading work.cluster_CE
# Loading work.manhattan
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/root/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/root/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/root/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/left/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/right/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n1 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 131
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n1 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 131
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n1/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n1/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n1/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n2 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 149
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n2 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 149
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n2/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n2/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n2/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n3 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 170
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n3 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 170
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n3/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n3/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n3/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_right'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n4 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 188
# ** Warning: (vsim-3015) [PCDPC] - Port size (24) does not match connection size (32) for port 'data_from_left'. The port definition is at: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n4 File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/kd_tree.v Line: 188
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'c_ce'.  Expected 21, found 19.
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n4/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_left' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n4/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Error: (vsim-3063) Port 'send_right' not found in the connected module (16th connection).
#    Time: 0 ps  Iteration: 0  Instance: /kd_tree/n4/c_ce File: C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v Line: 172
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'point_prop'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'returned'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'first_direction'.
# ** Warning: (vsim-3722) C:/Users/Hamza/PycharmProjects/KMeansClustering/verilog/kd_tree/node.v(172): [TFMPC] - Missing connection for port 'other_branch'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./kd_tree_run_msim_rtl_verilog.do PAUSED at line 15
# A time value could not be extracted from the current line
# End time: 23:28:21 on Apr 14,2021, Elapsed time: 0:00:28
# Errors: 14, Warnings: 43
