<root><simulation><result_generated_time />2023-05-17 18:58:58<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 112, 'OX': 112, 'IY': 225, 'IX': 225, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 864, 'I': 151875, 'O': 401408}<total_data_reuse />{'W': 12544, 'I': 71.36142222222222, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['K_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [256, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 16)], [('OY', 16)]], [[('K', 2)], [('K', 2)]], [], []]<I />[[[('K', 2)], [('K', 2)]], [[('OY', 16)], [('OY', 16)]], [], []]<O />[[], [[('K', 2), ('OY', 16)], [('K', 2), ('OY', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4)], [('C', 3), ('FX', 3), ('FY', 3), ('OX', 112)], []]<I />[[('K', 2), ('K', 4), ('C', 3), ('FX', 3), ('FY', 3)], [('OX', 112)], []]<O />[[('K', 2), ('K', 4), ('C', 3), ('FX', 3), ('FY', 3)], [('OX', 112)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [256.0, 1, 112, 1], 'I': [4.0, 17.89, 1.0, 1.0], 'O': [1.0, 27, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [64, 6912, 6912], 'I': [216, 2770200, 2770200], 'O': [64, 7340032, 7340032], 'O_partial': [64, 0, 0], 'O_final': [0, 7340032, 7340032]}<actual_mem_utilization_individual />{'W': [0.12, 0.0, 0.0], 'I': [0.42, 0.08, 0.0], 'O': [0.12, 0.22, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.3, 0.0], 'I': [0.42, 0.3, 0.0], 'O': [0.12, 0.3, 0.0]}<effective_mem_size_bit />{'W': [32, 6912, 6912], 'I': [216, 2770200, 2770200], 'O': [64, 65536, 7340032], 'O_partial': [64, 0, 0], 'O_final': [0, 65536, 7340032]}<total_unit_count />{'W': [1024, 4, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [256, 256, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [256.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[96768, 96768], [96768, 864], [864, 0]]<I />[[339536, 151875], [151875, 151875], [151875, 0]]<O />[[(10436608, 10838016), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(10436608, 10838016), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (401408, 0)], [(0, 401408), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12096, 12096], [1512, 14], [3, 0]]<I />[[42442, 18984], [2373, 2373], [593, 0]]<O />[[(1304576, 1354752), (50176, 0)], [(0, 6272), (6272, 0)], [(0, 1568), (0, 0)]]<O_partial />[([1304576, 1354752], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [50176, 0]), ([0, 6272], [6272, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23697638.5<mem_energy_breakdown><W />[8.5, 160.4, 4.5]<I />[21.2, 470.3, 790.1]<O />[949.1, 1243.0, 2088.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8168<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8168<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />29618<latency_cycle_without_data_loading />24192<ideal_computing_cycle />24192<data_loading><load_cycle_total />5426<load_cycle_individual />{'W': [1, 14, 0], 'I': [108, 5411, 0]}<load_cycle_combined />{'W': 14, 'I': 5411}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-24191], [-21161, -24184], [-24192, -24192]], 'I': [[-24191], [-23643, -11988], [-24192, -24192]], 'O': [[-24192], [-24080, -9856], [-9856, -20608]]}<mem_stall_cycle_shared />{'W': [[-24191], [-21161, 0], [0, 0]], 'I': [[-24191], [-23643, 0], [0, 0]], 'O': [[-24192], [-24080, -9856], [-9856, -20608]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 6912, 6912], 'I': [216, 2770200, 2770200], 'O': [64, 7340032, 7340032], 'O_partial': [64, 0, 0], 'O_final': [0, 7340032, 7340032]}<data_size_each_level_total />{'W': [256, 6912, 6912], 'I': [55296, 2770200, 2770200], 'O': [65536, 7340032, 7340032]}<loop_cycles_each_level />{'W': [8, 24192, 24192], 'I': [216, 24192, 24192], 'O': [216, 24192, 24192]}<top_ir_loop_size />{'W': [1, 112, 1], 'I': [9, 1, 1], 'O': [27, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 1.0], [256.0, 114.5], [114.5, 114.5]], 'O': [[8.0, 0.3], [303.4, 303.4], [303.4, 303.4]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0.3]], 'I': [[8.0, 9.0], [2304.0, 114.5], [114.5, 114.5]], 'O': [[8.0, 8.0], [8192.0, 303.4], [303.4, 303.4]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 0.3], [0.3, 0]], 'I': [[8.0, 1.0], [256.0, 114.5], [114.5, 0]], 'O': [[8.0, 0.3], [303.4, 303.4], [303.4, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [591.4, 418.2], [114.8, 303.4]], 'I': [[8.0, 1.0], [591.4, 418.2], [114.8, 303.4]], 'O': [[8.0, 0.3], [591.4, 418.2], [114.8, 303.4]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 24192], [8, 8, 3024], [24192, 24192, 1]], 'I': [[1, 1, 24192], [216, 216, 112], [24192, 24192, 1]], 'O': [[1, 1, 24192], [216, 216, 112], [24192, 24192, 1]]}<trans_time_real />{'W': [[0, 1, 24192], [[1, 8, 3024], [0, 8, 3024]], [[14, 24192, 1], [3, 24192, 1]]], 'I': [[0, 1, 24192], [[3, 216, 112], [108, 216, 112]], [[5411, 24192, 1], [1353, 24192, 1]]], 'O': [[0, 1, 24192], [[1, 216, 112], [128, 216, 112]], [[14336, 24192, 1], [3584, 24192, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -8], [-24178, -24189]], 'I': [[-1], [-213, -108], [-18781, -22839]], 'O': [[-1], [-215, -88], [-9856, -20608]]}<single_stall_count />{'W': [24191, 3023, 0], 'I': [24191, 111, 0], 'O': [24192, 112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [3023, 0], 'I': [11988, 0], 'O': [14336, 14336]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [14336, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9181, -24192], [-9856, -9856]], 1: [[-24192, -24192], [-9856, -24192]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.2<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>