
# DISCLAIMER

This repository contains a course project completed by **Bindu Sree Chandu**, a student at **California State University, Fresno**, for the course **ECE 242: Advanced VLSI Testing** in **Spring 2025**.

---

## ğŸ“š For Educational and Learning Use Only

The purpose of this repository is to share my work for educational, learning, and reference purposes only.  
It demonstrates key concepts in VLSI testing, including:

- Scan-based Design-for-Testability (DFT)
- Verilog-based RTL design
- Functional and gate-level simulations
- ATPG (Automatic Test Pattern Generation) using Synopsys tools

This is a **student submission** and not an official or commercial product.

---

## ğŸ§‘â€ğŸ“ Academic Integrity

This project was completed as part of an academic requirement. Anyone using or referring to this work should:

- **Not copy or submit it as your own** for any course or assignment.
- Use it only to understand the concepts or learn from the implementation.

Sharing or reusing this work without proper understanding and attribution may violate academic honesty policies at your institution.

---

## ğŸ› ï¸ Tool Usage

This project used:
- **ModelSim** for simulation
- **Synopsys Design Compiler** for synthesis
- **Synopsys TetraMAX** for ATPG
- Accessed through **Apporto Virtual Lab** provided by the university

These tools are licensed by the university and **are not included** in this repository.

---

## âœ… Usage Guidelines

You may:
- View and learn from the code and project structure
- Use the ideas in your own learning or research with acknowledgment

You may NOT:
- Copy this work for assignments or submissions
- Use it commercially or redistribute it without permission

---

## âš ï¸ No Warranty

This is a student project and is provided â€œas isâ€ without any warranty or guarantee of accuracy, completeness, or correctness. It may contain errors or simplifications.

---

## ğŸ‘©â€ğŸ’» Author Information

- **Name:** Bindu Sree Chandu  
- **University:** California State University, Fresno  
- **Course:** ECE 242 â€“  VLSI Testing  
- **Term:** Spring 2025

