# Task 3 - 4-Stage Pipelined Processor (CodTech Internship)

## ğŸ›  Objective
Design a 4-stage pipelined processor supporting basic instructions:
- ADD
- SUB
- LOAD

## ğŸ“ Files Included
- `src/pipeline_processor.v` â€“ Verilog code
- `testbench/pipeline_tb.v` â€“ Testbench
- `reports/simulation_output.pdf` â€“ Simulation output showing each stage

## ğŸ”§ Tools Used
- Verilog HDL
- ModelSim / Vivado / Icarus Verilog

## ğŸ‘¨â€ğŸ’» Author
PRAJWAL
