Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,34
design__inferred_latch__count,0
design__instance__count,1157
design__instance__area,22026.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,5
design__max_cap_violation__count__corner:nom_tt_025C_3v30,1
power__internal__total,0.002180372830480337
power__switching__total,0.0007127127610146999
power__leakage__total,1.081494716004272E-7
power__total,0.0028931936249136925
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2846424010394352
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2814781543074601
timing__hold__ws__corner:nom_tt_025C_3v30,1.0195743427007664
timing__setup__ws__corner:nom_tt_025C_3v30,12.275589781018494
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.019574
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,12.275590
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,5
design__max_cap_violation__count__corner:nom_ss_125C_3v00,1
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.31425327118896784
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.30771627783509614
timing__hold__ws__corner:nom_ss_125C_3v00,2.3105484846065907
timing__setup__ws__corner:nom_ss_125C_3v00,-0.747087746146166
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,-1.2851906569400764
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,-0.747087746146166
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.310549
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,2
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,-0.747088
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,2
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,5
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,1
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2713128964953478
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.269641178128739
timing__hold__ws__corner:nom_ff_n40C_3v60,0.46905147760141636
timing__setup__ws__corner:nom_ff_n40C_3v60,16.527306213618683
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.469051
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,22.890486
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,5
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2695354848938055
clock__skew__worst_setup,0.26876560071560535
timing__hold__ws,0.46543137328263756
timing__setup__ws,-1.0179093411836466
timing__hold__tns,0.0
timing__setup__tns,-1.7917792201549005
timing__hold__wns,0
timing__setup__wns,-1.0179093411836466
timing__hold_vio__count,0
timing__hold_r2r__ws,0.465431
timing__hold_r2r_vio__count,0
timing__setup_vio__count,6
timing__setup_r2r__ws,-1.017909
timing__setup_r2r_vio__count,6
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1157
design__instance__area__stdcell,22026.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.423858
design__instance__utilization__stdcell,0.423858
design__instance__count__class:tie_cell,12
design__instance__count__class:buffer,10
design__instance__count__class:inverter,75
design__instance__count__class:sequential_cell,127
design__instance__count__class:multi_input_combinational_cell,430
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,19622.5
design__violations,0
design__instance__count__class:timing_repair_buffer,45
design__instance__count__class:clock_buffer,23
design__instance__count__class:clock_inverter,9
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,735
route__net__special,2
route__drc_errors__iter:1,99
route__wirelength__iter:1,21394
route__drc_errors__iter:2,11
route__wirelength__iter:2,21111
route__drc_errors__iter:3,9
route__wirelength__iter:3,21087
route__drc_errors__iter:4,0
route__wirelength__iter:4,21094
route__drc_errors,0
route__wirelength,21094
route__vias,4301
route__vias__singlecut,4301
route__vias__multicut,0
design__disconnected_pin__count,8
design__critical_disconnected_pin__count,0
route__wirelength__max,433.94
design__instance__count__class:fill_cell,1208
timing__unannotated_net__count__corner:nom_tt_025C_3v30,29
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,29
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,29
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,5
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.28177713737644744
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2801635391868216
timing__hold__ws__corner:min_tt_025C_3v30,1.0136146653360274
timing__setup__ws__corner:min_tt_025C_3v30,12.391622301228162
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.013615
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,12.391623
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,29
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,5
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.3089426302227807
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.3054183381537368
timing__hold__ws__corner:min_ss_125C_3v00,2.303542533033854
timing__setup__ws__corner:min_ss_125C_3v00,-0.5226095260024787
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,-0.8660894468968655
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,-0.5226095260024787
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.303543
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,2
timing__setup_r2r__ws__corner:min_ss_125C_3v00,-0.522610
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,2
timing__unannotated_net__count__corner:min_ss_125C_3v00,29
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,5
design__max_cap_violation__count__corner:min_ff_n40C_3v60,1
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.2695354848938055
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.26876560071560535
timing__hold__ws__corner:min_ff_n40C_3v60,0.46543137328263756
timing__setup__ws__corner:min_ff_n40C_3v60,16.611890999632628
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.465431
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,22.917551
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,29
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,5
design__max_cap_violation__count__corner:max_tt_025C_3v30,1
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2879729591852029
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2830856462702778
timing__hold__ws__corner:max_tt_025C_3v30,1.0267783580666976
timing__setup__ws__corner:max_tt_025C_3v30,12.136374915220593
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.026778
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,12.136374
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,29
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,0
design__max_fanout_violation__count__corner:max_ss_125C_3v00,5
design__max_cap_violation__count__corner:max_ss_125C_3v00,1
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.32044276472630395
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.3105477907171808
timing__hold__ws__corner:max_ss_125C_3v00,2.3248157390549493
timing__setup__ws__corner:max_ss_125C_3v00,-1.0179093411836466
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,-1.7917792201549005
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,-1.0179093411836466
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.324816
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,2
timing__setup_r2r__ws__corner:max_ss_125C_3v00,-1.017909
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,2
timing__unannotated_net__count__corner:max_ss_125C_3v00,29
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,5
design__max_cap_violation__count__corner:max_ff_n40C_3v60,1
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2733701953293138
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.27070110808032555
timing__hold__ws__corner:max_ff_n40C_3v60,0.47346783389597585
timing__setup__ws__corner:max_ff_n40C_3v60,16.428576297692544
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.473468
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,17.658140
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,29
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,29
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000604042
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000735174
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000177469
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000735174
design_powergrid__voltage__worst,0.0000735174
design_powergrid__voltage__worst__net:VPWR,3.29994
design_powergrid__drop__worst,0.0000735174
design_powergrid__drop__worst__net:VPWR,0.0000604042
design_powergrid__voltage__worst__net:VGND,0.0000735174
design_powergrid__drop__worst__net:VGND,0.0000735174
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.000017799999999999998982758153687200319836847484111785888671875
ir__drop__worst,0.0000603999999999999976903024279106801941452431492507457733154296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
