
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `aes128_trojan.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FCLK_BUF'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v' to AST representation.
Generating RTLIL representation for module `\aes_128_DE0'.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:48: Warning: Identifier `\Tj_Trig' is implicitly declared.
Generating RTLIL representation for module `\expand_key_128'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/counter.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/counter.v' to AST representation.
Warning: Literal has a width of 24 bit, but value requires 26 bit. (/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/counter.v:15)
Generating RTLIL representation for module `\counter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v' to AST representation.
Generating RTLIL representation for module `\one_round'.
Generating RTLIL representation for module `\final_round'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v' to AST representation.
Generating RTLIL representation for module `\table_lookup'.
Generating RTLIL representation for module `\S4'.
Generating RTLIL representation for module `\T'.
Generating RTLIL representation for module `\S'.
Generating RTLIL representation for module `\xS'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v' to AST representation.
Generating RTLIL representation for module `\trojan_trigger'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:34.3-37.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:50.3-56.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\trojan'.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:72.3-78.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:91.3-94.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \aes_128_DE0
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_128
Used module:     \trojan
Used module:     \trojan_trigger

7.2. Analyzing design hierarchy..
Top module:  \aes_128_DE0
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_128
Used module:     \trojan
Used module:     \trojan_trigger
Removing unused module `\counter'.
Removed 1 unused modules.
Mapping positional arguments of cell T.s4 (xS).
Mapping positional arguments of cell T.s0 (S).
Mapping positional arguments of cell S4.S_3 (S).
Mapping positional arguments of cell S4.S_2 (S).
Mapping positional arguments of cell S4.S_1 (S).
Mapping positional arguments of cell S4.S_0 (S).
Mapping positional arguments of cell table_lookup.t3 (T).
Mapping positional arguments of cell table_lookup.t2 (T).
Mapping positional arguments of cell table_lookup.t1 (T).
Mapping positional arguments of cell table_lookup.t0 (T).
Mapping positional arguments of cell final_round.S4_4 (S4).
Mapping positional arguments of cell final_round.S4_3 (S4).
Mapping positional arguments of cell final_round.S4_2 (S4).
Mapping positional arguments of cell final_round.S4_1 (S4).
Mapping positional arguments of cell one_round.t3 (table_lookup).
Mapping positional arguments of cell one_round.t2 (table_lookup).
Mapping positional arguments of cell one_round.t1 (table_lookup).
Mapping positional arguments of cell one_round.t0 (table_lookup).
Mapping positional arguments of cell expand_key_128.S4_0 (S4).
Mapping positional arguments of cell aes_128_DE0.rf (final_round).
Mapping positional arguments of cell aes_128_DE0.r9 (one_round).
Mapping positional arguments of cell aes_128_DE0.r8 (one_round).
Mapping positional arguments of cell aes_128_DE0.r7 (one_round).
Mapping positional arguments of cell aes_128_DE0.r6 (one_round).
Mapping positional arguments of cell aes_128_DE0.r5 (one_round).
Mapping positional arguments of cell aes_128_DE0.r4 (one_round).
Mapping positional arguments of cell aes_128_DE0.r3 (one_round).
Mapping positional arguments of cell aes_128_DE0.r2 (one_round).
Mapping positional arguments of cell aes_128_DE0.r1 (one_round).
Mapping positional arguments of cell aes_128_DE0.a10 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a9 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a8 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a7 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a6 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a5 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a4 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a3 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a2 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.a1 (expand_key_128).
Mapping positional arguments of cell aes_128_DE0.trojan1 (trojan).
Mapping positional arguments of cell aes_128_DE0.trojan_trig (trojan_trigger).

8. Executing synth_rs pass: v0.4.218

8.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

8.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

8.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

8.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

8.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

8.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

8.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

8.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

8.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

8.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

8.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

8.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

8.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-342.10.
Generating RTLIL representation for module `\DSP38'.
Successfully finished Verilog frontend.

8.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

8.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.17. Executing HIERARCHY pass (managing design hierarchy).

8.17.1. Analyzing design hierarchy..
Top module:  \aes_128_DE0
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_128
Used module:     \trojan
Used module:     \trojan_trigger

8.17.2. Analyzing design hierarchy..
Top module:  \aes_128_DE0
Used module:     \final_round
Used module:         \S4
Used module:             \S
Used module:     \one_round
Used module:         \table_lookup
Used module:             \T
Used module:                 \xS
Used module:     \expand_key_128
Used module:     \trojan
Used module:     \trojan_trigger
Removed 0 unused modules.

8.18. Executing PROC pass (convert processes to netlists).

8.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:50$56 in module trojan_trigger.
Marked 3 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:42$48 in module trojan_trigger.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:331$45 in module xS.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:64$44 in module S.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:80$61 in module trojan.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:72$58 in module trojan.
Marked 1 switch rules as full_case in process $proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:36$1 in module aes_128_DE0.
Removed a total of 0 dead cases.

8.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 10 assignments to connections.

8.18.4. Executing PROC_INIT pass (extract init attributes).

8.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \Tj_Trig in `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:80$61'.

8.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 2 switches.
<suppressed ~6 debug messages>

8.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:50$56'.
     1/1: $0\Detected[0:0]
Creating decoders for process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:42$48'.
     1/2: $0\tempClk2[0:0]
     2/2: $0\tempClk1[0:0]
Creating decoders for process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:34$46'.
Creating decoders for process `\xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:331$45'.
     1/1: $0\out[7:0]
Creating decoders for process `\S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:64$44'.
     1/1: $0\out[7:0]
Creating decoders for process `\final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v:78$42'.
Creating decoders for process `\one_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v:45$37'.
Creating decoders for process `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:91$64'.
Creating decoders for process `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:80$61'.
     1/1: $0\SECRETKey[127:0]
Creating decoders for process `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:72$58'.
     1/1: $0\COUNTER[127:0]
Creating decoders for process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:120$15'.
Creating decoders for process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:109$10'.
Creating decoders for process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:87$5'.
Creating decoders for process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:53$3'.
Creating decoders for process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:36$1'.
     1/2: $1\k0[127:0]
     2/2: $1\state_registered[127:0]

8.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\trojan_trigger.\Detected' from process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:50$56'.
No latch inferred for signal `\trojan_trigger.\Tj_Trig' from process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:34$46'.
No latch inferred for signal `\trojan.\LEAKBit' from process `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:91$64'.
No latch inferred for signal `\trojan.\COUNTER' from process `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:72$58'.

8.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\trojan_trigger.\tempClk1' using process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:42$48'.
  created $dff cell `$procdff$112' with positive edge clock.
Creating register for signal `\trojan_trigger.\tempClk2' using process `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:42$48'.
  created $dff cell `$procdff$113' with positive edge clock.
Creating register for signal `\xS.\out' using process `\xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:331$45'.
  created $dff cell `$procdff$114' with positive edge clock.
Creating register for signal `\S.\out' using process `\S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:64$44'.
  created $dff cell `$procdff$115' with positive edge clock.
Creating register for signal `\final_round.\state_out' using process `\final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v:78$42'.
  created $dff cell `$procdff$116' with positive edge clock.
Creating register for signal `\one_round.\state_out' using process `\one_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v:45$37'.
  created $dff cell `$procdff$117' with positive edge clock.
Creating register for signal `\trojan.\SECRETKey' using process `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:80$61'.
Warning: Async reset value `\key' is not constant!
  created $aldff cell `$procdff$118' with positive edge clock and positive level non-const reset.
Creating register for signal `\expand_key_128.\out_1' using process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:120$15'.
  created $dff cell `$procdff$119' with positive edge clock.
Creating register for signal `\expand_key_128.\k0a' using process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:109$10'.
  created $dff cell `$procdff$120' with positive edge clock.
Creating register for signal `\expand_key_128.\k1a' using process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:109$10'.
  created $dff cell `$procdff$121' with positive edge clock.
Creating register for signal `\expand_key_128.\k2a' using process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:109$10'.
  created $dff cell `$procdff$122' with positive edge clock.
Creating register for signal `\expand_key_128.\k3a' using process `\expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:109$10'.
  created $dff cell `$procdff$123' with positive edge clock.
Creating register for signal `\aes_128_DE0.\out' using process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:87$5'.
  created $dff cell `$procdff$124' with positive edge clock.
Creating register for signal `\aes_128_DE0.\s0' using process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:53$3'.
  created $dff cell `$procdff$125' with positive edge clock.
Creating register for signal `\aes_128_DE0.\k0' using process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:36$1'.
  created $dff cell `$procdff$126' with positive edge clock.
Creating register for signal `\aes_128_DE0.\state_registered' using process `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:36$1'.
  created $dff cell `$procdff$127' with positive edge clock.

8.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:50$56'.
Removing empty process `trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:50$56'.
Found and cleaned up 3 empty switches in `\trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:42$48'.
Removing empty process `trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:42$48'.
Removing empty process `trojan_trigger.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:34$46'.
Found and cleaned up 1 empty switch in `\xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:331$45'.
Removing empty process `xS.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:331$45'.
Found and cleaned up 1 empty switch in `\S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:64$44'.
Removing empty process `S.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/table.v:64$44'.
Removing empty process `final_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v:78$42'.
Removing empty process `one_round.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/round.v:45$37'.
Removing empty process `trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:91$64'.
Removing empty process `trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:80$61'.
Found and cleaned up 1 empty switch in `\trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:72$58'.
Removing empty process `trojan.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:72$58'.
Removing empty process `expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:120$15'.
Removing empty process `expand_key_128.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:109$10'.
Removing empty process `aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:87$5'.
Removing empty process `aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:53$3'.
Found and cleaned up 1 empty switch in `\aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:36$1'.
Removing empty process `aes_128_DE0.$proc$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/aes_128_DE0.v:36$1'.
Cleaned up 8 empty switches.

8.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module trojan_trigger.
<suppressed ~7 debug messages>
Optimizing module xS.
Optimizing module S.
Optimizing module T.
Optimizing module S4.
Optimizing module table_lookup.
Optimizing module final_round.
Optimizing module one_round.
Optimizing module trojan.
<suppressed ~11 debug messages>
Optimizing module expand_key_128.
Optimizing module aes_128_DE0.
<suppressed ~3 debug messages>

8.19. Executing FLATTEN pass (flatten design).
Deleting now unused module trojan_trigger.
Deleting now unused module xS.
Deleting now unused module S.
Deleting now unused module T.
Deleting now unused module S4.
Deleting now unused module table_lookup.
Deleting now unused module final_round.
Deleting now unused module one_round.
Deleting now unused module trojan.
Deleting now unused module expand_key_128.
<suppressed ~41 debug messages>

# -------------------- 
#  Design entry stats  
# -------------------- 

8.20. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               3649
   Number of wire bits:          65560
   Number of public wires:        2475
   Number of public wire bits:   46176
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1491
     $add                            1
     $aldff                          1
     $dff                          410
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            9
     $not                            5
     $or                             1
     $xor                          373

8.21. Executing SPLITNETS pass (splitting up multi-bit signals).

8.22. Executing DEMUXMAP pass.

8.23. Executing FLATTEN pass (flatten design).
Deleting now unused module S.
Deleting now unused module S4.
Deleting now unused module T.
Deleting now unused module expand_key_128.
Deleting now unused module final_round.
Deleting now unused module one_round.
Deleting now unused module table_lookup.
Deleting now unused module trojan.
Deleting now unused module trojan_trigger.
Deleting now unused module xS.
<suppressed ~41 debug messages>

8.24. Executing DEMUXMAP pass.

8.25. Executing TRIBUF pass.
Warning: Ignored -no_iobuf because -keep_tribuf is used.

8.26. Executing DEMINOUT pass (demote inout ports to input or output).

8.27. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~10 debug messages>

8.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 4 unused cells and 720 unused wires.
<suppressed ~6 debug messages>

8.29. Executing CHECK pass (checking for obvious problems).
Checking module aes_128_DE0...
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [0]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [100]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [101]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [102]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [103]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [104]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [105]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [106]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [107]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [108]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [109]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [10]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [110]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [111]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [112]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [113]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [114]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [115]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [116]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [117]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [118]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [119]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [11]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [120]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [121]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [122]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [123]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [124]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [125]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [126]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [127]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [12]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [13]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [14]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [15]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [16]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [17]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [18]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [19]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [1]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [20]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [21]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [22]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [23]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [24]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [25]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [26]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [27]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [28]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [29]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [2]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [30]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [31]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [32]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [33]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [34]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [35]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [36]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [37]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [38]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [39]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [3]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [40]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [41]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [42]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [43]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [44]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [45]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [46]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [47]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [48]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [49]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [4]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [50]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [51]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [52]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [53]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [54]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [55]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [56]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [57]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [58]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [59]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [5]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [60]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [61]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [62]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [63]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [64]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [65]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [66]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [67]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [68]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [69]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [6]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [70]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [71]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [72]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [73]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [74]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [75]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [76]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [77]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [78]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [79]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [7]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [80]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [81]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [82]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [83]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [84]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [85]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [86]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [87]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [88]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [89]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [8]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [90]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [91]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [92]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [93]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [94]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [95]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [96]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [97]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [98]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [99]
    wire \trojan1.COUNTER [0]
Warning: found logic loop in module aes_128_DE0:
    cell $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add)
    cell $flatten\trojan1.$procmux$104 ($mux)
    wire $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60_Y [9]
    wire \trojan1.COUNTER [0]
Found and reported 128 problems.

8.30. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2939
   Number of wire bits:          52777
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1487
     $add                            1
     $aldff                          1
     $dff                          409
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            9
     $not                           12
     $or                             1
     $xor                          363

8.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

8.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.36. Executing OPT_SHARE pass.

8.37. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=410, #solve=0, #remove=0, time=0.09 sec.]

8.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.40. Executing FSM pass (extract and optimize FSM).

8.40.1. Executing FSM_DETECT pass (finding FSMs in design).

8.40.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.40.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.40.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.40.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.40.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.40.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.41. Executing WREDUCE pass (reducing word size of cells).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a1.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a1.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a1.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a1.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a1.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a1.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a1.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a1.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a10.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a10.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a10.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a10.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a10.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a10.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a10.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a10.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a2.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a2.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a2.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a2.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a3.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a3.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a3.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a3.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a4.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a4.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a4.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a4.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a4.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a4.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a4.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a4.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a5.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a5.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a5.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a5.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a6.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a6.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a6.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a6.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a7.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a7.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a7.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a7.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a7.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a7.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a7.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a7.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a8.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a8.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a8.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a8.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a9.\S4_0.\S_0.$auto$mem.cc:328:emit$80 ($flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a9.\S4_0.\S_1.$auto$mem.cc:328:emit$80 ($flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a9.\S4_0.\S_2.$auto$mem.cc:328:emit$80 ($flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\a9.\S4_0.\S_3.$auto$mem.cc:328:emit$80 ($flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r1.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r2.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r3.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r4.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r5.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r6.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r7.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r8.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t0.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t1.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t2.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t0.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t0.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t1.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t1.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t2.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t2.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t3.\s0.$auto$mem.cc:328:emit$80 ($flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\r9.\t3.\t3.\s4.$auto$mem.cc:328:emit$76 ($flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_1.\S_0.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_1.\S_1.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_1.\S_2.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_1.\S_3.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_2.\S_0.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_2.\S_1.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_2.\S_2.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_2.\S_3.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_3.\S_0.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_3.\S_1.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_3.\S_2.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_3.\S_3.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_4.\S_0.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_4.\S_1.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_4.\S_2.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$78).
Removed top 24 address bits (of 32) from memory init port aes_128_DE0.$flatten\rf.\S4_4.\S_3.$auto$mem.cc:328:emit$80 ($flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$78).
Removed top 31 bits (of 32) from port B of cell aes_128_DE0.$flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add).

8.42. Executing PEEPOPT pass (run peephole optimizers).

8.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

8.47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.49. Executing OPT_SHARE pass.

8.50. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$127 ($dff) from module aes_128_DE0 (D = { \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state \state }, Q = \state_registered, rval = 128'00110010010000111111011010101000100010000101101000110000100011010011000100110001100110001010001011100000001101110000011100110100).
Adding SRST signal on $procdff$126 ($dff) from module aes_128_DE0 (D = { \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key \key }, Q = \k0, rval = 128'00101011011111100001010100010110001010001010111011010010101001101010101111110111000101011000100000001001110011110100111100111100).
Adding SRST signal on $flatten\trojan_trig.$procdff$113 ($dff) from module aes_128_DE0 (D = $flatten\trojan_trig.$procmux$87_Y, Q = \trojan_trig.tempClk2, rval = 1'0).
Adding SRST signal on $flatten\trojan_trig.$procdff$112 ($dff) from module aes_128_DE0 (D = $flatten\trojan_trig.$procmux$96_Y, Q = \trojan_trig.tempClk1, rval = 1'1).
Adding EN signal on aes_128_DE0:trojan_trig.tempClk1_151 ($sdff) from module aes_128_DE0 (D = $flatten\trojan_trig.$procmux$96_Y, Q = \trojan_trig.tempClk1).
[#visit=410, #solve=0, #remove=0, time=0.07 sec.]

8.51. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

8.52. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.56. Executing OPT_SHARE pass.

8.57. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=410, #solve=0, #remove=0, time=0.07 sec.]

8.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

8.60. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.65. Executing OPT_SHARE pass.

8.66. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=410, #solve=0, #remove=0, time=0.07 sec.]

8.67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.74. Executing OPT_SHARE pass.

8.75. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=410, #solve=0, #remove=0, time=0.11 sec.]

8.76. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=410, #solve=3, #remove=0, time=0.10 sec.]

8.77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.78. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.79. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell aes_128_DE0.$auto$opt_dff.cc:196:make_patterns_logic$154 ($ne).

8.80. Executing PEEPOPT pass (run peephole optimizers).

8.81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.82. Executing DEMUXMAP pass.

8.83. Executing SPLITNETS pass (splitting up multi-bit signals).

8.84. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2936
   Number of wire bits:          52520
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1484
     $add                            1
     $aldff                          1
     $dff                          405
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            5
     $ne                             1
     $not                           12
     $or                             1
     $sdff                           3
     $sdffe                          1
     $xor                          363

8.85. Executing RS_DSP_MULTADD pass.

8.86. Executing WREDUCE pass (reducing word size of cells).

8.87. Executing RS_DSP_MACC pass.

8.88. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.89. Executing TECHMAP pass (map to technology primitives).

8.89.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.89.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.90. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2936
   Number of wire bits:          52520
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1484
     $add                            1
     $aldff                          1
     $dff                          405
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            5
     $ne                             1
     $not                           12
     $or                             1
     $sdff                           3
     $sdffe                          1
     $xor                          363

8.91. Executing TECHMAP pass (map to technology primitives).

8.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.92. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2936
   Number of wire bits:          52520
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1484
     $add                            1
     $aldff                          1
     $dff                          405
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            5
     $ne                             1
     $not                           12
     $or                             1
     $sdff                           3
     $sdffe                          1
     $xor                          363

8.93. Executing TECHMAP pass (map to technology primitives).

8.93.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.94. Executing TECHMAP pass (map to technology primitives).

8.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.95. Executing TECHMAP pass (map to technology primitives).

8.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

8.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.96. Executing RS_DSP_SIMD pass.

8.97. Executing TECHMAP pass (map to technology primitives).

8.97.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

8.97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.98. Executing TECHMAP pass (map to technology primitives).

8.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

8.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

8.99. Executing rs_pack_dsp_regs pass.

8.100. Executing RS_DSP_IO_REGS pass.

8.101. Executing TECHMAP pass (map to technology primitives).

8.101.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

8.101.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

8.102. Executing TECHMAP pass (map to technology primitives).

8.102.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

8.102.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

8.103. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2936
   Number of wire bits:          52520
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1484
     $add                            1
     $aldff                          1
     $dff                          405
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            5
     $ne                             1
     $not                           12
     $or                             1
     $sdff                           3
     $sdffe                          1
     $xor                          363

8.104. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module aes_128_DE0:
  creating $macc model for $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60 ($add).
  creating $alu model for $macc $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60.
  creating $alu cell for $flatten\trojan1.$add$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/14thjuly/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/aes128_trojan/results_dir/.././rtl/trojan.v:77$60: $auto$alumacc.cc:491:replace_alu$155
  created 1 $alu and 0 $macc cells.

8.105. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.107. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.108. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.109. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.110. Executing OPT_SHARE pass.

8.111. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=410, #solve=0, #remove=0, time=0.07 sec.]

8.112. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.113. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.114. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2938
   Number of wire bits:          52776
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:             344
   Number of memory bits:       704512
   Number of processes:              0
   Number of cells:               1484
     $aldff                          1
     $alu                            1
     $dff                          405
     $eq                             1
     $logic_and                      2
     $meminit                      344
     $memrd_v2                     344
     $mux                            5
     $ne                             1
     $not                           12
     $or                             1
     $sdff                           3
     $sdffe                          1
     $xor                          363

8.115. Executing MEMORY pass.

8.115.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.115.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.115.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.115.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.115.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\a1.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a1.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a1.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a1.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a10.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a10.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a10.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a10.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a4.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a4.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a4.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a4.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a7.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a7.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a7.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a7.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.
Checking read port `$flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$78'[0] in module `\aes_128_DE0': merging output FF to cell.

8.115.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 344 unused cells and 3096 unused wires.
<suppressed ~345 debug messages>

8.115.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.115.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.115.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.115.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.116. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:               2594
   Number of wire bits:          50024
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                796
     $aldff                          1
     $alu                            1
     $dff                           61
     $eq                             1
     $logic_and                      2
     $mem_v2                       344
     $mux                            5
     $ne                             1
     $not                           12
     $or                             1
     $sdff                           3
     $sdffe                          1
     $xor                          363

8.117. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~4 debug messages>

8.118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.119. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.120. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory aes_128_DE0.$flatten\a1.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a1.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a1.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a1.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a10.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a10.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a10.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a10.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a4.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a4.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a4.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a4.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a7.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a7.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a7.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a7.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 via $__RS_FACTOR_BRAM18_SDP
mapping memory aes_128_DE0.$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 via $__RS_FACTOR_BRAM18_SDP
<suppressed ~6042 debug messages>

8.121. Executing Rs_BRAM_Split pass.
 BRAM: $flatten\a1.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a1.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a1.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a1.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a1.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a1.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a1.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a1.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a10.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a10.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a10.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a10.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a10.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a10.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a10.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a10.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a4.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a4.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a4.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a4.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a4.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a4.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a4.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a4.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a7.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a7.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a7.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a7.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a7.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a7.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a7.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a7.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)
 BRAM: $flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0 ($__RS_FACTOR_BRAM18_SDP) + $flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 ($__RS_FACTOR_BRAM18_SDP) => bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0 (BRAM2x18_SDP)

8.122. Executing TECHMAP pass (map to technology primitives).

8.122.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

8.122.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.123. Executing TECHMAP pass (map to technology primitives).

8.123.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

8.123.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~106 debug messages>

8.124. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

8.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.127. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

8.128. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.130. Executing OPT_SHARE pass.

8.131. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on aes_128_DE0:trojan_trig.tempClk1_152 ($dff) from module aes_128_DE0 (D = $auto$rtlil.cc:2613:Mux$3361, Q = \trojan_trig.tempClk1).
[#visit=66, #solve=0, #remove=0, time=0.04 sec.]

8.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 1456 unused wires.
<suppressed ~1 debug messages>

8.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.134. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

8.135. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.137. Executing OPT_SHARE pass.

8.138. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=66, #solve=0, #remove=0, time=0.05 sec.]

8.139. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.140. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

8.141. Executing PMUXTREE pass.

8.142. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

8.143. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r1.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r1.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r2.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r2.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r3.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r3.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r4.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r4.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r5.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r5.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r6.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r6.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r7.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r7.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r8.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r8.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t2.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t2.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t2.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t2.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t2.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t2.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t2.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t2.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t3.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t3.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t3.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t3.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t3.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t3.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\r9.\t3.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74: $$flatten\r9.\t3.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_1.\S_0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_1.\S_1.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_1.\S_2.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_1.\S_3.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_2.\S_0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_2.\S_1.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_2.\S_2.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_2.\S_3.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_3.\S_0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_3.\S_1.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_3.\S_2.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_3.\S_3.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_4.\S_0.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_4.\S_1.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_4.\S_2.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$78 in module \aes_128_DE0:
  created 256 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of aes_128_DE0.$flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$78: $$flatten\rf.\S4_4.\S_3.$auto$proc_rom.cc:150:do_switch$78$rdreg[0]
  read interface: 1 $dff and 255 $mux cells.
  write interface: 0 write mux blocks.

8.144. Executing TECHMAP pass (map to technology primitives).

8.144.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.144.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

8.144.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $aldff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~75289 debug messages>

8.145. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:             150462
   Number of wire bits:         1234295
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:             604393
     $_ALDFF_PP_                   128
     $_AND_                        498
     $_DFFE_PP_                      1
     $_DFF_P_                     6529
     $_MUX_                     588039
     $_NOT_                        147
     $_OR_                         378
     $_XOR_                       8645
     TDP_RAM18KX2                   28

8.146. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~272385 debug messages>

8.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~714861 debug messages>
Removed a total of 238287 cells.

8.148. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.149. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.151. Executing OPT_SHARE pass.

8.152. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5528, #solve=0, #remove=0, time=2.39 sec.]

8.153. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 620 unused cells and 130077 unused wires.
<suppressed ~621 debug messages>

8.154. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~1318 debug messages>

8.155. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.156. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.157. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

8.158. Executing OPT_SHARE pass.

8.159. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on aes_128_DE0:a1.k1a[0]_238655 ($_DFF_P_) from module aes_128_DE0.
[#visit=5479, #solve=0, #remove=1, time=1.73 sec.]

8.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 568 unused wires.
<suppressed ~1 debug messages>

8.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~19 debug messages>

8.162. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.163. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.165. Executing OPT_SHARE pass.

8.166. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5478, #solve=0, #remove=0, time=1.74 sec.]

8.167. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.168. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 3

8.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~4317 debug messages>

8.170. Executing TECHMAP pass (map to technology primitives).

8.170.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.170.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

8.171. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              19948
   Number of wire bits:         190288
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              91801
     $_ALDFF_PP_                   128
     $_AND_                       1933
     $_DFFE_PP_                      1
     $_DFF_P_                     5349
     $_MUX_                      73599
     $_NOT_                        466
     $_OR_                        2282
     $_XOR_                       8015
     TDP_RAM18KX2                   28

8.172. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.173. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

8.174. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.175. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.176. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.177. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5478, #solve=0, #remove=0, time=1.68 sec.]

8.178. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

8.179. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.180. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.185. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5478, #solve=0, #remove=0, time=1.69 sec.]

8.186. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.187. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.189. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.190. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.191. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.192. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.193. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5478, #solve=0, #remove=0, time=1.67 sec.]

8.194. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5478, #solve=1, #remove=0, time=1.65 sec.]

8.195. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.196. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.197. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              19944
   Number of wire bits:         190284
   Number of public wires:        2474
   Number of public wire bits:   46048
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              91790
     $_ALDFF_PP_                   128
     $_AND_                       1928
     $_DFFE_PP_                      1
     $_DFF_P_                     5349
     $_MUX_                      73599
     $_NOT_                        465
     $_OR_                        2277
     $_XOR_                       8015
     TDP_RAM18KX2                   28

   Number of Generic REGs:          5478

ABC-DFF iteration : 1

8.198. Executing ABC pass (technology mapping using ABC).

8.198.1. Summary of detected clock domains:
  41 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$3365, arst={ }, srst={ }
  91749 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

8.198.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$829252: \trojan1.COUNTER [0] -> $auto$alumacc.cc:491:replace_alu$155.Y [1]
                                                \trojan1.COUNTER [0] -> $auto$alumacc.cc:491:replace_alu$155.X [0]
                                                \trojan1.COUNTER [0] -> $auto$alumacc.cc:491:replace_alu$155.CO [1]
Breaking loop using new signal $abcloop$829253: \trojan1.COUNTER [2] -> $auto$alumacc.cc:491:replace_alu$155.Y [2]
                                                \trojan1.COUNTER [2] -> $auto$alumacc.cc:491:replace_alu$155.CO [2]
Breaking loop using new signal $abcloop$829254: \trojan1.COUNTER [1] -> $auto$alumacc.cc:491:replace_alu$155.Y [1]
                                                \trojan1.COUNTER [1] -> $auto$alumacc.cc:491:replace_alu$155.CO [1]
Breaking loop using new signal $abcloop$829255: \trojan1.COUNTER [3] -> $auto$alumacc.cc:491:replace_alu$155.Y [3]
Extracted 91593 gates and 92056 wires to a netlist network with 461 inputs and 5360 outputs (dfl=1).

8.198.2.1. Executing ABC.
[Time = 61.59 sec.]

8.198.3. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$3365
Extracted 41 gates and 47 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

8.198.3.1. Executing ABC.
[Time = 0.15 sec.]

8.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~6673 debug messages>

8.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.204. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$829251$auto$blifparse.cc:396:parse_blif$838476 in front of them:
        $abc$829251$auto$blifparse.cc:396:parse_blif$838457
        $abc$829251$auto$blifparse.cc:396:parse_blif$838390

8.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.83 sec.]

8.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 29076 unused wires.
<suppressed ~172 debug messages>

8.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~1 debug messages>

8.208. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.209. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.211. Executing OPT_SHARE pass.

8.212. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.81 sec.]

8.213. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.214. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 2

8.215. Executing ABC pass (technology mapping using ABC).

8.215.1. Summary of detected clock domains:
  10 cells in clk=\clk, en=$abc$923985$auto$opt_dff.cc:195:make_patterns_logic$3365, arst={ }, srst={ }
  89077 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

8.215.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$924000: \trojan1.COUNTER [0] -> $abc$829251$new_n22239_
                                                \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
                                                \trojan1.COUNTER [0] -> $abc$829251$new_n22233_
Breaking loop using new signal $abcloop$924001: \trojan1.COUNTER [1] -> $abc$829251$new_n22239_
                                                \trojan1.COUNTER [1] -> $abc$829251$new_n22233_
Breaking loop using new signal $abcloop$924002: \trojan1.COUNTER [2] -> $abc$829251$new_n22237_
                                                \trojan1.COUNTER [2] -> $abc$829251$new_n22234_
Breaking loop using new signal $abcloop$924003: \trojan1.COUNTER [3] -> $abc$829251$new_n22235_
Extracted 88920 gates and 89381 wires to a netlist network with 461 inputs and 5328 outputs (dfl=1).

8.215.2.1. Executing ABC.
[Time = 44.87 sec.]

8.215.3. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$923985$auto$opt_dff.cc:195:make_patterns_logic$3365
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 5 outputs (dfl=1).

8.215.3.1. Executing ABC.
[Time = 0.15 sec.]

8.216. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~4626 debug messages>

8.217. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.218. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.219. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.221. Executing OPT_SHARE pass.

8.222. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.86 sec.]

8.223. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 95177 unused wires.
<suppressed ~1 debug messages>

8.224. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

8.225. Executing ABC pass (technology mapping using ABC).

8.225.1. Summary of detected clock domains:
  89206 cells in clk=\clk, en={ }, arst={ }, srst={ }
  9 cells in clk=\clk, en=$abc$1018826$abc$923985$auto$opt_dff.cc:195:make_patterns_logic$3365, arst={ }, srst={ }

  #logic partitions = 2

8.225.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1018839: \trojan1.COUNTER [0] -> $abc$923999$new_n22104_
                                                 \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
                                                 \trojan1.COUNTER [0] -> $abc$923999$new_n22097_
Breaking loop using new signal $abcloop$1018840: \trojan1.COUNTER [1] -> $abc$923999$new_n22104_
                                                 \trojan1.COUNTER [1] -> $abc$923999$new_n22097_
Breaking loop using new signal $abcloop$1018841: \trojan1.COUNTER [2] -> $abc$923999$new_n22101_
                                                 \trojan1.COUNTER [2] -> $abc$923999$new_n22098_
Breaking loop using new signal $abcloop$1018842: \trojan1.COUNTER [3] -> $abc$923999$new_n22099_
Extracted 89049 gates and 89511 wires to a netlist network with 462 inputs and 5329 outputs (dfl=2).

8.225.2.1. Executing ABC.
[Time = 62.76 sec.]

8.225.3. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$1018826$abc$923985$auto$opt_dff.cc:195:make_patterns_logic$3365
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 4 outputs (dfl=2).

8.225.3.1. Executing ABC.
[Time = 0.16 sec.]

8.226. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~2190 debug messages>

8.227. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.228. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $auto$opt_share.cc:244:merge_operators$923997.
    dead port 2/2 on $mux $auto$opt_share.cc:244:merge_operators$923997.
Removed 2 multiplexer ports.

8.229. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.230. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.231. Executing OPT_SHARE pass.

8.232. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.74 sec.]

8.233. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 95305 unused wires.
<suppressed ~1 debug messages>

8.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.235. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.236. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.237. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.238. Executing OPT_SHARE pass.

8.239. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.81 sec.]

8.240. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.241. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

ABC-DFF iteration : 4

8.242. Executing ABC pass (technology mapping using ABC).

8.242.1. Summary of detected clock domains:
  8 cells in clk=\clk, en=$abc$1018826$abc$923985$auto$opt_dff.cc:195:make_patterns_logic$3365, arst={ }, srst={ }
  124676 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

8.242.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1149147: \trojan1.COUNTER [0] -> $abc$1018838$new_n22198_
                                                 \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
                                                 \trojan1.COUNTER [0] -> $abc$1018838$new_n22190_
Breaking loop using new signal $abcloop$1149148: \trojan1.COUNTER [2] -> $abc$1018838$new_n22194_
                                                 \trojan1.COUNTER [2] -> $abc$1018838$new_n22191_
Breaking loop using new signal $abcloop$1149149: \trojan1.COUNTER [1] -> $abc$1018838$new_n22198_
                                                 \trojan1.COUNTER [1] -> $abc$1018838$new_n22190_
Breaking loop using new signal $abcloop$1149150: \trojan1.COUNTER [3] -> $abc$1018838$new_n22192_
Extracted 124520 gates and 124980 wires to a netlist network with 460 inputs and 5325 outputs (dfl=0).

8.242.2.1. Executing ABC.
[Time = 8.42 sec.]

8.242.3. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$1018826$abc$923985$auto$opt_dff.cc:195:make_patterns_logic$3365
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 5 outputs (dfl=2).

8.242.3.1. Executing ABC.
[Time = 0.14 sec.]

8.243. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~774 debug messages>

8.244. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.245. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.246. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.247. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.248. Executing OPT_SHARE pass.

8.249. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5432, #solve=0, #remove=0, time=2.05 sec.]

8.250. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 130759 unused wires.
<suppressed ~1 debug messages>

8.251. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

8.252. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          5478

ABC-DFF iteration : 1

8.253. Executing ABC pass (technology mapping using ABC).

8.253.1. Summary of detected clock domains:
  41 cells in clk=\clk, en=$auto$opt_dff.cc:195:make_patterns_logic$3365, arst={ }, srst={ }
  91749 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 2

8.253.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1279561: \trojan1.COUNTER [0] -> $auto$alumacc.cc:491:replace_alu$155.Y [1]
                                                 \trojan1.COUNTER [0] -> $auto$alumacc.cc:491:replace_alu$155.X [0]
                                                 \trojan1.COUNTER [0] -> $auto$alumacc.cc:491:replace_alu$155.CO [1]
Breaking loop using new signal $abcloop$1279562: \trojan1.COUNTER [2] -> $auto$alumacc.cc:491:replace_alu$155.Y [2]
                                                 \trojan1.COUNTER [2] -> $auto$alumacc.cc:491:replace_alu$155.CO [2]
Breaking loop using new signal $abcloop$1279563: \trojan1.COUNTER [1] -> $auto$alumacc.cc:491:replace_alu$155.Y [1]
                                                 \trojan1.COUNTER [1] -> $auto$alumacc.cc:491:replace_alu$155.CO [1]
Breaking loop using new signal $abcloop$1279564: \trojan1.COUNTER [3] -> $auto$alumacc.cc:491:replace_alu$155.Y [3]
Extracted 91593 gates and 92056 wires to a netlist network with 461 inputs and 5360 outputs (dfl=1).

8.253.2.1. Executing ABC.
[Time = 59.76 sec.]

8.253.3. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:195:make_patterns_logic$3365
Extracted 41 gates and 47 wires to a netlist network with 6 inputs and 4 outputs (dfl=1).

8.253.3.1. Executing ABC.
[Time = 0.17 sec.]

8.254. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.95 sec.]

8.255. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~6673 debug messages>

8.256. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 29074 unused wires.
<suppressed ~172 debug messages>

8.257. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.81 sec.]

8.258. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.259. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.260. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.83 sec.]

8.261. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.262. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.263. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

8.264. Executing ABC pass (technology mapping using ABC).

8.264.1. Summary of detected clock domains:
  89089 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

8.264.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1374308: \trojan1.COUNTER [0] -> $abc$1279560$new_n22239_
                                                 \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
                                                 \trojan1.COUNTER [0] -> $abc$1279560$new_n22233_
Breaking loop using new signal $abcloop$1374309: \trojan1.COUNTER [1] -> $abc$1279560$new_n22239_
                                                 \trojan1.COUNTER [1] -> $abc$1279560$new_n22233_
Breaking loop using new signal $abcloop$1374310: \trojan1.COUNTER [2] -> $abc$1279560$new_n22237_
                                                 \trojan1.COUNTER [2] -> $abc$1279560$new_n22234_
Breaking loop using new signal $abcloop$1374311: \trojan1.COUNTER [3] -> $abc$1279560$new_n22235_
Extracted 88933 gates and 89391 wires to a netlist network with 458 inputs and 5323 outputs (dfl=1).

8.264.2.1. Executing ABC.
[Time = 24.20 sec.]

8.265. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=2.23 sec.]

8.266. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~4627 debug messages>

8.267. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 95169 unused wires.
<suppressed ~1 debug messages>

8.268. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.69 sec.]

8.269. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.270. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.271. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.73 sec.]

8.272. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.273. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.274. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

8.275. Executing ABC pass (technology mapping using ABC).

8.275.1. Summary of detected clock domains:
  89214 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

8.275.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1469145: \trojan1.COUNTER [0] -> $abc$1374307$new_n22094_
                                                 \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
                                                 \trojan1.COUNTER [0] -> $abc$1374307$new_n22087_
Breaking loop using new signal $abcloop$1469146: \trojan1.COUNTER [2] -> $abc$1374307$new_n22091_
                                                 \trojan1.COUNTER [2] -> $abc$1374307$new_n22088_
Breaking loop using new signal $abcloop$1469147: \trojan1.COUNTER [1] -> $abc$1374307$new_n22094_
                                                 \trojan1.COUNTER [1] -> $abc$1374307$new_n22087_
Breaking loop using new signal $abcloop$1469148: \trojan1.COUNTER [3] -> $abc$1374307$new_n22089_
Extracted 89058 gates and 89516 wires to a netlist network with 458 inputs and 5323 outputs (dfl=2).

8.275.2.1. Executing ABC.
[Time = 69.71 sec.]

8.276. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.97 sec.]

8.277. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~1776 debug messages>

8.278. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 1 unused cells and 95295 unused wires.
<suppressed ~2 debug messages>

8.279. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.96 sec.]

8.280. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.282. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=2.33 sec.]

8.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.284. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.285. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

8.286. Executing ABC pass (technology mapping using ABC).

8.286.1. Summary of detected clock domains:
  121412 cells in clk=\clk, en={ }, arst={ }, srst={ }

  #logic partitions = 1

8.286.2. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Breaking loop using new signal $abcloop$1596181: \trojan1.COUNTER [0] -> $abc$1469144$new_n22163_
                                                 \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
                                                 \trojan1.COUNTER [0] -> $abc$1469144$new_n22155_
Breaking loop using new signal $abcloop$1596182: \trojan1.COUNTER [1] -> $abc$1469144$new_n22163_
                                                 \trojan1.COUNTER [1] -> $abc$1469144$new_n22155_
Breaking loop using new signal $abcloop$1596183: \trojan1.COUNTER [2] -> $abc$1469144$new_n22159_
                                                 \trojan1.COUNTER [2] -> $abc$1469144$new_n22156_
Breaking loop using new signal $abcloop$1596184: \trojan1.COUNTER [3] -> $abc$1469144$new_n22157_
Extracted 121256 gates and 121714 wires to a netlist network with 458 inputs and 5323 outputs (dfl=0).

8.286.2.1. Executing ABC.
[Time = 7.57 sec.]

8.287. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5431, #solve=0, #remove=0, time=2.00 sec.]

8.288. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~740 debug messages>

8.289. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 1 unused cells and 127479 unused wires.
<suppressed ~2 debug messages>

8.290. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5431, #solve=0, #remove=0, time=2.03 sec.]

8.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.292. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.293. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5431, #solve=0, #remove=0, time=2.08 sec.]

8.294. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.295. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.296. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

8.297. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE remove strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=1)

8.298. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.299. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

8.300. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.301. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.302. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.303. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $abc$1374307$auto$blifparse.cc:396:parse_blif$1383376 in front of them:
        $abc$1374307$auto$blifparse.cc:396:parse_blif$1383308
        $abc$1374307$auto$blifparse.cc:396:parse_blif$1383294

8.304. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.64 sec.]

8.305. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

8.306. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~1 debug messages>

8.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.310. Executing OPT_SHARE pass.

8.311. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.60 sec.]

8.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

8.314. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.315. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.316. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.317. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.318. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.319. Executing OPT_SHARE pass.

8.320. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.62 sec.]

8.321. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.322. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.324. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.325. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.326. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.327. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.328. Executing OPT_SHARE pass.

8.329. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=1.65 sec.]

8.330. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=1, #remove=0, time=1.62 sec.]

8.331. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.332. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.333. Executing BMUXMAP pass.

8.334. Executing DEMUXMAP pass.

8.335. Executing SPLITNETS pass (splitting up multi-bit signals).

8.336. Executing ABC pass (technology mapping using ABC).

8.336.1. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$1723362: \trojan1.COUNTER [0] -> $abc$1374307$new_n22094_
                                                 \trojan1.COUNTER [0] -> $abc$1374307$new_n22087_
                                                 \trojan1.COUNTER [0] -> \trojan1.COUNTER [0]
Breaking loop using new signal $abcloop$1723363: \trojan1.COUNTER [1] -> $abc$1374307$new_n22094_
                                                 \trojan1.COUNTER [1] -> $abc$1374307$new_n22087_
Breaking loop using new signal $abcloop$1723364: \trojan1.COUNTER [2] -> $abc$1374307$new_n22091_
                                                 \trojan1.COUNTER [2] -> $abc$1374307$new_n22088_
Breaking loop using new signal $abcloop$1723365: \trojan1.COUNTER [3] -> $abc$1374307$new_n22089_
Extracted 83737 gates and 89257 wires to a netlist network with 5520 inputs and 4868 outputs (dfl=1).

8.336.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [   1.97 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [  99.59 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 129.13 sec. at Pass 2]{map}[6]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 145.62 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 149.60 sec. at Pass 4]{map}[16]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 153.07 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 100.17 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 101.24 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [ 100.46 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 5520  #Luts = 11012  Max Lvl =   2  Avg Lvl =   1.54  [  75.84 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time = 1056.88 sec.
[Time = 1060.37 sec.]

8.337. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.338. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.339. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.340. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.341. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.342. Executing OPT_SHARE pass.

8.343. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5445, #solve=0, #remove=0, time=0.45 sec.]

8.344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 89261 unused wires.
<suppressed ~1 debug messages>

8.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.346. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 20 inverters.

8.347. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.348. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

8.349. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.350. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.351. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.352. Executing OPT_SHARE pass.

8.353. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=0, #remove=0, time=0.41 sec.]

8.354. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

8.355. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.356. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.357. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.358. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.359. Executing OPT_SHARE pass.

8.360. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=0, #remove=0, time=0.41 sec.]

8.361. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.362. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

8.363. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.364. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.365. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.366. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.367. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.368. Executing OPT_SHARE pass.

8.369. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=0, #remove=0, time=0.41 sec.]

8.370. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=1, #remove=0, time=0.46 sec.]

8.371. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.372. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.373. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.374. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.375. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.376. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.377. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.378. Executing OPT_SHARE pass.

8.379. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=0, #remove=0, time=0.41 sec.]

8.380. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.381. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.382. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.383. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.384. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

8.385. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.386. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.387. Executing OPT_SHARE pass.

8.388. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=0, #remove=0, time=0.41 sec.]

8.389. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=5441, #solve=1, #remove=0, time=0.41 sec.]

8.390. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.391. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.392. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              13458
   Number of wire bits:          51522
   Number of public wires:        2303
   Number of public wire bits:   38015
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              16462
     $_ALDFF_PP_                   128
     $_DFF_P_                     5313
     $lut                        10992
     $mux                            1
     TDP_RAM18KX2                   28

8.393. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.394. Executing RS_DFFSR_CONV pass.

8.395. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              14482
   Number of wire bits:          52546
   Number of public wires:        3071
   Number of public wire bits:   38783
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17486
     $_ANDNOT_                     128
     $_AND_                        128
     $_DFF_P_                     5313
     $adff                         256
     $dff                          128
     $lut                        10992
     $mux                          129
     $not                          256
     $xor                          128
     TDP_RAM18KX2                   28

8.396. Executing TECHMAP pass (map to technology primitives).

8.396.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.396.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

8.396.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~17964 debug messages>

8.397. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~280034 debug messages>

8.398. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.399. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.400. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~459795 debug messages>
Removed a total of 153265 cells.

8.401. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=4.39 sec.]

8.402. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 40572 unused wires.
<suppressed ~1 debug messages>

8.403. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.
<suppressed ~7564 debug messages>

8.404. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
<suppressed ~3249 debug messages>
Removed a total of 1083 cells.

8.405. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.406. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.407. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.408. Executing OPT_SHARE pass.

8.409. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=3.93 sec.]

8.410. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 2 unused cells and 761 unused wires.
<suppressed ~3 debug messages>

8.411. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.412. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.413. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.414. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.415. Executing OPT_SHARE pass.

8.416. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=3.85 sec.]

8.417. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..

8.418. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 2

8.419. Executing TECHMAP pass (map to technology primitives).

8.419.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.419.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

8.420. Executing ABC pass (technology mapping using ABC).

8.420.1. Extracting gate netlist of module `\aes_128_DE0' to `<abc-temp-dir>/input.blif'..
Breaking loop using new signal $abcloop$2370307: \trojan1.COUNTER [1] -> $auto$simplemap.cc:339:simplemap_lut$2363365 [1]
                                                 \trojan1.COUNTER [1] -> $auto$simplemap.cc:339:simplemap_lut$2363322 [7]
                                                 \trojan1.COUNTER [1] -> $auto$simplemap.cc:339:simplemap_lut$2363322 [5]
Breaking loop using new signal $abcloop$2370308: \trojan1.COUNTER [0] -> $auto$simplemap.cc:339:simplemap_lut$2363365 [1]
                                                 \trojan1.COUNTER [0] -> $auto$simplemap.cc:339:simplemap_lut$2363322 [5]
                                                 \trojan1.COUNTER [0] -> $auto$simplemap.cc:339:simplemap_lut$2363305 [15]
Breaking loop using new signal $abcloop$2370309: \trojan1.COUNTER [2] -> $auto$simplemap.cc:339:simplemap_lut$2363355 [1]
                                                 \trojan1.COUNTER [2] -> $auto$simplemap.cc:339:simplemap_lut$2363331 [3]
                                                 \trojan1.COUNTER [2] -> $auto$simplemap.cc:339:simplemap_lut$2363331 [2]
Breaking loop using new signal $abcloop$2370310: \trojan1.COUNTER [3] -> $auto$simplemap.cc:339:simplemap_lut$2363336 [1]
Extracted 128963 gates and 134863 wires to a netlist network with 5898 inputs and 5108 outputs (dfl=0).

8.420.1.1. Executing ABC.
DE:   Version : 7.7
DE:   #PIs = 5898  #Luts = 11275  Max Lvl =   2  Avg Lvl =   1.52  [   2.90 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 110.30 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 125.93 sec. at Pass 2]{map}[6]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 148.67 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 155.96 sec. at Pass 4]{map}[16]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 148.40 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 104.68 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 103.84 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [ 103.24 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 5898  #Luts = 11266  Max Lvl =   2  Avg Lvl =   1.52  [  76.92 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time = 1080.97 sec.
[Time = 1085.66 sec.]

8.421. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

8.422. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.423. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \aes_128_DE0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.424. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \aes_128_DE0.
Performed a total of 0 changes.

8.425. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\aes_128_DE0'.
Removed a total of 0 cells.

8.426. Executing OPT_SHARE pass.

8.427. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.59 sec.]

8.428. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 52399 unused wires.
<suppressed ~257 debug messages>

8.429. Executing OPT_EXPR pass (perform const folding).
Optimizing module aes_128_DE0.

RUN-OPT ITERATIONS DONE : 1

8.430. Executing HIERARCHY pass (managing design hierarchy).

8.430.1. Analyzing design hierarchy..
Top module:  \aes_128_DE0

8.430.2. Analyzing design hierarchy..
Top module:  \aes_128_DE0
Removed 0 unused modules.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a1.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a1.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a1.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a1.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a10.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a10.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a10.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a10.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a2.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a2.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a3.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a3.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a3.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a3.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a4.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a4.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a4.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a4.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a5.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a5.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a5.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a5.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a6.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a6.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a6.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a6.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a7.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a7.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a7.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a7.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a8.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a8.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a8.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a8.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a9.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a9.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\a9.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\a9.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$78.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t0.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t1.\t1.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t1.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t1.\t2.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t2.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port aes_128_DE0.bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$78.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$74.0.0.ADDR_A1 from 15 bits to 14 bits.

8.431. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 1327 unused wires.
<suppressed ~1327 debug messages>

8.432. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
 ***************************
   Inserting Input Buffers
 ***************************
WARNING: port '\clk' has no associated I_BUF
WARNING: port '\key' has no associated I_BUF
WARNING: port '\rst' has no associated I_BUF
WARNING: port '\state' has no associated I_BUF
 ***************************
   Inserting Clock Buffers
 ***************************
INFO: inserting FCLK_BUF before '\trojan1.COUNTER[3]'
INFO: inserting CLK_BUF before '$ibuf_clk'
 *****************************
   Inserting Output Buffers
 *****************************
WARNING: OUTPUT port '\out' has no associated O_BUF
WARNING: OUTPUT port '\out1' has no associated O_BUF
WARNING: OUTPUT port '\out2' has no associated O_BUF
WARNING: OUTPUT port '\out3' has no associated O_BUF
WARNING: OUTPUT port '\out4' has no associated O_BUF
WARNING: OUTPUT port '\out5' has no associated O_BUF
WARNING: OUTPUT port '\out6' has no associated O_BUF
WARNING: OUTPUT port '\out7' has no associated O_BUF
WARNING: OUTPUT port '\out8' has no associated O_BUF
 *****************************
   Mapping Tri-state Buffers
 *****************************

8.433. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

8.434. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.435. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FCLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10.
Generating RTLIL representation for module `\FCLK_BUF'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-684.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-708.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.1-735.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.1-784.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.1-833.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.1-849.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.1-865.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.1-883.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:893.1-901.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:911.1-964.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.1-1003.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.1-1025.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.1-1038.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.1-1053.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.1-1082.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1102.1-1152.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1157.1-1191.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1196.1-1242.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.436. Executing TECHMAP pass (map to technology primitives).

8.436.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.436.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~148 debug messages>

8.437. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 426 unused wires.
<suppressed ~1 debug messages>

8.438. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              12670
   Number of wire bits:          22277
   Number of public wires:        1488
   Number of public wire bits:    8487
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17135
     $lut                        11266
     CLK_BUF                         1
     DFFRE                        5697
     FCLK_BUF                        1
     I_BUF                           6
     O_BUF                         136
     TDP_RAM18KX2                   28

8.439. Executing TECHMAP pass (map to technology primitives).

8.439.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/07_15_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.439.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15962 debug messages>

8.440. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \aes_128_DE0..
Removed 0 unused cells and 22532 unused wires.
<suppressed ~1 debug messages>

8.441. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              12670
   Number of wire bits:          22277
   Number of public wires:        1488
   Number of public wire bits:    8487
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17135
     CLK_BUF                         1
     DFFRE                        5697
     FCLK_BUF                        1
     I_BUF                           6
     LUT1                          128
     LUT2                         1412
     LUT3                          551
     LUT4                          320
     LUT5                           43
     LUT6                         8812
     O_BUF                         136
     TDP_RAM18KX2                   28


==========================
Post Design clean up ... 

Split to bits ... 

8.442. Executing SPLITNETS pass (splitting up multi-bit signals).

Split into bits ...     [0.30 sec.]
Building Sig2cells ...  [0.18 sec.]
Building Sig2sig ...    [0.02 sec.]
Backward clean up ...   [0.19 sec.]
Before cleanup :

8.443. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              22148
   Number of wire bits:          22277
   Number of public wires:        8358
   Number of public wire bits:    8487
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17135
     CLK_BUF                         1
     DFFRE                        5697
     FCLK_BUF                        1
     I_BUF                           6
     LUT1                          128
     LUT2                         1412
     LUT3                          551
     LUT4                          320
     LUT5                           43
     LUT6                         8812
     O_BUF                         136
     TDP_RAM18KX2                   28

 --------------------------
   Removed assigns : 2957
   Removed wires   : 4589
   Removed cells   : 0
 --------------------------
After cleanup :

8.444. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              19127
   Number of wire bits:          19256
   Number of public wires:        6290
   Number of public wire bits:    6419
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17135
     CLK_BUF                         1
     DFFRE                        5697
     FCLK_BUF                        1
     I_BUF                           6
     LUT1                          128
     LUT2                         1412
     LUT3                          551
     LUT4                          320
     LUT5                           43
     LUT6                         8812
     O_BUF                         136
     TDP_RAM18KX2                   28


Total time for 'obs_clean' ...   
 [1.01 sec.]

8.445. Executing SPLITNETS pass (splitting up multi-bit signals).

8.446. Executing HIERARCHY pass (managing design hierarchy).

8.446.1. Analyzing design hierarchy..
Top module:  \aes_128_DE0

8.446.2. Analyzing design hierarchy..
Top module:  \aes_128_DE0
Removed 0 unused modules.
Warning: Resizing cell port aes_128_DE0.$clkbuf$aes_128_DE0.trojan1.COUNTER.I from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.$clkbuf$aes_128_DE0.trojan1.COUNTER.O from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224561inv_wire_out_2369588.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224561mux_wire_b_2369587.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224561xor_wire_2368693.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224562inv_wire_out_2369582.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224562mux_wire_b_2369581.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224562xor_wire_2368694.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224563inv_wire_out_2369576.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224563mux_wire_b_2369575.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224563xor_wire_2368695.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224564inv_wire_out_2369570.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224564mux_wire_b_2369569.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224564xor_wire_2368696.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224565inv_wire_out_2369564.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224565mux_wire_b_2369563.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224565xor_wire_2368697.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224566inv_wire_out_2369558.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224566mux_wire_b_2369557.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224566xor_wire_2368698.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224567inv_wire_out_2369552.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224567mux_wire_b_2369551.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224567xor_wire_2368699.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224568inv_wire_out_2369546.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224568mux_wire_b_2369545.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224568xor_wire_2368700.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224569inv_wire_out_2369540.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224569mux_wire_b_2369539.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224569xor_wire_2368701.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224570inv_wire_out_2369534.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224570mux_wire_b_2369533.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224570xor_wire_2368702.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224571inv_wire_out_2369528.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224571mux_wire_b_2369527.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224571xor_wire_2368703.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224572inv_wire_out_2369522.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224572mux_wire_b_2369521.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224572xor_wire_2368704.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224573inv_wire_out_2369516.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224573mux_wire_b_2369515.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224573xor_wire_2368705.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224574inv_wire_out_2369510.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224574mux_wire_b_2369509.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224574xor_wire_2368706.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224575inv_wire_out_2369504.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224575mux_wire_b_2369503.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224575xor_wire_2368707.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224576inv_wire_out_2369498.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224576mux_wire_b_2369497.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224576xor_wire_2368708.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224577inv_wire_out_2369492.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224577mux_wire_b_2369491.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224577xor_wire_2368709.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224578inv_wire_out_2369486.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224578mux_wire_b_2369485.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224578xor_wire_2368710.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224579inv_wire_out_2369480.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224579mux_wire_b_2369479.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224579xor_wire_2368711.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224580inv_wire_out_2369474.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224580mux_wire_b_2369473.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224580xor_wire_2368712.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224581inv_wire_out_2369468.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224581mux_wire_b_2369467.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224581xor_wire_2368713.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224582inv_wire_out_2369462.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224582mux_wire_b_2369461.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224582xor_wire_2368714.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224583inv_wire_out_2369456.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224583mux_wire_b_2369455.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224583xor_wire_2368715.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224584inv_wire_out_2369450.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224584mux_wire_b_2369449.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224584xor_wire_2368716.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224585inv_wire_out_2369444.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224585mux_wire_b_2369443.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224585xor_wire_2368717.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224586inv_wire_out_2369438.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224586mux_wire_b_2369437.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224586xor_wire_2368718.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224587inv_wire_out_2369432.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224587mux_wire_b_2369431.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224587xor_wire_2368719.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224588inv_wire_out_2369426.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224588mux_wire_b_2369425.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224588xor_wire_2368720.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224589inv_wire_out_2369420.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224589mux_wire_b_2369419.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224589xor_wire_2368721.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224590inv_wire_out_2369414.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224590mux_wire_b_2369413.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224590xor_wire_2368722.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224591inv_wire_out_2369408.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224591mux_wire_b_2369407.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224591xor_wire_2368723.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224592inv_wire_out_2369402.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224592mux_wire_b_2369401.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224592xor_wire_2368724.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224593inv_wire_out_2369396.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224593mux_wire_b_2369395.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224593xor_wire_2368725.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224594inv_wire_out_2369390.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224594mux_wire_b_2369389.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224594xor_wire_2368726.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224595inv_wire_out_2369384.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224595mux_wire_b_2369383.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224595xor_wire_2368727.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224596inv_wire_out_2369378.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224596mux_wire_b_2369377.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224596xor_wire_2368728.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224597inv_wire_out_2369372.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224597mux_wire_b_2369371.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224597xor_wire_2368729.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224598inv_wire_out_2369366.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224598mux_wire_b_2369365.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224598xor_wire_2368730.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224599inv_wire_out_2369360.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224599mux_wire_b_2369359.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224599xor_wire_2368731.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224600inv_wire_out_2369354.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224600mux_wire_b_2369353.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224600xor_wire_2368732.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224601inv_wire_out_2369348.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224601mux_wire_b_2369347.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224601xor_wire_2368733.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224602inv_wire_out_2369342.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224602mux_wire_b_2369341.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224602xor_wire_2368734.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224603inv_wire_out_2369336.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224603mux_wire_b_2369335.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224603xor_wire_2368735.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224604inv_wire_out_2369330.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224604mux_wire_b_2369329.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224604xor_wire_2368736.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224605inv_wire_out_2369324.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224605mux_wire_b_2369323.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224605xor_wire_2368737.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224606inv_wire_out_2369318.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224606mux_wire_b_2369317.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224606xor_wire_2368738.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224607inv_wire_out_2369312.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224607mux_wire_b_2369311.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224607xor_wire_2368739.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224608inv_wire_out_2369306.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224608mux_wire_b_2369305.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224608xor_wire_2368740.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224609inv_wire_out_2369300.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224609mux_wire_b_2369299.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224609xor_wire_2368741.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224610inv_wire_out_2369294.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224610mux_wire_b_2369293.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224610xor_wire_2368742.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224611inv_wire_out_2369288.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224611mux_wire_b_2369287.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224611xor_wire_2368743.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224612inv_wire_out_2369282.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224612mux_wire_b_2369281.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224612xor_wire_2368744.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224613inv_wire_out_2369276.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224613mux_wire_b_2369275.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224613xor_wire_2368745.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224614inv_wire_out_2369270.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224614mux_wire_b_2369269.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224614xor_wire_2368746.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224615inv_wire_out_2369264.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224615mux_wire_b_2369263.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224615xor_wire_2368747.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224616inv_wire_out_2369258.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224616mux_wire_b_2369257.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224616xor_wire_2368748.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224617inv_wire_out_2369252.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224617mux_wire_b_2369251.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224617xor_wire_2368749.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224618inv_wire_out_2369246.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224618mux_wire_b_2369245.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224618xor_wire_2368750.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224619inv_wire_out_2369240.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224619mux_wire_b_2369239.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224619xor_wire_2368751.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224620inv_wire_out_2369234.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224620mux_wire_b_2369233.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224620xor_wire_2368752.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224621inv_wire_out_2369228.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224621mux_wire_b_2369227.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224621xor_wire_2368753.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224622inv_wire_out_2369222.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224622mux_wire_b_2369221.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224622xor_wire_2368754.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224623inv_wire_out_2369216.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224623mux_wire_b_2369215.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224623xor_wire_2368755.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224624inv_wire_out_2369210.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224624mux_wire_b_2369209.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224624xor_wire_2368756.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224625inv_wire_out_2369204.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224625mux_wire_b_2369203.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224625xor_wire_2368757.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224626inv_wire_out_2369198.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224626mux_wire_b_2369197.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224626xor_wire_2368758.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224627inv_wire_out_2369192.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224627mux_wire_b_2369191.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224627xor_wire_2368759.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224628inv_wire_out_2369186.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224628mux_wire_b_2369185.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224628xor_wire_2368760.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224629inv_wire_out_2369180.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224629mux_wire_b_2369179.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224629xor_wire_2368761.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224630inv_wire_out_2369174.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224630mux_wire_b_2369173.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224630xor_wire_2368762.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224631inv_wire_out_2369168.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224631mux_wire_b_2369167.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224631xor_wire_2368763.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224632inv_wire_out_2369162.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224632mux_wire_b_2369161.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224632xor_wire_2368764.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224633inv_wire_out_2369156.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224633mux_wire_b_2369155.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224633xor_wire_2368765.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224634inv_wire_out_2369150.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224634mux_wire_b_2369149.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224634xor_wire_2368766.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224635inv_wire_out_2369144.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224635mux_wire_b_2369143.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224635xor_wire_2368767.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224636inv_wire_out_2369138.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224636mux_wire_b_2369137.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224636xor_wire_2368768.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224637inv_wire_out_2369132.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224637mux_wire_b_2369131.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224637xor_wire_2368769.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224638inv_wire_out_2369126.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224638mux_wire_b_2369125.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224638xor_wire_2368770.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224639inv_wire_out_2369120.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224639mux_wire_b_2369119.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224639xor_wire_2368771.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224640inv_wire_out_2369114.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224640mux_wire_b_2369113.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224640xor_wire_2368772.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224641inv_wire_out_2369108.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224641mux_wire_b_2369107.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224641xor_wire_2368773.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224642inv_wire_out_2369102.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224642mux_wire_b_2369101.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224642xor_wire_2368774.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224643inv_wire_out_2369096.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224643mux_wire_b_2369095.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224643xor_wire_2368775.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224644inv_wire_out_2369090.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224644mux_wire_b_2369089.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224644xor_wire_2368776.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224645inv_wire_out_2369084.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224645mux_wire_b_2369083.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224645xor_wire_2368777.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224646inv_wire_out_2369078.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224646mux_wire_b_2369077.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224646xor_wire_2368778.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224647inv_wire_out_2369072.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224647mux_wire_b_2369071.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224647xor_wire_2368779.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224648inv_wire_out_2369066.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224648mux_wire_b_2369065.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224648xor_wire_2368780.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224649inv_wire_out_2369060.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224649mux_wire_b_2369059.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224649xor_wire_2368781.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224650inv_wire_out_2369054.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224650mux_wire_b_2369053.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224650xor_wire_2368782.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224651inv_wire_out_2369048.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224651mux_wire_b_2369047.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224651xor_wire_2368783.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224652inv_wire_out_2369042.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224652mux_wire_b_2369041.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224652xor_wire_2368784.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224653inv_wire_out_2369036.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224653mux_wire_b_2369035.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224653xor_wire_2368785.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224654inv_wire_out_2369030.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224654mux_wire_b_2369029.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224654xor_wire_2368786.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224655inv_wire_out_2369024.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224655mux_wire_b_2369023.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224655xor_wire_2368787.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224656inv_wire_out_2369018.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224656mux_wire_b_2369017.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224656xor_wire_2368788.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224657inv_wire_out_2369012.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224657mux_wire_b_2369011.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224657xor_wire_2368789.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224658inv_wire_out_2369006.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224658mux_wire_b_2369005.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224658xor_wire_2368790.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224659inv_wire_out_2369000.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224659mux_wire_b_2368999.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224659xor_wire_2368791.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224660inv_wire_out_2368994.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224660mux_wire_b_2368993.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224660xor_wire_2368792.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224661inv_wire_out_2368988.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224661mux_wire_b_2368987.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224661xor_wire_2368793.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224662inv_wire_out_2368982.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224662mux_wire_b_2368981.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224662xor_wire_2368794.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224663inv_wire_out_2368976.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224663mux_wire_b_2368975.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224663xor_wire_2368795.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224664inv_wire_out_2368970.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224664mux_wire_b_2368969.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224664xor_wire_2368796.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224665inv_wire_out_2368964.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224665mux_wire_b_2368963.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224665xor_wire_2368797.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224666inv_wire_out_2368958.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224666mux_wire_b_2368957.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224666xor_wire_2368798.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224667inv_wire_out_2368952.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224667mux_wire_b_2368951.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224667xor_wire_2368799.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224668inv_wire_out_2368946.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224668mux_wire_b_2368945.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224668xor_wire_2368800.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224669inv_wire_out_2368940.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224669mux_wire_b_2368939.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224669xor_wire_2368801.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224670inv_wire_out_2368934.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224670mux_wire_b_2368933.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224670xor_wire_2368802.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224671inv_wire_out_2368928.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224671mux_wire_b_2368927.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224671xor_wire_2368803.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224672inv_wire_out_2368922.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224672mux_wire_b_2368921.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224672xor_wire_2368804.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224673inv_wire_out_2368916.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224673mux_wire_b_2368915.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224673xor_wire_2368805.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224674inv_wire_out_2368910.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224674mux_wire_b_2368909.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224674xor_wire_2368806.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224675inv_wire_out_2368904.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224675mux_wire_b_2368903.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224675xor_wire_2368807.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224676inv_wire_out_2368898.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224676mux_wire_b_2368897.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224676xor_wire_2368808.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224677inv_wire_out_2368892.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224677mux_wire_b_2368891.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224677xor_wire_2368809.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224678inv_wire_out_2368886.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224678mux_wire_b_2368885.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224678xor_wire_2368810.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224679inv_wire_out_2368880.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224679mux_wire_b_2368879.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224679xor_wire_2368811.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224680inv_wire_out_2368874.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224680mux_wire_b_2368873.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224680xor_wire_2368812.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224681inv_wire_out_2368868.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224681mux_wire_b_2368867.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224681xor_wire_2368813.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224682inv_wire_out_2368862.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224682mux_wire_b_2368861.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224682xor_wire_2368814.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224683inv_wire_out_2368856.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224683mux_wire_b_2368855.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224683xor_wire_2368815.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224684inv_wire_out_2368850.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224684mux_wire_b_2368849.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224684xor_wire_2368816.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224685inv_wire_out_2368844.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224685mux_wire_b_2368843.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224685xor_wire_2368817.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224686inv_wire_out_2368838.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224686mux_wire_b_2368837.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224686xor_wire_2368818.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224687inv_wire_out_2368832.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224687mux_wire_b_2368831.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224687xor_wire_2368819.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224688inv_wire_out_2368826.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224688mux_wire_b_2368825.C from 128 bits to 1 bits.
Warning: Resizing cell port aes_128_DE0.aes_128_DE0:aes_128_DE0:trojan1.SECRETKey[0]_224688xor_wire_2368820.C from 128 bits to 1 bits.

Dumping port properties into 'netlist_info.json' file.


Inserting I_FAB/O_FAB cells ...


Inserting I_FAB/O_FAB cells done.

8.447. Printing statistics.

=== aes_128_DE0 ===

   Number of wires:              19127
   Number of wire bits:          19256
   Number of public wires:        6290
   Number of public wire bits:    6419
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              17135
     CLK_BUF                         1
     DFFRE                        5697
     FCLK_BUF                        1
     I_BUF                           6
     LUT1                          128
     LUT2                         1412
     LUT3                          551
     LUT4                          320
     LUT5                           43
     LUT6                         8812
     O_BUF                         136
     TDP_RAM18KX2                   28

   Number of LUTs:               11266
   Number of REGs:                5697
   Number of CARRY ADDERs:           0

# -------------------- 
# Core Synthesis done 
# -------------------- 

9. Executing Verilog backend.
Dumping module `\aes_128_DE0'.

9.1. Executing BLIF backend.

-- Running command `write_rtlil design.rtlil' --

9.2. Executing RTLIL backend.
Output filename: design.rtlil

9.3. Executing SPLITNETS pass (splitting up multi-bit signals).

9.4. Executing FLATTEN pass (flatten design).
Deleting now unused module interface_aes_128_DE0.
<suppressed ~1 debug messages>

9.5. Executing Verilog backend.
Dumping module `\aes_128_DE0'.

9.5.1. Executing BLIF backend.

9.5.2. Executing Verilog backend.
Dumping module `\aes_128_DE0'.

9.5.2.1. Executing BLIF backend.
