5 18 101 5 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (delay3.vcd) 2 -o (delay3.cdd) 2 -v (delay3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 delay3.v 9 28 1
2 1 1 14 110011 2 100c 0 0 1 1 b
2 2 27 14 90011 4 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 14 1c001e 1 21004 0 0 32 16 0 0
2 4 1 14 140014 0 1410 0 0 8 1 a
2 5 38 14 14001e 1 16 3 4
1 a 1 11 7000a 1 0 7 0 8 17 0 ff 0 0 0 0
1 b 2 12 7000a 1 0 0 0 1 17 0 1 0 1 0 0
4 2 14 9 1 5 0 2
4 5 14 20 6 2 2 2
3 1 main.$u0 "main.$u0" 0 delay3.v 0 26 1
