/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:22:57 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[1].in[1] (.names)                                                                                 0.890     2.126
rq_a[1].out[0] (.names)                                                                                0.197     2.323
out:rq_a[1].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 2
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[7].in[1] (.names)                                                                                 0.890     2.126
rq_a[7].out[0] (.names)                                                                                0.197     2.323
out:rq_a[7].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 3
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[2].in[1] (.names)                                                                                 0.890     2.126
rq_a[2].out[0] (.names)                                                                                0.197     2.323
out:rq_a[2].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 4
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[6].in[1] (.names)                                                                                 0.890     2.126
rq_a[6].out[0] (.names)                                                                                0.197     2.323
out:rq_a[6].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 5
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[3].in[1] (.names)                                                                                 0.890     2.126
rq_a[3].out[0] (.names)                                                                                0.197     2.323
out:rq_a[3].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 6
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[5].in[1] (.names)                                                                                 0.890     2.126
rq_a[5].out[0] (.names)                                                                                0.197     2.323
out:rq_a[5].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 7
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[4].in[1] (.names)                                                                                 0.890     2.126
rq_a[4].out[0] (.names)                                                                                0.197     2.323
out:rq_a[4].outpad[0] (.output)                                                                        0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.714


#Path 8
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[0].in[2] (.names)                                                                                 0.890     2.126
rq_a[0].out[0] (.names)                                                                                0.148     2.274
out:rq_a[0].outpad[0] (.output)                                                                        0.890     3.165
data arrival time                                                                                                3.165

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.165
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.665


#Path 9
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[4].in[1] (.names)                                                                                 0.890     2.074
rq_b[4].out[0] (.names)                                                                                0.197     2.271
out:rq_b[4].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 10
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[2].in[1] (.names)                                                                                 0.890     2.074
rq_b[2].out[0] (.names)                                                                                0.197     2.271
out:rq_b[2].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 11
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[5].in[1] (.names)                                                                                 0.890     2.074
rq_b[5].out[0] (.names)                                                                                0.197     2.271
out:rq_b[5].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 12
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[1].in[1] (.names)                                                                                 0.890     2.074
rq_b[1].out[0] (.names)                                                                                0.197     2.271
out:rq_b[1].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 13
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[6].in[1] (.names)                                                                                 0.890     2.074
rq_b[6].out[0] (.names)                                                                                0.197     2.271
out:rq_b[6].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 14
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[0].in[1] (.names)                                                                                 0.890     2.074
rq_b[0].out[0] (.names)                                                                                0.197     2.271
out:rq_b[0].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 15
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[7].in[1] (.names)                                                                                 0.890     2.074
rq_b[7].out[0] (.names)                                                                                0.197     2.271
out:rq_b[7].outpad[0] (.output)                                                                        0.890     3.161
data arrival time                                                                                                3.161

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.661


#Path 16
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[3].in[2] (.names)                                                                                 0.890     2.074
rq_b[3].out[0] (.names)                                                                                0.148     2.221
out:rq_b[3].outpad[0] (.output)                                                                        0.890     3.112
data arrival time                                                                                                3.112

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock uncertainty                                                                                      0.000     2.500
output external delay                                                                                 -1.000     1.500
data required time                                                                                               1.500
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               1.500
data arrival time                                                                                               -3.112
----------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                -1.612


#Path 17
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[7].in[1] (.names)                                                                                 0.890     2.126
rq_a[7].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[7].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 18
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[1].in[1] (.names)                                                                                 0.890     2.126
rq_a[1].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[1].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 19
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[6].in[1] (.names)                                                                                 0.890     2.126
rq_a[6].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[6].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 20
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[2].in[1] (.names)                                                                                 0.890     2.126
rq_a[2].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[2].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 21
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[5].in[1] (.names)                                                                                 0.890     2.126
rq_a[5].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[5].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 22
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[3].in[1] (.names)                                                                                 0.890     2.126
rq_a[3].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[3].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 23
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[4].in[1] (.names)                                                                                 0.890     2.126
rq_a[4].out[0] (.names)                                                                                0.197     2.323
$auto$memory_libmap.cc:2266:execute$12479[4].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                                3.214

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.214
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.145


#Path 24
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names)                                          0.890     1.890
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.231     3.160
data required time                                                                                             3.160
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.160
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.161


#Path 25
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names)                                          0.890     1.890
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.228     3.163
data required time                                                                                             3.163
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.163
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.164


#Path 26
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names)                                          0.890     1.890
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.199     3.192
data required time                                                                                             3.192
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.192
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.193


#Path 27
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock0.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[0].in[2] (.names)                                                                                 0.890     2.126
rq_a[0].out[0] (.names)                                                                                0.148     2.274
$auto$memory_libmap.cc:2266:execute$12479[0].D[0] (dffre)                                              0.890     3.165
data arrival time                                                                                                3.165

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.165
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.194


#Path 28
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[2].in[1] (.names)                                                                                 0.890     2.074
rq_b[2].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[2].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 29
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[4].in[1] (.names)                                                                                 0.890     2.074
rq_b[4].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[4].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 30
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[1].in[1] (.names)                                                                                 0.890     2.074
rq_b[1].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[1].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 31
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[5].in[1] (.names)                                                                                 0.890     2.074
rq_b[5].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[5].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 32
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[0].in[1] (.names)                                                                                 0.890     2.074
rq_b[0].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[0].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 33
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[6].in[1] (.names)                                                                                 0.890     2.074
rq_b[6].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[6].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 34
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[7].in[1] (.names)                                                                                 0.890     2.074
rq_b[7].out[0] (.names)                                                                                0.197     2.271
$auto$memory_libmap.cc:2266:execute$12472[7].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                                3.161

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.161
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.198


#Path 35
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names)                                          0.890     1.890
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.159     3.232
data required time                                                                                             3.232
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.232
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.233


#Path 36
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
clock1.inpad[0] (.input)                                                                               0.000     0.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[3].in[2] (.names)                                                                                 0.890     2.074
rq_b[3].out[0] (.names)                                                                                0.148     2.221
$auto$memory_libmap.cc:2266:execute$12472[3].D[0] (dffre)                                              0.890     3.112
data arrival time                                                                                                3.112

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.032     3.359
data required time                                                                                               3.359
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.359
data arrival time                                                                                               -3.112
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      0.247


#Path 37
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names)                                               0.890     1.890
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                                              0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.140     3.250
data required time                                                                                             3.250
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.250
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.251


#Path 38
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_a.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names)                                               0.890     1.890
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                                              0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.121     3.270
data required time                                                                                             3.270
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.270
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.271


#Path 39
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_b.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[0] (.names)                                          0.890     1.890
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names)                                         0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K)                        0.890     2.999
data arrival time                                                                                              2.999

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.112     3.279
data required time                                                                                             3.279
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.279
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.280


#Path 40
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
wce_a.inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[0] (.names)                                          0.890     1.890
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names)                                         0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K)                        0.890     2.999
data arrival time                                                                                              2.999

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.111     3.280
data required time                                                                                             3.280
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.280
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.281


#Path 41
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names)                                               0.890     1.890
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                                              0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.085     3.305
data required time                                                                                             3.305
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.305
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.306


#Path 42
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
input external delay                                                                                 1.000     1.000
rce_b.inpad[0] (.input)                                                                              0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names)                                               0.890     1.890
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                                              0.218     2.109
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                              2.999

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.081     3.309
data required time                                                                                             3.309
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.309
data arrival time                                                                                             -2.999
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.310


#Path 43
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 44
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          1.000     1.000
rce_b.inpad[0] (.input)                                                       0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names)                        0.890     1.890
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre)                        0.890     2.999
data arrival time                                                                       2.999

clock clock1 (rise edge)                                                      2.500     2.500
clock source latency                                                          0.000     2.500
clock1.inpad[0] (.input)                                                      0.000     2.500
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre)                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -2.999
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.360


#Path 45
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 46
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 47
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          1.000     1.000
rce_a.inpad[0] (.input)                                                       0.000     1.000
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names)                        0.890     1.890
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre)                        0.890     2.999
data arrival time                                                                       2.999

clock clock0 (rise edge)                                                      2.500     2.500
clock source latency                                                          0.000     2.500
clock0.inpad[0] (.input)                                                      0.000     2.500
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre)                        0.890     3.390
clock uncertainty                                                             0.000     3.390
cell setup time                                                              -0.032     3.359
data required time                                                                      3.359
---------------------------------------------------------------------------------------------
data required time                                                                      3.359
data arrival time                                                                      -2.999
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.360


#Path 48
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 49
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 50
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 51
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 52
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 53
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 54
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 55
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 56
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 57
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 58
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 59
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock0 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 60
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                   0.000     0.000
clock source latency                                                                                                                                                                                                                                       0.000     0.000
input external delay                                                                                                                                                                                                                                       1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                                    0.000     1.000
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names)                        0.890     1.890
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre)                                                                                                                                                                                                  0.890     2.999
data arrival time                                                                                                                                                                                                                                                    2.999

clock clock1 (rise edge)                                                                                                                                                                                                                                   2.500     2.500
clock source latency                                                                                                                                                                                                                                       0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                                   0.000     2.500
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre)                                                                                                                                                                                                  0.890     3.390
clock uncertainty                                                                                                                                                                                                                                          0.000     3.390
cell setup time                                                                                                                                                                                                                                           -0.032     3.359
data required time                                                                                                                                                                                                                                                   3.359
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                   3.359
data arrival time                                                                                                                                                                                                                                                   -2.999
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                          0.360


#Path 61
Startpoint: wd_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[7].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 62
Startpoint: wd_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[6].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 63
Startpoint: wd_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[5].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 64
Startpoint: wd_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[4].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 65
Startpoint: wd_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[3].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 66
Startpoint: wd_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[2].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 67
Startpoint: wd_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[1].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 68
Startpoint: wd_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
wd_a[0].inpad[0] (.input)                                                                              0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.241     3.150
data required time                                                                                               3.150
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.150
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.259


#Path 69
Startpoint: addr_b[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 70
Startpoint: addr_b[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 71
Startpoint: addr_b[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 72
Startpoint: addr_b[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 73
Startpoint: addr_b[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 74
Startpoint: addr_b[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 75
Startpoint: addr_b[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_b[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.212     3.179
data required time                                                                                              3.179
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.179
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.288


#Path 76
Startpoint: addr_b[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.212     3.179
data required time                                                                                               3.179
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.179
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.288


#Path 77
Startpoint: addr_b[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.212     3.179
data required time                                                                                               3.179
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.179
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.288


#Path 78
Startpoint: addr_b[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.212     3.179
data required time                                                                                               3.179
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.179
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.288


#Path 79
Startpoint: addr_b[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.212     3.179
data required time                                                                                               3.179
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.179
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.288


#Path 80
Startpoint: addr_b[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_b[11].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock1 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock1.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.212     3.179
data required time                                                                                               3.179
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.179
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.288


#Path 81
Startpoint: addr_a[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.134     3.257
data required time                                                                                               3.257
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.257
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.366


#Path 82
Startpoint: addr_a[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.134     3.257
data required time                                                                                               3.257
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.257
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.366


#Path 83
Startpoint: addr_a[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[11] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.134     3.257
data required time                                                                                               3.257
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.257
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.366


#Path 84
Startpoint: addr_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.134     3.257
data required time                                                                                               3.257
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.257
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.366


#Path 85
Startpoint: addr_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 86
Startpoint: addr_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 87
Startpoint: addr_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 88
Startpoint: addr_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 89
Startpoint: addr_a[2].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[2].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 90
Startpoint: addr_a[1].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[1].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 91
Startpoint: addr_a[0].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[0].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.134     3.257
data required time                                                                                              3.257
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.257
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.366


#Path 92
Startpoint: addr_a[9].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[9].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.130     3.260
data required time                                                                                               3.260
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.260
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.370


#Path 93
Startpoint: addr_a[11].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[11].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.130     3.260
data required time                                                                                               3.260
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.260
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.370


#Path 94
Startpoint: addr_a[10].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[10].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[13] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.130     3.260
data required time                                                                                               3.260
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.260
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.370


#Path 95
Startpoint: addr_a[8].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[8].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[11] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.130     3.260
data required time                                                                                               3.260
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.260
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.370


#Path 96
Startpoint: addr_a[7].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                   Incr      Path
----------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                               0.000     0.000
clock source latency                                                                                   0.000     0.000
input external delay                                                                                   1.000     1.000
addr_a[7].inpad[0] (.input)                                                                            0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                                1.890

clock clock0 (rise edge)                                                                               2.500     2.500
clock source latency                                                                                   0.000     2.500
clock0.inpad[0] (.input)                                                                               0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                         0.890     3.390
clock uncertainty                                                                                      0.000     3.390
cell setup time                                                                                       -0.130     3.260
data required time                                                                                               3.260
----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               3.260
data arrival time                                                                                               -1.890
----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                      1.370


#Path 97
Startpoint: addr_a[6].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[6].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.130     3.260
data required time                                                                                              3.260
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.260
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.370


#Path 98
Startpoint: addr_a[5].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[5].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.130     3.260
data required time                                                                                              3.260
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.260
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.370


#Path 99
Startpoint: addr_a[4].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[4].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.130     3.260
data required time                                                                                              3.260
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.260
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.370


#Path 100
Startpoint: addr_a[3].inpad[0] (.input clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
input external delay                                                                                  1.000     1.000
addr_a[3].inpad[0] (.input)                                                                           0.000     1.000
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K)                       0.890     1.890
data arrival time                                                                                               1.890

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K)                        0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.130     3.260
data required time                                                                                              3.260
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.260
data arrival time                                                                                              -1.890
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.370


#End of timing report
