// Seed: 3136813516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wor id_12;
  inout wire id_11;
  inout wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = 1'b0;
  wire id_17;
  wire id_18;
  assign id_9[-1'b0] = 1;
  wire id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd0
) (
    inout  supply0 _id_0,
    output supply1 id_1
);
  parameter id_3 = -1'b0;
  logic [id_0 : id_0] id_4;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  wire id_5;
  wire id_6;
  bufif0 primCall (id_1, id_4, id_3);
endmodule
