Timing Analyzer report for readFSM
Thu Dec 02 11:17:29 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'machine'
 13. Slow 1200mV 85C Model Setup: 'lab11step3:inst9|clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Setup: 'lab11step3:inst9|inst2'
 15. Slow 1200mV 85C Model Hold: 'machine'
 16. Slow 1200mV 85C Model Hold: 'lab11step3:inst9|clock_divider_1024:inst|inst10'
 17. Slow 1200mV 85C Model Hold: 'lab11step3:inst9|inst2'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'machine'
 26. Slow 1200mV 0C Model Setup: 'lab11step3:inst9|clock_divider_1024:inst|inst10'
 27. Slow 1200mV 0C Model Setup: 'lab11step3:inst9|inst2'
 28. Slow 1200mV 0C Model Hold: 'machine'
 29. Slow 1200mV 0C Model Hold: 'lab11step3:inst9|clock_divider_1024:inst|inst10'
 30. Slow 1200mV 0C Model Hold: 'lab11step3:inst9|inst2'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'lab11step3:inst9|clock_divider_1024:inst|inst10'
 38. Fast 1200mV 0C Model Setup: 'machine'
 39. Fast 1200mV 0C Model Setup: 'lab11step3:inst9|inst2'
 40. Fast 1200mV 0C Model Hold: 'machine'
 41. Fast 1200mV 0C Model Hold: 'lab11step3:inst9|clock_divider_1024:inst|inst10'
 42. Fast 1200mV 0C Model Hold: 'lab11step3:inst9|inst2'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; readFSM                                                 ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; Clock Name                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                              ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst9|clock_divider_1024:inst1|inst10 } ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst9|clock_divider_1024:inst|inst10 }  ;
; lab11step3:inst9|inst2                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst9|inst2 }                           ;
; machine                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { machine }                                          ;
+--------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 301.02 MHz  ; 250.0 MHz       ; machine                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 303.67 MHz  ; 303.67 MHz      ; lab11step3:inst9|clock_divider_1024:inst|inst10 ;                                                               ;
; 1102.54 MHz ; 437.64 MHz      ; lab11step3:inst9|inst2                          ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; machine                                         ; -2.322 ; -7.264        ;
; lab11step3:inst9|clock_divider_1024:inst|inst10 ; -2.293 ; -6.654        ;
; lab11step3:inst9|inst2                          ; 0.093  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; machine                                         ; 0.401 ; 0.000         ;
; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.402 ; 0.000         ;
; lab11step3:inst9|inst2                          ; 0.402 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; machine                                          ; -3.000 ; -15.850       ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; lab11step3:inst9|inst2                           ; -1.285 ; -2.570        ;
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'machine'                                                                                                                                                                              ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.322 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 3.238      ;
; -2.311 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 3.227      ;
; -2.182 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 3.098      ;
; -2.044 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 2.960      ;
; -1.927 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 2.843      ;
; -1.910 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 2.826      ;
; -1.808 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 2.724      ;
; -1.548 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 2.464      ;
; -1.482 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 0.500        ; 2.988      ; 5.190      ;
; -1.374 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.082     ; 2.290      ;
; -1.021 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 1.000        ; 2.988      ; 5.229      ;
; -0.943 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.859      ;
; -0.942 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.858      ;
; -0.932 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.848      ;
; -0.931 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.847      ;
; -0.803 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.719      ;
; -0.802 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.718      ;
; -0.665 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.581      ;
; -0.664 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.580      ;
; -0.586 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.502      ;
; -0.570 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.486      ;
; -0.570 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.486      ;
; -0.569 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.485      ;
; -0.559 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.475      ;
; -0.559 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.475      ;
; -0.558 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.474      ;
; -0.548 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.464      ;
; -0.547 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.463      ;
; -0.531 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.447      ;
; -0.530 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.446      ;
; -0.430 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.346      ;
; -0.430 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.346      ;
; -0.429 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.345      ;
; -0.429 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.345      ;
; -0.428 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.344      ;
; -0.409 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.325      ;
; -0.353 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.269      ;
; -0.326 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.242      ;
; -0.292 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.208      ;
; -0.292 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.208      ;
; -0.291 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.207      ;
; -0.187 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.103      ;
; -0.187 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.103      ;
; -0.173 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.089      ;
; -0.168 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 1.084      ;
; -0.058 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.974      ;
; -0.058 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.974      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.082     ; 0.765      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                             ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.293 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.210      ;
; -2.283 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.200      ;
; -2.153 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.070      ;
; -2.015 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.932      ;
; -1.913 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.830      ;
; -1.876 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.793      ;
; -1.782 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.699      ;
; -1.523 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.440      ;
; -1.365 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.282      ;
; -1.103 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 2.871      ; 4.714      ;
; -0.942 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.859      ;
; -0.938 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.855      ;
; -0.932 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.849      ;
; -0.928 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.845      ;
; -0.802 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.719      ;
; -0.798 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.715      ;
; -0.664 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.581      ;
; -0.660 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.577      ;
; -0.593 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 2.871      ; 4.704      ;
; -0.568 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.567 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.562 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.479      ;
; -0.558 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.475      ;
; -0.558 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.475      ;
; -0.558 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.475      ;
; -0.557 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.474      ;
; -0.525 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.442      ;
; -0.521 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.438      ;
; -0.431 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.348      ;
; -0.428 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.345      ;
; -0.428 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.345      ;
; -0.427 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.427 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.352 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.269      ;
; -0.350 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.267      ;
; -0.319 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.236      ;
; -0.298 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.215      ;
; -0.298 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.215      ;
; -0.290 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.207      ;
; -0.290 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.207      ;
; -0.289 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.206      ;
; -0.182 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.099      ;
; -0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.098      ;
; -0.175 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.092      ;
; -0.170 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.087      ;
; -0.076 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.993      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst9|inst2'                                                                          ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; 0.093 ; dff2:inst2|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.081     ; 0.824      ;
; 0.152 ; dff2:inst2|3 ; dff2:inst2|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152 ; dff2:inst1|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.081     ; 0.765      ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'machine'                                                                                                                                                                              ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.674      ;
; 0.609 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.877      ;
; 0.609 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.877      ;
; 0.642 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.910      ;
; 0.645 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.913      ;
; 0.654 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 0.922      ;
; 0.809 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.077      ;
; 0.809 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.077      ;
; 0.809 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.077      ;
; 0.828 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.096      ;
; 0.837 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.105      ;
; 0.837 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.105      ;
; 0.908 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.176      ;
; 0.909 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.177      ;
; 0.911 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.179      ;
; 0.911 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.179      ;
; 0.911 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.179      ;
; 0.985 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.253      ;
; 0.986 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.254      ;
; 1.006 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.274      ;
; 1.007 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.275      ;
; 1.018 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.286      ;
; 1.018 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.286      ;
; 1.018 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.286      ;
; 1.021 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.289      ;
; 1.021 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.289      ;
; 1.021 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.289      ;
; 1.096 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.364      ;
; 1.168 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.436      ;
; 1.169 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.437      ;
; 1.270 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.538      ;
; 1.271 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.539      ;
; 1.365 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 0.000        ; 3.102      ; 4.915      ;
; 1.377 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.645      ;
; 1.378 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.646      ;
; 1.380 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.648      ;
; 1.381 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.082      ; 1.649      ;
; 1.793 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.061      ;
; 1.812 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; -0.500       ; 3.102      ; 4.862      ;
; 1.943 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.211      ;
; 2.159 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.427      ;
; 2.236 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.504      ;
; 2.257 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.525      ;
; 2.419 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.687      ;
; 2.521 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.789      ;
; 2.628 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.896      ;
; 2.631 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.082      ; 2.899      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.624 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.891      ;
; 0.645 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.915      ;
; 0.650 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.917      ;
; 0.651 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.918      ;
; 0.810 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.810 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.810 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.823 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.090      ;
; 0.840 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.107      ;
; 0.842 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.109      ;
; 0.868 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.135      ;
; 0.869 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.136      ;
; 0.910 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.177      ;
; 0.911 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.911 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.911 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.913 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.180      ;
; 0.924 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 3.010      ; 4.362      ;
; 0.991 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.258      ;
; 0.994 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.261      ;
; 1.003 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.270      ;
; 1.006 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.273      ;
; 1.018 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.285      ;
; 1.018 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.285      ;
; 1.018 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.285      ;
; 1.022 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.022 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.022 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.167 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.434      ;
; 1.170 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.437      ;
; 1.268 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.535      ;
; 1.271 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.538      ;
; 1.375 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.642      ;
; 1.378 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.645      ;
; 1.379 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.646      ;
; 1.380 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 3.010      ; 4.318      ;
; 1.382 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.649      ;
; 1.726 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.993      ;
; 1.875 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.142      ;
; 2.093 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.360      ;
; 2.174 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.441      ;
; 2.186 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.453      ;
; 2.350 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.617      ;
; 2.451 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.718      ;
; 2.558 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.825      ;
; 2.562 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.829      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst9|inst2'                                                                           ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; 0.402 ; dff2:inst1|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; dff2:inst2|3 ; dff2:inst2|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.081      ; 0.669      ;
; 0.444 ; dff2:inst2|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.081      ; 0.711      ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 327.76 MHz  ; 250.0 MHz       ; machine                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 332.12 MHz  ; 332.12 MHz      ; lab11step3:inst9|clock_divider_1024:inst|inst10 ;                                                               ;
; 1218.03 MHz ; 437.64 MHz      ; lab11step3:inst9|inst2                          ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; machine                                         ; -2.051 ; -5.719        ;
; lab11step3:inst9|clock_divider_1024:inst|inst10 ; -2.011 ; -5.163        ;
; lab11step3:inst9|inst2                          ; 0.179  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; machine                                         ; 0.352 ; 0.000         ;
; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.353 ; 0.000         ;
; lab11step3:inst9|inst2                          ; 0.354 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; machine                                          ; -3.000 ; -15.850       ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; lab11step3:inst9|inst2                           ; -1.285 ; -2.570        ;
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -1.285 ; -1.285        ;
+--------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'machine'                                                                                                                                                                               ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -2.051 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.976      ;
; -2.041 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.966      ;
; -1.932 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.857      ;
; -1.805 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.730      ;
; -1.694 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.619      ;
; -1.681 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.606      ;
; -1.596 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.521      ;
; -1.356 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.281      ;
; -1.314 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 0.500        ; 2.717      ; 4.733      ;
; -1.208 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.074     ; 2.133      ;
; -0.965 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 1.000        ; 2.717      ; 4.884      ;
; -0.750 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.675      ;
; -0.749 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.674      ;
; -0.740 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.665      ;
; -0.739 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.664      ;
; -0.631 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.556      ;
; -0.630 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.555      ;
; -0.504 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.429      ;
; -0.503 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.428      ;
; -0.454 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.379      ;
; -0.414 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.339      ;
; -0.414 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.339      ;
; -0.414 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.339      ;
; -0.404 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.329      ;
; -0.404 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.329      ;
; -0.404 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.329      ;
; -0.393 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.318      ;
; -0.392 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.317      ;
; -0.380 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.305      ;
; -0.379 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.304      ;
; -0.295 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.220      ;
; -0.295 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.220      ;
; -0.295 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.220      ;
; -0.295 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.220      ;
; -0.294 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.219      ;
; -0.259 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.184      ;
; -0.214 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.139      ;
; -0.190 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.115      ;
; -0.168 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.093      ;
; -0.168 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.093      ;
; -0.168 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 1.093      ;
; -0.069 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.994      ;
; -0.069 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.994      ;
; -0.057 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.982      ;
; -0.053 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.978      ;
; 0.046  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.879      ;
; 0.046  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.879      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.074     ; 0.683      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -2.011 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.937      ;
; -2.002 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.928      ;
; -1.892 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.818      ;
; -1.765 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.691      ;
; -1.671 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.597      ;
; -1.636 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.562      ;
; -1.558 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.484      ;
; -1.319 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.245      ;
; -1.172 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 2.098      ;
; -0.931 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 2.587      ; 4.240      ;
; -0.749 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.675      ;
; -0.745 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.671      ;
; -0.740 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.666      ;
; -0.736 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.662      ;
; -0.630 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.556      ;
; -0.626 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.552      ;
; -0.573 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 2.587      ; 4.382      ;
; -0.503 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.429      ;
; -0.499 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.425      ;
; -0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.338      ;
; -0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.338      ;
; -0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.338      ;
; -0.409 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.335      ;
; -0.405 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.331      ;
; -0.403 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.329      ;
; -0.403 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.329      ;
; -0.403 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.329      ;
; -0.374 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.300      ;
; -0.370 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.296      ;
; -0.296 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.222      ;
; -0.293 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.219      ;
; -0.293 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.219      ;
; -0.293 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.219      ;
; -0.292 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.218      ;
; -0.212 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.138      ;
; -0.210 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.136      ;
; -0.193 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.119      ;
; -0.193 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.119      ;
; -0.185 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.111      ;
; -0.166 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.092      ;
; -0.166 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.092      ;
; -0.166 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 1.092      ;
; -0.067 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.993      ;
; -0.066 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.992      ;
; -0.059 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.985      ;
; -0.054 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.980      ;
; 0.033  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.893      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst9|inst2'                                                                           ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; 0.179 ; dff2:inst2|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.072     ; 0.748      ;
; 0.244 ; dff2:inst2|3 ; dff2:inst2|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244 ; dff2:inst1|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.072     ; 0.683      ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'machine'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.597      ;
; 0.363 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.608      ;
; 0.565 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.810      ;
; 0.565 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.810      ;
; 0.586 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.831      ;
; 0.589 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.834      ;
; 0.597 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.842      ;
; 0.597 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.842      ;
; 0.739 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.984      ;
; 0.739 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.984      ;
; 0.739 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 0.984      ;
; 0.768 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.013      ;
; 0.777 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.022      ;
; 0.777 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.022      ;
; 0.828 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.073      ;
; 0.828 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.073      ;
; 0.830 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.075      ;
; 0.830 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.075      ;
; 0.830 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.075      ;
; 0.895 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.140      ;
; 0.895 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.140      ;
; 0.914 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.159      ;
; 0.914 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.159      ;
; 0.925 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.170      ;
; 0.925 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.170      ;
; 0.925 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.170      ;
; 0.929 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.174      ;
; 0.929 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.174      ;
; 0.929 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.174      ;
; 1.023 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.268      ;
; 1.071 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.316      ;
; 1.071 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.316      ;
; 1.162 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.407      ;
; 1.162 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.407      ;
; 1.257 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.502      ;
; 1.257 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.502      ;
; 1.261 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.506      ;
; 1.261 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.506      ;
; 1.282 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 0.000        ; 2.819      ; 4.515      ;
; 1.603 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.848      ;
; 1.625 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; -0.500       ; 2.819      ; 4.358      ;
; 1.740 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 1.985      ;
; 1.941 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.186      ;
; 2.008 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.253      ;
; 2.027 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.272      ;
; 2.184 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.429      ;
; 2.275 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.520      ;
; 2.370 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.615      ;
; 2.374 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.074      ; 2.619      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.574 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.818      ;
; 0.590 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.834      ;
; 0.593 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.837      ;
; 0.595 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.839      ;
; 0.595 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.839      ;
; 0.740 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.984      ;
; 0.740 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.984      ;
; 0.740 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 0.984      ;
; 0.763 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.007      ;
; 0.776 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.020      ;
; 0.777 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.021      ;
; 0.777 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.021      ;
; 0.778 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.022      ;
; 0.829 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.073      ;
; 0.830 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.074      ;
; 0.830 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.074      ;
; 0.830 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.074      ;
; 0.832 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.076      ;
; 0.897 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 2.712      ; 4.003      ;
; 0.902 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.146      ;
; 0.905 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.149      ;
; 0.913 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.157      ;
; 0.916 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.160      ;
; 0.925 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.169      ;
; 0.925 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.169      ;
; 0.925 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.169      ;
; 0.930 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.174      ;
; 0.930 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.174      ;
; 0.930 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.174      ;
; 1.071 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.315      ;
; 1.074 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.318      ;
; 1.161 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.405      ;
; 1.164 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.408      ;
; 1.249 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 2.712      ; 3.855      ;
; 1.256 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.500      ;
; 1.259 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.503      ;
; 1.261 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.505      ;
; 1.264 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.508      ;
; 1.540 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.784      ;
; 1.677 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 1.921      ;
; 1.878 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.122      ;
; 1.951 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.195      ;
; 1.962 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.206      ;
; 2.120 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.364      ;
; 2.210 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.454      ;
; 2.305 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.549      ;
; 2.310 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.073      ; 2.554      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst9|inst2'                                                                            ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; 0.354 ; dff2:inst1|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; dff2:inst2|3 ; dff2:inst2|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.403 ; dff2:inst2|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.072      ; 0.646      ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; lab11step3:inst9|clock_divider_1024:inst|inst10 ; -0.628 ; -0.628        ;
; machine                                         ; -0.614 ; -0.614        ;
; lab11step3:inst9|inst2                          ; 0.557  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; machine                                         ; 0.180 ; 0.000         ;
; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.181 ; 0.000         ;
; lab11step3:inst9|inst2                          ; 0.181 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; machine                                          ; -3.000 ; -13.600       ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; lab11step3:inst9|inst2                           ; -1.000 ; -2.000        ;
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -1.000 ; -1.000        ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.628 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.573      ;
; -0.624 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.569      ;
; -0.551 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.496      ;
; -0.489 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.434      ;
; -0.445 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.390      ;
; -0.427 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.372      ;
; -0.372 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.317      ;
; -0.367 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.500        ; 1.503      ; 2.472      ;
; -0.233 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.178      ;
; -0.182 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.127      ;
; 0.049  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.896      ;
; 0.053  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.892      ;
; 0.054  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.891      ;
; 0.058  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.887      ;
; 0.126  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.819      ;
; 0.131  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.814      ;
; 0.188  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.757      ;
; 0.193  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.752      ;
; 0.231  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.231  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.232  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.713      ;
; 0.232  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.713      ;
; 0.235  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.235  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.236  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.237  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.250  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.695      ;
; 0.255  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.690      ;
; 0.305  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.640      ;
; 0.308  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.637      ;
; 0.308  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.637      ;
; 0.309  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.636      ;
; 0.310  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.330  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.615      ;
; 0.332  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.613      ;
; 0.339  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; 1.503      ; 2.266      ;
; 0.348  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.597      ;
; 0.349  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.596      ;
; 0.349  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.596      ;
; 0.370  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.575      ;
; 0.370  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.575      ;
; 0.371  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.574      ;
; 0.420  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.525      ;
; 0.420  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.525      ;
; 0.423  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.522      ;
; 0.427  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.518      ;
; 0.468  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'machine'                                                                                                                                                                               ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; -0.614 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.558      ;
; -0.612 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.556      ;
; -0.586 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 0.500        ; 1.601      ; 2.769      ;
; -0.539 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.483      ;
; -0.478 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.422      ;
; -0.424 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.368      ;
; -0.413 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.357      ;
; -0.356 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.300      ;
; -0.215 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.159      ;
; -0.166 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 1.000        ; -0.043     ; 1.110      ;
; 0.050  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.894      ;
; 0.051  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.893      ;
; 0.052  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.892      ;
; 0.053  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.891      ;
; 0.125  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.819      ;
; 0.126  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.818      ;
; 0.175  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 1.000        ; 1.601      ; 2.508      ;
; 0.186  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.758      ;
; 0.187  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.757      ;
; 0.208  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.736      ;
; 0.232  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.712      ;
; 0.232  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.712      ;
; 0.233  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.711      ;
; 0.234  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.710      ;
; 0.234  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.710      ;
; 0.235  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.709      ;
; 0.240  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.704      ;
; 0.241  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.703      ;
; 0.251  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.693      ;
; 0.252  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.692      ;
; 0.299  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.645      ;
; 0.307  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.637      ;
; 0.307  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.637      ;
; 0.308  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.636      ;
; 0.308  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.636      ;
; 0.309  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.635      ;
; 0.329  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.615      ;
; 0.345  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.599      ;
; 0.368  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.576      ;
; 0.368  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.576      ;
; 0.369  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.575      ;
; 0.418  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.526      ;
; 0.418  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.526      ;
; 0.426  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.518      ;
; 0.427  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.517      ;
; 0.477  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.467      ;
; 0.477  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.467      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 1.000        ; -0.043     ; 0.359      ;
+--------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst9|inst2'                                                                           ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; 0.557 ; dff2:inst2|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.042     ; 0.388      ;
; 0.586 ; dff2:inst2|3 ; dff2:inst2|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; dff2:inst1|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 1.000        ; -0.042     ; 0.359      ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'machine'                                                                                                                                                                               ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.314      ;
; 0.268 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.395      ;
; 0.268 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.395      ;
; 0.291 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.418      ;
; 0.293 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.420      ;
; 0.298 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.426      ;
; 0.363 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.490      ;
; 0.364 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.491      ;
; 0.364 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.491      ;
; 0.368 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.495      ;
; 0.376 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.503      ;
; 0.377 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.504      ;
; 0.410 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.537      ;
; 0.411 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.538      ;
; 0.411 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.538      ;
; 0.412 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.539      ;
; 0.412 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.539      ;
; 0.438 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; 0.000        ; 1.664      ; 2.321      ;
; 0.446 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.574      ;
; 0.458 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.585      ;
; 0.459 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.586      ;
; 0.463 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.590      ;
; 0.464 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.591      ;
; 0.464 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.591      ;
; 0.465 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.592      ;
; 0.466 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.593      ;
; 0.466 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.593      ;
; 0.487 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.614      ;
; 0.522 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.649      ;
; 0.523 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.650      ;
; 0.570 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.697      ;
; 0.571 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.698      ;
; 0.622 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.749      ;
; 0.623 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.750      ;
; 0.624 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.751      ;
; 0.625 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.752      ;
; 0.829 ; lab11step3:inst9|clock_divider_1024:inst|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 0.956      ;
; 0.883 ; lab11step3:inst9|clock_divider_1024:inst|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.010      ;
; 0.994 ; lab11step3:inst9|clock_divider_1024:inst|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.121      ;
; 1.030 ; lab11step3:inst9|clock_divider_1024:inst|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.157      ;
; 1.042 ; lab11step3:inst9|clock_divider_1024:inst|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.169      ;
; 1.106 ; lab11step3:inst9|clock_divider_1024:inst|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.233      ;
; 1.154 ; lab11step3:inst9|clock_divider_1024:inst|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.281      ;
; 1.192 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine     ; -0.500       ; 1.664      ; 2.575      ;
; 1.206 ; lab11step3:inst9|clock_divider_1024:inst|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.333      ;
; 1.208 ; lab11step3:inst9|clock_divider_1024:inst|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; machine                                         ; machine     ; 0.000        ; 0.043      ; 1.335      ;
+-------+-------------------------------------------------+-------------------------------------------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst9|clock_divider_1024:inst|inst10'                                                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                     ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.262 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 1.576      ; 2.037      ;
; 0.278 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.404      ;
; 0.294 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.420      ;
; 0.297 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.424      ;
; 0.364 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.490      ;
; 0.364 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.490      ;
; 0.364 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.490      ;
; 0.367 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.378 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.504      ;
; 0.380 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.506      ;
; 0.380 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.506      ;
; 0.381 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.507      ;
; 0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.412 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.415 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.541      ;
; 0.450 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.576      ;
; 0.453 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.579      ;
; 0.459 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.585      ;
; 0.462 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.588      ;
; 0.465 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.521 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.647      ;
; 0.524 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.650      ;
; 0.569 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.695      ;
; 0.572 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.698      ;
; 0.622 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.748      ;
; 0.623 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.749      ;
; 0.625 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.751      ;
; 0.626 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.796 ; lab11step3:inst9|clock_divider_1024:inst1|inst9  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.922      ;
; 0.849 ; lab11step3:inst9|clock_divider_1024:inst1|inst8  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.975      ;
; 0.961 ; lab11step3:inst9|clock_divider_1024:inst1|inst6  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.087      ;
; 0.964 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; -0.500       ; 1.576      ; 2.239      ;
; 0.999 ; lab11step3:inst9|clock_divider_1024:inst1|inst7  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.125      ;
; 1.008 ; lab11step3:inst9|clock_divider_1024:inst1|inst5  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.134      ;
; 1.070 ; lab11step3:inst9|clock_divider_1024:inst1|inst3  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.196      ;
; 1.118 ; lab11step3:inst9|clock_divider_1024:inst1|inst4  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.244      ;
; 1.171 ; lab11step3:inst9|clock_divider_1024:inst1|inst1  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.297      ;
; 1.172 ; lab11step3:inst9|clock_divider_1024:inst1|inst2  ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.298      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst9|inst2'                                                                            ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+
; 0.181 ; dff2:inst1|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; dff2:inst2|3 ; dff2:inst2|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.202 ; dff2:inst2|3 ; dff2:inst1|3 ; lab11step3:inst9|inst2 ; lab11step3:inst9|inst2 ; 0.000        ; 0.042      ; 0.328      ;
+-------+--------------+--------------+------------------------+------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -2.322  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  lab11step3:inst9|clock_divider_1024:inst1|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst9|clock_divider_1024:inst|inst10  ; -2.293  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst9|inst2                           ; 0.093   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  machine                                          ; -2.322  ; 0.180 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                   ; -13.918 ; 0.0   ; 0.0      ; 0.0     ; -32.555             ;
;  lab11step3:inst9|clock_divider_1024:inst1|inst10 ; N/A     ; N/A   ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst9|clock_divider_1024:inst|inst10  ; -6.654  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  lab11step3:inst9|inst2                           ; 0.000   ; 0.000 ; N/A      ; N/A     ; -2.570              ;
;  machine                                          ; -7.264  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_name1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; W                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; machine                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_name4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_name5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_name6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_name7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_name4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_name5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_name6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_name7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                ;
+--------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst9|inst2                           ; lab11step3:inst9|inst2                          ; 3        ; 0        ; 0        ; 0        ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; machine                                         ; 1        ; 1        ; 0        ; 0        ;
; machine                                          ; machine                                         ; 54       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                 ;
+--------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 1        ; 1        ; 0        ; 0        ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10 ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst9|inst2                           ; lab11step3:inst9|inst2                          ; 3        ; 0        ; 0        ; 0        ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; machine                                         ; 1        ; 1        ; 0        ; 0        ;
; machine                                          ; machine                                         ; 54       ; 0        ; 0        ; 0        ;
+--------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; Target                                           ; Clock                                            ; Type ; Status      ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+
; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; lab11step3:inst9|clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; lab11step3:inst9|clock_divider_1024:inst|inst10  ; lab11step3:inst9|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; lab11step3:inst9|inst2                           ; lab11step3:inst9|inst2                           ; Base ; Constrained ;
; machine                                          ; machine                                          ; Base ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Clk        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pin_name1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Clk        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pin_name1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Thu Dec 02 11:17:25 2021
Info: Command: quartus_sta readFSM -c readFSM
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'readFSM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lab11step3:inst9|inst2 lab11step3:inst9|inst2
    Info (332105): create_clock -period 1.000 -name lab11step3:inst9|clock_divider_1024:inst1|inst10 lab11step3:inst9|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name lab11step3:inst9|clock_divider_1024:inst|inst10 lab11step3:inst9|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name machine machine
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.322              -7.264 machine 
    Info (332119):    -2.293              -6.654 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.093               0.000 lab11step3:inst9|inst2 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 machine 
    Info (332119):     0.402               0.000 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.402               0.000 lab11step3:inst9|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 machine 
    Info (332119):    -1.285             -12.850 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -2.570 lab11step3:inst9|inst2 
    Info (332119):    -1.285              -1.285 lab11step3:inst9|clock_divider_1024:inst1|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.051
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.051              -5.719 machine 
    Info (332119):    -2.011              -5.163 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.179               0.000 lab11step3:inst9|inst2 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 machine 
    Info (332119):     0.353               0.000 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 lab11step3:inst9|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 machine 
    Info (332119):    -1.285             -12.850 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -2.570 lab11step3:inst9|inst2 
    Info (332119):    -1.285              -1.285 lab11step3:inst9|clock_divider_1024:inst1|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.628              -0.628 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -0.614              -0.614 machine 
    Info (332119):     0.557               0.000 lab11step3:inst9|inst2 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 machine 
    Info (332119):     0.181               0.000 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):     0.181               0.000 lab11step3:inst9|inst2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.600 machine 
    Info (332119):    -1.000             -10.000 lab11step3:inst9|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -2.000 lab11step3:inst9|inst2 
    Info (332119):    -1.000              -1.000 lab11step3:inst9|clock_divider_1024:inst1|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Thu Dec 02 11:17:29 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


