-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.2.1 (win64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
-- Date        : Sun Dec 06 03:02:41 2015
-- Host        : PolarMarquis-PC running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/Polar
--               Marquis/Desktop/heartaware/vivado/heartaware.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_funcsim.vhdl}
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end blk_mem_gen_0_blk_mem_gen_mux;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_mux is
  signal \^douta[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \douta[0]\(0) <= \^douta[0]\(0);
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => \^douta\(0),
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => \^douta[0]\(0),
      I3 => DOUTA(0),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => \^douta[0]\(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000001FFC000000001FF8000002000000000000000000000000",
      INIT_03 => X"00000000000000000000000000000003800001C0000000000000000000000000",
      INIT_04 => X"000007FFFE000008000000000000000000000000000000000000000000000F80",
      INIT_05 => X"0000001E00000F80000000000000000083FFFFE000007FFFFC00000007FFFE00",
      INIT_06 => X"0000000000000000000000000000000000003E00000000000000000000000000",
      INIT_07 => X"0000000E0FFFFF800001FFFFF0000000FFFFFF000000FFFFFF00002000000000",
      INIT_08 => X"000000000001FC000000000000000000000000000000007800003E0000000000",
      INIT_09 => X"C000000FFFFFFF00000FFFFFFF00008000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000001E00000F80000000000000000783FFFFE000007FFFF",
      INIT_0B => X"FF00020000000000000000000000000000000000000000000007F00000007800",
      INIT_0C => X"0003E00000000000000007E0FFFFF800001FFFFF000000FFFFFFFF0000FFFFFF",
      INIT_0D => X"000000000000000000000000001FC0000003E000000000000000000000000780",
      INIT_0E => X"FFFFE000007FFFFC000007FFFFFFFF000FFFFFFFFE0008000000000000000000",
      INIT_0F => X"00FF8000000F8000000000000000000000001E00000F80000000000000003F83",
      INIT_10 => X"FFFFFE007FFFFFFFFE0020000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000007800003E0000000000000003FE0FFFFF800001FFFFF000007FFF",
      INIT_12 => X"000000000000000000000000000000000000000003FE0000003E000000000000",
      INIT_13 => X"00000000001FF83FFFFE000007FFFFC00003FFFFFFFFFC03FFFFFFFFFC008000",
      INIT_14 => X"00000000000000000FF8000000F8000000000000000000000001E00000F80000",
      INIT_15 => X"1FFFFF00001FFFFFFFFFF81FFFFFFFFFF8020000000000000000000000000000",
      INIT_16 => X"03E0000000000000000000000007800003E000000000000001FFE0FFFFF80000",
      INIT_17 => X"FFFFFFFFF008000000000000000000000000000000000000000000007DF00000",
      INIT_18 => X"001E00000F800000000000001FFF83FFFFE000007FFFFC0000FFFFFFFFFFF9FF",
      INIT_19 => X"00000000000000000000000000000001F7C000000F8000000000000000000000",
      INIT_1A => X"FFFE0FFFFF800001FFFFF00007FFFFFFFFFFE7FFFFFFFFFFE020000000000000",
      INIT_1B => X"00000007CF0000003E0000000000000000000000007800003E00000000000000",
      INIT_1C => X"1FFFFFFFFFFFFFFFFFFFFFFF8080000000000000000000000000000000000000",
      INIT_1D => X"000000000000000001E00000F80000000000000FFFF83FFFFE000007FFFFC000",
      INIT_1E => X"02000000000000000000000000000000000000000000001E3E000000F8000000",
      INIT_1F => X"E00000000000007FFFE0FFFFF800001FFFFF0000FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"0000000000000000000000F8F8000003E0000000000000000000000007800003",
      INIT_21 => X"E000007FFFFC0007FFFFFFFFFFFFFFFFFFFFFFFE080000000000000000000000",
      INIT_22 => X"E000000F8000000000000000000000001E00000F80000000000007FFFF83FFFF",
      INIT_23 => X"FFFFFFFFFFFFFFF82000000000000000000000000000000000000000000003E3",
      INIT_24 => X"000000007800003E0000000000003FFFFE0FFFFF800001FFFFF0001FFFFFFFFF",
      INIT_25 => X"0000000000000000000000000000000000000F078000003E0000000000000000",
      INIT_26 => X"0003FFFFF83FFFFE000007FFFFC000FFFFFFFFFFFFFFFFFFFFFFFFF080000000",
      INIT_27 => X"0000000000007C1F000000F8000000000000000000000001E00000F800000000",
      INIT_28 => X"FF0003FFFFFFFFFFFFFFFFFFFFFFFFC200000000000000000000000000000000",
      INIT_29 => X"000000000000000000000007800003E000000000003FFFFFE0FFFFF800001FFF",
      INIT_2A => X"FFFFFF8800000000000000000000000000000000000000000001F07C000003E0",
      INIT_2B => X"00000F800000000001FFFFFF83FFFFE000007FFFFC001FFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"000000000000000000000000000780F000000F8000000000000000000000001E",
      INIT_2D => X"0FFFFF800001FFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFE200000000000000000",
      INIT_2E => X"003E03E000003E07E00000003E000000F800007800003E00000000001FFFFFFE",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFC800000000001F0001F00000000F800000000000000",
      INIT_30 => X"FF80001FFC0001E00000F80000000000FFFFFFF83FFFFE000007FFFFC003FFFF",
      INIT_31 => X"000000003FF800FF83C0003FFE00F0000000007800F80F8003FFF83FE070000F",
      INIT_32 => X"0000000FFFFFFFE0FFFFF800001FFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFF200",
      INIT_33 => X"FE03C000000001E003E01E001FFFE0FFE3E0007FFF8001FFFC0007800003E000",
      INIT_34 => X"007FFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFC80000000003FFF803FF8F0003FF",
      INIT_35 => X"7FFF83FFCF8007FFFF000FFFFC001E00000F80000000007FFFFFFF83FFFFE000",
      INIT_36 => X"FFFFFFFFFFFFA0000000001FFFF00FFF3C001FFFFC0F800070000F801F007C00",
      INIT_37 => X"F8007800003E0000000007FFFFFFFE0FFFFF800001FFFFF001FFFFFFFFFFFFFF",
      INIT_38 => X"0FE01FFEF000FF07F03E0003E0003E007C01F000FFFE03FFBE003FE1FC007F07",
      INIT_39 => X"FFFFF83FFFFE000007FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFE8000000000FE",
      INIT_3A => X"8000F001F007C00000F8003FF800FC00F003F003F001F00000F8000000007FFF",
      INIT_3B => X"1FFFFFFFFFFFFFFFFFFFFFFFFFFA0000000007E00FC000FFC003F003C078000F",
      INIT_3C => X"E007E000001F8007C007FFFFFFE000000003FFFFFFFFE0FFFFF800001FFFFF00",
      INIT_3D => X"FFE8000000003F000F8000FF001F800001F0003E0007C007800F800003E0003F",
      INIT_3E => X"FF800000003FFFFFFFFF83FFFFE000007FFFFC007FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"007C000007C001F8001F003E003E00000F80007F801F0000007C000F801FFFFF",
      INIT_40 => X"FF800001FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFA000000001F8001F0001FC",
      INIT_41 => X"00F800003E0000FE00FC000003E0001E007FFFFFFE00000001FFFFFFFFFE0FFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFE8000000007C0007C0003F003E000000F8007F000F800F8",
      INIT_43 => X"0F80007C01F00000F80000001FFFFFFFFFF83FFFFE000007FFFFC007FFFFFFFF",
      INIT_44 => X"001E0000F8000FC00F8000003E001FC003E003E001E00000F80001F803E00000",
      INIT_45 => X"FFFFFFFFFFE0FFFFF800001FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFA000000",
      INIT_46 => X"F8007F000F801F0007C00003E00007E00F8000003C0001F007800003E0000000",
      INIT_47 => X"FFFC007FFFFFFFFFFFFFFFFFFFFFFFFFE800000000F80003E0001F003E000000",
      INIT_48 => X"80001F803C000001F00003C01E00000F8000000FFFFFFFFFFF83FFFFE000007F",
      INIT_49 => X"FFFFFFFFA000000003E0000F80007C00F0000001F003DE007C007C001F00000F",
      INIT_4A => X"7800003E000000FFFFFFFFFFFE0FFFFF800001FFFFF001FFFFFFFFFFFFFFFFFF",
      INIT_4B => X"0000F007C0000007C00F7801F001F0003C00003E00003E00F0000007C0000F00",
      INIT_4C => X"F83FFFFE000007FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFE800000000F00001E",
      INIT_4D => X"800F8000F80000F80000F803C000001F00003C01E00000F8000007FFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFA000000003C0000780003C01F0000000F003DE007",
      INIT_4F => X"0000007C0000F007800003E000007FFFFFFFFFFFE0FFFFF800001FFFFF001FFF",
      INIT_50 => X"00000000F80001E0000F007C0000003E01E3C03E003E0003E00003E00003E00F",
      INIT_51 => X"0003FFFFFFFFFFFF83FFFFE000007FFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFE8",
      INIT_52 => X"000000F8078F00F800F8000F80000F80000F803C000000F80003C01E00000F80",
      INIT_53 => X"0001FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFA000000003F0000F80003C01F0",
      INIT_54 => X"00003E00003E00FFFE0003FFFFFF007800003E00003FFFFFFFFFFFFE0FFFFF80",
      INIT_55 => X"FFFFFFFFFFFFFE8000000007FFFFFE0000F007FFF00001E01E3C03C003C0001F",
      INIT_56 => X"FFFC01E00000F80001FFFFFFFFFFFFF83FFFFE000007FFFFC007FFFFFFFFFFFF",
      INIT_57 => X"FFFFF80003C01FFFFE0007C0F0781F001F00007C0000F80000F803FFFF800FFF",
      INIT_58 => X"FFFFFFE0FFFFF800001FFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFA000000001F",
      INIT_59 => X"C1E07C007C0001F00003E00003E00FFFFF801FFFFFF007800003E0001FFFFFFF",
      INIT_5A => X"003FFFFFFFFFFFFFFFFFFFFFFFFFC8000000003FFFFFE0000F007FFFFE001F03",
      INIT_5B => X"0F803C01FF00000003C01E00000F8001FFFFFFFFFFFFFF83FFFFE000007FFFFC",
      INIT_5C => X"FFFF200000000000000F80003C01F007FC003E0F0781E001FFFFFFE0000F8000",
      INIT_5D => X"003E0007FFFFFFFFFFFFFE0FFFFF800001FFFFF000FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"F007C001F800F8380F0F800FFFFFFF80003E00003E00F0007E0000000F007800",
      INIT_5F => X"FFFE000007FFFFC003FFFFFFFFFFFFFFFFFFFFFFFFFC800000000000001E0000",
      INIT_60 => X"FFFFFE0000F80000F803C000FC0000003C01E00000F80007FFFFFFFFFFFFF83F",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFE200000000000000780003C01F0003E001E1E03C3C003F",
      INIT_62 => X"F0000000F007800003E00007FFFFFFFFFFFFE0FFFFF800001FFFFF0007FFFFFF",
      INIT_63 => X"0000000001E0000F007C0007C007C780F1F000F80000F80003E00003E00F0001",
      INIT_64 => X"FFFFFFFFFFFF83FFFFE000007FFFFC001FFFFFFFFFFFFFFFFFFFFFFFFF880000",
      INIT_65 => X"001F1C01E7C007C00001F0000F80000F803C0003C0000003C01E00000F80000F",
      INIT_66 => X"FFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFE200000000000000F80003C01F0001F",
      INIT_67 => X"3E00003E00F0000F8000001F007800003E00000FFFFFFFFFFFFE0FFFFF800001",
      INIT_68 => X"FFFFFFFFF0800000000000003E0000F007C0003C003CF0079E001F000007C000",
      INIT_69 => X"01E00000F800001FFFFFFFFFFFF83FFFFE000007FFFFC000FFFFFFFFFFFFFFFF",
      INIT_6A => X"F80003C01F0000F000FBC01EF8007C00001F0000F80000F803E0003E0000007C",
      INIT_6B => X"FFE0FFFFF800001FFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFC200000000000000",
      INIT_6C => X"E003E000003E0003E00003E00F8000F8000001F007800003E000001FFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFE0800000000000007C0000F007E0003C003EE003F",
      INIT_6E => X"3F0003E000000F801E00000F8000003FFFFFFFFFFF83FFFFE000007FFFFC0007",
      INIT_6F => X"200000000000001F00003C01FC001F0007F800FF000F800000F8000F80000F80",
      INIT_70 => X"0000003FFFFFFFFFFE0FFFFF800001FFFFF0001FFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_71 => X"F8007C001FE003FC003E000003E0007C00003E00FE001F0080007E007800003E",
      INIT_72 => X"000007FFFFC0003FFFFFFFFFFFFFFFFFFFFFFFC080000000030000F80000F007",
      INIT_73 => X"07C003F00000F803FC007C070003F001E00000F80000003FFFFFFFFFF83FFFFE",
      INIT_74 => X"FFFFFFFFFFFFFF02000000001E000FE00003C01FF003F0007F000FE000F80000",
      INIT_75 => X"807F8007800003E00000007FFFFFFFFFE0FFFFF800001FFFFF0000FFFFFFFFFF",
      INIT_76 => X"7E00FF00000F007FF01F8000FC001F8007C000001F007F800003E00F7C07F03F",
      INIT_77 => X"FFFFFFFF83FFFFE000007FFFFC0001FFFFFFFFFFFFFFFFFFFFFFF80800000000",
      INIT_78 => X"F0007E001F0000007C3FFE00000F803CFFFF807FFFFC001E00000F800000007F",
      INIT_79 => X"F00003FFFFFFFFFFFFFFFFFFFFFFC02000000001FFFFF800003C01F3FFFE0003",
      INIT_7A => X"003E00F1FFFC00FFFFE0007800003E00000000FFFFFFFFFE0FFFFF800001FFFF",
      INIT_7B => X"FFFF008000000003FFFF800000F007C7FFF000078001F0007C000000F0FFF000",
      INIT_7C => X"0000F800000000FFFFFFFFF83FFFFE000007FFFFC0000FFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"03C01F0FFF80001E0003C001E0000003C3FF000000F003C1FFE001FFFE0001E0",
      INIT_7E => X"FFFFF800001FFFFF00001FFFFFFFFFFFFFFFFFFFFFF8020000000003FFFC0000",
      INIT_7F => X"0000000607C0000001800601FE0000FFC00003000000C000000001FFFFFFFFE0",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFC0080000000003FF8000000600100FF8000078000F0003",
      INIT_01 => X"000000000000000000000000000001FFFFFFFF83FFFFE000007FFFFC00003FFF",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"000001FFFFFFFE0FFFFF800001FFFFF00000FFFFFFFFFFFFFFFFFFFFFF002000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"07FFFFC00001FFFFFFFFFFFFFFFFFFFFF8008000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000003FFFFFFF83FFFFE0000",
      INIT_07 => X"FFFFFFFFC0020000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000003FFFFFFE0FFFFF800001FFFFF000003FFFFFFFFFFFF",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFF83FFFFE000007FFFFC000007FFFFFFFFFFFFFFFFFFFE0008000000000000",
      INIT_0B => X"00000000000000000000000000000000000000000000000000000000000007FF",
      INIT_0C => X"001FFFFFFFFFFFFFFFFFFFF80020000000000000000000000000000000000000",
      INIT_0D => X"00000000000000000000000000000000000007FFFFFE0FFFFF800001FFFFF000",
      INIT_0E => X"0080000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000FFFFFF83FFFFE000007FFFFC000003FFFFFFFFFFFFFFFFFFFC0",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"F800001FFFFF0000007FFFFFFFFFFFFFFFFFFE00020000000000000000000000",
      INIT_12 => X"00000000000000000000000000000000000000000000000000000FFFFFE0FFFF",
      INIT_13 => X"FFFFFFFFFFFFF000080000000000000000000000000000000000000000000000",
      INIT_14 => X"00000000000000000000000000000FFFFF83FFFFE000007FFFFC000000FFFFFF",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"00001FFFFE0FFFFF800001FFFFF0000001FFFFFFFFFFFFFFFFFF800020000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"FFC0000003FFFFFFFFFFFFFFFFFC000080000000000000000000000000000000",
      INIT_19 => X"000000000000000000000000000000000000000000001FFFF83FFFFE000007FF",
      INIT_1A => X"FFE0000200000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"000000000000000000003FFFE0FFFFF800001FFFFF00000007FFFFFFFFFFFFFF",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"83FFFFE000007FFFFC0000000FFFFFFFFFFFFFFFFF0000080000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000003FFF",
      INIT_1F => X"1FFFFFFFFFFFFFFFF80000200000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000007FFE0FFFFF800001FFFFF0000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000007FF83FFFFE000007FFFFC00000007FFFFFFFFFFFFFFFE0000080",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"001FFFFF00000000FFFFFFFFFFFFFFFF00000200000000000000000000000000",
      INIT_25 => X"00000000000000000000000000000000000000000000000000007FE0FFFFF800",
      INIT_26 => X"FFFFFFF800000800000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000FF83FFFFE000007FFFFC00000001FFFFFFFF",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000FE0FFFFF800001FFFFF000000003FFFFFFFFFFFFFFC00000200000000000",
      INIT_2A => X"0000000000000000000000000000000000060060000000000000000000000000",
      INIT_2B => X"00000007FFFFFFFFFFFFFE000000800000000000000000000000006000000000",
      INIT_2C => X"00000000003C03C00000000000000000000000000001F83FFFFE000007FFFFC0",
      INIT_2D => X"000200000000000000000000000003C000000000000000000000000000000000",
      INIT_2E => X"00000000000000000001E0FFFFF800001FFFFF0000000007FFFFFFFFFFFFF000",
      INIT_2F => X"00000F00000000000000000000000000000000000000000000F00F0000000000",
      INIT_30 => X"FFE000007FFFFC000000000FFFFFFFFFFFFF0000000800000000000000000000",
      INIT_31 => X"00000000000000000000000003C03C00000000000000000000000000000383FF",
      INIT_32 => X"FFFFFFFFFFF8000000200000000000000000000000003C000000000000000000",
      INIT_33 => X"0F00F00000000000000000000000000000020FFFFF800001FFFFF0000000001F",
      INIT_34 => X"00000000001C00000000F0000000000000000000000018000E00000000000000",
      INIT_35 => X"000000000000000000000000000000000000003FFFFFFFFFFFC0000000800000",
      INIT_36 => X"00000000000000000000F0003C000000000000003C03C0000000000000000000",
      INIT_37 => X"000000000000007FFFFFFFFFFE0000000200000000000000007000000003C000",
      INIT_38 => X"F000000000000000F00F00000000000000000000000000000000000000000000",
      INIT_39 => X"F0000000080000000000000001C00000000F000000000000000000000007C000",
      INIT_3A => X"000000000000000000000000000000000000000000000000000000FFFFFFFFFF",
      INIT_3B => X"07000000003C00000000000000000000001F0003C000000000000003C03C0000",
      INIT_3C => X"000000000000000000000000000001FFFFFFFFFF800000002000000000000000",
      INIT_3D => X"00000000003C000F000000000000000F00F00000000000000000000000000000",
      INIT_3E => X"000003FFFFFFFFFC0000000080000000000000001C00000000F0000000000000",
      INIT_3F => X"0000003C03C00000000000000000000000000000000000000000000000000000",
      INIT_40 => X"00000000000000007000000003C0000000000000000000000000003C00000000",
      INIT_41 => X"0000000000000000000000000000000000000000000007FFFFFFFFE000000002",
      INIT_42 => X"0F0000000000000000000000000000F000000000000000F00F00000000000000",
      INIT_43 => X"070000000000000000000FFFFFFFFF00000000080000000000000001C0000000",
      INIT_44 => X"000003C000000000000003C03C00000000000000000000000000000000000000",
      INIT_45 => X"FFFFF800000000200000000000000007000000003C0000000000000000000000",
      INIT_46 => X"F0000000000000000000000000000000000000003E0000000000000000001FFF",
      INIT_47 => X"0000001C00000000F0000000000000000000000000000F000000000000000F00",
      INIT_48 => X"0000000000000001FC0000000000000000003FFFFFFFC0000000008000000000",
      INIT_49 => X"000000000000000000003C000000000000003C03C00000000000000000000000",
      INIT_4A => X"0000000000007FFFFFFE000000000200000000000000007000000003C0000000",
      INIT_4B => X"000000000000F00F000000000000000000000000000000000000000FF8000000",
      INIT_4C => X"0000080000000000000001C00000000F0000000000000000000000000000F000",
      INIT_4D => X"0000000000000000000000000000007FF0000000000000000000FFFFFFF00000",
      INIT_4E => X"0000003C0000000000000000000000000003C000000000000003C03C00000000",
      INIT_4F => X"000003FFE0000000000000000000FFFFFF800000000020000000000000000700",
      INIT_50 => X"00000000000F000000000000000F00F000000000000000000000000000000000",
      INIT_51 => X"0001FFFFF8000000000080000000000000001C00000000F00000000380000000",
      INIT_52 => X"003C03C0001E00001C000000000000000000000000000FFFC000000000000000",
      INIT_53 => X"000000F00000F0000F8003C0F000000F01E000001C000000007C003C00000780",
      INIT_54 => X"000000000000000000007FFF80000000000000000003FFFFC000000000020000",
      INIT_55 => X"F000003E3FF00003FE1C03C1FFF00FFE0000FFC000F00F0003FF0007FF000000",
      INIT_56 => X"00000000000000000007FFFE000000000008000000001FFC07FFC001FFC00F1F",
      INIT_57 => X"FFC0FFFE0007FFC003C03C003FFE007FFF00000000000000000000000001FFFF",
      INIT_58 => X"00000000002000000001FFFC1FFF001FFFC03CFFF000003FFFF0003FFE700F07",
      INIT_59 => X"FFFC03FFFE0000000000000000000000000FFFFE0000000000000000000FFFF0",
      INIT_5A => X"3FFC00FFFF00F7FFE000007F87E001FFF9C03C1FFF07FFFC007F3F800F00F001",
      INIT_5B => X"00000000003FFFFC0000000000000000001FFF800000000000800000000FFFF0",
      INIT_5C => X"07C00FC0FF00F0003C1F01F801F01F003C03C00FC1F80F80FC00000000000000",
      INIT_5D => X"00000000003FFC000000000002000000007E01C0007007E01C03FC0FC00000F8",
      INIT_5E => X"0F003E00F00F007C01F01801F0000000000000000000000000FFFFF800000000",
      INIT_5F => X"0800000001F0000001C01F00000FE01F800003C00F003E00FC03C000F03001F0",
      INIT_60 => X"E0000000000000000000000001FFFFF00000000000000000007FE00000000000",
      INIT_61 => X"003F001E00001E001E01F001F00F0003C00003C078007C03C03C03E003E00003",
      INIT_62 => X"07FFFFE0000000000000000000FF000000000000200000000F8000000700F800",
      INIT_63 => X"C03C000F00000F81E000F00F00F00F0007800007800000000000000000000000",
      INIT_64 => X"01F8000000000000800000003C0000001C03C00000F8007C0000780078078007",
      INIT_65 => X"03C07C001F00000F0000000000000000000000001FFFFFC00000000000000000",
      INIT_66 => X"F0000000700F000003E000F00001C001E03C000F00F0003C00001E070003C03C",
      INIT_67 => X"00000000000000007FFFFF80000000000000000001C000000000000200000000",
      INIT_68 => X"0007000380F0003C03C000F00000783C000780F00F01E0003C00003C00000000",
      INIT_69 => X"000000000000000000000000000000080000000380000001C03C00000F0003C0",
      INIT_6A => X"0001E0F0001E03C03C078000F00000F0000000000000000000000001FFFFFF00",
      INIT_6B => X"000000200000001E0000000700E000003C000700001C000E03C000F00F0003C0",
      INIT_6C => X"C00003C0000000000000000000000003FFFFFE00000000000000000000000000",
      INIT_6D => X"03800000F0001C00007000380F0003C03C000F00000783C000780F00F01E0003",
      INIT_6E => X"0000000FFFFFFC0000000000000000000000000000000080000000780000001C",
      INIT_6F => X"3C000F00F0003C00001E0F0001E03C03C078000F00000F000000000000000000",
      INIT_70 => X"000000000000000000000200000001E0000000700E000003C000700001C000E0",
      INIT_71 => X"FF80F00F01E0003C00003C0000000000000000000000003FFFFFF80000000000",
      INIT_72 => X"000007FF000001C03FF0000F0001C00007000780F0003C03C000F00000781FFF",
      INIT_73 => X"0000000000000000000000FFFFFFF00000000000000000000000000000000800",
      INIT_74 => X"000700001E001E03C000F00F0003C00001E07FFFFE03C03C078000F00000F000",
      INIT_75 => X"FFFFE0000000000000000000000000000000200000001FFFE0000700FFFF003C",
      INIT_76 => X"000F00000780FFFFF80F00F01E0003C00003C0000000000000000000000001FF",
      INIT_77 => X"000000000000800000007FFFE0001C03FFFE00F0001C00007800780F0003C03C",
      INIT_78 => X"78000F00000F00000000000000000000000007FFFFFFC0000000000000000000",
      INIT_79 => X"C000700E00FE03C000700001E003C03C000F00F0003C00001E000001E03C03C0",
      INIT_7A => X"0000000000001FFFFFFF80000000000000000003E0000000000200000001E00F",
      INIT_7B => X"C01F00F0003C03C000F000007800000780F00F01E0003C00003C000000000000",
      INIT_7C => X"000000000000007FE0000000000800000007800F8001C03800780F0001C00003",
      INIT_7D => X"E000001E03C03C078000F00000F00000000000000000000000007FFFFFFF0000",
      INIT_7E => X"00200000001E001F000700E000F03C0007000007C0F803C000F00F0003C00001",
      INIT_7F => X"03C0000000000000000000000001FFFFFFFE000000000000000003FFE0000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(16),
      I1 => addra(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[0]\ : out STD_LOGIC;
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_n_35\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"03C0F0003C00000FFFC00F0003C03C000F000007800000780F00F01E0003C000",
      INIT_01 => X"0003FFFFFFFC00000000000000001FFFC0000000008000000078003C001C0380",
      INIT_02 => X"0F00F0003C00001E000003C03C03C078000F00000F0000000000000000000000",
      INIT_03 => X"0000FFFF000000000200000001E000F000700F000703C000F000001FFF803C00",
      INIT_04 => X"F00F00F0007800007C0000000000000000000000000FFFFFFFF8000000000000",
      INIT_05 => X"07C003C001C03C001C0F0003C000001FEF00F0003C03C000F000007800000F00",
      INIT_06 => X"0000000000000000003FFFFFFFF00000000000000003FFFE0000000008000000",
      INIT_07 => X"000000001E03C000F00F0003800003E000003C03C03C03C001E00001E0000000",
      INIT_08 => X"FFE0000000000000001FFFF800000000200000001F000F000F00F800F03E001E",
      INIT_09 => X"00000F000001E00F00F007800F00000F80000000000000000000000000FFFFFF",
      INIT_0A => X"00000000800000007E003C003C03E003C0FC00F800000000380F0003C03C001E",
      INIT_0B => X"7C0E007C00000000000000000000000003FFFFFFFFC0000000000000007FFFF0",
      INIT_0C => X"F00FE00F03F807C000000001E03C000F00F000F81C00FC07001F803C03C01F00",
      INIT_0D => X"0000000007FFFFFFFF8000000000000001FFFFC000000002F03C0701FC01F001",
      INIT_0E => X"80F0003C03C00FC07E0FE01F01FC00F00F003F07E03E07F00000000000000000",
      INIT_0F => X"0000000007FFFF000000000BE0F83E07BC0F803F803BC0FC0FF87F000000000F",
      INIT_10 => X"FFE003C03C007FFF00FFFF800000000000000000000000001FFFFFFFFF000000",
      INIT_11 => X"83E0F81E7FFE0FFC00E7FFE03DFFF800000003FC03C000F00F07FF01FFFF007F",
      INIT_12 => X"0000000000000000000000007FFFFFFFFE000000000000001FFFFC000000003F",
      INIT_13 => X"F3FFC0000007FFE00F0003C03C1FF003FFF8007FFE000F00F000FFF801FFFC00",
      INIT_14 => X"FFFFFFFFFC000000000000007FFFF000000000BC0F83E078FFF03FE0038FFF00",
      INIT_15 => X"E07F0003FF80007FE00038018000FF8001FFC000000000000000000000000001",
      INIT_16 => X"FFFFC000000002F01C0700E0FF00FE000E0FF80183FC000000FFFF0038000700",
      INIT_17 => X"0000000000000000000000000000000000000007FFFFFFFFF000000000000001",
      INIT_18 => X"00000000000000000000000007FC3F0000000000000000000000000000000000",
      INIT_19 => X"000000000000001FFFFFFFFFE000000000000003FFFE00000000080000000000",
      INIT_1A => X"3F001E0000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"C00000000000000FFFF800000000200000000000000000000000000000000000",
      INIT_1C => X"000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"0000800000000000000000000000000000000001F0003C000000000000000000",
      INIT_1E => X"00000000000000000000FFFFFFFFFFFFFFFFFFFF000000000000001FFFC00000",
      INIT_1F => X"0000000000000007800070000000000000000000000000000000000000000000",
      INIT_20 => X"FFFFFFFFFFFFFFFC000000000000003FFE000000000200000000000000000000",
      INIT_21 => X"000000000000000000000000000000000000000000000000000000000007FFFF",
      INIT_22 => X"0000007FF0000000000800000000000000000000000000000000001E0001E000",
      INIT_23 => X"00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF800000000",
      INIT_24 => X"0000000000000000000000000000007000078000000000000000000000000000",
      INIT_25 => X"0000000001FFFFFFFFFFFFFFFFFFFFE0000000000000007F0000000000200000",
      INIT_26 => X"000001E0001E0000000000000000000000000000000000000000000000000000",
      INIT_27 => X"FFFFFF801FFFFF80000000000000000000800000000000000000000000000000",
      INIT_28 => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INIT_29 => X"0000000002000000000000000000000000000000000007800078000000000000",
      INIT_2A => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFE007FFFFE0000000000",
      INIT_2B => X"000000000000000000001E0003C0000000000000000000000000000000000000",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFF801FFFFF80000000007FC0000000800000000000000",
      INIT_2D => X"1F00000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"FFFFE0000000003FFE0000002000000000000000000000000000000000003E00",
      INIT_2F => X"0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE007",
      INIT_30 => X"8000000000000000000000000000000000007E01F80000000000000000000000",
      INIT_31 => X"000000000000001FFFFFFFFFFFFFFFFFFFFF801FFFFF8000000001FFFF000000",
      INIT_32 => X"000000000000FFFFC00000000000000000000000000000000000000000000000",
      INIT_33 => X"FFFFFFFFFFFE007FFFFE000000000FFFFFC00002000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000007FFFFFFFFF",
      INIT_35 => X"00007FFFFFE00008000000000000000000000000000000000001FFFC00000000",
      INIT_36 => X"000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF801FFFFF80000",
      INIT_37 => X"0000000000000000000000000000FF8000000000000000000000000000000000",
      INIT_38 => X"000007FFFFFFFFFFFFFFFFFFFFE007FFFFE000000001FFFFFFF0002000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"FF801FFFFF800000000FFFFFFFF8008000000000000000000000000000000000",
      INIT_3B => X"000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFC020000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"000000000000000000007FFFFFFFFFFFFFFFFFFFFE007FFFFE000000003FFFFF",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"FFFFFFFFFFFFFFFFF801FFFFF800000001FFFFFFFFFF08000000000000000000",
      INIT_40 => X"000000000000000000000000000000000000000000000000000000000001FFFF",
      INIT_41 => X"E00000000FFFFFFFFFFE20000000000000000000000000000000000000000000",
      INIT_42 => X"000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE007FFFF",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"00000000001FFFFFFFFFFFFFFFFFFFFF801FFFFF800000003FFFFFFFFFF88000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"FFFFFFFE007FFFFE00000001FFFFFFFFFFE20000000000000000000000000000",
      INIT_47 => X"000000000000000000000000000000000000000000000000007FFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFF880000000000000000000000000000000000000000000000000000",
      INIT_49 => X"00000000000000000000000001FFFFFFFFFFFFFFFFFFFFF801FFFFF800000007",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"07FFFFFFFFFFFFFFFFFFFFE007FFFFE00000003FFFFFFFFFFE20000000000000",
      INIT_4C => X"0000000000300000000000000000000000000000000000000000000000000000",
      INIT_4D => X"1FFFFF80000001FFFFFF1FFFF880000000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF80",
      INIT_4F => X"E2000000000000000000000000000000000000000000000001E0000000000000",
      INIT_50 => X"00000000000000007FFFFFFFFFFFFFFFFFFFFE007FFFFE00000007FFFFFE0FFF",
      INIT_51 => X"0000000000000000000000000780000000000000000000000000000000000000",
      INIT_52 => X"FFFFFFFFFFFFF801FFFFF80000003FFFFFF807FF880000000000000000000000",
      INIT_53 => X"1E000000000000000000000000000000000000000000000000000000FFFFFFFF",
      INIT_54 => X"0000FFFFFFE007FE200000000000000000000000000000000000000000000000",
      INIT_55 => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE007FFFFE000",
      INIT_56 => X"0000000000000000000000000000000000000000780000000000000000000000",
      INIT_57 => X"0000000FFFFFFFFFFFFFFFFFFFFF801FFFFF80000007FFFFFF801FF880000000",
      INIT_58 => X"0000000000000001E00000000000000000000000000000000000000000000000",
      INIT_59 => X"FFFE007FFFFE0000003FFFFFFF007FE200000000000000000000000000000000",
      INIT_5A => X"00000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFF",
      INIT_5B => X"FC01FF8800000000000000000000000000000000000000000000000780000000",
      INIT_5C => X"00000000000000000000007FFFFFFFFFFFFFFFFFFFF801FFFFF8000000FFFFFF",
      INIT_5D => X"0000000000000000000000000000001E00000000000000000000000000000000",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFE007FFFFE0000007FFFFFFF007FE200000000000000000",
      INIT_5F => X"00000078000000000000000000000000000000000000000000000000000000FF",
      INIT_60 => X"FF80FFFFFFFEFFFFC01FF8800000000000000000000000000000000000000000",
      INIT_61 => X"00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF801FFF",
      INIT_62 => X"0000000000000000000000000000000000000000000001E00000000000000000",
      INIT_63 => X"00000000000007FFFFFFFFFFFFFFFFFFFE007FFFFE03FFFFFFF3FFFF807FE200",
      INIT_64 => X"0000000000000000000007800000000000000000000000000000000000000000",
      INIT_65 => X"FFFFFFFFF801FFFFF80FFFFFFFCFFFFE01FF8800000000000000000000000000",
      INIT_66 => X"00000000000000000000000000000000000000000000000000001FFFFFFFFFFF",
      INIT_67 => X"FE3FFFF807FE2000000000000000000000000000000000000000000000001E00",
      INIT_68 => X"00000000000000000000000000007FFFFFFFFFFFFFFFFFFFE007FFFFE03FFFFF",
      INIT_69 => X"0000000000000000000000000000000000007800000000000000000000000000",
      INIT_6A => X"0000FFFFFFFFFFFFFFFFFFFF801FFFFF80FFFFFFF87FFFE01FF8800000000000",
      INIT_6B => X"000000000001E000000000000000000000000000000000000000000000000000",
      INIT_6C => X"007FFFFE03FFFFFFC1FFFFC07FE2000000000000000000000000000000000000",
      INIT_6D => X"00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFE",
      INIT_6E => X"FF88000000000000000000000000000000000000000000000007800000000000",
      INIT_6F => X"00000000000000000007FFFFFFFFFFFFFFFFFFF801FFFFF80FFFFFFE07FFFF01",
      INIT_70 => X"000000000000000000000000001E000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFE007FFFFE03FFFFFF81FFFFC07FE2000000000000000000000",
      INIT_72 => X"00780000000000000000000000000000000000000000000000000000001FFFFF",
      INIT_73 => X"FFFFFFC03FFFF01FF88000000000000FF0E0007FC01FE1C1FE1C001FF0000000",
      INIT_74 => X"00000007800003C00000000000000000003FFFFFFFFFFFFFFFFFFF801FFFFF80",
      INIT_75 => X"0000003FE3C007FFC07FC707FC7001FFF000000001E07800000E000007800000",
      INIT_76 => X"0000000000FFFFFFFFFFFFFFFFFFFE007FFFFE0000000000FFFFE07FE2000000",
      INIT_77 => X"F9C00FFFE0000000078FF80001FF8001FFC0070001E000FFE0003FE1C0000000",
      INIT_78 => X"FFFFF801FFFFF80000000003FFFF81FF880000000000007FEF003FFF81FF9C1F",
      INIT_79 => X"1FFF001FFFC01C0007800FFFE003FFC7000000000000000003FFFFFFFFFFFFFF",
      INIT_7A => X"FFFE07FE200000000000000FBC01F83F001F7001F7007C07C00000001E7FF800",
      INIT_7B => X"801FFF9C000000000000000007FFFFFFFFFFFFFFFFFFE007FFFFE0000000000F",
      INIT_7C => X"F00F803E001FC001FC03E00F800000007BFFF000FE7F007F3F8070001E007FFF",
      INIT_7D => X"1FFFFFFFFFFFFFFFFFFF801FFFFF80000000001FFFFC1FF8800000000000000F",
      INIT_7E => X"00000001FE07E007C07C01C01E01C0007803F00E00FC0FF00000000000000000",
      INIT_7F => X"FFFE00000000007FFFF07FE2000000000000001FC07C007C003F0003F00F001F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C070001E00F800007E00FC000000000000000003FFFFFFFFFFFFFFFFFFE007F",
      INIT_01 => X"000000000000003F01E000F0007C0007C078003C00000007F00FC03E00780000",
      INIT_02 => X"0000000000000000FFFFFFFFFFFFFFFFFFF801FFFFF80000000001FFFFC0FF88",
      INIT_03 => X"00F0000F01E000780000001F800F00F000F00000F01C0007807C00001F001F00",
      INIT_04 => X"FFFFFFFFFFE007FFFFE00000000007FFFF000020000000000000007C078003C0",
      INIT_05 => X"003E078003C00001C070001E01E00000F8007C000000000000000003FFFFFFFF",
      INIT_06 => X"00001FFFFE00008000000000000001F03C00078003C0003C070001E00000007C",
      INIT_07 => X"07800003C000F0000000000000000007FFFFFFFFFFFFFFFFFF801FFFFF800000",
      INIT_08 => X"000003C0F0001E000F0000F01C000780000001F000781E000780000701C00078",
      INIT_09 => X"0000001FFFFFFFFFFFFFFFFFFE007FFFFE0000000000FFFFF800020000000000",
      INIT_0A => X"70001E000000078001E070001E00001C070001E01C00000F0003C00000000000",
      INIT_0B => X"F801FFFFF80000000007FFFFE00008000000000000000F03C00078001C0001C0",
      INIT_0C => X"780000F01C000780F000003C000F0000000000000000003FFFFFFFFFFFFFFFFF",
      INIT_0D => X"800020000000000000003C0F0001E00070000701C000780000001E000381C000",
      INIT_0E => X"003C000000000000000000FFFFFFFFFFFFFFFFFFE007FFFFE0000000001FFFFF",
      INIT_0F => X"00078001C0001C07FFFFE000000078000E070001E00007C070001E03C00000E0",
      INIT_10 => X"FFFFFFFFFFFFFFFF801FFFFF8000000000FFFFFF00008000000000000000F03C",
      INIT_11 => X"0001E000381E000780007E01C000780F0000038000F0000000000000000001FF",
      INIT_12 => X"0000000003FFFFFC00020000000000000003C0F0001E00070000701FFFFF8000",
      INIT_13 => X"0001E03FF8000E0003C0000000000000000007FFFFFFFFFFFFFFFFFE007FFFFE",
      INIT_14 => X"00000000000F03C00078001C0001C03FFFFE000000078000E07FFFFE001FF007",
      INIT_15 => X"0000000000001FFFFFFFFFFFFFFFFFF801FFFFF8000000001FFFFFF000080000",
      INIT_16 => X"0007000000780000001E000381FFFFF801FF001C000780FFFF0038000F000000",
      INIT_17 => X"FFFFFFE007FFFFE0000000007FFFFFC00020000000000000003C0F0001E00070",
      INIT_18 => X"01FFFFE01FF00070001E03FFFF00E0003C0000000000000000003FFFFFFFFFFF",
      INIT_19 => X"FFFFFF80008000000000000000F03C00078001C0001C000001E000000078000E",
      INIT_1A => X"7E038000F0000000000000000000FFFFFFFFFFFFFFFFFF801FFFFF8000000003",
      INIT_1B => X"03C0F0001E000700007000000780000001E0003800000780FE0001C000780F00",
      INIT_1C => X"0001FFFFFFFFFFFFFFFFFE007FFFFE000000000FFFFFFE000200000000000000",
      INIT_1D => X"1E000000078000E000001E07C000070001E03C007C0E0003C000000000000000",
      INIT_1E => X"FFFFF8000000007FFFFFF80008000000000000000F03C00078001C0001C00000",
      INIT_1F => X"00001C000780F000F838000F00000000000000000007FFFFFFFFFFFFFFFFF801",
      INIT_20 => X"20000000000000003C0F0001E000700007000000780000001E0003800000781E",
      INIT_21 => X"0000000000000000000FFFFFFFFFFFFFFFFFE007FFFFE000000003FFFFFFE000",
      INIT_22 => X"0001C0001C000003E000000078001E000001E0F0000078001E03C001E0F0003C",
      INIT_23 => X"FFFFFFFFFFFF801FFFFF800000000FFFFFFFC0008000000000000000F01E000F",
      INIT_24 => X"E0007800000783C00001E000780F000783C000F00000000000000000003FFFFF",
      INIT_25 => X"00007FFFFFFF00020000000000000003C078003C000700007000000F00000001",
      INIT_26 => X"E03E001E0F0003C0000000000000000000FFFFFFFFFFFFFFFFFE007FFFFE0000",
      INIT_27 => X"0000000F01F001F0001C0001C000007C000000078001E000003C0E0000078003",
      INIT_28 => X"0000000001FFFFFFFFFFFFFFFFF801FFFFF800000001FFFFFFFC000800000000",
      INIT_29 => X"00C003E00000001F000F000000F03800000F000F00F800781E001F0000000000",
      INIT_2A => X"FFC007FFFFE00000000FFFF9FFF00020000000000078003C03E00F8000700007",
      INIT_2B => X"07C0F000003E007C03F001E07C00FC00000000000000000007FFFFFFFFFFFFFF",
      INIT_2C => X"FFE000800000000001E000F007E0FC0001C0001C07C03F000000007E007C0000",
      INIT_2D => X"F807F00000000000000000000FFFFFFFFFFFFFFFFF001FFFFF800000003FFFC7",
      INIT_2E => X"0FFFE000070000700FFFF800000F01FC03E00E003E03C003807C03E00FE00F80",
      INIT_2F => X"3FFFFFFFFFFFFFFFFC007FFFFE00000001FFFF1FFF800200000000000FC003C0",
      INIT_30 => X"003E07FC3F807E03F007C03E01FC3F003DE07C03F87FC0000000000000000000",
      INIT_31 => X"F800000007FFF83FFE000800000000003F000F001FFF00001C0001C03FFFC000",
      INIT_32 => X"03FFF800F3FFF007FFEF000000000000000000007FFFFFFFFFFFFFFFE001FFFF",
      INIT_33 => X"00000000780038001FF00000700007003FFC000001F81EFFFC00FFFF800FFFF0",
      INIT_34 => X"0000000000000001FFFFFFFFFFFFFFFF8007FFFFE00000003FFFC0FFF8002000",
      INIT_35 => X"000000000F00000003C079FFE001FFFC001FFF8003FFC003C7FF800FFF3C0000",
      INIT_36 => X"FFFFFFFC001FFFFF80000000FFFE03FFF000800000000000000000000E000000",
      INIT_37 => X"0001FFC0001FF80003FC000707F8000FF0F000000000000000000003FFFFFFFF",
      INIT_38 => X"FFF807FFC002000000000000000000000000000000000000000000000F00C1FE",
      INIT_39 => X"0000000003C000000000000000000007FFFFFFFFFFFFFFE0007FFFFE00000007",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"00000007FFFFFFFFFFFFFE0001FFFFF80000003FFFC01FFF0008000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000F00000000000000",
      INIT_3D => X"07FFFFE0000000FFFE007FFC0020000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000003C0000000000000000000007FFFFFFFFFFFFE000",
      INIT_3F => X"0080000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"F00000000000000000000000000000000000000000000000000003FFF000FFF8",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"00000000000000000000000000000FFFC003FFE0020000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000003C00000000000000000000000",
      INIT_44 => X"00003FFE000FFF80080000000000000000000000000000000000000000000000",
      INIT_45 => X"000000000000000F000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"00000000000000000000000000000000000000000000FFF0001FFE0020000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000003C00000000",
      INIT_49 => X"00000000000000000003FF80007FFC0080000000000000000000000000000000",
      INIT_4A => X"000000000000000000000000000000F000000000000000000000000000000000",
      INIT_4B => X"00FFF00200000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"000003C0000000000000000000000000000000000000000000000000000FFE00",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"00000000000000000000000000000000003FF00003FFC0080000000000000000",
      INIT_4F => X"000000000000000000000000000000000000000000000F000000000000000000",
      INIT_50 => X"0000000000FFC0000FFF00200000000000000000000000000000000000000000",
      INIT_51 => X"000000000000000000003C000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"00000000000000000000000000000000000000000000000003FF00001FFE0080",
      INIT_54 => X"000000000000000000000000000000000000000000000000000000000000F000",
      INIT_55 => X"0000000000000000000000000FFC00007FF80200000000000000000000000000",
      INIT_56 => X"000000000000000000000000000000000003C000000000000000000000000000",
      INIT_57 => X"3FF00001FFE00800000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000070000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0100000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000FFC00003FF80200000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000003FF00000FFF008000000000000E0000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"FC020000000000007C0000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000FFC00003F",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000003FF000007FF008000000000003F8000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"000000FFC00001FFC02000000000001FF0000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"000000FFE0000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000003FF000007FF80800000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"000000000000000000000FFC00000FFE02000000000007FFC000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"00003FF80800000000003FFF8000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000003FF0",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"000000000000000000000000000000000000FFC000007FE02000000000007FFF",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"000000000003FF000001FFC0800000000000FFFE000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"000000000001FFFC000000000000000000000000000000000000000000000000",
      INIT_72 => X"000000000000000000000000000000000000000000000000000FFC000007FF02",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"000000000000000000000000003FF000000FFC08000000000003FFF800000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"00FFC000003FF020000000000007FFF000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"000FFFE000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"000000000000000000000000000000000000000003FF000000FFE08000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"00000000000000000FFC000001FF820000000000001FFFC00000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"07FE080000000000003FFF800000000000000000000000000000000000000000",
      INIT_7E => X"000200000000000000000000000000000000000000000000000000003FF00000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_n_35\,
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(17),
      I1 => addra(16),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0_n_0\
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_n_35\,
      I1 => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\(0),
      I2 => DOUTA(0),
      O => \douta[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000FFC000001FFC200000000000007FFF00",
      INIT_01 => X"0000000000000000000000000000000000000000001C00000000000000000000",
      INIT_02 => X"00000003FF0000003FF080000000000000FFFE00000000000000000000000000",
      INIT_03 => X"0000000000000000007000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000001FFFC00000000000000000000000000000000000000000000000000",
      INIT_05 => X"00000000000000000000000000000000000000000000000FFC000000FFC20000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000001C00000",
      INIT_07 => X"00000000000000000000003FF0000003FF0800000000000003FFF80000000000",
      INIT_08 => X"000000018000E000000000000000000007000000000000000000000000000000",
      INIT_09 => X"C0000007FE2000000000000007FFF00000000000000000000000000000000000",
      INIT_0A => X"000000001C0000000000000000000000000000000000000000000000000000FF",
      INIT_0B => X"0FFFE000000000000000000000000000000000000000001F0003800000000000",
      INIT_0C => X"00000000000000000000000000000000000003FF0000001FF880000000000000",
      INIT_0D => X"00000000000000000000007C000E000000000000000000007000000000000000",
      INIT_0E => X"00000000000000000000000002000000000000001FFFC0000000000000000000",
      INIT_0F => X"003800000000000000000001C000000000000000000000000000000000000000",
      INIT_10 => X"08000000000000003FFF800000000000000000000000000000000000000001F0",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"000000000000000000000000000000000000038000E000000000000000000007",
      INIT_13 => X"000000000000000000000000000000000000000020000000000000007FFF0000",
      INIT_14 => X"000000000000000003800000000000000000001C000000000000000000000000",
      INIT_15 => X"00000000000000008000000000000000FFFE0000000000000000000000000000",
      INIT_16 => X"0000000000000070000000000000000000000000000000000000000000000000",
      INIT_17 => X"00000001FFFC000000000000000000000000000000000000000000000E000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000200000000",
      INIT_19 => X"000000000000000000000000000000003800000000000000000001C000000000",
      INIT_1A => X"000000000000000000000000000000080000000000000003FFF8000000000000",
      INIT_1B => X"00000000E0000000000000000000070000000000000000000000000000000000",
      INIT_1C => X"000000200000000000000007FFF0000000000000000000000000000000000000",
      INIT_1D => X"00001C0000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFE0000000000000000000000000000000000000000000038000000000000000",
      INIT_1F => X"00000000000000000003FE000000000007FE000000000080000000000000000F",
      INIT_20 => X"00000000000000000000000E0000000000000000000070000000000000000000",
      INIT_21 => X"00000001FFFF800000000200000000000000001FFFC000000000000000000000",
      INIT_22 => X"00000000000000000001C0000000000000000000000000000000000001FFFFC0",
      INIT_23 => X"000000000000003FFF8000000000000000000000000000000000000000000038",
      INIT_24 => X"000000000000000000000000000000003FFFFFC00000003FFFFFC00000000800",
      INIT_25 => X"00000000000000000038000000000000000000E0000000000000000000070000",
      INIT_26 => X"00000007FE003FE0000007FC007FE00000002000000000000000007FFF000000",
      INIT_27 => X"0003C000000007800078000007800000701C0000000000000000000000000000",
      INIT_28 => X"001FE0000000800000000000000000FFFE000000000000000000000000F01E00",
      INIT_29 => X"FFC0000FF87000000000000000000000000000000000007F80000FE000007F00",
      INIT_2A => X"000001FFFC000000000020000000000003E3FF00003FE3C0383FFE000FFC0000",
      INIT_2B => X"0000000000000000000003F000000FC00003F000000FC0000002000000000000",
      INIT_2C => X"0000000003FFFE0003FFCF00E0FFF800FFFC0007FFC000FFF9C0000000000000",
      INIT_2D => X"00000FC0003F0000000FC0000008000000000000000003FFF80000000001C000",
      INIT_2E => X"81FFE007FFF8007FFF8007FFF7000004000400FF801FF0000000000000003F00",
      INIT_2F => X"0020000000000000000007FFF0000000000F80000000000007F87E001FFFBC03",
      INIT_30 => X"FC00003800301FFE03FFE000000000000001F00000000F8003F00000000F8000",
      INIT_31 => X"E0000000007F0000000000000F007800FC0FF00E0003803F03F003F03F003F03",
      INIT_32 => X"00000000000F000000000F001F000000000F0000008000000000000000000FFF",
      INIT_33 => X"7800F007E01FC038000E01F803E00F803E00F803F00000E001C0F8181F038000",
      INIT_34 => X"F8000000001E0000020000000000000000001FFFC000000003FE000000000000",
      INIT_35 => X"07807C007807C007C00003C007038060700E00000000000000F8000000001F00",
      INIT_36 => X"0000000000003FFF800000001FFC000000000001E003C01E003F00E000380780",
      INIT_37 => X"3C1C0181803800000000000007C0000000001E0780000000003C000008000000",
      INIT_38 => X"FFF8000000000007000780F8007C038000E03E001F01E000F01E001F00000F00",
      INIT_39 => X"3C00000000003C3C0000000000780000200000000000000000007FFF00000000",
      INIT_3A => X"01F00E000380F0003C0F0003C0F0003C00003E00F060060E00E0000000000000",
      INIT_3B => X"00F0000080000000000000000000FFFE00000007FFF000000000003C001E03C0",
      INIT_3C => X"03C000F00000F806C18018380380000000000001E0000000000079E000000000",
      INIT_3D => X"0001FFFC0000003FFF800000000000F000780F0003C038000E03C000F03C000F",
      INIT_3E => X"0E00000000000007000000000000FF000000000001E000020000000000000000",
      INIT_3F => X"000003C001E03C000F00E000380F0001C0F0001E0F0001C00003301B060060E0",
      INIT_40 => X"0001F8000000000003C0000800000000000000000003FFF8000001FFFC000000",
      INIT_41 => X"E038000703C000783C000700000CC0CC18018180380000000000003800000000",
      INIT_42 => X"00000000000000000007FFF000000FFFE000000000000F000780E0003C038000",
      INIT_43 => X"0031833060060600E0000000000001E0000000000003C0000000000007000020",
      INIT_44 => X"00007FFF0000000000003C001E038000F00E000380E0001C0F0001E0F0001C00",
      INIT_45 => X"000007000000000000060000000000000E0000800000000000000000000FFFE0",
      INIT_46 => X"780E0003C038000E038000703C000783C000700000C618C180181C0380000000",
      INIT_47 => X"000000003C0002000000000000000000001FFFC00003FFF8000000000000F000",
      INIT_48 => X"F0001E0F0001C000030CE30700603FFE00000000000038000000000000000000",
      INIT_49 => X"00000000003FFF80001FFFC0000000000001C001E038000F00E000380E0001C0",
      INIT_4A => X"01807FF8000000000001C0000000000000000000000000007000080000000000",
      INIT_4B => X"000000000007800780E0003C038000E038000703C000783C000700000C3B0C0C",
      INIT_4C => X"000000000000000000000000E00020000000000000000000007FFF0000FFFE00",
      INIT_4D => X"0E000380E0001C0F0001E0F0001C0000307C303C060380E00000000000070000",
      INIT_4E => X"80008000000000000000000000FFFE0007FFF00000000000001E003C038000F0",
      INIT_4F => X"00700000C1E0C07FF81803800000000000380000000000000000000000000003",
      INIT_50 => X"01FFFC003FFF800000000000003C01F00E0003C038000E038000703C000783C0",
      INIT_51 => X"0000000000E00000000000000000000000000007000200000000000000000000",
      INIT_52 => X"00F80F8038000F00E000380E0001C0F0001E0F0001C000030383003FE0E00E00",
      INIT_53 => X"000000000000001C00080000000000000000000003FFF801FFFC000000000000",
      INIT_54 => X"000F03C000783C000700000C0C0C000183003800000000000700000000000000",
      INIT_55 => X"000000000000000007FFF00FFFE000000000000001FFFC00E0003C038000E03C",
      INIT_56 => X"003000060C00E000000000001C00000000000000000000000000003800200000",
      INIT_57 => X"FF0000000000000001FFF8038000F00E000380F0003C0F0003C0F0003C000030",
      INIT_58 => X"600000000000000000000000000000E00080000000000000000000000FFFE07F",
      INIT_59 => X"0003C038000E03C000F03E000F03E000F00000C000C000183003800000000000",
      INIT_5A => X"000001800200000000000000000000001FFFC3FFF80000000000000001FEF00E",
      INIT_5B => X"7C078007C000030003000060C00E000000000003800000000000000000000000",
      INIT_5C => X"000000003FFF9FFFC0000000000000000001C038000F00E00078078007807800",
      INIT_5D => X"003800000000000E000000000000000000000000000007000800000000000000",
      INIT_5E => X"00000000000780E0003C038001E01F003E01F001E01F003F00000C000C000183",
      INIT_5F => X"000000000000000000001C002000000000000000000000007FFFFFFE00000000",
      INIT_60 => X"0F803E01F003E01F803E01FC000030003000060E00E000000000003000000000",
      INIT_61 => X"800000000000000000000000FFFFFFF00000001E0780E000001E038000F00E00",
      INIT_62 => X"0000C000C000183803800000000001C000000000000000000000000000003000",
      INIT_63 => X"FFFFFF800000007C1F07C00000F00E0003C03801FC007E1FC007E1FC007E1F70",
      INIT_64 => X"000007000000000000000000000000000000C002000000000000000000000001",
      INIT_65 => X"3FC038000F00E07FE000FFFE000FFFE000FFF9C000030003000060700E000000",
      INIT_66 => X"0000000000038008000000000000000000000003FFFFFC00000003F07C1F0000",
      INIT_67 => X"001FFE0001FFC700000C000C000180FFF800000000001C000000000000000000",
      INIT_68 => X"0000000000000007FFFFE00000000781F07C007FFE00E0003C0381FF0001FFE0",
      INIT_69 => X"000601FFE000000000006000000000000000000000000000000E002000000000",
      INIT_6A => X"00001E0380E00FFFF0038000600E07F00001FE00001FF00003FE1C0000300030",
      INIT_6B => X"0000000000000000000000000038008000000000000000000000000FFFFF0000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000038000",
      INIT_6D => X"00E0020000000000000000000000001FFFF800000000000000007FC3F0000000",
      INIT_6E => X"00000000000000000000000000000000000E0000000000000000000000000000",
      INIT_6F => X"0000003FFFC00000000000000003E003E0000000000000000000000000000000",
      INIT_70 => X"0000000000380000000000000000000000000000018008000000000000000000",
      INIT_71 => X"001F000780000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"00000000000000000700200000000000000000000000007FFE00000000000000",
      INIT_73 => X"00000000000000000000000000000000000000000000000000E0000000080000",
      INIT_74 => X"0000000000000000000000FFF0000000000000000078000F0000000000000000",
      INIT_75 => X"000000000000000000000000038000000060000000000000000000001C008000",
      INIT_76 => X"800000000000000001C0001C0000000000000000000000000000000000000000",
      INIT_77 => X"0E000000018000000000000000000000700200000000000000000000000001FF",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"00000001C00800000000000000000000000003FC000000000000000007000070",
      INIT_7A => X"0000000000000000000000000000000000000000380000000600000000000000",
      INIT_7B => X"00000000000007E000000000000000001C0001C0000000000000000000000000",
      INIT_7C => X"0000000000000000E00000001C00040000000000000000070020000000000000",
      INIT_7D => X"0000000078000F00000000000000000000000000000000000000000000000000",
      INIT_7E => X"F0001000000000000000001C00800000000000000000000000000F0000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000380000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"020000000000000000000000000018000000000000000001E0003C0000000000",
      INIT_01 => X"0000000000000000000000000000000E00000003C00040000000000000000070",
      INIT_02 => X"000000000000000000000003C001E00000000000000000000000000000000000",
      INIT_03 => X"000000380000001F0003800000000000000001C0080000000000000000000000",
      INIT_04 => X"C03F800000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"000000000000070020000000000000000000000000000000000000000000000F",
      INIT_06 => X"0000000000000000000000000000000000000000000000E00000007E000E0000",
      INIT_07 => X"000000000000000000000000000000000000001FFFFC00000000000000000000",
      INIT_08 => X"000000000000000000000380000001F8003C00000000000000001C0080000000",
      INIT_09 => X"000000000000001FFFC000000000000000000000000000000000000000000000",
      INIT_0A => X"00000EE030F00000000000000000700200000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000600",
      INIT_0C => X"0001800800000000000000000000000000000000000000000000000FF8000000",
      INIT_0D => X"0000000000000000000000000000000000001C0000003980C7E0000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"00000000000070000000E6031F80000000000000000E00200000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"7F00000000000000003800800000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000001C00000071C0C",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"00000000000000000000000000070000001C70799C0000000000000000E00200",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"000C00000070C1E6700000000000000003800800000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"000000000E002000000000000000000000000000000000000000000000000000",
      INIT_19 => X"00000000000000000000000000000000000000000038000003830798E0000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"000000000000000000E007FFFE0E3E63FFFFFFFFFFE000003000800000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"F038FF87FFFFFFFFFF800001C002000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000001803FFF",
      INIT_1F => X"0008000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000007007FFFC063FE1FFFFFFFFFFE000007",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"000000001C000000019CF0000000000000000018002000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"00000000000000E0008000000000000000000000000000000000000000000000",
      INIT_25 => X"000000000000000000000000000000000000000000000000380000000773C000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"000000000000000000000000E00000001DCF0000000000000000038002000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"C00000007E3C00000000000000001C0008000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000003",
      INIT_2B => X"0000700020000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"000000000000000000000000000000000000000700000000F8F0000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"000000000000001C00000003E1800000000000000003C0008000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"8600000000000000000E00020000000000000000000000000000000000000000",
      INIT_31 => X"000000000000000000000000000000000000000000000000000000380000000F",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"FFF0000000007FF00000001E000000F00000003C180000000000000000700008",
      INIT_34 => X"001FFF0000001FFFFFFF80000007FFC00000003FFFFF80000003C00000000001",
      INIT_35 => X"000001C000000070600000000000000001C000200FFF80000000007FF8000000",
      INIT_36 => X"007FFFC0000000FFFFFE0000000F80000000001FFFF000000007FFF000000078",
      INIT_37 => X"000000000E000080FFFF8000000007FFFC00000001FFFF0000007FFFFFFE0000",
      INIT_38 => X"003E0000000000FFFFF00000007FFFE0000001F000000380000001C080000000",
      INIT_39 => X"00007FFFF80000000FFFFE000001FFFFFFF8000007FFFF80000003FFFFF80000",
      INIT_3A => X"03FFFFC0000007E000000E000000060000000000000000007800020FFFFF0000",
      INIT_3B => X"0007FFFFFFE000003FFFFF00000007FFFFE00000007C0000000007FFFFE00000",
      INIT_3C => X"000018000000000000000001C000087FFFFE00000003FFFFF00000007FFFFC00",
      INIT_3D => X"000000000780000001F0000000003FC03F8000001FE03F8000001FC000001C00",
      INIT_3E => X"000023FC03FC0000001FC00FE0000003F803F800001F00000F800001FE01FE00",
      INIT_3F => X"0000FC003F000000FE003F0000007F000000700000006000000000000000000F",
      INIT_40 => X"C000001F8003F000007C00003E00000FE000FC00000000001E00000003E00000",
      INIT_41 => X"0001FE000000E00000008000000000000000007800008FC001F8000000FC000F",
      INIT_42 => X"F800003F0001F00000000000780000000F8000000007E0007E000003F0007E00",
      INIT_43 => X"00000000000001C000027E0003E0000003E0001F0000007C0007C00001F00000",
      INIT_44 => X"F00000001F000000001F0000F800001F8000F8000007FC000003C00000000000",
      INIT_45 => X"07C000001F80003E000001E0001F000007C00003E00001F80003E00000000001",
      INIT_46 => X"E000007C0003E000001FF00000070000000000000000000000000E000009F000",
      INIT_47 => X"003E00001F00000F800007C0000F800000000007C00000007C000000007C0003",
      INIT_48 => X"000E0000000000000000000000007800002F80001F0000007C0000F800000F80",
      INIT_49 => X"001F00000000001F00000000F800000001E00007C00001F000078000007DE000",
      INIT_4A => X"0003C00000BE00003E000001F00003E000003E0000F800003E00003E00001E00",
      INIT_4B => X"E00000000780001F00000F80001F000001F3C000003C00000000000000000000",
      INIT_4C => X"800007C00000F80003E00000F80000F80000F800007C00000000007C00000003",
      INIT_4D => X"007C000007CF0000007000000000000000000000001E000002F80000F800000F",
      INIT_4E => X"F00003E00003E00001F00000000000F000000007C00000001E00007C00003E00",
      INIT_4F => X"000000000000000000F000000BC00003E000003E00001F000003C0000F800001",
      INIT_50 => X"000003C00000001F00000000780001F00000F80001F000001F18000000E00000",
      INIT_51 => X"3F00000F800000F800007C00000F00003E000007C0000F80000F800007C00000",
      INIT_52 => X"E00003800003E000078000007C00000003C00000000000000000000007800000",
      INIT_53 => X"003C0000F800000F80001C00001C00000F00000000000F000000003E00000001",
      INIT_54 => X"F00000000700000000000000000000001C000000FC00001E000003E00001F000",
      INIT_55 => X"000000003C00000000003C00000000F80000000780000000000F800000000001",
      INIT_56 => X"00000000F0000003F000007800000F800007C00000F80003E000003E00000000",
      INIT_57 => X"000001F00000001E00000000003E000000000007C00000000E00000000000000",
      INIT_58 => X"00003E00001F000003E0000F8000007C0000000000000000F00000000000F000",
      INIT_59 => X"00F800000000001F000000003C00000000000000000000078000000FC00001E0",
      INIT_5A => X"000001F00000000000000003C00000000003C000000007C00000007800000000",
      INIT_5B => X"70000000000000000000003C0000003F000007800000F800007C00000780003C",
      INIT_5C => X"00000000000F000000000F80000001F00000000001F000000000007C00000000",
      INIT_5D => X"000000FC00001E000003E00001F000001E0001F0000003E0000000000000000F",
      INIT_5E => X"000007C00000000007C00000000001F000000000E000000000000000000001E0",
      INIT_5F => X"07C000007C0007C000000F80000000000000003C00000000003C000000003E00",
      INIT_60 => X"000007C000000003C00000000000000000000F00000003F000007800000F8000",
      INIT_61 => X"00000000000000F00000000000F0000000007C0000000F00000000001F800000",
      INIT_62 => X"000000000000780000000FC00001E000003E00001F000000F8003E0000001F00",
      INIT_63 => X"03C000000F01F00000003E00000000003E00000000001F000000000780000000",
      INIT_64 => X"0007800000F800007C000003F003F80000007C0000000000000003C000000000",
      INIT_65 => X"000000007C00000000007C000000000E00000000000000000003C00000003F00",
      INIT_66 => X"FC7FC0000000F8000000000003E00F000000003FFF8000003E03E00000007E00",
      INIT_67 => X"0000001C0000000000000000001E00000000FC00001E000003E00001E0000007",
      INIT_68 => X"FFF83C0000001FFFFE000000F80F80000000FF0000000001F80000000001F000",
      INIT_69 => X"007000000003F000007800000FC0000F8000000FFFFC00000003E00000000000",
      INIT_6A => X"E01F00000001FFC000000003F00000000007C000000000380000000000000000",
      INIT_6B => X"3F00003E0000000FFFE000000007C0000000000FFFF8F0000001FFFFF8000003",
      INIT_6C => X"E0000000001F0000000000F0000000000000000003C00000000FC00001E00000",
      INIT_6D => X"001F0000000000FFFFF3C000000FFFFFC000000F807C00000003FF0000000007",
      INIT_6E => X"00000000000000001E000000003F00F007800000FE0001F0000000FFFFC00000",
      INIT_6F => X"007F80000000003E00F80000003FFC000000000FE0000000007C0000000001E0",
      INIT_70 => X"00FC03E01E000003FC001FC0000007FFFFC00000003E0000000007FC0FFF0000",
      INIT_71 => X"01FF00000000001FC000000001F00000000003C00000000000000000F0000000",
      INIT_72 => X"00003F803F80000000F8000000001F8007FC000003F00000000000F803E00000",
      INIT_73 => X"07C000000000078000000000000000078000000003F00F807800000FFE01FE00",
      INIT_74 => X"0000FC0007F000001F800000000003E007C000000FE000000000003F80000000",
      INIT_75 => X"0000003C000000000FC03E01E000003EFFFFF0000001F8003F00000001F00000",
      INIT_76 => X"00000F801F0000007E0000000000007F800000001F00000000000F0000000000",
      INIT_77 => X"800000F9FFFF80000007C0007C00000007E000000003E0000FC000007C000000",
      INIT_78 => X"0000007F000000007C00000000001E0000000000000001E0000000003F006007",
      INIT_79 => X"F80000000F800000001F00003F000003E000000000003E003E000001F0000000",
      INIT_7A => X"00003C000000000000000F0000000000FC00001E000003E1FFF80000003E0000",
      INIT_7B => X"7C00000F800000000000F800F800000F80000000000000FE00000001F0000000",
      INIT_7C => X"00000003F000007800000F80FF00000000F00001E00000003F000000007C0000",
      INIT_7D => X"F000003E00000000000000FE00000007C0000000000078000000000000007800",
      INIT_7E => X"0000000007C00007C00000007C00000001E00001F000003E000000000003E001",
      INIT_7F => X"0000001F000000000000F000000000000003C0000000000FC00001E000003E00",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(16),
      I1 => addra(17),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal ram_ena : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F800000007800007C00000F000000000000F8007C00001F000000000000001FC",
      INIT_01 => X"00000000001E00000000003F000007800000F800000000001F00001F00000000",
      INIT_02 => X"00000000003E000F800007C000000000000003F80000007C000000000001E000",
      INIT_03 => X"00001E000003E000000000007800003C00000003E00000003E00000F000003C0",
      INIT_04 => X"00000000000003F0000001F000000000000380000000000000F00000000000FC",
      INIT_05 => X"E00000F000000007C0000000F800003C00001F000000000000F8003E00001F00",
      INIT_06 => X"00000000000700000000000003800000000003F000007800000F800000000001",
      INIT_07 => X"E00000F000007C00000000003FFFFFFC00007C0000000000000007E0000007C0",
      INIT_08 => X"1E00000000000FC00001E000003E000000000007800003C00000001F00000003",
      INIT_09 => X"FFFFFFF00001F0000000000000000FC000001F0000000000000E000000000000",
      INIT_0A => X"00F800000000001E00000F000000003E0000000F800003C00001F00000000001",
      INIT_0B => X"00001F8000007C0000000000001C000000000000F000000000003F0000078000",
      INIT_0C => X"000000F80000003E00000F000007C0000000000FFFFFFFE00007C00000000000",
      INIT_0D => X"0078000000000007800000000000FC00001E000003E000000000007800003C00",
      INIT_0E => X"001F00000300001FFFFFFF80001F00000300000000003F000001F00000000000",
      INIT_0F => X"0003F000007800000F800001800001E00000F000000001F0000000F800003C00",
      INIT_10 => X"007C00003E00000000007C000007C0000000000000F000000000003C00000000",
      INIT_11 => X"000007800003C000000007C0000003E00001F000007C00001E00007FFFFFFC00",
      INIT_12 => X"001F00000000000001E00000000001E000000000000FC00003E000003E00000F",
      INIT_13 => X"000007800007C00000F000007800000F8000000001F00000F80000000000F000",
      INIT_14 => X"00000F0000000000002F00000F800000F800007C00001E00000F000000000F80",
      INIT_15 => X"E000003E0000000007C00003E00000000003E000007C00000000000003C00000",
      INIT_16 => X"3E000003E00001F000007C00007C000000003E0000001E00001F000003C00003",
      INIT_17 => X"80000000000F800001F000000000000007800000000078000000000000BC0000",
      INIT_18 => X"01F0000000007C0000007C00007C00000F80000F800000F8000000000F00000F",
      INIT_19 => X"000000000F0000000003C0000000000002F80000F8000007C00007C00001F000",
      INIT_1A => X"03E000003E00003E000003E0000000003E00003E00000000003E000007C00000",
      INIT_1B => X"000000000BE00007C000001F00001F000007C00007C000000001F0000001F000",
      INIT_1C => X"00000000F80001F00000000000F800001F000000000000001E000000001E0000",
      INIT_1D => X"0000F800000F80003E0000000003E0000007E0000F800000FC0001F000000F80",
      INIT_1E => X"03E000007C000000000000003C00000000F00000000000002FC0001F0000007E",
      INIT_1F => X"000F8000000F80007E000001F8000FC000003E0000000001F0000FC000000000",
      INIT_20 => X"7800000007800000000000009F8000FC000000F80007E000003F0001F8000000",
      INIT_21 => X"F0007E000000F80000000007E0007E00000000000F800001F000000000000000",
      INIT_22 => X"7F0007E0000003F0003F0000007E000FC0000000001F0000003F0003F0000007",
      INIT_23 => X"E007F800000000003E000007C000000000000000F00000003C00000000000002",
      INIT_24 => X"01FC007F00000000007C0000007F001F8000000FE007F8000003E0000000000F",
      INIT_25 => X"0000000000000001E0000001E000000000000008FF007F00000007F003FC0000",
      INIT_26 => X"00FFC7FE0000001FFFFFC000000F80000000001FFFFFC00000FFFFFFF800001F",
      INIT_27 => X"0000000000000021FFFFFC0000000FFFFFE0000003FE0FF80000000000F80000",
      INIT_28 => X"003E00000000003FFFFE000003FFFFFFE000007C0000000000000003C000000F",
      INIT_29 => X"00001FFFFF00000007FFFFC00000000003E0000001FFFFF00000003FFFFE0000",
      INIT_2A => X"0FFFFFFF800001F00000000000000007800000780000000000000083FFFFE000",
      INIT_2B => X"000000000780000003FFFF000000007FFFE0000000F800000000007FFFE00000",
      INIT_2C => X"0000000F000003C00000000000000207FFFE000000003FFFF00000000FFFFE00",
      INIT_2D => X"0000007FFE00000001C000000000007FFE0000003FFFFFFC0000038000000000",
      INIT_2E => X"00000807FFE0000000003FFF000000000FFFE000000000001E00000003FFF000",
      INIT_2F => X"0000001F800000000000000000000000000000000000001E00000E0000000000",
      INIT_30 => X"0000000001F000000000000000000000007C00000000000F0000000000000000",
      INIT_31 => X"00000000000000000000003C000078000000000000002000F800000000000780",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0003C00000000000000080000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000078",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"00000000000000000000000000000000000000F0001E00000000000000020000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"00000000000001E000F000000000000000080000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000200000000000000000000000000000000000000000000000000000",
      INIT_3B => X"000000000000000000000000000000000000000000000000000003C007800000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"000000000000000000000000000007803C000000000000000080000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"00000F01E0000000000000000200000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0800000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"000000000000000000000000000000000000000000001E0F0000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"000000000000000000003C780000000000000000200000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000800000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000007BC0",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"000000000000000000000000000000000000FE00000000000000000200000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"000000000001F000000000000000000800000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000002000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000003800000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000800000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '0',
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => '0',
      ADDRBWRADDR(11) => '0',
      ADDRBWRADDR(10) => '0',
      ADDRBWRADDR(9) => '0',
      ADDRBWRADDR(8) => '0',
      ADDRBWRADDR(7) => '0',
      ADDRBWRADDR(6) => '0',
      ADDRBWRADDR(5) => '0',
      ADDRBWRADDR(4) => '0',
      ADDRBWRADDR(3) => '0',
      ADDRBWRADDR(2) => '0',
      ADDRBWRADDR(1) => '0',
      ADDRBWRADDR(0) => '0',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31) => '0',
      DIADI(30) => '0',
      DIADI(29) => '0',
      DIADI(28) => '0',
      DIADI(27) => '0',
      DIADI(26) => '0',
      DIADI(25) => '0',
      DIADI(24) => '0',
      DIADI(23) => '0',
      DIADI(22) => '0',
      DIADI(21) => '0',
      DIADI(20) => '0',
      DIADI(19) => '0',
      DIADI(18) => '0',
      DIADI(17) => '0',
      DIADI(16) => '0',
      DIADI(15) => '0',
      DIADI(14) => '0',
      DIADI(13) => '0',
      DIADI(12) => '0',
      DIADI(11) => '0',
      DIADI(10) => '0',
      DIADI(9) => '0',
      DIADI(8) => '0',
      DIADI(7) => '0',
      DIADI(6) => '0',
      DIADI(5) => '0',
      DIADI(4) => '0',
      DIADI(3) => '0',
      DIADI(2) => '0',
      DIADI(1) => '0',
      DIADI(0) => '0',
      DIBDI(31) => '0',
      DIBDI(30) => '0',
      DIBDI(29) => '0',
      DIBDI(28) => '0',
      DIBDI(27) => '0',
      DIBDI(26) => '0',
      DIBDI(25) => '0',
      DIBDI(24) => '0',
      DIBDI(23) => '0',
      DIBDI(22) => '0',
      DIBDI(21) => '0',
      DIBDI(20) => '0',
      DIBDI(19) => '0',
      DIBDI(18) => '0',
      DIBDI(17) => '0',
      DIBDI(16) => '0',
      DIBDI(15) => '0',
      DIBDI(14) => '0',
      DIBDI(13) => '0',
      DIBDI(12) => '0',
      DIBDI(11) => '0',
      DIBDI(10) => '0',
      DIBDI(9) => '0',
      DIBDI(8) => '0',
      DIBDI(7) => '0',
      DIBDI(6) => '0',
      DIBDI(5) => '0',
      DIBDI(4) => '0',
      DIBDI(3) => '0',
      DIBDI(2) => '0',
      DIBDI(1) => '0',
      DIBDI(0) => '0',
      DIPADIP(3) => '0',
      DIPADIP(2) => '0',
      DIPADIP(1) => '0',
      DIPADIP(0) => '0',
      DIPBDIP(3) => '0',
      DIPBDIP(2) => '0',
      DIPBDIP(1) => '0',
      DIPBDIP(0) => '0',
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => '0',
      WEA(2) => '0',
      WEA(1) => '0',
      WEA(0) => '0',
      WEBWE(7) => '0',
      WEBWE(6) => '0',
      WEBWE(5) => '0',
      WEBWE(4) => '0',
      WEBWE(3) => '0',
      WEBWE(2) => '0',
      WEBWE(1) => '0',
      WEBWE(0) => '0'
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(17),
      I1 => addra(16),
      I2 => addra(15),
      O => ram_ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end blk_mem_gen_0_blk_mem_gen_prim_width;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[0]\ : out STD_LOGIC;
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[0]\ => \douta[0]\,
      \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\(0) => \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOADO(0) => DOADO(0),
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end blk_mem_gen_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_generic_cstr is
  signal p_0_out : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 to 2 );
begin
\has_mux_a.A\: entity work.blk_mem_gen_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T\ => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[3].ram.r_n_0\,
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      addra(2 downto 0) => addra(17 downto 15),
      clka => clka,
      \^douta\(0) => douta(0),
      \douta[0]\(0) => sel_pipe_d1(2)
    );
\ramloop[0].ram.r\: entity work.blk_mem_gen_0_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => p_0_out,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[1].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => p_0_out,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      \douta[0]\ => \ramloop[1].ram.r_n_0\,
      \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\(0) => sel_pipe_d1(2)
    );
\ramloop[2].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOADO(0) => \ramloop[3].ram.r_n_0\,
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end blk_mem_gen_0_blk_mem_gen_top;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.blk_mem_gen_0_blk_mem_gen_generic_cstr
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end blk_mem_gen_0_blk_mem_gen_v8_2_synth;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.blk_mem_gen_0_blk_mem_gen_top
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0_blk_mem_gen_v8_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 17 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    doutb : out STD_LOGIC_VECTOR ( 0 to 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "Estimated Power for IP     :     2.155978 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 217514;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 217514;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 217514;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 217514;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "blk_mem_gen_v8_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0_blk_mem_gen_v8_2 : entity is "yes";
end blk_mem_gen_0_blk_mem_gen_v8_2;

architecture STRUCTURE of blk_mem_gen_0_blk_mem_gen_v8_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.blk_mem_gen_0_blk_mem_gen_v8_2_synth
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 17 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of blk_mem_gen_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_2,{}";
  attribute core_generation_info : string;
  attribute core_generation_info of blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2015.2.1,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=6,x_ipLanguage=VERILOG,x_ipSimLanguage=VERILOG,C_FAMILY=artix7,C_XDEVICEFAMILY=artix7,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=3,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=blk_mem_gen_0.mif,C_INIT_FILE=blk_mem_gen_0.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=1,C_READ_WIDTH_A=1,C_WRITE_DEPTH_A=217514,C_READ_DEPTH_A=217514,C_ADDRA_WIDTH=18,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=1,C_READ_WIDTH_B=1,C_WRITE_DEPTH_B=217514,C_READ_DEPTH_B=217514,C_ADDRB_WIDTH=18,C_HAS_MEM_OUTPUT_REGS_A=1,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=7,C_COUNT_18K_BRAM=0,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.155978 mW}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of blk_mem_gen_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of blk_mem_gen_0 : entity is "blk_mem_gen_v8_2,Vivado 2015.2.1";
end blk_mem_gen_0;

architecture STRUCTURE of blk_mem_gen_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 18;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 18;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     2.155978 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 217514;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 217514;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 1;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 1;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 217514;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 217514;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 1;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 1;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of U0 : label is std.standard.true;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.blk_mem_gen_0_blk_mem_gen_v8_2
     port map (
      addra(17 downto 0) => addra(17 downto 0),
      addrb(17) => '0',
      addrb(16) => '0',
      addrb(15) => '0',
      addrb(14) => '0',
      addrb(13) => '0',
      addrb(12) => '0',
      addrb(11) => '0',
      addrb(10) => '0',
      addrb(9) => '0',
      addrb(8) => '0',
      addrb(7) => '0',
      addrb(6) => '0',
      addrb(5) => '0',
      addrb(4) => '0',
      addrb(3) => '0',
      addrb(2) => '0',
      addrb(1) => '0',
      addrb(0) => '0',
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(0) => '0',
      dinb(0) => '0',
      douta(0) => douta(0),
      doutb(0) => NLW_U0_doutb_UNCONNECTED(0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(17 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(17 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31) => '0',
      s_axi_araddr(30) => '0',
      s_axi_araddr(29) => '0',
      s_axi_araddr(28) => '0',
      s_axi_araddr(27) => '0',
      s_axi_araddr(26) => '0',
      s_axi_araddr(25) => '0',
      s_axi_araddr(24) => '0',
      s_axi_araddr(23) => '0',
      s_axi_araddr(22) => '0',
      s_axi_araddr(21) => '0',
      s_axi_araddr(20) => '0',
      s_axi_araddr(19) => '0',
      s_axi_araddr(18) => '0',
      s_axi_araddr(17) => '0',
      s_axi_araddr(16) => '0',
      s_axi_araddr(15) => '0',
      s_axi_araddr(14) => '0',
      s_axi_araddr(13) => '0',
      s_axi_araddr(12) => '0',
      s_axi_araddr(11) => '0',
      s_axi_araddr(10) => '0',
      s_axi_araddr(9) => '0',
      s_axi_araddr(8) => '0',
      s_axi_araddr(7) => '0',
      s_axi_araddr(6) => '0',
      s_axi_araddr(5) => '0',
      s_axi_araddr(4) => '0',
      s_axi_araddr(3) => '0',
      s_axi_araddr(2) => '0',
      s_axi_araddr(1) => '0',
      s_axi_araddr(0) => '0',
      s_axi_arburst(1) => '0',
      s_axi_arburst(0) => '0',
      s_axi_arid(3) => '0',
      s_axi_arid(2) => '0',
      s_axi_arid(1) => '0',
      s_axi_arid(0) => '0',
      s_axi_arlen(7) => '0',
      s_axi_arlen(6) => '0',
      s_axi_arlen(5) => '0',
      s_axi_arlen(4) => '0',
      s_axi_arlen(3) => '0',
      s_axi_arlen(2) => '0',
      s_axi_arlen(1) => '0',
      s_axi_arlen(0) => '0',
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2) => '0',
      s_axi_arsize(1) => '0',
      s_axi_arsize(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31) => '0',
      s_axi_awaddr(30) => '0',
      s_axi_awaddr(29) => '0',
      s_axi_awaddr(28) => '0',
      s_axi_awaddr(27) => '0',
      s_axi_awaddr(26) => '0',
      s_axi_awaddr(25) => '0',
      s_axi_awaddr(24) => '0',
      s_axi_awaddr(23) => '0',
      s_axi_awaddr(22) => '0',
      s_axi_awaddr(21) => '0',
      s_axi_awaddr(20) => '0',
      s_axi_awaddr(19) => '0',
      s_axi_awaddr(18) => '0',
      s_axi_awaddr(17) => '0',
      s_axi_awaddr(16) => '0',
      s_axi_awaddr(15) => '0',
      s_axi_awaddr(14) => '0',
      s_axi_awaddr(13) => '0',
      s_axi_awaddr(12) => '0',
      s_axi_awaddr(11) => '0',
      s_axi_awaddr(10) => '0',
      s_axi_awaddr(9) => '0',
      s_axi_awaddr(8) => '0',
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6) => '0',
      s_axi_awaddr(5) => '0',
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3) => '0',
      s_axi_awaddr(2) => '0',
      s_axi_awaddr(1) => '0',
      s_axi_awaddr(0) => '0',
      s_axi_awburst(1) => '0',
      s_axi_awburst(0) => '0',
      s_axi_awid(3) => '0',
      s_axi_awid(2) => '0',
      s_axi_awid(1) => '0',
      s_axi_awid(0) => '0',
      s_axi_awlen(7) => '0',
      s_axi_awlen(6) => '0',
      s_axi_awlen(5) => '0',
      s_axi_awlen(4) => '0',
      s_axi_awlen(3) => '0',
      s_axi_awlen(2) => '0',
      s_axi_awlen(1) => '0',
      s_axi_awlen(0) => '0',
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2) => '0',
      s_axi_awsize(1) => '0',
      s_axi_awsize(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(17 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(17 downto 0),
      s_axi_rdata(0) => NLW_U0_s_axi_rdata_UNCONNECTED(0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
