

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_25_1_1_Loop_VITIS_LOOP_29_2_proc13'
================================================================
* Date:           Tue Jan  9 15:43:06 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stream2mem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.815 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       38|     5762|  0.380 us|  57.620 us|   38|  5762|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_29_2  |       36|     5760|        13|         12|          1|  3 ~ 480|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    158|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      64|    192|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |col_3_fu_147_p2                    |         +|   0|  0|  12|          12|           3|
    |ap_block_pp0_stage10_01001         |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage5_01001          |       and|   0|  0|   1|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   1|           1|           1|
    |ap_condition_525                   |       and|   0|  0|   1|           1|           1|
    |ap_condition_529                   |       and|   0|  0|   1|           1|           1|
    |icmp_ln29_fu_127_p2                |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   1|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  34|          33|          25|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  53|         13|    1|         13|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2       |   9|          2|   12|         24|
    |cacheBuff_i_blk_n            |   9|          2|    1|          2|
    |cacheBuff_i_din              |  33|          8|    8|         64|
    |col_fu_56                    |   9|          2|   12|         24|
    |img_data_blk_n               |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 158|         37|   39|        137|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  12|   0|   12|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |col_2_reg_164                |  12|   0|   12|          0|
    |col_fu_56                    |  12|   0|   12|          0|
    |icmp_ln29_reg_169            |   1|   0|    1|          0|
    |reg_101                      |   8|   0|    8|          0|
    |reg_106                      |   8|   0|    8|          0|
    |trunc_ln38_reg_173           |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_25_1.1_Loop_VITIS_LOOP_29_2_proc13|  return value|
|cacheBuff_i_din             |  out|    8|     ap_fifo|                                                     cacheBuff_i|       pointer|
|cacheBuff_i_num_data_valid  |   in|   10|     ap_fifo|                                                     cacheBuff_i|       pointer|
|cacheBuff_i_fifo_cap        |   in|   10|     ap_fifo|                                                     cacheBuff_i|       pointer|
|cacheBuff_i_full_n          |   in|    1|     ap_fifo|                                                     cacheBuff_i|       pointer|
|cacheBuff_i_write           |  out|    1|     ap_fifo|                                                     cacheBuff_i|       pointer|
|p_read                      |   in|    8|     ap_none|                                                          p_read|        scalar|
|img_data_dout               |   in|   24|     ap_fifo|                                                        img_data|       pointer|
|img_data_num_data_valid     |   in|    2|     ap_fifo|                                                        img_data|       pointer|
|img_data_fifo_cap           |   in|    2|     ap_fifo|                                                        img_data|       pointer|
|img_data_empty_n            |   in|    1|     ap_fifo|                                                        img_data|       pointer|
|img_data_read               |  out|    1|     ap_fifo|                                                        img_data|       pointer|
+----------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

