// Seed: 1529784049
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_7 = -1, id_8;
  wire id_9;
  assign id_7 = id_8;
  assign module_1.id_6 = 0;
endmodule
module module_1 ();
  wire id_1;
  reg id_2, id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_4, id_5;
  bit  id_6;
  wire id_7;
  wire id_8;
  assign id_6 = id_3;
  initial begin : LABEL_0
    if ((id_6)) id_2 <= 1;
    else $display;
  end
endmodule
