# India-RISC-V-Tapeout-Program-with-IITGN-VSD

* <ins>**Week-0 Activities Involves:**</ins> All Opensource EDA tools are required to be installed in the week-0. 
[Tools Installation ](week0.md)  

* <ins>**Week-1 Activities Involves:**</ins>
   * Day 1: Introduction to iverilog, gtkwave, vcd file, .lib file, simulation and synthesis
   * Day 2: Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
   * Day 3 - Combinational and sequential optmizations
   * Day 4 - GLS, blocking vs non-blocking and Synthesis-Simulation mismatch
   * Day 5 - Optimization in synthesis
     
* [Click me to find the week-1 Labs](week1.md)

* <ins>**Week-2 Activities Involves:**</ins>
   * Research : BabySoC Fundamentals & Functional Modelling
        * Part1 Theory (Conceptual Understanding)  
          [Check this doc for theory activities ](week2-part1-theory.pdf)
        * 3-on Functional Modelling)  
          [Check this for lab activities](week2-part2-lab.pdf)
