<root><simulation><result_generated_time />2023-05-16 17:52:00<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 13, 'OX': 13, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />18690048<total_data_size_element />{'W': 110592, 'I': 778752, 'O': 4056}<total_data_reuse />{'W': 169, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/22</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [48, 1, 1], 'I': [156, 1, 1], 'O': [52, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 13)], []], [[('K', 2)], [('FY', 3), ('C', 4), ('K', 2)]], [], []]<I />[[[('K', 2)], [('K', 2)]], [[('OY', 13)], [('FY', 3), ('C', 4)]], [], []]<O />[[[], [('FY', 3), ('C', 4)]], [[('OY', 13), ('K', 2)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('C', 4), ('OX', 13)], [('K', 2), ('FX', 3), ('C', 2), ('C', 16)], []]<I />[[('K', 3), ('C', 4), ('OX', 13), ('K', 2)], [('FX', 3), ('C', 2), ('C', 16)], []]<O />[[('K', 3), ('C', 4)], [('OX', 13), ('K', 2), ('FX', 3), ('C', 2), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [13.0, 13, 1, 1], 'I': [10.4, 2.31, 1.0, 1.0], 'O': [12.0, 4, 96, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [96, 884736, 884736], 'I': [416, 6230016, 6230016], 'O': [24, 32448, 32448], 'O_partial': [24, 32448, 0], 'O_final': [0, 0, 32448]}<actual_mem_utilization_individual />{'W': [0.19, 0.03, 0.0], 'I': [0.81, 0.19, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.21, 0.0], 'I': [0.81, 0.21, 0.0], 'O': [0.05, 0.21, 0.0]}<effective_mem_size_bit />{'W': [96, 442368, 884736], 'I': [416, 3115008, 6230016], 'O': [24, 32448, 32448], 'O_partial': [24, 32448, 0], 'O_final': [0, 0, 32448]}<total_unit_count />{'W': [624, 48, 1, 1], 'I': [624, 156, 1, 1], 'O': [624, 52, 1, 1]}<unique_unit_count />{'W': [48, 48, 1, 1], 'I': [60, 156, 1, 1], 'O': [52, 52, 1, 1]}<duplicate_unit_count />{'W': [13.0, 1.0, 1.0, 1.0], 'I': [10.4, 1.0, 1.0, 1.0], 'O': [12.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1437696, 110592], [110592, 110592], [110592, 0]]<I />[[599039, 778752], [778752, 778752], [778752, 0]]<O />[[(1553448, 1557504), (389376, 385320)], [(385320, 389376), (4056, 0)], [(0, 4056), (0, 0)]]<O_partial />[[(1553448, 1557504), (389376, 385320)], [(385320, 389376), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (4056, 0)], [(0, 4056), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[179712, 13824], [1728, 1728], [432, 0]]<I />[[74880, 97344], [12168, 12168], [3042, 0]]<O />[[(194181, 194688), (48672, 48165)], [(6021, 6084), (63, 0)], [(0, 16), (0, 0)]]<O_partial />[([194181, 194688], [48672, 48165]), ([6021, 6084], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [63, 0]), ([0, 16], [0, 0])]</mem_access_count_word><mac_count><active />18690048<idle />11980800</mac_count></basic_info><energy><total_energy />41464388.9<mem_energy_breakdown><W />[65.4, 342.5, 575.4]<I />[60.6, 2411.5, 4051.5]<O />[170.1, 1205.8, 21.1]</mem_energy_breakdown><MAC_energy><active_MAC />40856444.9<idle_MAC />599040.0<total />41455484.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4162<utilization_without_data_loading />0.6094<utilization_spatial />0.6094<utilization_temporal_with_data_loading />0.6829<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />43857<latency_cycle_without_data_loading />29952<ideal_computing_cycle />29952<data_loading><load_cycle_total />13905<load_cycle_individual />{'W': [9, 1728, 0], 'I': [127, 12168, 0]}<load_cycle_combined />{'W': 1728, 'I': 12168}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-29951], [-29414, -28077], [-29952, -29952]], 'I': [[-29951], [-14250, -2755], [-29952, -29952]], 'O': [[-29952], [-29952, -24960], [-29889, -29936]]}<mem_stall_cycle_shared />{'W': [[-29951], [-29414, 0], [0, 0]], 'I': [[-29951], [-14250, 0], [0, 0]], 'O': [[-29952], [-29952, -24960], [-29889, -29936]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 884736, 884736], 'I': [416, 6230016, 6230016], 'O': [24, 32448, 32448], 'O_partial': [24, 32448, 0], 'O_final': [0, 0, 32448]}<data_size_each_level_total />{'W': [4608, 884736, 884736], 'I': [64896, 6230016, 6230016], 'O': [1248, 32448, 32448]}<loop_cycles_each_level />{'W': [156, 29952, 29952], 'I': [312, 29952, 29952], 'O': [12, 29952, 29952]}<top_ir_loop_size />{'W': [13, 1, 1], 'I': [2, 1, 1], 'O': [4, 96, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [29.5, 29.5], [29.5, 29.5]], 'I': [[3.1, 1.3], [208.0, 208.0], [208.0, 208.0]], 'O': [[8.0, 2.0], [104.0, 1.1], [1.1, 1.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [384.0, 29.5], [29.5, 29.5]], 'I': [[3.1, 2.7], [416.0, 208.0], [208.0, 208.0]], 'O': [[8.0, 8.0], [416.0, 104.0], [104.0, 1.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [29.5, 29.5], [29.5, 0]], 'I': [[3.1, 2.7], [416.0, 208.0], [208.0, 0]], 'O': [[8.0, 2.0], [104.0, 1.1], [1.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [550.6, 341.5], [237.5, 1.1]], 'I': [[3.1, 2.7], [550.6, 341.5], [237.5, 1.1]], 'O': [[8.0, 2.0], [550.6, 341.5], [237.5, 1.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 29952], [156, 156, 192], [29952, 29952, 1]], 'I': [[1, 1, 29952], [156, 312, 96], [29952, 29952, 1]], 'O': [[1, 1, 29952], [12, 12, 2496], [29952, 29952, 1]]}<trans_time_real />{'W': [[0, 1, 29952], [[2, 156, 192], [9, 156, 192]], [[1728, 29952, 1], [432, 29952, 1]]], 'I': [[0, 1, 29952], [[6, 312, 96], [127, 312, 96]], [[12168, 29952, 1], [3042, 29952, 1]]], 'O': [[0, 1, 29952], [[0, 12, 2496], [2, 12, 2496]], [[63, 29952, 1], [16, 29952, 1]]]}<single_stall_cycle />{'W': [[-1], [-154, -147], [-28224, -29520]], 'I': [[-1], [-150, -29], [-17784, -26910]], 'O': [[-1], [-12, -10], [-29889, -29936]]}<single_stall_count />{'W': [29951, 191, 0], 'I': [29951, 95, 0], 'O': [29952, 2496, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [63, 0]}, 1: {'W': [1719, 0], 'I': [12065, 0], 'O': [4992, 63]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-29952, -29952], [-29889, -29952]], 1: [[-11176, -29952], [-24960, -29889]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>