

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_us.h File Reference</div>  </div>
</div>
<div class="contents">

<p><a href="at91__us_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a60930f2c96b720a2a18e5861f1eeffb8">US_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Control Register.  <a href="#a60930f2c96b720a2a18e5861f1eeffb8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae785559bd06964c5a551380628d67d9c"></a><!-- doxytag: member="at91_us.h::US0_CR" ref="ae785559bd06964c5a551380628d67d9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ae785559bd06964c5a551380628d67d9c">US0_CR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_CR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2997be819b8cc0f9b3f3c4d26495104"></a><!-- doxytag: member="at91_us.h::US1_CR" ref="aa2997be819b8cc0f9b3f3c4d26495104" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aa2997be819b8cc0f9b3f3c4d26495104">US1_CR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_CR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 control register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0ff9872fd63211f2b2fb4834308c502"></a><!-- doxytag: member="at91_us.h::US_RSTRX" ref="af0ff9872fd63211f2b2fb4834308c502" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#af0ff9872fd63211f2b2fb4834308c502">US_RSTRX</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset receiver. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8963929b925cf2c1285ca6cd51771c35"></a><!-- doxytag: member="at91_us.h::US_RSTTX" ref="a8963929b925cf2c1285ca6cd51771c35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a8963929b925cf2c1285ca6cd51771c35">US_RSTTX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset transmitter. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22a008aea1877125eb8e4666af07065f"></a><!-- doxytag: member="at91_us.h::US_RXEN" ref="a22a008aea1877125eb8e4666af07065f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a22a008aea1877125eb8e4666af07065f">US_RXEN</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4ea2c47eebd9ea95f844a971a084792"></a><!-- doxytag: member="at91_us.h::US_RXDIS" ref="ab4ea2c47eebd9ea95f844a971a084792" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab4ea2c47eebd9ea95f844a971a084792">US_RXDIS</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8969e9878742caecf162b9ca8445976a"></a><!-- doxytag: member="at91_us.h::US_TXEN" ref="a8969e9878742caecf162b9ca8445976a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a8969e9878742caecf162b9ca8445976a">US_TXEN</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7842521eaf169eeb2c4362ec0ff38be2"></a><!-- doxytag: member="at91_us.h::US_TXDIS" ref="a7842521eaf169eeb2c4362ec0ff38be2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a7842521eaf169eeb2c4362ec0ff38be2">US_TXDIS</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52a4cb09c5105f1ca76130659682e2cf"></a><!-- doxytag: member="at91_us.h::US_RSTSTA" ref="a52a4cb09c5105f1ca76130659682e2cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a52a4cb09c5105f1ca76130659682e2cf">US_RSTSTA</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac731cf20474166bc198a3af1abdcaa25"></a><!-- doxytag: member="at91_us.h::US_STTBRK" ref="ac731cf20474166bc198a3af1abdcaa25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac731cf20474166bc198a3af1abdcaa25">US_STTBRK</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start break. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac295b1b2671525c8e00d0e2547480b71"></a><!-- doxytag: member="at91_us.h::US_STPBRK" ref="ac295b1b2671525c8e00d0e2547480b71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac295b1b2671525c8e00d0e2547480b71">US_STPBRK</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop break. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c9911e459fa285086c076e96655a78c"></a><!-- doxytag: member="at91_us.h::US_STTTO" ref="a1c9911e459fa285086c076e96655a78c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a1c9911e459fa285086c076e96655a78c">US_STTTO</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Start timeout. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ef180d48004c3350352b6f2910282d8"></a><!-- doxytag: member="at91_us.h::US_SENDA" ref="a0ef180d48004c3350352b6f2910282d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a0ef180d48004c3350352b6f2910282d8">US_SENDA</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Send next byte with address bit set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab14645b8fea01b206dc1a3d56cbf024c"></a><!-- doxytag: member="at91_us.h::US_RSTIT" ref="ab14645b8fea01b206dc1a3d56cbf024c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab14645b8fea01b206dc1a3d56cbf024c">US_RSTIT</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset interations. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49e945b43d540a4acf2baf348f0d1b2b"></a><!-- doxytag: member="at91_us.h::US_RSTNAK" ref="a49e945b43d540a4acf2baf348f0d1b2b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a49e945b43d540a4acf2baf348f0d1b2b">US_RSTNAK</a>&#160;&#160;&#160;14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset non acknowledge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6159a8a7a6add046ab97f461484cd52"></a><!-- doxytag: member="at91_us.h::US_RETTO" ref="aa6159a8a7a6add046ab97f461484cd52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aa6159a8a7a6add046ab97f461484cd52">US_RETTO</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Rearm time out. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a9ef7dc272c72e6115a1aa8671fff8d"></a><!-- doxytag: member="at91_us.h::US_DTREN" ref="a2a9ef7dc272c72e6115a1aa8671fff8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a2a9ef7dc272c72e6115a1aa8671fff8d">US_DTREN</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data terminal ready enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affb22898516fd0533a886f5dba42f45d"></a><!-- doxytag: member="at91_us.h::US_DTRDIS" ref="affb22898516fd0533a886f5dba42f45d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#affb22898516fd0533a886f5dba42f45d">US_DTRDIS</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data terminal ready disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae483465d748449758e6705413d9e176"></a><!-- doxytag: member="at91_us.h::US_RTSEN" ref="aae483465d748449758e6705413d9e176" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aae483465d748449758e6705413d9e176">US_RTSEN</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Request to send enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb418b40fa8b8135c2dd00acbd99465d"></a><!-- doxytag: member="at91_us.h::US_RTSDIS" ref="afb418b40fa8b8135c2dd00acbd99465d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#afb418b40fa8b8135c2dd00acbd99465d">US_RTSDIS</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Request to send disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a4ab7678f6e3011b1141f6e037a753340">US_MR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Register.  <a href="#a4ab7678f6e3011b1141f6e037a753340"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43f5099431bdd33129a512f9457da25b"></a><!-- doxytag: member="at91_us.h::US0_MR" ref="a43f5099431bdd33129a512f9457da25b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a43f5099431bdd33129a512f9457da25b">US0_MR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_MR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ea03bf9e6f9035dd73061f6ab3ebf45"></a><!-- doxytag: member="at91_us.h::US1_MR" ref="a2ea03bf9e6f9035dd73061f6ab3ebf45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45">US1_MR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_MR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 mode register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2010cf96045d4753ec2ac88a59088d7f"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_MASK" ref="a2010cf96045d4753ec2ac88a59088d7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a2010cf96045d4753ec2ac88a59088d7f">US_USART_MODE_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART mode mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac3900763058756233e11fb96c48a5df"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_NORMA" ref="aac3900763058756233e11fb96c48a5df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aac3900763058756233e11fb96c48a5df">US_USART_MODE_NORMA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6f3df435533bcd1e080d95ae2ce2124"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_RS485" ref="ae6f3df435533bcd1e080d95ae2ce2124" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ae6f3df435533bcd1e080d95ae2ce2124">US_USART_MODE_RS485</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RS485. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85dee46dc789560cd9565576c42100cc"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_HW_HDSH" ref="a85dee46dc789560cd9565576c42100cc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a85dee46dc789560cd9565576c42100cc">US_USART_MODE_HW_HDSH</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware handshaking. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ebff5c89240f4f8012ea4fcdd538a8e"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_MODEM" ref="a0ebff5c89240f4f8012ea4fcdd538a8e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a0ebff5c89240f4f8012ea4fcdd538a8e">US_USART_MODE_MODEM</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8f20705a1eea42ccb696172ffc55d95"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_ISO7816T0" ref="ac8f20705a1eea42ccb696172ffc55d95" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac8f20705a1eea42ccb696172ffc55d95">US_USART_MODE_ISO7816T0</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ISO7816 protocol: T=0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac00073e2193bf7d05478ba501859de58"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_ISO7816T1" ref="ac00073e2193bf7d05478ba501859de58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac00073e2193bf7d05478ba501859de58">US_USART_MODE_ISO7816T1</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">ISO7816 protocol: T=1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc96d62ba3650d952b51c47d8f839c9e"></a><!-- doxytag: member="at91_us.h::US_USART_MODE_IRDA" ref="adc96d62ba3650d952b51c47d8f839c9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#adc96d62ba3650d952b51c47d8f839c9e">US_USART_MODE_IRDA</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1336618aa2e6fa5860c63b933cb0dba9"></a><!-- doxytag: member="at91_us.h::US_CLKS_MASK" ref="a1336618aa2e6fa5860c63b933cb0dba9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a1336618aa2e6fa5860c63b933cb0dba9">US_CLKS_MASK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock selection mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2de3b75d8d7e10ee7b84893ed20fc291"></a><!-- doxytag: member="at91_us.h::US_CLKS_MCK" ref="a2de3b75d8d7e10ee7b84893ed20fc291" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a2de3b75d8d7e10ee7b84893ed20fc291">US_CLKS_MCK</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e44696de5841771d29105d5d6928ef1"></a><!-- doxytag: member="at91_us.h::US_CLKS_MCK8" ref="a3e44696de5841771d29105d5d6928ef1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a3e44696de5841771d29105d5d6928ef1">US_CLKS_MCK8</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Master clock divided by 8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99327c4646110266cdc3c84b49784406"></a><!-- doxytag: member="at91_us.h::US_CLKS_SCK" ref="a99327c4646110266cdc3c84b49784406" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a99327c4646110266cdc3c84b49784406">US_CLKS_SCK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a891ebf22c198b4d55257f6b434a6b2bf"></a><!-- doxytag: member="at91_us.h::US_CLKS_SLCK" ref="a891ebf22c198b4d55257f6b434a6b2bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a891ebf22c198b4d55257f6b434a6b2bf">US_CLKS_SLCK</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Slow clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1942b6d442c900fdbfee4993f807c6a5"></a><!-- doxytag: member="at91_us.h::US_CHRL_MASK" ref="a1942b6d442c900fdbfee4993f807c6a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a1942b6d442c900fdbfee4993f807c6a5">US_CHRL_MASK</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks data length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38c48b716bbbf8425ef3c70625e4833f"></a><!-- doxytag: member="at91_us.h::US_CHRL_5" ref="a38c48b716bbbf8425ef3c70625e4833f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a38c48b716bbbf8425ef3c70625e4833f">US_CHRL_5</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">5 data bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13c684ec0e876a0548e80967e5aa5418"></a><!-- doxytag: member="at91_us.h::US_CHRL_6" ref="a13c684ec0e876a0548e80967e5aa5418" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a13c684ec0e876a0548e80967e5aa5418">US_CHRL_6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">6 data bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97297ce28e589b332d96ceffcec56bab"></a><!-- doxytag: member="at91_us.h::US_CHRL_7" ref="a97297ce28e589b332d96ceffcec56bab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a97297ce28e589b332d96ceffcec56bab">US_CHRL_7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">7 data bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89644c105688fc7f26e419b02d200228"></a><!-- doxytag: member="at91_us.h::US_CHRL_8" ref="a89644c105688fc7f26e419b02d200228" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a89644c105688fc7f26e419b02d200228">US_CHRL_8</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">8 data bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67b07875a84861479688311d74ad17b9"></a><!-- doxytag: member="at91_us.h::US_SYNC" ref="a67b07875a84861479688311d74ad17b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a67b07875a84861479688311d74ad17b9">US_SYNC</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronous mode enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ee302261f411c9631594682401d6f06"></a><!-- doxytag: member="at91_us.h::US_PAR_MASK" ref="a7ee302261f411c9631594682401d6f06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a7ee302261f411c9631594682401d6f06">US_PAR_MASK</a>&#160;&#160;&#160;0x00000E00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity mode mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeae94183e55de7b21f8b405b513ce5e"></a><!-- doxytag: member="at91_us.h::US_PAR_EVEN" ref="adeae94183e55de7b21f8b405b513ce5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#adeae94183e55de7b21f8b405b513ce5e">US_PAR_EVEN</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Even parity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca11ab6bfc470cb562ebf1fa622583e9"></a><!-- doxytag: member="at91_us.h::US_PAR_ODD" ref="aca11ab6bfc470cb562ebf1fa622583e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aca11ab6bfc470cb562ebf1fa622583e9">US_PAR_ODD</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd parity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89c7cc887f68461e1b5fc7417ee04050"></a><!-- doxytag: member="at91_us.h::US_PAR_SPACE" ref="a89c7cc887f68461e1b5fc7417ee04050" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a89c7cc887f68461e1b5fc7417ee04050">US_PAR_SPACE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Space parity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9e3c530bfaffa925c2e85ed013e7836"></a><!-- doxytag: member="at91_us.h::US_PAR_MARK" ref="ad9e3c530bfaffa925c2e85ed013e7836" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad9e3c530bfaffa925c2e85ed013e7836">US_PAR_MARK</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Marked parity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc4fd39c11d5ecafa373934e0a2c9e9e"></a><!-- doxytag: member="at91_us.h::US_PAR_NO" ref="adc4fd39c11d5ecafa373934e0a2c9e9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#adc4fd39c11d5ecafa373934e0a2c9e9e">US_PAR_NO</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No parity. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a789ef9ac434b8e80c33940e884303afa"></a><!-- doxytag: member="at91_us.h::US_PAR_MULTIDROP" ref="a789ef9ac434b8e80c33940e884303afa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a789ef9ac434b8e80c33940e884303afa">US_PAR_MULTIDROP</a>&#160;&#160;&#160;0x00000C00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-drop mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1129aa36aecbe75997966c0b2f9b7b9"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_MASK" ref="af1129aa36aecbe75997966c0b2f9b7b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#af1129aa36aecbe75997966c0b2f9b7b9">US_NBSTOP_MASK</a>&#160;&#160;&#160;0x00003000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Masks stop bit length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eee742663859e062bdaa9a3ec0d9365"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_1" ref="a4eee742663859e062bdaa9a3ec0d9365" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a4eee742663859e062bdaa9a3ec0d9365">US_NBSTOP_1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1 stop bit. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01c18b38b596398c248dad05428dde49"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_1_5" ref="a01c18b38b596398c248dad05428dde49" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a01c18b38b596398c248dad05428dde49">US_NBSTOP_1_5</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1.5 stop bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d9cb2949ebd0d0c8ab54579fd4793a"></a><!-- doxytag: member="at91_us.h::US_NBSTOP_2" ref="a01d9cb2949ebd0d0c8ab54579fd4793a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a01d9cb2949ebd0d0c8ab54579fd4793a">US_NBSTOP_2</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">2 stop bits. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7396e136496679f24f58b7c4491cace9"></a><!-- doxytag: member="at91_us.h::US_CHMODE_MASK" ref="a7396e136496679f24f58b7c4491cace9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a7396e136496679f24f58b7c4491cace9">US_CHMODE_MASK</a>&#160;&#160;&#160;0x0000C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mode mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4e9c876c59a12205dc261d35ee794f"></a><!-- doxytag: member="at91_us.h::US_CHMODE_NORMAL" ref="a4a4e9c876c59a12205dc261d35ee794f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a4a4e9c876c59a12205dc261d35ee794f">US_CHMODE_NORMAL</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac57fd096fe6621581a476f32cbb388c2"></a><!-- doxytag: member="at91_us.h::US_CHMODE_AUTOMATIC_ECHO" ref="ac57fd096fe6621581a476f32cbb388c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac57fd096fe6621581a476f32cbb388c2">US_CHMODE_AUTOMATIC_ECHO</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatic echo. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab165608f2f52ed63926816386363ecd4"></a><!-- doxytag: member="at91_us.h::US_CHMODE_LOCAL_LOOPBACK" ref="ab165608f2f52ed63926816386363ecd4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab165608f2f52ed63926816386363ecd4">US_CHMODE_LOCAL_LOOPBACK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Local loopback. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6264ddf5282f18384c572ea1efb3fc6"></a><!-- doxytag: member="at91_us.h::US_CHMODE_REMOTE_LOOPBACK" ref="ab6264ddf5282f18384c572ea1efb3fc6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab6264ddf5282f18384c572ea1efb3fc6">US_CHMODE_REMOTE_LOOPBACK</a>&#160;&#160;&#160;0x0000C000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote loopback. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cbb91603c54016aa93a8b1ee274e20c"></a><!-- doxytag: member="at91_us.h::US_MSBF" ref="a7cbb91603c54016aa93a8b1ee274e20c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a7cbb91603c54016aa93a8b1ee274e20c">US_MSBF</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit order. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24b6c5fa7d999cefe69ad713249b629a"></a><!-- doxytag: member="at91_us.h::US_MODE9" ref="a24b6c5fa7d999cefe69ad713249b629a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a24b6c5fa7d999cefe69ad713249b629a">US_MODE9</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">9 bit mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade31cc3969f97c9658d6e20021f0ca9b"></a><!-- doxytag: member="at91_us.h::US_CLKO" ref="ade31cc3969f97c9658d6e20021f0ca9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ade31cc3969f97c9658d6e20021f0ca9b">US_CLKO</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock output select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c3848a663f300fb61a462738315f07a"></a><!-- doxytag: member="at91_us.h::US_OVER" ref="a8c3848a663f300fb61a462738315f07a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a8c3848a663f300fb61a462738315f07a">US_OVER</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Oversampling mode. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a8aafaf2bf94107b9c929117a5f60a0"></a><!-- doxytag: member="at91_us.h::US_INACK" ref="a8a8aafaf2bf94107b9c929117a5f60a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a8a8aafaf2bf94107b9c929117a5f60a0">US_INACK</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Inhibit non acknowledge. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3241568935b0f3dac0f071aac509e5f1"></a><!-- doxytag: member="at91_us.h::US_DSNACK" ref="a3241568935b0f3dac0f071aac509e5f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a3241568935b0f3dac0f071aac509e5f1">US_DSNACK</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable successive nack. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a294496198ed4161804c97574d6bb7f6f"></a><!-- doxytag: member="at91_us.h::US_MAX_INTERATION_MASK" ref="a294496198ed4161804c97574d6bb7f6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a294496198ed4161804c97574d6bb7f6f">US_MAX_INTERATION_MASK</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Max numer of interation in mode ISO7816 T=0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabdebcc23386fe7911c0149ce134e520"></a><!-- doxytag: member="at91_us.h::US_FILTER" ref="aabdebcc23386fe7911c0149ce134e520" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aabdebcc23386fe7911c0149ce134e520">US_FILTER</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Infrared receive line filter. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a03ba900b74ccbdf2141ced62fd83fde6">US_IER_OFF</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status and Interrupt Register.  <a href="#a03ba900b74ccbdf2141ced62fd83fde6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ee910392a50f464572c3b06ebd82d63"></a><!-- doxytag: member="at91_us.h::US0_IER" ref="a8ee910392a50f464572c3b06ebd82d63" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a8ee910392a50f464572c3b06ebd82d63">US0_IER</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71268108e5f85a40c82bdbbc02e56815"></a><!-- doxytag: member="at91_us.h::US1_IER" ref="a71268108e5f85a40c82bdbbc02e56815" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a71268108e5f85a40c82bdbbc02e56815">US1_IER</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_IER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt enable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae01ff57596a0d51e4d413c10571584ab"></a><!-- doxytag: member="at91_us.h::US_IDR_OFF" ref="ae01ff57596a0d51e4d413c10571584ab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ae01ff57596a0d51e4d413c10571584ab">US_IDR_OFF</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART interrupt disable register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02f8fc67ea0f619752baa7bcc642823e"></a><!-- doxytag: member="at91_us.h::US0_IDR" ref="a02f8fc67ea0f619752baa7bcc642823e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a02f8fc67ea0f619752baa7bcc642823e">US0_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69c9de36f8b1d369061bce8462c0339d"></a><!-- doxytag: member="at91_us.h::US1_IDR" ref="a69c9de36f8b1d369061bce8462c0339d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a69c9de36f8b1d369061bce8462c0339d">US1_IDR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_IDR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt disable register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69484dcd9ca8dd272d1ddb7b624ca982"></a><!-- doxytag: member="at91_us.h::US_IMR_OFF" ref="a69484dcd9ca8dd272d1ddb7b624ca982" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a69484dcd9ca8dd272d1ddb7b624ca982">US_IMR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART interrupt mask register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a7683d92cf50e0f0de63e77e4914992"></a><!-- doxytag: member="at91_us.h::US0_IMR" ref="a9a7683d92cf50e0f0de63e77e4914992" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a9a7683d92cf50e0f0de63e77e4914992">US0_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02eb096ed2ab544d0ba12c0a9d4214d7"></a><!-- doxytag: member="at91_us.h::US1_IMR" ref="a02eb096ed2ab544d0ba12c0a9d4214d7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a02eb096ed2ab544d0ba12c0a9d4214d7">US1_IMR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_IMR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 interrupt mask register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d01ca4e26abd4c52e8bbe87dce935f1"></a><!-- doxytag: member="at91_us.h::US_CSR_OFF" ref="a5d01ca4e26abd4c52e8bbe87dce935f1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a5d01ca4e26abd4c52e8bbe87dce935f1">US_CSR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">USART status register offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e733ee0207de58298daf8dbf5493052"></a><!-- doxytag: member="at91_us.h::US0_CSR" ref="a5e733ee0207de58298daf8dbf5493052" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a5e733ee0207de58298daf8dbf5493052">US0_CSR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_CSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84bd6633e60d1ec24212de24bfea3eb2"></a><!-- doxytag: member="at91_us.h::US1_CSR" ref="a84bd6633e60d1ec24212de24bfea3eb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a84bd6633e60d1ec24212de24bfea3eb2">US1_CSR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_CSR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 status register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f55414e2b37fe2d1f1c509489ed3f8b"></a><!-- doxytag: member="at91_us.h::US_CSR_RI" ref="a7f55414e2b37fe2d1f1c509489ed3f8b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a7f55414e2b37fe2d1f1c509489ed3f8b">US_CSR_RI</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structImage.html" title="Hold image pixels.">Image</a> of RI input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab090615054dfb928bee433755a4fccda"></a><!-- doxytag: member="at91_us.h::US_CSR_DSR" ref="ab090615054dfb928bee433755a4fccda" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab090615054dfb928bee433755a4fccda">US_CSR_DSR</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structImage.html" title="Hold image pixels.">Image</a> of DSR input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31347bfe85e8af557950993d11ad1183"></a><!-- doxytag: member="at91_us.h::US_CSR_DCD" ref="a31347bfe85e8af557950993d11ad1183" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a31347bfe85e8af557950993d11ad1183">US_CSR_DCD</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structImage.html" title="Hold image pixels.">Image</a> of DCD input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4107dfc2b86dee4a36b6e0dc41fe73b"></a><!-- doxytag: member="at91_us.h::US_CSR_CTS" ref="ad4107dfc2b86dee4a36b6e0dc41fe73b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad4107dfc2b86dee4a36b6e0dc41fe73b">US_CSR_CTS</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structImage.html" title="Hold image pixels.">Image</a> of CTS input. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa57cfd24c7628af15a3ac43ce2949286"></a><!-- doxytag: member="at91_us.h::US_RXRDY" ref="aa57cfd24c7628af15a3ac43ce2949286" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aa57cfd24c7628af15a3ac43ce2949286">US_RXRDY</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21d3915acad80a5189c7caef0823204d"></a><!-- doxytag: member="at91_us.h::US_TXRDY" ref="a21d3915acad80a5189c7caef0823204d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a21d3915acad80a5189c7caef0823204d">US_TXRDY</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter ready. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed69f499bf5b0b469da69df6850678c1"></a><!-- doxytag: member="at91_us.h::US_RXBRK" ref="aed69f499bf5b0b469da69df6850678c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aed69f499bf5b0b469da69df6850678c1">US_RXBRK</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver break. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0f2da5b995fa5be706ca3056502627b"></a><!-- doxytag: member="at91_us.h::US_ENDRX" ref="ac0f2da5b995fa5be706ca3056502627b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac0f2da5b995fa5be706ca3056502627b">US_ENDRX</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of receiver PDC transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a480e1f9ccdadf48e11f8eea0c6ee99e7"></a><!-- doxytag: member="at91_us.h::US_ENDTX" ref="a480e1f9ccdadf48e11f8eea0c6ee99e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a480e1f9ccdadf48e11f8eea0c6ee99e7">US_ENDTX</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmitter PDC transfer. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af80d87c3d80bdd7b5eb1b78df8ddd7be"></a><!-- doxytag: member="at91_us.h::US_OVRE" ref="af80d87c3d80bdd7b5eb1b78df8ddd7be" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#af80d87c3d80bdd7b5eb1b78df8ddd7be">US_OVRE</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ae62d7a4564567f2d0e5721c38b1fff"></a><!-- doxytag: member="at91_us.h::US_FRAME" ref="a3ae62d7a4564567f2d0e5721c38b1fff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a3ae62d7a4564567f2d0e5721c38b1fff">US_FRAME</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8189541309f865b060447b612f1eaaca"></a><!-- doxytag: member="at91_us.h::US_PARE" ref="a8189541309f865b060447b612f1eaaca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a8189541309f865b060447b612f1eaaca">US_PARE</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0a9ab825adb613f46757998afbe2b34"></a><!-- doxytag: member="at91_us.h::US_TIMEOUT" ref="ad0a9ab825adb613f46757998afbe2b34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad0a9ab825adb613f46757998afbe2b34">US_TIMEOUT</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bd76b5c0355eb852e918e37509ac44e"></a><!-- doxytag: member="at91_us.h::US_TXEMPTY" ref="a5bd76b5c0355eb852e918e37509ac44e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e">US_TXEMPTY</a>&#160;&#160;&#160;9</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter empty. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0763a82ea741f9880e835990536ffc6f"></a><!-- doxytag: member="at91_us.h::US_ITERATION" ref="a0763a82ea741f9880e835990536ffc6f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a0763a82ea741f9880e835990536ffc6f">US_ITERATION</a>&#160;&#160;&#160;10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Iteration interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed59318a66891775cf24a5faada1e186"></a><!-- doxytag: member="at91_us.h::US_TXBUFE" ref="aed59318a66891775cf24a5faada1e186" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aed59318a66891775cf24a5faada1e186">US_TXBUFE</a>&#160;&#160;&#160;11</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer empty interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29d5b9b3503fd49fc1f8831f421f7354"></a><!-- doxytag: member="at91_us.h::US_RXBUFF" ref="a29d5b9b3503fd49fc1f8831f421f7354" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a29d5b9b3503fd49fc1f8831f421f7354">US_RXBUFF</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Buffer full interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afacef57eea635af83749d074c6167d46"></a><!-- doxytag: member="at91_us.h::US_NACK" ref="afacef57eea635af83749d074c6167d46" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#afacef57eea635af83749d074c6167d46">US_NACK</a>&#160;&#160;&#160;13</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Non acknowledge interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc42909908b33893206a79badbcb8ff9"></a><!-- doxytag: member="at91_us.h::US_RIIC" ref="afc42909908b33893206a79badbcb8ff9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#afc42909908b33893206a79badbcb8ff9">US_RIIC</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Ring indicator input change enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb7596208454030b740e134d5d6a46ec"></a><!-- doxytag: member="at91_us.h::US_DSRIC" ref="acb7596208454030b740e134d5d6a46ec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#acb7596208454030b740e134d5d6a46ec">US_DSRIC</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data set ready input change enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7c56e0e2c68b0a2abd441d52c12117b"></a><!-- doxytag: member="at91_us.h::US_DCDIC" ref="ac7c56e0e2c68b0a2abd441d52c12117b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac7c56e0e2c68b0a2abd441d52c12117b">US_DCDIC</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data carrier detect input change interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae56ffae015562b1f51a4748322fa0817"></a><!-- doxytag: member="at91_us.h::US_CTSIC" ref="ae56ffae015562b1f51a4748322fa0817" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ae56ffae015562b1f51a4748322fa0817">US_CTSIC</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send input change interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a636b08489d2e71cb979227c05d3a24a6">US_RHR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Holding Register.  <a href="#a636b08489d2e71cb979227c05d3a24a6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cd76c5da9f653135f8d85149067eaf4"></a><!-- doxytag: member="at91_us.h::US0_RHR" ref="a7cd76c5da9f653135f8d85149067eaf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a7cd76c5da9f653135f8d85149067eaf4">US0_RHR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_RHR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 receiver holding register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4174372181748c709f1ac741fc58db11"></a><!-- doxytag: member="at91_us.h::US1_RHR" ref="a4174372181748c709f1ac741fc58db11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a4174372181748c709f1ac741fc58db11">US1_RHR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_RHR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 receiver holding register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a365f06d99d3e5bd1ba7bf200a6b60c04"></a><!-- doxytag: member="at91_us.h::US_RHR_RXCHR_MASK" ref="a365f06d99d3e5bd1ba7bf200a6b60c04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a365f06d99d3e5bd1ba7bf200a6b60c04">US_RHR_RXCHR_MASK</a>&#160;&#160;&#160;0x000001FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Last char received if US_RXRDY is set. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5ab8f8994ad8836c2a6b1fd4025ef74"></a><!-- doxytag: member="at91_us.h::US_RHR_RXSYNH" ref="af5ab8f8994ad8836c2a6b1fd4025ef74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#af5ab8f8994ad8836c2a6b1fd4025ef74">US_RHR_RXSYNH</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Received sync. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a659a23d84dc6d23b48f25bb2f5d4e4d5">US_THR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register.  <a href="#a659a23d84dc6d23b48f25bb2f5d4e4d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac66bc664672a16eb3d1c0b906c77340d"></a><!-- doxytag: member="at91_us.h::US0_THR" ref="ac66bc664672a16eb3d1c0b906c77340d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac66bc664672a16eb3d1c0b906c77340d">US0_THR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_THR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 transmitter holding register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad581d52196902184c5ea93de8b3d263d"></a><!-- doxytag: member="at91_us.h::US1_THR" ref="ad581d52196902184c5ea93de8b3d263d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad581d52196902184c5ea93de8b3d263d">US1_THR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_THR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 transmitter holding register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bc460f7b64003121fab0cdd305df5f6"></a><!-- doxytag: member="at91_us.h::US_THR_TXCHR_MASK" ref="a1bc460f7b64003121fab0cdd305df5f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a1bc460f7b64003121fab0cdd305df5f6">US_THR_TXCHR_MASK</a>&#160;&#160;&#160;0x000001FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Next char to be trasmitted. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a26c2a6b7a0c0710beaf41a8ea875df9b"></a><!-- doxytag: member="at91_us.h::US_THR_TXSYNH" ref="a26c2a6b7a0c0710beaf41a8ea875df9b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a26c2a6b7a0c0710beaf41a8ea875df9b">US_THR_TXSYNH</a>&#160;&#160;&#160;15</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sync field to be trasmitted. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ac6d93a485021e8a786ff3ffbf2d87505">US_BRGR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate Generator Register.  <a href="#ac6d93a485021e8a786ff3ffbf2d87505"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59db4fb2ec966b9b3e408e999aceccce"></a><!-- doxytag: member="at91_us.h::US0_BRGR" ref="a59db4fb2ec966b9b3e408e999aceccce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a59db4fb2ec966b9b3e408e999aceccce">US0_BRGR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_BRGR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 baud rate register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05808d77d9de4f90e45b1d41220f200f"></a><!-- doxytag: member="at91_us.h::US1_BRGR" ref="a05808d77d9de4f90e45b1d41220f200f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a05808d77d9de4f90e45b1d41220f200f">US1_BRGR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_BRGR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 baud rate register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a91bcfb08b48098545f68709f507ce31f">US_RTOR_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Timeout Register.  <a href="#a91bcfb08b48098545f68709f507ce31f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a234bc925bfa9805d255b10206bb8370e"></a><!-- doxytag: member="at91_us.h::US0_RTOR" ref="a234bc925bfa9805d255b10206bb8370e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a234bc925bfa9805d255b10206bb8370e">US0_RTOR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_RTOR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 receiver timeout register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5fc39e17baef56e7fe50b1943d3ae06"></a><!-- doxytag: member="at91_us.h::US1_RTOR" ref="ab5fc39e17baef56e7fe50b1943d3ae06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab5fc39e17baef56e7fe50b1943d3ae06">US1_RTOR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_RTOR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 receiver timeout register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad94da332678f21174b5fb347877d8cbb">US_TTGR_OFF</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Time Guard Register.  <a href="#ad94da332678f21174b5fb347877d8cbb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2549e712cbfb3991ee75095ac6b7a40"></a><!-- doxytag: member="at91_us.h::US0_TTGR" ref="aa2549e712cbfb3991ee75095ac6b7a40" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aa2549e712cbfb3991ee75095ac6b7a40">US0_TTGR</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_TTGR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 transmitter time guard register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03c1d6b2b46d9e59b0f762f34577fce0"></a><!-- doxytag: member="at91_us.h::US1_TTGR" ref="a03c1d6b2b46d9e59b0f762f34577fce0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a03c1d6b2b46d9e59b0f762f34577fce0">US1_TTGR</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_TTGR_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 transmitter time guard register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#af87fe6d9ef7c04394f296e7097bec6c2">US_FIDI_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">FI DI Ratio Register.  <a href="#af87fe6d9ef7c04394f296e7097bec6c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa86ae3b3b7a637f1f778c56485dadaca"></a><!-- doxytag: member="at91_us.h::US0_FIDI" ref="aa86ae3b3b7a637f1f778c56485dadaca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#aa86ae3b3b7a637f1f778c56485dadaca">US0_FIDI</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_FIDI_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 FI DI ratio register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab02f9034fb374577cb4f814ff1b93ba5"></a><!-- doxytag: member="at91_us.h::US1_FIDI" ref="ab02f9034fb374577cb4f814ff1b93ba5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab02f9034fb374577cb4f814ff1b93ba5">US1_FIDI</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_FIDI_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 FI DI ratio register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad50a82d89d3850ad599eda323891f656">US_NER_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Counter Register.  <a href="#ad50a82d89d3850ad599eda323891f656"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0fc537dc4661bafaf0a3b4e46f49707"></a><!-- doxytag: member="at91_us.h::US0_NER" ref="ad0fc537dc4661bafaf0a3b4e46f49707" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ad0fc537dc4661bafaf0a3b4e46f49707">US0_NER</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_NER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 error counter register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6cd832b9d312636d3aa1c95825d8cbe"></a><!-- doxytag: member="at91_us.h::US1_NER" ref="ab6cd832b9d312636d3aa1c95825d8cbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ab6cd832b9d312636d3aa1c95825d8cbe">US1_NER</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_NER_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 error counter register address. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ae9b897e72c6e165c102a2c24ad475521">US_IF_OFF</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA Filter Register.  <a href="#ae9b897e72c6e165c102a2c24ad475521"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae49431d7c886b2960ec55c45b3c884fb"></a><!-- doxytag: member="at91_us.h::US0_IF" ref="ae49431d7c886b2960ec55c45b3c884fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#ae49431d7c886b2960ec55c45b3c884fb">US0_IF</a>&#160;&#160;&#160;(*((reg32_t *)(USART0_BASE + US_IF_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 0 IrDA filter register address. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cc4ef7b00d40e2d72bd7edceb89fe73"></a><!-- doxytag: member="at91_us.h::US1_IF" ref="a5cc4ef7b00d40e2d72bd7edceb89fe73" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="at91__us_8h.html#a5cc4ef7b00d40e2d72bd7edceb89fe73">US1_IF</a>&#160;&#160;&#160;(*((reg32_t *)(USART1_BASE + US_IF_OFF)))</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 IrDA filter register address. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><dl class="author"><dt><b>Author:</b></dt><dd>Daniele Basile &lt;<a href="mailto:asterix@develer.com">asterix@develer.com</a>&gt;</dd></dl>
<p>AT91 UART User interface. This file is based on NUT/OS implementation. See license below. </p>

<p>Definition in file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="ac6d93a485021e8a786ff3ffbf2d87505"></a><!-- doxytag: member="at91_us.h::US_BRGR_OFF" ref="ac6d93a485021e8a786ff3ffbf2d87505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_BRGR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Baud Rate Generator Register. </p>
<p>USART baud rate register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00233">233</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60930f2c96b720a2a18e5861f1eeffb8"></a><!-- doxytag: member="at91_us.h::US_CR_OFF" ref="a60930f2c96b720a2a18e5861f1eeffb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>USART Control Register. </p>
<p>USART control register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00078">78</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="af87fe6d9ef7c04394f296e7097bec6c2"></a><!-- doxytag: member="at91_us.h::US_FIDI_OFF" ref="af87fe6d9ef7c04394f296e7097bec6c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_FIDI_OFF&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>FI DI Ratio Register. </p>
<p>USART FI DI ratio register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00260">260</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="a03ba900b74ccbdf2141ced62fd83fde6"></a><!-- doxytag: member="at91_us.h::US_IER_OFF" ref="a03ba900b74ccbdf2141ced62fd83fde6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IER_OFF&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Status and Interrupt Register. </p>
<p>USART interrupt enable register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00168">168</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae9b897e72c6e165c102a2c24ad475521"></a><!-- doxytag: member="at91_us.h::US_IF_OFF" ref="ae9b897e72c6e165c102a2c24ad475521" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_IF_OFF&#160;&#160;&#160;0x0000004C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>IrDA Filter Register. </p>
<p>USART IrDA filter register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00278">278</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ab7678f6e3011b1141f6e037a753340"></a><!-- doxytag: member="at91_us.h::US_MR_OFF" ref="a4ab7678f6e3011b1141f6e037a753340" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_MR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mode Register. </p>
<p>USART mode register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00105">105</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad50a82d89d3850ad599eda323891f656"></a><!-- doxytag: member="at91_us.h::US_NER_OFF" ref="ad50a82d89d3850ad599eda323891f656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_NER_OFF&#160;&#160;&#160;0x00000044</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Error Counter Register. </p>
<p>USART error counter register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00269">269</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="a636b08489d2e71cb979227c05d3a24a6"></a><!-- doxytag: member="at91_us.h::US_RHR_OFF" ref="a636b08489d2e71cb979227c05d3a24a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RHR_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver Holding Register. </p>
<p>USART receiver holding register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00211">211</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91bcfb08b48098545f68709f507ce31f"></a><!-- doxytag: member="at91_us.h::US_RTOR_OFF" ref="a91bcfb08b48098545f68709f507ce31f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_RTOR_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver Timeout Register. </p>
<p>USART receiver timeout register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00242">242</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="a659a23d84dc6d23b48f25bb2f5d4e4d5"></a><!-- doxytag: member="at91_us.h::US_THR_OFF" ref="a659a23d84dc6d23b48f25bb2f5d4e4d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_THR_OFF&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter Holding Register. </p>
<p>USART transmitter holding register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00222">222</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad94da332678f21174b5fb347877d8cbb"></a><!-- doxytag: member="at91_us.h::US_TTGR_OFF" ref="ad94da332678f21174b5fb347877d8cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define US_TTGR_OFF&#160;&#160;&#160;0x00000028</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmitter Time Guard Register. </p>
<p>USART transmitter time guard register offset. </p>

<p>Definition at line <a class="el" href="at91__us_8h_source.html#l00251">251</a> of file <a class="el" href="at91__us_8h_source.html">at91_us.h</a>.</p>

</div>
</div>
</div>


