0.6
2019.2
Nov  6 2019
21:57:16
C:/2024_CA_LAB/LAB/week07/HW_write_back_address/sim/xsim/HW_write_back_address/HW_write_back_address.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/2024_CA_LAB/LAB/week07/HW_write_back_address/src/write_back_address.v,1713516735,verilog,,C:/2024_CA_LAB/LAB/week07/HW_write_back_address/testbench/tb_write_back_address.v,,write_back_address,,,,,,,,
C:/2024_CA_LAB/LAB/week07/HW_write_back_address/testbench/tb_write_back_address.v,1713516047,verilog,,,,tb_write_back_address,,,,,,,,
